// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/12/2017 00:20:20"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Add2~13_sumout ;
wire \mispred~combout ;
wire \Add2~14 ;
wire \Add2~9_sumout ;
wire \imem~99_combout ;
wire \imem~100_combout ;
wire \PC[12]~DUPLICATE_q ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~69_sumout ;
wire \imem~131_combout ;
wire \imem~124_combout ;
wire \imem~125_combout ;
wire \imem~126_combout ;
wire \imem~127_combout ;
wire \imem~112_combout ;
wire \imem~111_combout ;
wire \imem~113_combout ;
wire \imem~107_combout ;
wire \imem~114_combout ;
wire \imem~115_combout ;
wire \Add2~73_sumout ;
wire \imem~116_combout ;
wire \imem~118_combout ;
wire \imem~117_combout ;
wire \imem~119_combout ;
wire \imem~120_combout ;
wire \imem~121_combout ;
wire \imem~89_combout ;
wire \imem~88_combout ;
wire \imem~30_combout ;
wire \imem~90_combout ;
wire \imem~106_combout ;
wire \imem~108_combout ;
wire \imem~105_combout ;
wire \imem~109_combout ;
wire \imem~110_combout ;
wire \imem~93_combout ;
wire \imem~2_combout ;
wire \imem~91_combout ;
wire \imem~92_combout ;
wire \imem~94_combout ;
wire \imem~95_combout ;
wire \imem~96_combout ;
wire \imem~97_combout ;
wire \imem~98_combout ;
wire \imem~132_combout ;
wire \imem~133_combout ;
wire \imem~134_combout ;
wire \imem~102_combout ;
wire \imem~103_combout ;
wire \imem~104_combout ;
wire \Add0~10 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~14 ;
wire \Add0~6 ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~2 ;
wire \Add0~53_sumout ;
wire \imem~69_combout ;
wire \imem~68_combout ;
wire \imem~70_combout ;
wire \imem~71_combout ;
wire \imem~72_combout ;
wire \imem~73_combout ;
wire \imem~74_combout ;
wire \imem~75_combout ;
wire \imem~135_combout ;
wire \imem~136_combout ;
wire \imem~50_combout ;
wire \imem~51_combout ;
wire \imem~52_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \imem~20_combout ;
wire \imem~19_combout ;
wire \imem~21_combout ;
wire \imem~37_combout ;
wire \imem~36_combout ;
wire \imem~46_combout ;
wire \ldmem_D~0_combout ;
wire \imem~26_combout ;
wire \imem~9_combout ;
wire \imem~27_combout ;
wire \imem~25_combout ;
wire \imem~28_combout ;
wire \ldmem_D~1_combout ;
wire \ldmem_D~2_combout ;
wire \ldmem_A~q ;
wire \ldmem_M~q ;
wire \imem~43_combout ;
wire \imem~39_combout ;
wire \imem~41_combout ;
wire \imem~42_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \imem~29_combout ;
wire \Selector19~1_combout ;
wire \alufunc_A[0]~DUPLICATE_q ;
wire \imem~59_combout ;
wire \imem~60_combout ;
wire \imem~56_combout ;
wire \imem~57_combout ;
wire \imem~58_combout ;
wire \imem~61_combout ;
wire \Selector18~0_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~49_combout ;
wire \Selector14~0_combout ;
wire \imem~53_combout ;
wire \imem~32_combout ;
wire \imem~54_combout ;
wire \imem~55_combout ;
wire \Selector17~0_combout ;
wire \Selector39~0_combout ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \imem~34_combout ;
wire \imem~35_combout ;
wire \Selector16~2_combout ;
wire \imem~31_combout ;
wire \imem~33_combout ;
wire \Selector15~0_combout ;
wire \alufunc_A[4]~DUPLICATE_q ;
wire \regs[9][7]~feeder_combout ;
wire \isjump_D~2_combout ;
wire \Decoder1~0_combout ;
wire \imem~7_combout ;
wire \imem~10_combout ;
wire \imem~8_combout ;
wire \imem~11_combout ;
wire \imem~12_combout ;
wire \Selector22~0_combout ;
wire \imem~0_combout ;
wire \imem~3_combout ;
wire \imem~1_combout ;
wire \imem~4_combout ;
wire \imem~6_combout ;
wire \Selector23~0_combout ;
wire \destreg_M[0]~feeder_combout ;
wire \destreg_M[0]~DUPLICATE_q ;
wire \imem~128_combout ;
wire \imem~129_combout ;
wire \imem~130_combout ;
wire \Selector24~1_combout ;
wire \wrreg_D~0_combout ;
wire \wrreg_D~1_combout ;
wire \isjump_D~0_combout ;
wire \wrreg_D~2_combout ;
wire \Selector24~0_combout ;
wire \wrreg_D~3_combout ;
wire \wrreg_D~4_combout ;
wire \wrreg_A~q ;
wire \wrreg_M~q ;
wire \isnop_M~q ;
wire \always8~0_combout ;
wire \Decoder3~2_combout ;
wire \Selector20~0_combout ;
wire \Decoder3~11_combout ;
wire \regs[9][7]~q ;
wire \Decoder3~15_combout ;
wire \regs[13][7]~q ;
wire \regs[1][7]~feeder_combout ;
wire \Decoder3~3_combout ;
wire \regs[1][7]~DUPLICATE_q ;
wire \Decoder3~7_combout ;
wire \regs[5][7]~q ;
wire \Mux56~1_combout ;
wire \destreg_M[2]~DUPLICATE_q ;
wire \Decoder3~0_combout ;
wire \Decoder3~1_combout ;
wire \regs[0][7]~DUPLICATE_q ;
wire \Decoder3~14_combout ;
wire \regs[12][7]~q ;
wire \Decoder3~6_combout ;
wire \regs[4][7]~q ;
wire \Mux56~0_combout ;
wire \regs[6][7]~feeder_combout ;
wire \Decoder3~8_combout ;
wire \regs[6][7]~q ;
wire \regs[2][7]~feeder_combout ;
wire \Decoder3~4_combout ;
wire \regs[2][7]~q ;
wire \Decoder3~12_combout ;
wire \regs[10][7]~q ;
wire \Decoder3~16_combout ;
wire \regs[14][7]~q ;
wire \Mux56~2_combout ;
wire \Decoder3~17_combout ;
wire \regs[15][7]~q ;
wire \regs[3][7]~feeder_combout ;
wire \Decoder3~5_combout ;
wire \regs[3][7]~q ;
wire \regs[7][7]~feeder_combout ;
wire \Decoder3~9_combout ;
wire \regs[7][7]~q ;
wire \Decoder3~13_combout ;
wire \regs[11][7]~q ;
wire \Mux56~3_combout ;
wire \Mux56~4_combout ;
wire \dmem_rtl_0_bypass[43]~4_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \imem~64_combout ;
wire \imem~76_combout ;
wire \imem~78_combout ;
wire \imem~77_combout ;
wire \imem~79_combout ;
wire \imem~80_combout ;
wire \imem~85_combout ;
wire \imem~86_combout ;
wire \imem~82_combout ;
wire \imem~83_combout ;
wire \imem~84_combout ;
wire \imem~81_combout ;
wire \imem~87_combout ;
wire \imem~63_combout ;
wire \imem~65_combout ;
wire \imem~62_combout ;
wire \imem~66_combout ;
wire \imem~67_combout ;
wire \Selector55~0_combout ;
wire \Selector25~0_combout ;
wire \regs[1][4]~q ;
wire \regs[9][4]~q ;
wire \regs[5][4]~q ;
wire \regs[13][4]~q ;
wire \Mux27~1_combout ;
wire \regs[6][4]~feeder_combout ;
wire \regs[6][4]~q ;
wire \regs[2][4]~q ;
wire \regs[14][4]~q ;
wire \regs[10][4]~q ;
wire \Mux27~2_combout ;
wire \regs[0][4]~feeder_combout ;
wire \regs[0][4]~q ;
wire \regs[12][4]~feeder_combout ;
wire \regs[12][4]~q ;
wire \regs[8][4]~feeder_combout ;
wire \Decoder3~10_combout ;
wire \regs[8][4]~DUPLICATE_q ;
wire \regs[4][4]~q ;
wire \Mux27~0_combout ;
wire \regs[11][4]~q ;
wire \regs[15][4]~DUPLICATE_q ;
wire \regs[7][4]~q ;
wire \Mux27~3_combout ;
wire \Mux27~4_combout ;
wire \memaddr_M[14]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[57]~6_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \Selector38~0_combout ;
wire \Selector39~1_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \regs[2][13]~feeder_combout ;
wire \regs[2][13]~q ;
wire \regs[14][13]~feeder_combout ;
wire \regs[14][13]~q ;
wire \regs[10][13]~q ;
wire \Mux50~2_combout ;
wire \regs[12][13]~feeder_combout ;
wire \regs[12][13]~q ;
wire \regs[0][13]~feeder_combout ;
wire \regs[0][13]~q ;
wire \regs[8][13]~feeder_combout ;
wire \regs[8][13]~q ;
wire \regs[4][13]~q ;
wire \Mux50~0_combout ;
wire \regs[15][13]~q ;
wire \regs[11][13]~q ;
wire \regs[3][13]~feeder_combout ;
wire \regs[3][13]~q ;
wire \regs[7][13]~q ;
wire \Mux50~3_combout ;
wire \regs[9][13]~feeder_combout ;
wire \regs[9][13]~q ;
wire \regs[13][13]~q ;
wire \regs[1][13]~q ;
wire \regs[5][13]~q ;
wire \Mux50~1_combout ;
wire \Mux50~4_combout ;
wire \Selector35~0_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \regs[4][20]~feeder_combout ;
wire \regs[4][20]~q ;
wire \regs[7][20]~q ;
wire \regs[6][20]~feeder_combout ;
wire \regs[6][20]~q ;
wire \regs[5][20]~q ;
wire \Mux43~1_combout ;
wire \regs[13][20]~q ;
wire \regs[15][20]~q ;
wire \regs[12][20]~feeder_combout ;
wire \regs[12][20]~q ;
wire \regs[14][20]~q ;
wire \Mux43~3_combout ;
wire \regs[8][20]~q ;
wire \regs[9][20]~feeder_combout ;
wire \regs[9][20]~q ;
wire \regs[10][20]~q ;
wire \regs[11][20]~q ;
wire \Mux43~2_combout ;
wire \regs[0][20]~q ;
wire \regs[1][20]~feeder_combout ;
wire \regs[1][20]~q ;
wire \regs[2][20]~feeder_combout ;
wire \regs[2][20]~q ;
wire \Mux43~0_combout ;
wire \Mux43~4_combout ;
wire \wmemval_M[20]~feeder_combout ;
wire \dmem_rtl_0_bypass[69]~feeder_combout ;
wire \imem~122_combout ;
wire \imem~123_combout ;
wire \Add0~54 ;
wire \Add0~50 ;
wire \Add0~46 ;
wire \Add0~42 ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \regs[5][15]~q ;
wire \regs[6][15]~q ;
wire \regs[4][15]~q ;
wire \regs[7][15]~q ;
wire \Mux16~1_combout ;
wire \regs[2][15]~q ;
wire \regs[0][15]~feeder_combout ;
wire \regs[0][15]~q ;
wire \regs[3][15]~DUPLICATE_q ;
wire \regs[1][15]~q ;
wire \Mux16~0_combout ;
wire \regs[14][15]~q ;
wire \regs[13][15]~q ;
wire \regs[12][15]~q ;
wire \regs[15][15]~q ;
wire \Mux16~3_combout ;
wire \regs[8][15]~feeder_combout ;
wire \regs[8][15]~q ;
wire \regs[9][15]~feeder_combout ;
wire \regs[9][15]~q ;
wire \regs[11][15]~q ;
wire \Mux16~2_combout ;
wire \Mux16~4_combout ;
wire \regs[12][14]~q ;
wire \regs[8][14]~feeder_combout ;
wire \regs[8][14]~q ;
wire \regs[0][14]~feeder_combout ;
wire \regs[0][14]~q ;
wire \regs[4][14]~q ;
wire \Mux17~0_combout ;
wire \regs[3][14]~feeder_combout ;
wire \regs[3][14]~q ;
wire \regs[11][14]~feeder_combout ;
wire \regs[11][14]~q ;
wire \regs[15][14]~q ;
wire \regs[7][14]~q ;
wire \Mux17~3_combout ;
wire \regs[9][14]~feeder_combout ;
wire \regs[9][14]~q ;
wire \regs[5][14]~q ;
wire \regs[13][14]~q ;
wire \regs[1][14]~q ;
wire \Mux17~1_combout ;
wire \regs[14][14]~q ;
wire \regs[6][14]~feeder_combout ;
wire \regs[6][14]~q ;
wire \regs[10][14]~q ;
wire \Mux17~2_combout ;
wire \Mux17~4_combout ;
wire \aluin1_A[14]~DUPLICATE_q ;
wire \regs[3][12]~feeder_combout ;
wire \regs[3][12]~q ;
wire \regs[0][12]~feeder_combout ;
wire \regs[0][12]~q ;
wire \regs[1][12]~q ;
wire \regs[2][12]~feeder_combout ;
wire \regs[2][12]~q ;
wire \Mux51~0_combout ;
wire \regs[7][12]~q ;
wire \regs[6][12]~q ;
wire \regs[5][12]~q ;
wire \Mux51~1_combout ;
wire \regs[14][12]~feeder_combout ;
wire \regs[14][12]~q ;
wire \regs[12][12]~feeder_combout ;
wire \regs[12][12]~q ;
wire \regs[13][12]~q ;
wire \regs[15][12]~q ;
wire \Mux51~3_combout ;
wire \regs[9][12]~feeder_combout ;
wire \regs[9][12]~q ;
wire \regs[10][12]~q ;
wire \regs[8][12]~feeder_combout ;
wire \regs[8][12]~q ;
wire \regs[11][12]~q ;
wire \Mux51~2_combout ;
wire \Mux51~4_combout ;
wire \aluin2_A~27_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0_bypass[77]~feeder_combout ;
wire \Selector31~0_combout ;
wire \regs[9][9]~q ;
wire \regs[1][9]~q ;
wire \regs[13][9]~q ;
wire \regs[5][9]~q ;
wire \Mux54~1_combout ;
wire \regs[7][9]~q ;
wire \regs[15][9]~q ;
wire \regs[3][9]~q ;
wire \regs[11][9]~q ;
wire \Mux54~3_combout ;
wire \regs[6][9]~feeder_combout ;
wire \regs[6][9]~q ;
wire \regs[2][9]~feeder_combout ;
wire \regs[2][9]~q ;
wire \regs[10][9]~q ;
wire \regs[14][9]~q ;
wire \Mux54~2_combout ;
wire \regs[0][9]~DUPLICATE_q ;
wire \regs[12][9]~q ;
wire \regs[8][9]~q ;
wire \regs[4][9]~q ;
wire \Mux54~0_combout ;
wire \Mux54~4_combout ;
wire \aluin2_A~30_combout ;
wire \Selector47~3_combout ;
wire \Selector47~4_combout ;
wire \regs[1][30]~q ;
wire \regs[9][30]~feeder_combout ;
wire \regs[9][30]~q ;
wire \regs[5][30]~q ;
wire \Mux1~1_combout ;
wire \regs[2][30]~feeder_combout ;
wire \regs[2][30]~q ;
wire \regs[6][30]~q ;
wire \regs[14][30]~q ;
wire \regs[10][30]~q ;
wire \Mux1~2_combout ;
wire \regs[0][30]~feeder_combout ;
wire \regs[0][30]~q ;
wire \regs[12][30]~feeder_combout ;
wire \regs[12][30]~q ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \regs[4][30]~q ;
wire \Mux1~0_combout ;
wire \regs[11][30]~q ;
wire \regs[3][30]~feeder_combout ;
wire \regs[3][30]~q ;
wire \regs[15][30]~q ;
wire \regs[7][30]~q ;
wire \Mux1~3_combout ;
wire \Mux1~4_combout ;
wire \aluin1_A[30]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \aluin2_A~4_combout ;
wire \aluin2_A[0]~DUPLICATE_q ;
wire \regs[12][11]~feeder_combout ;
wire \regs[12][11]~q ;
wire \regs[13][11]~feeder_combout ;
wire \regs[13][11]~q ;
wire \regs[14][11]~q ;
wire \regs[15][11]~q ;
wire \Mux20~3_combout ;
wire \regs[8][11]~q ;
wire \regs[9][11]~q ;
wire \regs[11][11]~q ;
wire \Mux20~2_combout ;
wire \regs[6][11]~feeder_combout ;
wire \regs[6][11]~q ;
wire \regs[4][11]~q ;
wire \regs[5][11]~q ;
wire \regs[7][11]~q ;
wire \Mux20~1_combout ;
wire \regs[3][11]~DUPLICATE_q ;
wire \regs[2][11]~feeder_combout ;
wire \regs[2][11]~DUPLICATE_q ;
wire \regs[0][11]~feeder_combout ;
wire \regs[0][11]~q ;
wire \regs[1][11]~q ;
wire \Mux20~0_combout ;
wire \Mux20~4_combout ;
wire \regs[8][1]~feeder_combout ;
wire \regs[8][1]~q ;
wire \regs[12][1]~feeder_combout ;
wire \regs[12][1]~q ;
wire \regs[4][1]~feeder_combout ;
wire \regs[4][1]~q ;
wire \regs[0][1]~feeder_combout ;
wire \regs[0][1]~q ;
wire \Mux62~0_combout ;
wire \regs[13][1]~q ;
wire \regs[1][1]~q ;
wire \regs[5][1]~q ;
wire \Mux62~1_combout ;
wire \regs[6][1]~feeder_combout ;
wire \regs[6][1]~q ;
wire \regs[10][1]~q ;
wire \regs[2][1]~q ;
wire \regs[14][1]~q ;
wire \Mux62~2_combout ;
wire \regs[15][1]~q ;
wire \regs[3][1]~feeder_combout ;
wire \regs[3][1]~q ;
wire \regs[11][1]~feeder_combout ;
wire \regs[11][1]~q ;
wire \regs[7][1]~q ;
wire \Mux62~3_combout ;
wire \Mux62~4_combout ;
wire \aluin2_A~3_combout ;
wire \ShiftRight0~30_combout ;
wire \regs[10][16]~q ;
wire \regs[9][16]~q ;
wire \regs[11][16]~q ;
wire \Mux47~2_combout ;
wire \regs[6][16]~feeder_combout ;
wire \regs[6][16]~q ;
wire \regs[7][16]~q ;
wire \regs[4][16]~q ;
wire \regs[5][16]~q ;
wire \Mux47~1_combout ;
wire \regs[3][16]~feeder_combout ;
wire \regs[3][16]~q ;
wire \regs[0][16]~feeder_combout ;
wire \regs[0][16]~q ;
wire \regs[2][16]~feeder_combout ;
wire \regs[2][16]~q ;
wire \regs[1][16]~q ;
wire \Mux47~0_combout ;
wire \regs[15][16]~q ;
wire \regs[13][16]~feeder_combout ;
wire \regs[13][16]~q ;
wire \regs[12][16]~feeder_combout ;
wire \regs[12][16]~q ;
wire \regs[14][16]~q ;
wire \Mux47~3_combout ;
wire \Mux47~4_combout ;
wire \aluin2_A~17_combout ;
wire \Selector40~0_combout ;
wire \Add0~34 ;
wire \Add0~109_sumout ;
wire \Add1~34 ;
wire \Add1~109_sumout ;
wire \PC~54_combout ;
wire \PC~55_combout ;
wire \Add2~94 ;
wire \Add2~90 ;
wire \Add2~85_sumout ;
wire \Selector40~1_combout ;
wire \aluin2_A[14]~DUPLICATE_q ;
wire \aluin2_A~26_combout ;
wire \aluin1_A[11]~DUPLICATE_q ;
wire \regs[13][10]~q ;
wire \regs[12][10]~q ;
wire \regs[15][10]~q ;
wire \Mux53~3_combout ;
wire \regs[8][10]~q ;
wire \regs[10][10]~q ;
wire \regs[9][10]~feeder_combout ;
wire \regs[9][10]~q ;
wire \regs[11][10]~q ;
wire \Mux53~2_combout ;
wire \regs[4][10]~q ;
wire \regs[7][10]~q ;
wire \regs[6][10]~q ;
wire \regs[5][10]~q ;
wire \Mux53~1_combout ;
wire \regs[3][10]~q ;
wire \regs[0][10]~q ;
wire \regs[2][10]~feeder_combout ;
wire \regs[2][10]~q ;
wire \regs[1][10]~q ;
wire \Mux53~0_combout ;
wire \Mux53~4_combout ;
wire \aluin2_A~29_combout ;
wire \aluin1_A[9]~DUPLICATE_q ;
wire \aluin2_A[9]~DUPLICATE_q ;
wire \regs[3][8]~q ;
wire \regs[2][8]~feeder_combout ;
wire \regs[2][8]~q ;
wire \regs[0][8]~q ;
wire \regs[1][8]~q ;
wire \Mux55~0_combout ;
wire \regs[8][8]~feeder_combout ;
wire \regs[8][8]~q ;
wire \regs[10][8]~q ;
wire \regs[11][8]~q ;
wire \Mux55~2_combout ;
wire \regs[15][8]~q ;
wire \regs[12][8]~q ;
wire \regs[13][8]~q ;
wire \regs[14][8]~q ;
wire \Mux55~3_combout ;
wire \regs[7][8]~q ;
wire \regs[4][8]~q ;
wire \regs[6][8]~feeder_combout ;
wire \regs[6][8]~q ;
wire \regs[5][8]~q ;
wire \Mux55~1_combout ;
wire \Mux55~4_combout ;
wire \aluin2_A~31_combout ;
wire \aluin2_A[8]~DUPLICATE_q ;
wire \aluin2_A~6_combout ;
wire \regs[10][6]~q ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \regs[11][6]~q ;
wire \Mux57~2_combout ;
wire \regs[0][6]~feeder_combout ;
wire \regs[0][6]~q ;
wire \regs[2][6]~DUPLICATE_q ;
wire \regs[3][6]~feeder_combout ;
wire \regs[3][6]~q ;
wire \regs[1][6]~q ;
wire \Mux57~0_combout ;
wire \regs[4][6]~q ;
wire \regs[7][6]~q ;
wire \regs[6][6]~feeder_combout ;
wire \regs[6][6]~q ;
wire \regs[5][6]~q ;
wire \Mux57~1_combout ;
wire \regs[12][6]~feeder_combout ;
wire \regs[12][6]~q ;
wire \regs[13][6]~q ;
wire \regs[15][6]~q ;
wire \regs[14][6]~q ;
wire \Mux57~3_combout ;
wire \Mux57~4_combout ;
wire \aluin2_A~7_combout ;
wire \regs[6][5]~q ;
wire \regs[5][5]~q ;
wire \regs[4][5]~q ;
wire \regs[7][5]~q ;
wire \Mux26~1_combout ;
wire \regs[15][5]~q ;
wire \regs[12][5]~q ;
wire \regs[14][5]~q ;
wire \regs[13][5]~q ;
wire \Mux26~3_combout ;
wire \regs[3][5]~q ;
wire \regs[2][5]~feeder_combout ;
wire \regs[2][5]~q ;
wire \regs[0][5]~q ;
wire \regs[1][5]~q ;
wire \Mux26~0_combout ;
wire \regs[8][5]~q ;
wire \regs[9][5]~DUPLICATE_q ;
wire \regs[11][5]~q ;
wire \regs[10][5]~q ;
wire \Mux26~2_combout ;
wire \Mux26~4_combout ;
wire \Add3~126 ;
wire \Add3~1_sumout ;
wire \aluin1_A[5]~DUPLICATE_q ;
wire \regs[14][3]~feeder_combout ;
wire \regs[14][3]~q ;
wire \regs[10][3]~q ;
wire \regs[2][3]~feeder_combout ;
wire \regs[2][3]~q ;
wire \regs[6][3]~q ;
wire \Mux60~2_combout ;
wire \regs[7][3]~q ;
wire \regs[15][3]~q ;
wire \regs[3][3]~feeder_combout ;
wire \regs[3][3]~q ;
wire \regs[11][3]~q ;
wire \Mux60~3_combout ;
wire \regs[12][3]~feeder_combout ;
wire \regs[12][3]~q ;
wire \regs[8][3]~feeder_combout ;
wire \regs[8][3]~q ;
wire \regs[4][3]~q ;
wire \regs[0][3]~q ;
wire \Mux60~0_combout ;
wire \regs[1][3]~q ;
wire \regs[13][3]~q ;
wire \regs[9][3]~q ;
wire \Mux60~1_combout ;
wire \Mux60~4_combout ;
wire \aluin2_A~1_combout ;
wire \aluin2_A[3]~DUPLICATE_q ;
wire \Equal7~9_combout ;
wire \dmem_rtl_0_bypass[33]~3_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \aluin2_A[10]~DUPLICATE_q ;
wire \aluin2_A[7]~DUPLICATE_q ;
wire \aluin2_A[6]~DUPLICATE_q ;
wire \Add3~2 ;
wire \Add3~6 ;
wire \Add3~122 ;
wire \Add3~86 ;
wire \Add3~82 ;
wire \Add3~77_sumout ;
wire \regs[9][2]~feeder_combout ;
wire \regs[9][2]~q ;
wire \regs[1][2]~q ;
wire \regs[5][2]~q ;
wire \regs[13][2]~q ;
wire \Mux29~1_combout ;
wire \regs[2][2]~q ;
wire \regs[14][2]~q ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \Mux29~2_combout ;
wire \regs[12][2]~feeder_combout ;
wire \regs[12][2]~q ;
wire \regs[8][2]~feeder_combout ;
wire \regs[8][2]~q ;
wire \regs[0][2]~feeder_combout ;
wire \regs[0][2]~q ;
wire \regs[4][2]~q ;
wire \Mux29~0_combout ;
wire \regs[3][2]~feeder_combout ;
wire \regs[3][2]~q ;
wire \regs[15][2]~q ;
wire \regs[11][2]~q ;
wire \regs[7][2]~q ;
wire \Mux29~3_combout ;
wire \Mux29~4_combout ;
wire \aluin1_A[2]~DUPLICATE_q ;
wire \aluin2_A[1]~DUPLICATE_q ;
wire \wregval_M[5]~2_combout ;
wire \KEY[0]~input_o ;
wire \SW[0]~input_o ;
wire \wregval_M[0]~3_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \wregval_M[0]~0_combout ;
wire \wregval_M[0]~4_combout ;
wire \regs[14][0]~q ;
wire \regs[2][0]~q ;
wire \regs[6][0]~feeder_combout ;
wire \regs[6][0]~q ;
wire \regs[10][0]~q ;
wire \Mux31~2_combout ;
wire \regs[8][0]~feeder_combout ;
wire \regs[8][0]~q ;
wire \regs[0][0]~DUPLICATE_q ;
wire \regs[12][0]~feeder_combout ;
wire \regs[12][0]~q ;
wire \regs[4][0]~q ;
wire \Mux31~0_combout ;
wire \regs[5][0]~q ;
wire \regs[1][0]~q ;
wire \regs[9][0]~feeder_combout ;
wire \regs[9][0]~q ;
wire \regs[13][0]~q ;
wire \Mux31~1_combout ;
wire \regs[15][0]~q ;
wire \regs[3][0]~DUPLICATE_q ;
wire \regs[11][0]~q ;
wire \regs[7][0]~q ;
wire \Mux31~3_combout ;
wire \Mux31~4_combout ;
wire \Add4~22 ;
wire \Add4~23 ;
wire \Add4~18 ;
wire \Add4~19 ;
wire \Add4~15 ;
wire \Add4~11 ;
wire \Add4~127 ;
wire \Add4~3 ;
wire \Add4~7 ;
wire \Add4~123 ;
wire \Add4~87 ;
wire \Add4~83 ;
wire \Add4~77_sumout ;
wire \Selector46~2_combout ;
wire \Selector46~3_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftLeft0~49_combout ;
wire \Selector46~1_combout ;
wire \aluin2_A[5]~DUPLICATE_q ;
wire \Selector47~0_combout ;
wire \aluin1_A[13]~DUPLICATE_q ;
wire \ShiftRight0~20_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \regs[1][17]~q ;
wire \regs[13][17]~feeder_combout ;
wire \regs[13][17]~DUPLICATE_q ;
wire \regs[5][17]~q ;
wire \Mux46~1_combout ;
wire \regs[0][17]~q ;
wire \regs[8][17]~feeder_combout ;
wire \regs[8][17]~q ;
wire \regs[12][17]~q ;
wire \regs[4][17]~q ;
wire \Mux46~0_combout ;
wire \regs[7][17]~q ;
wire \regs[3][17]~feeder_combout ;
wire \regs[3][17]~q ;
wire \regs[15][17]~q ;
wire \regs[11][17]~q ;
wire \Mux46~3_combout ;
wire \regs[6][17]~q ;
wire \regs[10][17]~q ;
wire \regs[2][17]~feeder_combout ;
wire \regs[2][17]~q ;
wire \regs[14][17]~q ;
wire \Mux46~2_combout ;
wire \Mux46~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \wregval_M[17]~40_combout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \aluin1_A[17]~DUPLICATE_q ;
wire \Add1~110 ;
wire \Add1~105_sumout ;
wire \PC~52_combout ;
wire \PC~53_combout ;
wire \Add2~86 ;
wire \Add2~81_sumout ;
wire \aluin2_A~16_combout ;
wire \Selector39~2_combout ;
wire \Selector39~3_combout ;
wire \Add4~119 ;
wire \Add4~115 ;
wire \Add4~103 ;
wire \Add4~99 ;
wire \Add4~94 ;
wire \Add4~95 ;
wire \Add4~89_sumout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~0_combout ;
wire \regs[7][26]~q ;
wire \regs[6][26]~q ;
wire \regs[4][26]~q ;
wire \regs[5][26]~q ;
wire \Mux37~1_combout ;
wire \regs[3][26]~q ;
wire \regs[1][26]~feeder_combout ;
wire \regs[1][26]~q ;
wire \regs[0][26]~feeder_combout ;
wire \regs[0][26]~q ;
wire \regs[2][26]~q ;
wire \Mux37~0_combout ;
wire \regs[12][26]~q ;
wire \regs[13][26]~q ;
wire \regs[14][26]~q ;
wire \Mux37~3_combout ;
wire \regs[10][26]~q ;
wire \regs[8][26]~feeder_combout ;
wire \regs[8][26]~q ;
wire \regs[11][26]~feeder_combout ;
wire \regs[11][26]~q ;
wire \regs[9][26]~feeder_combout ;
wire \regs[9][26]~q ;
wire \Mux37~2_combout ;
wire \Mux37~4_combout ;
wire \aluin2_A~13_combout ;
wire \aluin2_A[26]~DUPLICATE_q ;
wire \regs[13][25]~q ;
wire \regs[1][25]~q ;
wire \regs[9][25]~q ;
wire \regs[5][25]~q ;
wire \Mux38~1_combout ;
wire \regs[8][25]~feeder_combout ;
wire \regs[8][25]~q ;
wire \regs[12][25]~q ;
wire \regs[4][25]~q ;
wire \Mux38~0_combout ;
wire \regs[14][25]~q ;
wire \regs[6][25]~feeder_combout ;
wire \regs[6][25]~q ;
wire \regs[2][25]~feeder_combout ;
wire \regs[2][25]~q ;
wire \regs[10][25]~q ;
wire \Mux38~2_combout ;
wire \regs[3][25]~feeder_combout ;
wire \regs[3][25]~q ;
wire \regs[15][25]~q ;
wire \regs[7][25]~q ;
wire \regs[11][25]~q ;
wire \Mux38~3_combout ;
wire \Mux38~4_combout ;
wire \aluin2_A~20_combout ;
wire \regs[14][24]~q ;
wire \regs[6][24]~feeder_combout ;
wire \regs[6][24]~q ;
wire \regs[2][24]~feeder_combout ;
wire \regs[2][24]~q ;
wire \regs[10][24]~q ;
wire \Mux7~2_combout ;
wire \regs[12][24]~feeder_combout ;
wire \regs[12][24]~q ;
wire \regs[8][24]~feeder_combout ;
wire \regs[8][24]~q ;
wire \regs[0][24]~q ;
wire \Mux7~0_combout ;
wire \regs[1][24]~q ;
wire \regs[9][24]~feeder_combout ;
wire \regs[9][24]~q ;
wire \regs[5][24]~feeder_combout ;
wire \regs[5][24]~q ;
wire \regs[13][24]~q ;
wire \Mux7~1_combout ;
wire \regs[15][24]~q ;
wire \regs[3][24]~q ;
wire \regs[11][24]~q ;
wire \regs[7][24]~q ;
wire \Mux7~3_combout ;
wire \Mux7~4_combout ;
wire \regs[2][23]~feeder_combout ;
wire \regs[2][23]~q ;
wire \regs[10][23]~q ;
wire \regs[6][23]~feeder_combout ;
wire \regs[6][23]~q ;
wire \regs[14][23]~q ;
wire \Mux40~2_combout ;
wire \regs[12][23]~q ;
wire \regs[0][23]~q ;
wire \regs[8][23]~q ;
wire \regs[4][23]~q ;
wire \Mux40~0_combout ;
wire \regs[1][23]~q ;
wire \regs[13][23]~q ;
wire \regs[9][23]~q ;
wire \Mux40~1_combout ;
wire \regs[3][23]~feeder_combout ;
wire \regs[3][23]~q ;
wire \regs[15][23]~q ;
wire \regs[7][23]~feeder_combout ;
wire \regs[7][23]~q ;
wire \regs[11][23]~q ;
wire \Mux40~3_combout ;
wire \Mux40~4_combout ;
wire \aluin2_A~22_combout ;
wire \regs[8][22]~q ;
wire \regs[10][22]~q ;
wire \regs[9][22]~feeder_combout ;
wire \regs[9][22]~q ;
wire \regs[11][22]~q ;
wire \Mux41~2_combout ;
wire \regs[4][22]~q ;
wire \regs[6][22]~feeder_combout ;
wire \regs[6][22]~q ;
wire \regs[7][22]~q ;
wire \Mux41~1_combout ;
wire \regs[3][22]~q ;
wire \regs[0][22]~feeder_combout ;
wire \regs[0][22]~q ;
wire \regs[2][22]~feeder_combout ;
wire \regs[2][22]~q ;
wire \regs[1][22]~q ;
wire \Mux41~0_combout ;
wire \regs[13][22]~q ;
wire \regs[12][22]~q ;
wire \regs[15][22]~q ;
wire \regs[14][22]~q ;
wire \Mux41~3_combout ;
wire \Mux41~4_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \wregval_M[22]~52_combout ;
wire \regs[10][18]~q ;
wire \regs[9][18]~q ;
wire \regs[11][18]~q ;
wire \Mux45~2_combout ;
wire \regs[4][18]~q ;
wire \regs[7][18]~q ;
wire \regs[6][18]~feeder_combout ;
wire \regs[6][18]~q ;
wire \regs[5][18]~q ;
wire \Mux45~1_combout ;
wire \regs[12][18]~feeder_combout ;
wire \regs[12][18]~q ;
wire \regs[15][18]~q ;
wire \regs[13][18]~q ;
wire \regs[14][18]~q ;
wire \Mux45~3_combout ;
wire \regs[1][18]~q ;
wire \regs[2][18]~feeder_combout ;
wire \regs[2][18]~q ;
wire \regs[3][18]~feeder_combout ;
wire \regs[3][18]~q ;
wire \regs[0][18]~q ;
wire \Mux45~0_combout ;
wire \Mux45~4_combout ;
wire \aluin2_A~15_combout ;
wire \aluin2_A[18]~DUPLICATE_q ;
wire \aluin2_A[13]~DUPLICATE_q ;
wire \Add3~78 ;
wire \Add3~74 ;
wire \Add3~118 ;
wire \Add3~114 ;
wire \Add3~102 ;
wire \Add3~98 ;
wire \Add3~94 ;
wire \Add3~90 ;
wire \Add3~109_sumout ;
wire \regs[1][21]~q ;
wire \regs[9][21]~feeder_combout ;
wire \regs[9][21]~q ;
wire \regs[13][21]~q ;
wire \regs[5][21]~q ;
wire \Mux42~1_combout ;
wire \regs[7][21]~q ;
wire \regs[15][21]~q ;
wire \regs[3][21]~feeder_combout ;
wire \regs[3][21]~q ;
wire \regs[11][21]~q ;
wire \Mux42~3_combout ;
wire \regs[10][21]~q ;
wire \regs[2][21]~q ;
wire \regs[14][21]~q ;
wire \Mux42~2_combout ;
wire \regs[12][21]~feeder_combout ;
wire \regs[12][21]~q ;
wire \regs[8][21]~feeder_combout ;
wire \regs[8][21]~q ;
wire \regs[4][21]~q ;
wire \regs[0][21]~q ;
wire \Mux42~0_combout ;
wire \Mux42~4_combout ;
wire \aluin2_A~24_combout ;
wire \aluin2_A[21]~DUPLICATE_q ;
wire \aluin2_A~25_combout ;
wire \aluin2_A[19]~DUPLICATE_q ;
wire \regs[0][19]~q ;
wire \regs[2][19]~feeder_combout ;
wire \regs[2][19]~q ;
wire \regs[1][19]~q ;
wire \Mux12~0_combout ;
wire \regs[10][19]~feeder_combout ;
wire \regs[10][19]~q ;
wire \regs[9][19]~feeder_combout ;
wire \regs[9][19]~q ;
wire \regs[11][19]~q ;
wire \regs[8][19]~feeder_combout ;
wire \regs[8][19]~q ;
wire \Mux12~2_combout ;
wire \regs[14][19]~q ;
wire \regs[15][19]~q ;
wire \regs[12][19]~feeder_combout ;
wire \regs[12][19]~q ;
wire \regs[13][19]~q ;
wire \Mux12~3_combout ;
wire \regs[4][19]~q ;
wire \regs[5][19]~q ;
wire \regs[6][19]~feeder_combout ;
wire \regs[6][19]~q ;
wire \regs[7][19]~q ;
wire \Mux12~1_combout ;
wire \Mux12~4_combout ;
wire \Add3~110 ;
wire \Add3~105_sumout ;
wire \aluin1_A[21]~DUPLICATE_q ;
wire \aluin1_A[22]~DUPLICATE_q ;
wire \ShiftRight0~24_combout ;
wire \aluin1_A[24]~DUPLICATE_q ;
wire \aluin1_A[26]~DUPLICATE_q ;
wire \ShiftRight0~25_combout ;
wire \regs[3][29]~feeder_combout ;
wire \regs[3][29]~q ;
wire \regs[2][29]~feeder_combout ;
wire \regs[2][29]~q ;
wire \regs[0][29]~feeder_combout ;
wire \regs[0][29]~q ;
wire \regs[1][29]~q ;
wire \Mux2~0_combout ;
wire \regs[14][29]~q ;
wire \regs[12][29]~feeder_combout ;
wire \regs[12][29]~q ;
wire \regs[15][29]~q ;
wire \regs[13][29]~q ;
wire \Mux2~3_combout ;
wire \regs[11][29]~q ;
wire \regs[8][29]~q ;
wire \regs[9][29]~feeder_combout ;
wire \regs[9][29]~q ;
wire \Mux2~2_combout ;
wire \regs[5][29]~q ;
wire \regs[4][29]~q ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \regs[7][29]~q ;
wire \Mux2~1_combout ;
wire \Mux2~4_combout ;
wire \aluin1_A[29]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \regs[15][28]~q ;
wire \regs[12][28]~q ;
wire \regs[13][28]~q ;
wire \regs[14][28]~q ;
wire \Mux35~3_combout ;
wire \regs[9][28]~q ;
wire \regs[10][28]~q ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \Mux35~2_combout ;
wire \regs[2][28]~feeder_combout ;
wire \regs[2][28]~DUPLICATE_q ;
wire \regs[3][28]~feeder_combout ;
wire \regs[3][28]~q ;
wire \regs[0][28]~q ;
wire \regs[1][28]~q ;
wire \Mux35~0_combout ;
wire \regs[7][28]~q ;
wire \regs[6][28]~feeder_combout ;
wire \regs[6][28]~q ;
wire \regs[4][28]~q ;
wire \regs[5][28]~q ;
wire \Mux35~1_combout ;
wire \Mux35~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \wregval_M[28]~30_combout ;
wire \wregval_M[28]~31_combout ;
wire \regs[11][28]~q ;
wire \Mux3~3_combout ;
wire \Mux3~1_combout ;
wire \regs[2][28]~q ;
wire \Mux3~2_combout ;
wire \regs[12][28]~DUPLICATE_q ;
wire \Mux3~0_combout ;
wire \Mux3~4_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~9_combout ;
wire \aluin1_A[19]~DUPLICATE_q ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~59_combout ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \Selector38~1_combout ;
wire \Add1~106 ;
wire \Add1~118 ;
wire \Add1~113_sumout ;
wire \Add1~117_sumout ;
wire \Add0~106 ;
wire \Add0~117_sumout ;
wire \PC~58_combout ;
wire \PC~59_combout ;
wire \Add2~82 ;
wire \Add2~101_sumout ;
wire \Add0~118 ;
wire \Add0~113_sumout ;
wire \PC~56_combout ;
wire \PC~57_combout ;
wire \Add2~102 ;
wire \Add2~97_sumout ;
wire \Selector25~1_combout ;
wire \Selector37~4_combout ;
wire \Add4~90 ;
wire \Add4~91 ;
wire \Add4~110 ;
wire \Add4~111 ;
wire \Add4~105_sumout ;
wire \Selector37~2_combout ;
wire \Selector37~3_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \wregval_M[19]~36_combout ;
wire \wregval_M[19]~37_combout ;
wire \regs[3][19]~feeder_combout ;
wire \regs[3][19]~q ;
wire \Mux44~3_combout ;
wire \Mux44~0_combout ;
wire \Mux44~1_combout ;
wire \Mux44~2_combout ;
wire \Mux44~4_combout ;
wire \aluin2_A~14_combout ;
wire \Add4~106 ;
wire \Add4~107 ;
wire \Add4~70 ;
wire \Add4~71 ;
wire \Add4~65_sumout ;
wire \Selector35~1_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~2_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector35~8_combout ;
wire \Selector35~2_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~9_combout ;
wire \Selector35~6_combout ;
wire \Add1~114 ;
wire \Add1~101_sumout ;
wire \Add0~114 ;
wire \Add0~101_sumout ;
wire \PC~50_combout ;
wire \PC~51_combout ;
wire \Add2~98 ;
wire \Add2~61_sumout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \PC~48_combout ;
wire \PC~49_combout ;
wire \Add2~62 ;
wire \Add2~57_sumout ;
wire \Selector35~4_combout ;
wire \Selector35~5_combout ;
wire \Selector35~3_combout ;
wire \Selector35~9_combout ;
wire \Add3~106 ;
wire \Add3~70 ;
wire \Add3~65_sumout ;
wire \Selector35~10_combout ;
wire \Selector35~7_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \wregval_M[21]~53_combout ;
wire \wregval_M[21]~54_combout ;
wire \regs[6][21]~feeder_combout ;
wire \regs[6][21]~q ;
wire \Mux10~1_combout ;
wire \Mux10~3_combout ;
wire \Mux10~0_combout ;
wire \Mux10~2_combout ;
wire \Mux10~4_combout ;
wire \ShiftLeft0~15_combout ;
wire \aluin1_A[27]~DUPLICATE_q ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~47_combout ;
wire \ShiftLeft0~46_combout ;
wire \Selector29~0_combout ;
wire \Add0~98 ;
wire \Add0~69_sumout ;
wire \Add1~98 ;
wire \Add1~69_sumout ;
wire \PC~34_combout ;
wire \PC~35_combout ;
wire \Add2~58 ;
wire \Add2~29_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \PC~32_combout ;
wire \PC~33_combout ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Add0~66 ;
wire \Add0~93_sumout ;
wire \Add1~66 ;
wire \Add1~93_sumout ;
wire \PC~46_combout ;
wire \PC~47_combout ;
wire \Add2~26 ;
wire \Add2~53_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \Add1~94 ;
wire \Add1~89_sumout ;
wire \PC~44_combout ;
wire \PC~45_combout ;
wire \Add2~54 ;
wire \Add2~49_sumout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \Add1~90 ;
wire \Add1~85_sumout ;
wire \PC~42_combout ;
wire \PC~43_combout ;
wire \Add2~50 ;
wire \Add2~45_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add1~86 ;
wire \Add1~81_sumout ;
wire \PC~40_combout ;
wire \PC~41_combout ;
wire \Add2~46 ;
wire \Add2~41_sumout ;
wire \regs[7][27]~q ;
wire \regs[15][27]~q ;
wire \regs[3][27]~q ;
wire \regs[11][27]~q ;
wire \Mux36~3_combout ;
wire \regs[1][27]~q ;
wire \regs[9][27]~q ;
wire \regs[13][27]~q ;
wire \regs[5][27]~q ;
wire \Mux36~1_combout ;
wire \regs[2][27]~feeder_combout ;
wire \regs[2][27]~q ;
wire \regs[10][27]~q ;
wire \regs[14][27]~q ;
wire \regs[6][27]~q ;
wire \Mux36~2_combout ;
wire \regs[12][27]~q ;
wire \regs[8][27]~feeder_combout ;
wire \regs[8][27]~q ;
wire \regs[4][27]~q ;
wire \Mux36~0_combout ;
wire \Mux36~4_combout ;
wire \aluin2_A~12_combout ;
wire \Selector29~3_combout ;
wire \aluin2_A[27]~DUPLICATE_q ;
wire \Selector29~2_combout ;
wire \Selector29~4_combout ;
wire \Selector29~1_combout ;
wire \Selector29~5_combout ;
wire \Add3~54 ;
wire \Add3~49_sumout ;
wire \aluin2_A~23_combout ;
wire \Add4~66 ;
wire \Add4~67 ;
wire \Add4~39 ;
wire \Add4~35 ;
wire \Add4~63 ;
wire \Add4~58 ;
wire \Add4~59 ;
wire \Add4~54 ;
wire \Add4~55 ;
wire \Add4~49_sumout ;
wire \Selector29~6_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \wregval_M[27]~32_combout ;
wire \wregval_M[27]~33_combout ;
wire \regs[0][27]~q ;
wire \Mux4~0_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~17_combout ;
wire \aluin1_A[25]~DUPLICATE_q ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector38~2_combout ;
wire \Selector38~3_combout ;
wire \Selector38~6_combout ;
wire \Add4~109_sumout ;
wire \Selector38~4_combout ;
wire \Selector38~5_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \wregval_M[18]~38_combout ;
wire \wregval_M[18]~39_combout ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \aluin1_A[18]~DUPLICATE_q ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~5_combout ;
wire \Selector34~4_combout ;
wire \Add4~37_sumout ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \Selector34~5_combout ;
wire \ShiftRight0~18_combout ;
wire \Selector34~2_combout ;
wire \Add3~66 ;
wire \Add3~37_sumout ;
wire \Selector34~6_combout ;
wire \Selector34~3_combout ;
wire \wregval_M[22]~77_combout ;
wire \regs[5][22]~q ;
wire \Mux9~1_combout ;
wire \Mux9~3_combout ;
wire \Mux9~2_combout ;
wire \regs[12][22]~DUPLICATE_q ;
wire \Mux9~0_combout ;
wire \Mux9~4_combout ;
wire \Add4~38 ;
wire \Add4~33_sumout ;
wire \Selector33~6_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector33~8_combout ;
wire \Selector33~0_combout ;
wire \Selector33~1_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~26_combout ;
wire \Selector33~2_combout ;
wire \Add3~38 ;
wire \Add3~33_sumout ;
wire \Selector33~7_combout ;
wire \Selector33~5_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \wmemval_M[23]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \wregval_M[23]~50_combout ;
wire \wregval_M[23]~51_combout ;
wire \regs[5][23]~q ;
wire \Mux8~1_combout ;
wire \Mux8~3_combout ;
wire \Mux8~2_combout ;
wire \Mux8~0_combout ;
wire \Mux8~4_combout ;
wire \aluin1_A[23]~DUPLICATE_q ;
wire \Add4~34 ;
wire \Add4~62 ;
wire \Add4~57_sumout ;
wire \Selector31~3_combout ;
wire \Selector31~4_combout ;
wire \Selector31~8_combout ;
wire \Selector31~10_combout ;
wire \ShiftLeft0~50_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~51_combout ;
wire \Selector31~6_combout ;
wire \Selector31~5_combout ;
wire \Add3~34 ;
wire \Add3~62 ;
wire \Add3~57_sumout ;
wire \Selector31~9_combout ;
wire \Selector31~7_combout ;
wire \memaddr_M[25]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \wregval_M[25]~47_combout ;
wire \wregval_M[25]~48_combout ;
wire \regs[0][25]~feeder_combout ;
wire \regs[0][25]~q ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux6~4_combout ;
wire \Add3~58 ;
wire \Add3~53_sumout ;
wire \Add4~53_sumout ;
wire \Selector30~2_combout ;
wire \Selector30~1_combout ;
wire \Selector30~3_combout ;
wire \Selector30~0_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector30~4_combout ;
wire \Selector30~5_combout ;
wire \Selector45~0_combout ;
wire \Selector30~6_combout ;
wire \Selector30~7_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \wregval_M[26]~34_combout ;
wire \wregval_M[26]~35_combout ;
wire \regs[15][26]~q ;
wire \Mux5~3_combout ;
wire \Mux5~2_combout ;
wire \Mux5~1_combout ;
wire \Mux5~0_combout ;
wire \Mux5~4_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftLeft0~57_combout ;
wire \Selector39~4_combout ;
wire \Selector39~5_combout ;
wire \Add3~89_sumout ;
wire \Selector39~6_combout ;
wire \wregval_M[17]~85_combout ;
wire \regs[9][17]~feeder_combout ;
wire \regs[9][17]~q ;
wire \Mux14~2_combout ;
wire \regs[13][17]~q ;
wire \Mux14~3_combout ;
wire \Mux14~1_combout ;
wire \Mux14~0_combout ;
wire \Mux14~4_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector46~0_combout ;
wire \Selector46~5_combout ;
wire \Selector46~6_combout ;
wire \Selector46~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \wregval_M[2]~11_combout ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \wregval_M[2]~12_combout ;
wire \wregval_M[2]~13_combout ;
wire \regs[10][2]~q ;
wire \regs[9][2]~DUPLICATE_q ;
wire \Mux61~2_combout ;
wire \Mux61~1_combout ;
wire \Mux61~3_combout ;
wire \Mux61~0_combout ;
wire \Mux61~4_combout ;
wire \aluin2_A~2_combout ;
wire \aluin2_A[2]~DUPLICATE_q ;
wire \Add4~14 ;
wire \Add4~10 ;
wire \Add4~126 ;
wire \Add4~1_sumout ;
wire \Selector51~0_combout ;
wire \Selector51~1_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~14_combout ;
wire \Selector51~3_combout ;
wire \Selector51~4_combout ;
wire \Selector51~2_combout ;
wire \SW[5]~input_o ;
wire \wregval_M[5]~6_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0_bypass[39]~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \wregval_M[5]~5_combout ;
wire \wregval_M[5]~7_combout ;
wire \regs[9][5]~q ;
wire \Mux58~1_combout ;
wire \Mux58~2_combout ;
wire \Mux58~0_combout ;
wire \Mux58~3_combout ;
wire \Mux58~4_combout ;
wire \aluin2_A~0_combout ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \Add3~5_sumout ;
wire \Selector50~0_combout ;
wire \Selector50~1_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~23_combout ;
wire \Selector50~3_combout ;
wire \Selector50~4_combout ;
wire \Selector50~2_combout ;
wire \memaddr_M[6]~DUPLICATE_q ;
wire \SW[6]~input_o ;
wire \wregval_M[6]~22_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \wregval_M[6]~21_combout ;
wire \wregval_M[6]~23_combout ;
wire \regs[9][6]~q ;
wire \Mux25~1_combout ;
wire \regs[2][6]~q ;
wire \Mux25~2_combout ;
wire \Mux25~0_combout ;
wire \regs[7][6]~DUPLICATE_q ;
wire \Mux25~3_combout ;
wire \Mux25~4_combout ;
wire \aluin1_A[6]~DUPLICATE_q ;
wire \Add4~6 ;
wire \Add4~122 ;
wire \Add4~85_sumout ;
wire \Add3~85_sumout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~42_combout ;
wire \Selector48~0_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector48~5_combout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~39_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~52_combout ;
wire \Selector48~1_combout ;
wire \Selector48~6_combout ;
wire \Selector48~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \wregval_M[8]~66_combout ;
wire \SW[8]~input_o ;
wire \wregval_M[8]~67_combout ;
wire \wregval_M[8]~68_combout ;
wire \regs[9][8]~q ;
wire \Mux23~1_combout ;
wire \Mux23~3_combout ;
wire \Mux23~0_combout ;
wire \Mux23~2_combout ;
wire \Mux23~4_combout ;
wire \aluin1_A[8]~DUPLICATE_q ;
wire \Add4~86 ;
wire \Add4~82 ;
wire \Add4~78 ;
wire \Add4~79 ;
wire \Add4~75 ;
wire \Add4~118 ;
wire \Add4~114 ;
wire \Add4~102 ;
wire \Add4~98 ;
wire \Add4~93_sumout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~58_combout ;
wire \ShiftRight0~43_combout ;
wire \Selector40~2_combout ;
wire \Selector40~3_combout ;
wire \Add3~93_sumout ;
wire \Selector40~4_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \wregval_M[16]~41_combout ;
wire \wregval_M[16]~42_combout ;
wire \regs[8][16]~feeder_combout ;
wire \regs[8][16]~q ;
wire \Mux15~0_combout ;
wire \Mux15~3_combout ;
wire \Mux15~2_combout ;
wire \Mux15~1_combout ;
wire \Mux15~4_combout ;
wire \aluin1_A[16]~DUPLICATE_q ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~32_combout ;
wire \Selector53~3_combout ;
wire \Selector55~1_combout ;
wire \Selector53~4_combout ;
wire \Selector53~0_combout ;
wire \Selector53~1_combout ;
wire \Add3~22 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~9_sumout ;
wire \Add4~9_sumout ;
wire \Selector53~2_combout ;
wire \Selector53~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \wregval_M[29]~29_combout ;
wire \Selector27~4_combout ;
wire \Selector27~5_combout ;
wire \Selector27~1_combout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \aluin1_A[28]~DUPLICATE_q ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \PC~38_combout ;
wire \PC~39_combout ;
wire \Add2~42 ;
wire \Add2~37_sumout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \PC~36_combout ;
wire \PC~37_combout ;
wire \Add2~38 ;
wire \Add2~33_sumout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \Selector27~6_combout ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~36_combout ;
wire \Selector27~0_combout ;
wire \aluin2_A~11_combout ;
wire \Add4~50 ;
wire \Add4~51 ;
wire \Add4~46 ;
wire \Add4~47 ;
wire \Add4~41_sumout ;
wire \aluin2_A[28]~DUPLICATE_q ;
wire \Add3~50 ;
wire \Add3~46 ;
wire \Add3~41_sumout ;
wire \Selector27~7_combout ;
wire \wregval_M[29]~89_combout ;
wire \regs[10][29]~q ;
wire \Mux34~2_combout ;
wire \Mux34~3_combout ;
wire \Mux34~1_combout ;
wire \Mux34~0_combout ;
wire \Mux34~4_combout ;
wire \aluin2_A~10_combout ;
wire \Add3~42 ;
wire \Add3~29_sumout ;
wire \Selector26~0_combout ;
wire \Add0~74 ;
wire \Add0~61_sumout ;
wire \Add1~74 ;
wire \Add1~61_sumout ;
wire \PC~30_combout ;
wire \PC~31_combout ;
wire \Add2~34 ;
wire \Add2~21_sumout ;
wire \Selector26~1_combout ;
wire \ShiftLeft0~20_combout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~25_combout ;
wire \Selector26~5_combout ;
wire \Add4~42 ;
wire \Add4~43 ;
wire \Add4~29_sumout ;
wire \Selector26~4_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \wmemval_M[30]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \wregval_M[30]~27_combout ;
wire \wregval_M[30]~28_combout ;
wire \regs[13][30]~q ;
wire \Mux33~3_combout ;
wire \regs[9][30]~DUPLICATE_q ;
wire \Mux33~2_combout ;
wire \Mux33~1_combout ;
wire \Mux33~0_combout ;
wire \Mux33~4_combout ;
wire \aluin2_A~9_combout ;
wire \aluin2_A[30]~DUPLICATE_q ;
wire \ShiftRight0~1_combout ;
wire \aluin2_A[17]~DUPLICATE_q ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector47~1_combout ;
wire \ShiftRight0~53_combout ;
wire \Selector47~6_combout ;
wire \Selector47~2_combout ;
wire \Selector47~7_combout ;
wire \Add3~81_sumout ;
wire \Add4~81_sumout ;
wire \Selector47~5_combout ;
wire \memaddr_M[9]~feeder_combout ;
wire \SW[9]~input_o ;
wire \wregval_M[9]~64_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0_bypass[47]~10_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \wregval_M[9]~63_combout ;
wire \wregval_M[9]~65_combout ;
wire \regs[0][9]~feeder_combout ;
wire \regs[0][9]~q ;
wire \Mux22~0_combout ;
wire \Mux22~3_combout ;
wire \Mux22~2_combout ;
wire \Mux22~1_combout ;
wire \Mux22~4_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~38_combout ;
wire \Selector55~5_combout ;
wire \Add3~17_sumout ;
wire \Add4~17_sumout ;
wire \Selector55~3_combout ;
wire \destination[1]~0_combout ;
wire \Selector55~2_combout ;
wire \Selector55~4_combout ;
wire \Selector55~6_combout ;
wire \Selector55~7_combout ;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \wregval_M[1]~15_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \wmemval_M[1]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \wregval_M[1]~14_combout ;
wire \wregval_M[1]~16_combout ;
wire \regs[9][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \Mux30~0_combout ;
wire \Mux30~1_combout ;
wire \Mux30~4_combout ;
wire \aluin1_A[1]~DUPLICATE_q ;
wire \ShiftLeft0~4_combout ;
wire \Selector54~3_combout ;
wire \Selector54~2_combout ;
wire \Selector54~4_combout ;
wire \Add4~13_sumout ;
wire \Add3~13_sumout ;
wire \Selector54~1_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~35_combout ;
wire \Selector54~0_combout ;
wire \Selector54~5_combout ;
wire \memaddr_M[2]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \wregval_M[24]~49_combout ;
wire \Selector32~2_combout ;
wire \Selector32~3_combout ;
wire \Selector32~5_combout ;
wire \Selector32~7_combout ;
wire \Add4~61_sumout ;
wire \Selector32~0_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~53_combout ;
wire \Selector32~1_combout ;
wire \Add3~61_sumout ;
wire \Selector32~6_combout ;
wire \Selector32~4_combout ;
wire \wregval_M[24]~81_combout ;
wire \regs[4][24]~q ;
wire \regs[5][24]~DUPLICATE_q ;
wire \Mux39~1_combout ;
wire \Mux39~3_combout ;
wire \Mux39~0_combout ;
wire \Mux39~2_combout ;
wire \Mux39~4_combout ;
wire \aluin2_A~21_combout ;
wire \aluin2_A[24]~DUPLICATE_q ;
wire \aluin2_A[25]~DUPLICATE_q ;
wire \aluin2_A[20]~DUPLICATE_q ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector45~1_combout ;
wire \Selector45~2_combout ;
wire \Selector45~4_combout ;
wire \Selector45~5_combout ;
wire \Add4~73_sumout ;
wire \Add3~73_sumout ;
wire \Selector45~6_combout ;
wire \Selector45~3_combout ;
wire \memaddr_M[11]~feeder_combout ;
wire \dmem_rtl_0_bypass[51]~8_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \wregval_M[11]~59_combout ;
wire \wregval_M[11]~60_combout ;
wire \regs[10][11]~q ;
wire \regs[2][11]~q ;
wire \Mux52~2_combout ;
wire \Mux52~0_combout ;
wire \regs[3][11]~q ;
wire \Mux52~3_combout ;
wire \Mux52~1_combout ;
wire \Mux52~4_combout ;
wire \aluin2_A~28_combout ;
wire \aluin2_A[11]~DUPLICATE_q ;
wire \Add4~74 ;
wire \Add4~117_sumout ;
wire \Selector44~0_combout ;
wire \Selector44~1_combout ;
wire \ShiftLeft0~40_combout ;
wire \Selector44~2_combout ;
wire \ShiftRight0~59_combout ;
wire \Selector44~4_combout ;
wire \Selector44~5_combout ;
wire \Add3~117_sumout ;
wire \Selector44~3_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \wregval_M[12]~57_combout ;
wire \wregval_M[12]~58_combout ;
wire \regs[4][12]~feeder_combout ;
wire \regs[4][12]~q ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \Mux19~3_combout ;
wire \Mux19~2_combout ;
wire \Mux19~4_combout ;
wire \aluin1_A[12]~DUPLICATE_q ;
wire \Add1~10 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~14 ;
wire \Add1~6 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~2 ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \PC~16_combout ;
wire \PC~17_combout ;
wire \Add2~89_sumout ;
wire \Selector41~2_combout ;
wire \Selector41~1_combout ;
wire \Selector41~3_combout ;
wire \ShiftLeft0~12_combout ;
wire \Selector41~4_combout ;
wire \Add3~97_sumout ;
wire \Selector41~6_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \wregval_M[20]~55_combout ;
wire \wregval_M[20]~73_combout ;
wire \regs[3][20]~feeder_combout ;
wire \regs[3][20]~q ;
wire \Mux11~3_combout ;
wire \Mux11~1_combout ;
wire \Mux11~0_combout ;
wire \Mux11~2_combout ;
wire \Mux11~4_combout ;
wire \aluin1_A[20]~DUPLICATE_q ;
wire \Selector36~5_combout ;
wire \Selector36~6_combout ;
wire \Selector36~7_combout ;
wire \Add4~69_sumout ;
wire \ShiftRight0~49_combout ;
wire \Selector36~3_combout ;
wire \Add3~69_sumout ;
wire \ShiftLeft0~56_combout ;
wire \ShiftLeft0~55_combout ;
wire \Selector36~2_combout ;
wire \Selector36~4_combout ;
wire \Selector36~8_combout ;
wire \memaddr_M[20]~DUPLICATE_q ;
wire \WideNor0~2_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~17_combout ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \PC~28_combout ;
wire \PC~29_combout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \aluin2_A[31]~DUPLICATE_q ;
wire \Selector25~3_combout ;
wire \Selector25~2_combout ;
wire \Selector25~4_combout ;
wire \Selector25~5_combout ;
wire \Add4~30 ;
wire \Add4~31 ;
wire \Add4~25_sumout ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \Selector25~6_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~0_combout ;
wire \aluimm_D~3_combout ;
wire \wrmem_D~0_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~q ;
wire \MemWE~0_combout ;
wire \MemWE~combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \wregval_M[13]~56_combout ;
wire \wregval_M[13]~69_combout ;
wire \regs[6][13]~feeder_combout ;
wire \regs[6][13]~q ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \Mux18~0_combout ;
wire \Mux18~3_combout ;
wire \Mux18~4_combout ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \ShiftRight0~58_combout ;
wire \Selector43~2_combout ;
wire \Selector43~4_combout ;
wire \Selector43~5_combout ;
wire \Selector43~6_combout ;
wire \Add3~113_sumout ;
wire \Add4~113_sumout ;
wire \Selector43~3_combout ;
wire \dmem~0_combout ;
wire \dmem~4_combout ;
wire \dmem~6_combout ;
wire \dmem~5_combout ;
wire \dmem_rtl_0_bypass[6]~feeder_combout ;
wire \dmem_rtl_0_bypass[5]~feeder_combout ;
wire \dmem~2_combout ;
wire \dmem_rtl_0_bypass[4]~feeder_combout ;
wire \dmem~1_combout ;
wire \dmem~3_combout ;
wire \dmem~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \wregval_M[14]~45_combout ;
wire \wregval_M[14]~46_combout ;
wire \regs[2][14]~feeder_combout ;
wire \regs[2][14]~q ;
wire \Mux49~0_combout ;
wire \Mux49~1_combout ;
wire \Mux49~2_combout ;
wire \regs[13][14]~DUPLICATE_q ;
wire \Mux49~3_combout ;
wire \Mux49~4_combout ;
wire \aluin2_A~19_combout ;
wire \Add3~101_sumout ;
wire \ShiftRight0~56_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector42~3_combout ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \Selector42~4_combout ;
wire \Add4~101_sumout ;
wire \Selector42~2_combout ;
wire \Equal7~5_combout ;
wire \memaddr_M[18]~DUPLICATE_q ;
wire \memaddr_M[12]~DUPLICATE_q ;
wire \memaddr_M[13]~DUPLICATE_q ;
wire \Equal7~6_combout ;
wire \Equal7~4_combout ;
wire \Equal7~1_combout ;
wire \memaddr_M[31]~DUPLICATE_q ;
wire \memaddr_M[22]~DUPLICATE_q ;
wire \memaddr_M[24]~DUPLICATE_q ;
wire \Equal7~2_combout ;
wire \Equal7~3_combout ;
wire \Equal7~7_combout ;
wire \KEY[3]~input_o ;
wire \SW[3]~input_o ;
wire \wregval_M[3]~9_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0_bypass[35]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \wregval_M[3]~8_combout ;
wire \wregval_M[3]~10_combout ;
wire \regs[5][3]~feeder_combout ;
wire \regs[5][3]~q ;
wire \Mux28~1_combout ;
wire \Mux28~0_combout ;
wire \Mux28~3_combout ;
wire \Mux28~2_combout ;
wire \Mux28~4_combout ;
wire \aluin1_A[3]~DUPLICATE_q ;
wire \Add3~10 ;
wire \Add3~125_sumout ;
wire \Add4~125_sumout ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~61_combout ;
wire \Selector52~3_combout ;
wire \Selector52~1_combout ;
wire \Selector52~0_combout ;
wire \Selector52~4_combout ;
wire \Selector52~2_combout ;
wire \memaddr_M[4]~DUPLICATE_q ;
wire \SW[4]~input_o ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \wmemval_M[4]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \wregval_M[4]~17_combout ;
wire \wregval_M[4]~18_combout ;
wire \regs[3][4]~q ;
wire \Mux59~0_combout ;
wire \regs[15][4]~q ;
wire \Mux59~3_combout ;
wire \Mux59~1_combout ;
wire \regs[9][4]~DUPLICATE_q ;
wire \regs[8][4]~q ;
wire \Mux59~2_combout ;
wire \Mux59~4_combout ;
wire \aluin2_A~5_combout ;
wire \Selector28~1_combout ;
wire \Selector28~3_combout ;
wire \Selector28~2_combout ;
wire \Selector28~4_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~45_combout ;
wire \Selector28~0_combout ;
wire \Selector28~5_combout ;
wire \Add4~45_sumout ;
wire \Add3~45_sumout ;
wire \Selector28~6_combout ;
wire \WideNor0~1_combout ;
wire \WideNor0~combout ;
wire \wregval_M[29]~1_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \regs[9][31]~q ;
wire \regs[13][31]~q ;
wire \regs[1][31]~q ;
wire \Mux32~1_combout ;
wire \regs[6][31]~q ;
wire \regs[14][31]~feeder_combout ;
wire \regs[14][31]~q ;
wire \regs[10][31]~q ;
wire \regs[2][31]~q ;
wire \Mux32~2_combout ;
wire \regs[15][31]~q ;
wire \regs[7][31]~q ;
wire \regs[3][31]~feeder_combout ;
wire \regs[3][31]~q ;
wire \regs[11][31]~q ;
wire \Mux32~3_combout ;
wire \regs[12][31]~feeder_combout ;
wire \regs[12][31]~q ;
wire \regs[8][31]~q ;
wire \regs[4][31]~q ;
wire \regs[0][31]~q ;
wire \Mux32~0_combout ;
wire \Mux32~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \wregval_M[31]~24_combout ;
wire \wregval_M[31]~26_combout ;
wire \regs[5][31]~q ;
wire \Mux0~1_combout ;
wire \regs[14][31]~DUPLICATE_q ;
wire \Mux0~3_combout ;
wire \regs[2][31]~DUPLICATE_q ;
wire \Mux0~0_combout ;
wire \regs[9][31]~DUPLICATE_q ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \aluin1_A[31]~DUPLICATE_q ;
wire \ShiftRight0~55_combout ;
wire \Selector41~0_combout ;
wire \Selector41~5_combout ;
wire \dmem_rtl_0_bypass[59]~5_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \wregval_M[15]~43_combout ;
wire \wregval_M[15]~44_combout ;
wire \regs[10][15]~q ;
wire \Mux48~2_combout ;
wire \regs[3][15]~q ;
wire \Mux48~3_combout ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~4_combout ;
wire \aluin2_A~18_combout ;
wire \aluin2_A[15]~DUPLICATE_q ;
wire \Add4~97_sumout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \wregval_M[7]~19_combout ;
wire \Equal7~0_combout ;
wire \SW[7]~input_o ;
wire \wregval_M[7]~20_combout ;
wire \wregval_M[7]~93_combout ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \Mux24~1_combout ;
wire \regs[1][7]~q ;
wire \regs[0][7]~q ;
wire \Mux24~0_combout ;
wire \Mux24~4_combout ;
wire \aluin1_A[7]~DUPLICATE_q ;
wire \Add4~121_sumout ;
wire \Add3~121_sumout ;
wire \Selector49~2_combout ;
wire \Selector49~3_combout ;
wire \Selector49~0_combout ;
wire \ShiftRight0~60_combout ;
wire \Selector49~5_combout ;
wire \Selector49~1_combout ;
wire \Selector49~6_combout ;
wire \Selector49~4_combout ;
wire \memaddr_M[7]~DUPLICATE_q ;
wire \Equal7~8_combout ;
wire \wregval_M[31]~25_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0_bypass[49]~9_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \wregval_M[10]~61_combout ;
wire \wregval_M[10]~62_combout ;
wire \regs[14][10]~q ;
wire \Mux21~2_combout ;
wire \Mux21~1_combout ;
wire \Mux21~3_combout ;
wire \regs[0][10]~DUPLICATE_q ;
wire \Mux21~0_combout ;
wire \Mux21~4_combout ;
wire \aluin1_A[10]~DUPLICATE_q ;
wire \Add1~53_sumout ;
wire \PC~26_combout ;
wire \PC~27_combout ;
wire \PC[10]~DUPLICATE_q ;
wire \Add2~70 ;
wire \Add2~65_sumout ;
wire \Add0~49_sumout ;
wire \Add1~49_sumout ;
wire \PC~24_combout ;
wire \PC~25_combout ;
wire \Add2~66 ;
wire \Add2~109_sumout ;
wire \Add1~45_sumout ;
wire \Add0~45_sumout ;
wire \PC~22_combout ;
wire \PC~23_combout ;
wire \Add2~110 ;
wire \Add2~105_sumout ;
wire \Add1~41_sumout ;
wire \Add0~41_sumout ;
wire \PC~20_combout ;
wire \PC~21_combout ;
wire \Add2~106 ;
wire \Add2~93_sumout ;
wire \Add1~37_sumout ;
wire \Add0~37_sumout ;
wire \PC~18_combout ;
wire \PC~19_combout ;
wire \imem~5_combout ;
wire \imem~40_combout ;
wire \imem~101_combout ;
wire \Add1~17_sumout ;
wire \Add0~17_sumout ;
wire \PC~8_combout ;
wire \PC~9_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \Add2~10 ;
wire \Add2~117_sumout ;
wire \Add1~21_sumout ;
wire \Add0~21_sumout ;
wire \PC~10_combout ;
wire \PC~11_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \Add2~118 ;
wire \Add2~1_sumout ;
wire \Add1~13_sumout ;
wire \Add0~13_sumout ;
wire \PC~6_combout ;
wire \PC~7_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add0~5_sumout ;
wire \Add1~5_sumout ;
wire \PC~2_combout ;
wire \PC~3_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \Add2~6 ;
wire \Add2~113_sumout ;
wire \Add0~29_sumout ;
wire \Add1~29_sumout ;
wire \PC~14_combout ;
wire \PC~15_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \Add2~114 ;
wire \Add2~77_sumout ;
wire \Add0~25_sumout ;
wire \Add1~25_sumout ;
wire \PC~12_combout ;
wire \PC~13_combout ;
wire \imem~38_combout ;
wire \Selector19~0_combout ;
wire \WideOr2~0_combout ;
wire \aluimm_D~0_combout ;
wire \aluimm_D~1_combout ;
wire \aluin2_A~8_combout ;
wire \Equal4~6_combout ;
wire \Selector56~3_combout ;
wire \Selector56~0_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \LessThan1~4_combout ;
wire \Equal4~7_combout ;
wire \Equal4~8_combout ;
wire \Equal4~13_combout ;
wire \LessThan0~16_combout ;
wire \Equal4~12_combout ;
wire \Equal4~3_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~0_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~5_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~0_combout ;
wire \Equal4~1_combout ;
wire \Equal4~2_combout ;
wire \Equal4~4_combout ;
wire \Equal4~5_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~17_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~22_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~18_combout ;
wire \Equal4~9_combout ;
wire \Selector56~4_combout ;
wire \Selector56~5_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \Selector56~6_combout ;
wire \Selector56~7_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~12_combout ;
wire \Selector56~8_combout ;
wire \Selector56~1_combout ;
wire \destination[0]~1_combout ;
wire \Equal4~10_combout ;
wire \Equal4~0_combout ;
wire \Equal4~11_combout ;
wire \Selector56~2_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector56~12_combout ;
wire \Selector56~9_combout ;
wire \Selector56~11_combout ;
wire \Add3~21_sumout ;
wire \Add4~21_sumout ;
wire \Selector56~17_combout ;
wire \Selector56~13_combout ;
wire \Selector56~10_combout ;
wire \isbranch_D~0_combout ;
wire \isbranch_D~1_combout ;
wire \isbranch_A~q ;
wire \dobranch~0_combout ;
wire \aluimm_D~2_combout ;
wire \isnop_A~q ;
wire \wrmem_D~1_combout ;
wire \isjump_D~1_combout ;
wire \isjump_A~q ;
wire \dojump~combout ;
wire \PC~4_combout ;
wire \PC~5_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \imem~14_combout ;
wire \imem~13_combout ;
wire \imem~15_combout ;
wire \Selector21~0_combout ;
wire \Equal0~0_combout ;
wire \rt_dependency~0_combout ;
wire \rt_dependency~1_combout ;
wire \rs_dependency~0_combout ;
wire \rs_dependency~1_combout ;
wire \Equal1~0_combout ;
wire \rs_dependency~2_combout ;
wire \rs_dependency~3_combout ;
wire \rt_dependency~2_combout ;
wire \rt_dependency~3_combout ;
wire \stall~combout ;
wire \Add0~1_sumout ;
wire \Add1~1_sumout ;
wire \PC~0_combout ;
wire \PC~1_combout ;
wire \imem~17_combout ;
wire \imem~16_combout ;
wire \imem~18_combout ;
wire \Mux63~1_combout ;
wire \Mux63~2_combout ;
wire \Mux63~3_combout ;
wire \regs[3][0]~q ;
wire \regs[0][0]~q ;
wire \Mux63~0_combout ;
wire \Mux63~4_combout ;
wire \ss0|OUT~0_RTM0103_combout ;
wire \always5~0_combout ;
wire \always6~0_combout ;
wire \ss0|OUT~0_OTERM101 ;
wire \ss0|OUT~0_NEW_REG100_RTM0102_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM105 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM107feeder_combout ;
wire \ss0|OUT~2_OTERM107 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM109feeder_combout ;
wire \ss0|OUT~3_OTERM109 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM111 ;
wire \ss0|OUT~5_RTM0115_combout ;
wire \ss0|OUT~5_OTERM113feeder_combout ;
wire \ss0|OUT~5_OTERM113 ;
wire \ss0|OUT~5_NEW_REG112_RTM0114_combout ;
wire \ss0|OUT~6_RTM0119_combout ;
wire \ss0|OUT~6_OTERM117feeder_combout ;
wire \ss0|OUT~6_OTERM117 ;
wire \ss0|OUT~6_NEW_REG116_RTM0118_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM83 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM85 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM87 ;
wire \ss1|OUT~3_RTM091_combout ;
wire \ss1|OUT~3_OTERM89feeder_combout ;
wire \ss1|OUT~3_OTERM89 ;
wire \ss1|OUT~3_NEW_REG88_RTM090_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM93feeder_combout ;
wire \ss1|OUT~4_OTERM93 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM95feeder_combout ;
wire \ss1|OUT~5_OTERM95 ;
wire \ss1|OUT~6_RTM099_combout ;
wire \ss1|OUT~6_OTERM97feeder_combout ;
wire \ss1|OUT~6_OTERM97 ;
wire \ss1|OUT~6_NEW_REG96_RTM098_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM63feeder_combout ;
wire \ss2|OUT~0_OTERM63 ;
wire \ss2|OUT~1_RTM067_combout ;
wire \ss2|OUT~1_OTERM65 ;
wire \ss2|OUT~1_NEW_REG64_RTM066_combout ;
wire \ss2|OUT~2_RTM071_combout ;
wire \ss2|OUT~2_OTERM69 ;
wire \ss2|OUT~2_NEW_REG68_RTM070_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM73 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM75 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM77feeder_combout ;
wire \ss2|OUT~5_OTERM77 ;
wire \ss2|OUT~6_RTM081_combout ;
wire \ss2|OUT~6_OTERM79feeder_combout ;
wire \ss2|OUT~6_OTERM79 ;
wire \ss2|OUT~6_NEW_REG78_RTM080_combout ;
wire \ss3|OUT~0_RTM045_combout ;
wire \ss3|OUT~0_OTERM43 ;
wire \ss3|OUT~0_NEW_REG42_RTM044_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM47 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM49 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM51 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM53 ;
wire \ss3|OUT~5_RTM057_combout ;
wire \ss3|OUT~5_OTERM55feeder_combout ;
wire \ss3|OUT~5_OTERM55 ;
wire \ss3|OUT~5_NEW_REG54_RTM056_combout ;
wire \ss3|OUT~6_RTM061_combout ;
wire \ss3|OUT~6_OTERM59 ;
wire \ss3|OUT~6_NEW_REG58_RTM060_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM23 ;
wire \ss4|OUT~1_RTM027_combout ;
wire \ss4|OUT~1_OTERM25feeder_combout ;
wire \ss4|OUT~1_OTERM25 ;
wire \ss4|OUT~1_NEW_REG24_RTM026_combout ;
wire \ss4|OUT~2_RTM031_combout ;
wire \ss4|OUT~2_OTERM29 ;
wire \ss4|OUT~2_NEW_REG28_RTM030_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM33 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM35 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM37 ;
wire \ss4|OUT~6_RTM041_combout ;
wire \ss4|OUT~6_OTERM39feeder_combout ;
wire \ss4|OUT~6_OTERM39 ;
wire \ss4|OUT~6_NEW_REG38_RTM040_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM1 ;
wire \ss5|OUT~1_RTM05_combout ;
wire \ss5|OUT~1_OTERM3 ;
wire \ss5|OUT~1_NEW_REG2_RTM04_combout ;
wire \ss5|OUT~2_RTM09_combout ;
wire \ss5|OUT~2_OTERM7feeder_combout ;
wire \ss5|OUT~2_OTERM7 ;
wire \ss5|OUT~2_NEW_REG6_RTM08_combout ;
wire \ss5|OUT~3_RTM013_combout ;
wire \ss5|OUT~3_OTERM11feeder_combout ;
wire \ss5|OUT~3_OTERM11 ;
wire \ss5|OUT~3_NEW_REG10_RTM012_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM15 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM17 ;
wire \ss5|OUT~6_RTM021_combout ;
wire \ss5|OUT~6_OTERM19feeder_combout ;
wire \ss5|OUT~6_OTERM19 ;
wire \ss5|OUT~6_NEW_REG18_RTM020_combout ;
wire \LEDRout[0]~feeder_combout ;
wire \always5~1_combout ;
wire \LEDRout[3]~feeder_combout ;
wire \LEDRout[5]~feeder_combout ;
wire \LEDRout[6]~feeder_combout ;
wire \LEDRout[8]~feeder_combout ;
wire \LEDRout[9]~feeder_combout ;
wire [31:0] wmemval_M;
wire [31:0] sxtimm_A;
wire [31:0] pcpred_A;
wire [31:0] memaddr_M;
wire [3:0] destreg_M;
wire [3:0] destreg_A;
wire [31:0] aluin2_A;
wire [31:0] aluin1_A;
wire [7:0] alufunc_A;
wire [31:0] RTval_A;
wire [31:0] PC;
wire [9:0] LEDRout;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_NEW_REG100_RTM0102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM105 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM107 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM109 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM111 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_NEW_REG112_RTM0114_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_NEW_REG116_RTM0118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM83 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM85 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM87 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_NEW_REG88_RTM090_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM93 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM95 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_NEW_REG96_RTM098_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_NEW_REG64_RTM066_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_NEW_REG68_RTM070_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_NEW_REG78_RTM080_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_NEW_REG42_RTM044_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM47 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM49 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM53 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_NEW_REG54_RTM056_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_NEW_REG58_RTM060_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_NEW_REG24_RTM026_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_NEW_REG28_RTM030_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM33 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM35 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM37 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_NEW_REG38_RTM040_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_NEW_REG2_RTM04_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_NEW_REG6_RTM08_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_NEW_REG10_RTM012_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_NEW_REG18_RTM020_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDRout[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDRout[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDRout[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDRout[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDRout[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDRout[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDRout[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDRout[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDRout[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDRout[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X25_Y15_N56
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( PC[2] ) + ( VCC ) + ( !VCC ))
// \Add2~14  = CARRY(( PC[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \pcpred_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[2] .is_wysiwyg = "true";
defparam \pcpred_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb mispred(
// Equation(s):
// \mispred~combout  = ( \Selector56~10_combout  & ( (\dobranch~0_combout ) # (\dojump~combout ) ) ) # ( !\Selector56~10_combout  & ( \dojump~combout  ) )

	.dataa(!\dojump~combout ),
	.datab(gnd),
	.datac(!\dobranch~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mispred.extended_lut = "off";
defparam mispred.lut_mask = 64'h555555555F5F5F5F;
defparam mispred.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[2] & ((!\PC[3]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q 
// )))) # (PC[2] & (((!\PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & ((PC[2]))) # (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) # 
// (\PC[5]~DUPLICATE_q  & (((!PC[2])) # (\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h5B73FD2D88880000;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( 
// \PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))))) # (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  
// & ((!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h040C4E22710A4600;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N2
dffeas \PC[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add2~114  ))
// \Add2~78  = CARRY(( !PC[8] ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( PC[9] ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N4
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \imem~131 (
// Equation(s):
// \imem~131_combout  = ( PC[2] & ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & (PC[4] & !\PC[7]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & (PC[4] & \PC[7]~DUPLICATE_q )) # (PC[3] & (!PC[4] & !\PC[7]~DUPLICATE_q )) ) ) ) # ( PC[2] & ( 
// !\PC[5]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & \PC[7]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( !\PC[5]~DUPLICATE_q  & ( (PC[3] & (PC[4] & \PC[7]~DUPLICATE_q )) ) ) )

	.dataa(!PC[3]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~131 .extended_lut = "off";
defparam \imem~131 .lut_mask = 64'h000500A0500A0A00;
defparam \imem~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N53
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N20
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N51
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( !PC[7] & ( (PC[2] & !PC[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'h0F000F0000000000;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N2
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( !PC[2] & ( \PC[7]~DUPLICATE_q  & ( (!PC[4] & PC[3]) ) ) ) # ( !PC[2] & ( !\PC[7]~DUPLICATE_q  & ( (PC[4] & !PC[3]) ) ) )

	.dataa(!PC[4]),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "off";
defparam \imem~125 .lut_mask = 64'h505000000A0A0000;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N18
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( PC[5] & ( \imem~125_combout  & ( (!PC[6] & (\PC[3]~DUPLICATE_q  & (\imem~124_combout  & !PC[9]))) ) ) ) # ( !PC[5] & ( \imem~125_combout  & ( (!PC[6] & PC[9]) ) ) ) # ( PC[5] & ( !\imem~125_combout  & ( (!PC[6] & (\PC[3]~DUPLICATE_q 
//  & (\imem~124_combout  & !PC[9]))) ) ) )

	.dataa(!PC[6]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\imem~124_combout ),
	.datad(!PC[9]),
	.datae(!PC[5]),
	.dataf(!\imem~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'h0000020000AA0200;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N48
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( \imem~126_combout  & ( \imem~40_combout  ) ) # ( !\imem~126_combout  & ( (\imem~40_combout  & (\imem~131_combout  & (PC[6] & !PC[9]))) ) )

	.dataa(!\imem~40_combout ),
	.datab(!\imem~131_combout ),
	.datac(!PC[6]),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'h0100010055555555;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y15_N50
dffeas \sxtimm_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[8] .is_wysiwyg = "true";
defparam \sxtimm_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N26
dffeas \pcpred_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10] .is_wysiwyg = "true";
defparam \pcpred_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( 
// \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )) # 
// (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'hC4CC4C8C8C80484C;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( PC[9] ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( 
// !\PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (((!\PC[4]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'h3133333233123333;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q  $ 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( 
// !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( !PC[9] ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'hCCCC4C84C8C40CCC;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[9])) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q 
//  & PC[9]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h002000A000000000;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~107_combout  & ( (!PC[8] & !\imem~113_combout ) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~107_combout  & ( (!PC[8] & (!\imem~112_combout )) # (PC[8] & ((!\imem~111_combout ))) ) ) ) # ( 
// \PC[7]~DUPLICATE_q  & ( !\imem~107_combout  & ( (!\imem~113_combout ) # (PC[8]) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~107_combout  & ( (!PC[8] & (!\imem~112_combout )) # (PC[8] & ((!\imem~111_combout ))) ) ) )

	.dataa(!\imem~112_combout ),
	.datab(!PC[8]),
	.datac(!\imem~111_combout ),
	.datad(!\imem~113_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'hB8B8FF33B8B8CC00;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( \imem~5_combout  & ( \imem~114_combout  ) ) # ( !\imem~5_combout  & ( \imem~114_combout  ) ) # ( !\imem~5_combout  & ( !\imem~114_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N26
dffeas \sxtimm_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[7] .is_wysiwyg = "true";
defparam \sxtimm_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \pcpred_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[9] .is_wysiwyg = "true";
defparam \pcpred_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N20
dffeas \pcpred_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8] .is_wysiwyg = "true";
defparam \pcpred_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( PC[3] & ( \PC[5]~DUPLICATE_q  & ( PC[9] ) ) ) # ( !PC[3] & ( \PC[5]~DUPLICATE_q  & ( PC[9] ) ) ) # ( PC[3] & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & (((\PC[4]~DUPLICATE_q ) # (PC[2])) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( 
// !\PC[5]~DUPLICATE_q  & ( (PC[9] & (((!\PC[4]~DUPLICATE_q ) # (PC[2])) # (\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h0F07070F0F0F0F0F;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( PC[3] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] & (PC[9] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[9] & !\PC[4]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h0A00080000000000;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( PC[3] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  $ (PC[2])) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[2]))) # 
// (\PC[6]~DUPLICATE_q  & (!PC[2])))) ) ) ) # ( PC[3] & ( !\PC[5]~DUPLICATE_q  & ( !PC[9] ) ) ) # ( !PC[3] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q ) # ((!\PC[4]~DUPLICATE_q ) # (PC[2])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'hF0B0F0F0E06090F0;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( PC[3] & ( \PC[5]~DUPLICATE_q  & ( !PC[9] ) ) ) # ( !PC[3] & ( \PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & ((!PC[2]) # (\PC[4]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[2]))))) ) ) ) # ( 
// PC[3] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q ) # (!PC[2] $ (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q ) # ((!PC[2]) # (\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'hE0F0E0B0D0B0F0F0;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( PC[8] & ( \imem~119_combout  & ( (!\PC[7]~DUPLICATE_q  & (!\imem~116_combout )) # (\PC[7]~DUPLICATE_q  & ((!\imem~118_combout ))) ) ) ) # ( !PC[8] & ( \imem~119_combout  & ( (!\PC[7]~DUPLICATE_q  & !\imem~117_combout ) ) ) ) # ( 
// PC[8] & ( !\imem~119_combout  & ( (!\PC[7]~DUPLICATE_q  & (!\imem~116_combout )) # (\PC[7]~DUPLICATE_q  & ((!\imem~118_combout ))) ) ) ) # ( !PC[8] & ( !\imem~119_combout  & ( (!\imem~117_combout ) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~116_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~118_combout ),
	.datad(!\imem~117_combout ),
	.datae(!PC[8]),
	.dataf(!\imem~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'hFF33B8B8CC00B8B8;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( \imem~5_combout  & ( \imem~120_combout  ) ) # ( !\imem~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~120_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N44
dffeas \sxtimm_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[6] .is_wysiwyg = "true";
defparam \sxtimm_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \pcpred_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[7] .is_wysiwyg = "true";
defparam \pcpred_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (!PC[2] $ (!\PC[6]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ) # (PC[2])))) ) ) ) # ( 
// !\PC[3]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!PC[2] & ((!\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))))) # (PC[2] & (\PC[5]~DUPLICATE_q  & 
// (!\PC[7]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (!PC[2] & !\PC[6]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ))))) # 
// (\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!PC[2] $ (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (((\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (PC[2] & 
// (!\PC[5]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h0314902C20B21438;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( 
// (\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h3030C0C0C0C00000;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( !\PC[7]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & PC[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h00F000F000000000;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( \imem~40_combout  & ( \imem~30_combout  & ( ((!PC[9] & \imem~89_combout )) # (\imem~88_combout ) ) ) ) # ( \imem~40_combout  & ( !\imem~30_combout  & ( (!PC[9] & \imem~89_combout ) ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~89_combout ),
	.datad(!\imem~88_combout ),
	.datae(!\imem~40_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h00000A0A00000AFF;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \sxtimm_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[5] .is_wysiwyg = "true";
defparam \sxtimm_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( 
// !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( 
// !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'hEF00FD00BD00DB00;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[3]~DUPLICATE_q  $ 
// (\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( !PC[9] ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'hFF00FB00EB00DD00;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( PC[9] ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[2]~DUPLICATE_q  & 
// ( !\PC[6]~DUPLICATE_q  & ( PC[9] ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (((\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h001F00FF00FE00FF;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~105_combout  & ( (!PC[8] & (!\imem~108_combout )) # (PC[8] & ((!\imem~107_combout ))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~105_combout  & ( (!\imem~106_combout  & !PC[8]) ) ) ) # ( 
// \PC[7]~DUPLICATE_q  & ( !\imem~105_combout  & ( (!PC[8] & (!\imem~108_combout )) # (PC[8] & ((!\imem~107_combout ))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~105_combout  & ( (!\imem~106_combout ) # (PC[8]) ) ) )

	.dataa(!\imem~106_combout ),
	.datab(!PC[8]),
	.datac(!\imem~108_combout ),
	.datad(!\imem~107_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'hBBBBF3C08888F3C0;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( \imem~5_combout  & ( \imem~109_combout  ) ) # ( !\imem~5_combout  & ( \imem~109_combout  ) ) # ( !\imem~5_combout  & ( !\imem~109_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N38
dffeas \sxtimm_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[4] .is_wysiwyg = "true";
defparam \sxtimm_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N14
dffeas \pcpred_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[6] .is_wysiwyg = "true";
defparam \pcpred_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \pcpred_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[5] .is_wysiwyg = "true";
defparam \pcpred_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N30
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & (((!PC[3]) # (\PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  & PC[3])) # (\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[3]))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[6]~DUPLICATE_q ) # ((!\PC[5]~DUPLICATE_q ) # (PC[3])))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( !PC[9] ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'hFF00EF004D00F700;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N0
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC[5] & ( PC[9] & ( (!PC[6] & !PC[4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h00000000F0000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( \PC[3]~DUPLICATE_q  & ( PC[9] & ( ((!PC[2] & (\PC[5]~DUPLICATE_q )) # (PC[2] & ((!\PC[5]~DUPLICATE_q ) # (!\PC[4]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q ) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( PC[9] & ( ((!PC[2] & ((\PC[6]~DUPLICATE_q ) 
// # (\PC[4]~DUPLICATE_q ))) # (PC[2] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[6]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q ) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h000000007FFB76FF;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N24
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( PC[3] & ( !PC[9] & ( (!PC[4] & ((!PC[5]) # (!PC[6] $ (PC[2])))) # (PC[4] & ((!PC[6]) # ((PC[2])))) ) ) ) # ( !PC[3] & ( !PC[9] & ( (!PC[2] & ((!PC[4]) # ((PC[6] & PC[5])))) # (PC[2] & (!PC[4] $ (((!PC[5]) # (PC[6]))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[2]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'hCE35F9BB00000000;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( \imem~91_combout  & ( \imem~92_combout  & ( (PC[7] & ((!PC[8] & (!\imem~93_combout )) # (PC[8] & ((!\imem~2_combout ))))) ) ) ) # ( !\imem~91_combout  & ( \imem~92_combout  & ( (!PC[8] & (!\imem~93_combout  & ((PC[7])))) # (PC[8] & 
// (((!\imem~2_combout ) # (!PC[7])))) ) ) ) # ( \imem~91_combout  & ( !\imem~92_combout  & ( (!PC[8] & ((!\imem~93_combout ) # ((!PC[7])))) # (PC[8] & (((!\imem~2_combout  & PC[7])))) ) ) ) # ( !\imem~91_combout  & ( !\imem~92_combout  & ( (!PC[7]) # 
// ((!PC[8] & (!\imem~93_combout )) # (PC[8] & ((!\imem~2_combout )))) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~93_combout ),
	.datac(!\imem~2_combout ),
	.datad(!PC[7]),
	.datae(!\imem~91_combout ),
	.dataf(!\imem~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'hFFD8AAD855D800D8;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \imem~94_combout  ) # ( !\imem~94_combout  & ( !\imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N34
dffeas \sxtimm_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[3] .is_wysiwyg = "true";
defparam \sxtimm_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & ((!PC[4]) # ((!PC[3] & !\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[3] $ (((!PC[4] & 
// \PC[2]~DUPLICATE_q ))))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[3] $ (((!PC[4]) # (\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4] & ((!PC[3] & 
// ((\PC[2]~DUPLICATE_q ))) # (PC[3] & (\PC[7]~DUPLICATE_q )))) # (PC[4] & (!\PC[7]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h10DA28228828A8A0;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (PC[7])) # (\PC[3]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q ))))) # (\PC[5]~DUPLICATE_q  & (PC[7] & ((!\PC[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[2]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) # (PC[7] & (!\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q  & (!PC[7] & (!\PC[3]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[7] $ (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (\PC[5]~DUPLICATE_q  & ((\PC[2]~DUPLICATE_q 
// ) # (\PC[3]~DUPLICATE_q )))) # (PC[7] & (\PC[2]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h042B88090AA47450;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N57
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( \imem~40_combout  & ( (!PC[9] & ((\imem~97_combout ))) # (PC[9] & (!\imem~96_combout )) ) ) # ( !\imem~40_combout  )

	.dataa(!\imem~96_combout ),
	.datab(gnd),
	.datac(!\imem~97_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'hFFFFFFFF0FAA0FAA;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N50
dffeas \sxtimm_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[2] .is_wysiwyg = "true";
defparam \sxtimm_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N8
dffeas \pcpred_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[4] .is_wysiwyg = "true";
defparam \pcpred_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \pcpred_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[3] .is_wysiwyg = "true";
defparam \pcpred_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N18
cyclonev_lcell_comb \imem~132 (
// Equation(s):
// \imem~132_combout  = ( PC[8] & ( \PC[5]~DUPLICATE_q  & ( (PC[3] & (!PC[2] & (PC[9] & \PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( \PC[5]~DUPLICATE_q  & ( (PC[3] & (!PC[2] & (!PC[9] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( PC[8] & ( !\PC[5]~DUPLICATE_q  & ( 
// (PC[2] & (PC[9] & \PC[4]~DUPLICATE_q )) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~132 .extended_lut = "off";
defparam \imem~132 .lut_mask = 64'h0000000340000004;
defparam \imem~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \imem~133 (
// Equation(s):
// \imem~133_combout  = ( !PC[8] & ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & (PC[2] & !PC[9])) ) ) ) # ( PC[8] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[3] & (!PC[2] & (PC[9] & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !PC[8] & ( !\PC[5]~DUPLICATE_q  & ( (PC[3] & (!PC[2] & 
// (!PC[9] & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~133 .extended_lut = "off";
defparam \imem~133 .lut_mask = 64'h4000080020200000;
defparam \imem~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \imem~134 (
// Equation(s):
// \imem~134_combout  = ( PC[8] & ( \PC[5]~DUPLICATE_q  & ( (PC[2] & (PC[9] & \PC[4]~DUPLICATE_q )) ) ) ) # ( !PC[8] & ( \PC[5]~DUPLICATE_q  & ( (!PC[3] & (PC[2] & !PC[9])) ) ) ) # ( PC[8] & ( !\PC[5]~DUPLICATE_q  & ( (PC[9] & ((!PC[3] & (!PC[2])) # (PC[3] & 
// ((!\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !PC[8] & ( !\PC[5]~DUPLICATE_q  & ( (PC[3] & (!PC[2] & (!PC[9] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~134 .extended_lut = "off";
defparam \imem~134 .lut_mask = 64'h00400D0820200003;
defparam \imem~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( !PC[8] & ( \PC[5]~DUPLICATE_q  & ( (PC[3] & (!PC[9] & !\PC[4]~DUPLICATE_q )) ) ) ) # ( !PC[8] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & (!PC[9] & \PC[4]~DUPLICATE_q )) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[8]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h00C0000050000000;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( \imem~134_combout  & ( \imem~102_combout  & ( (!\PC[6]~DUPLICATE_q  & (((!\PC[7]~DUPLICATE_q ) # (\imem~133_combout )))) # (\PC[6]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )) # (\imem~132_combout ))) ) ) ) # ( !\imem~134_combout  & ( 
// \imem~102_combout  & ( (!\PC[6]~DUPLICATE_q  & (((\imem~133_combout  & \PC[7]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (((\PC[7]~DUPLICATE_q )) # (\imem~132_combout ))) ) ) ) # ( \imem~134_combout  & ( !\imem~102_combout  & ( (!\PC[6]~DUPLICATE_q  & 
// (((!\PC[7]~DUPLICATE_q ) # (\imem~133_combout )))) # (\PC[6]~DUPLICATE_q  & (\imem~132_combout  & ((!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\imem~134_combout  & ( !\imem~102_combout  & ( (!\PC[6]~DUPLICATE_q  & (((\imem~133_combout  & \PC[7]~DUPLICATE_q )))) 
// # (\PC[6]~DUPLICATE_q  & (\imem~132_combout  & ((!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\imem~132_combout ),
	.datab(!\imem~133_combout ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~134_combout ),
	.dataf(!\imem~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h0530F530053FF53F;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \imem~5_combout  & ( \imem~103_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h000000000000FFFF;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N14
dffeas \sxtimm_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[0] .is_wysiwyg = "true";
defparam \sxtimm_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~10  = CARRY(( pcpred_A[2] ) + ( sxtimm_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[0]),
	.datad(!pcpred_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( pcpred_A[3] ) + ( sxtimm_A[1] ) + ( \Add0~10  ))
// \Add0~18  = CARRY(( pcpred_A[3] ) + ( sxtimm_A[1] ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!sxtimm_A[1]),
	.datac(!pcpred_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( pcpred_A[4] ) + ( sxtimm_A[2] ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( pcpred_A[4] ) + ( sxtimm_A[2] ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[2]),
	.datad(!pcpred_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( sxtimm_A[3] ) + ( pcpred_A[5] ) + ( \Add0~22  ))
// \Add0~14  = CARRY(( sxtimm_A[3] ) + ( pcpred_A[5] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[5]),
	.datad(!sxtimm_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( pcpred_A[6] ) + ( sxtimm_A[4] ) + ( \Add0~14  ))
// \Add0~6  = CARRY(( pcpred_A[6] ) + ( sxtimm_A[4] ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[4]),
	.datad(!pcpred_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( sxtimm_A[5] ) + ( pcpred_A[7] ) + ( \Add0~6  ))
// \Add0~30  = CARRY(( sxtimm_A[5] ) + ( pcpred_A[7] ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[7]),
	.datad(!sxtimm_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( sxtimm_A[6] ) + ( pcpred_A[8] ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( sxtimm_A[6] ) + ( pcpred_A[8] ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[8]),
	.datad(!sxtimm_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N21
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( pcpred_A[9] ) + ( sxtimm_A[7] ) + ( \Add0~26  ))
// \Add0~2  = CARRY(( pcpred_A[9] ) + ( sxtimm_A[7] ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[7]),
	.datad(!pcpred_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N24
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( pcpred_A[10] ) + ( sxtimm_A[8] ) + ( \Add0~2  ))
// \Add0~54  = CARRY(( pcpred_A[10] ) + ( sxtimm_A[8] ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[8]),
	.datad(!pcpred_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( PC[2] & ( !\PC[6]~DUPLICATE_q  $ (PC[3]) ) ) # ( !PC[2] & ( (\PC[7]~DUPLICATE_q  & !PC[3]) ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h0F000F00CC33CC33;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N15
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[7]~DUPLICATE_q  & PC[3])) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (PC[2] & (\PC[7]~DUPLICATE_q  & PC[3])) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0005000500A000A0;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N39
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( \imem~68_combout  & ( (!\PC[5]~DUPLICATE_q  & (!PC[9] & ((!PC[4]) # (\imem~69_combout )))) ) ) # ( !\imem~68_combout  & ( (!\PC[5]~DUPLICATE_q  & (PC[4] & (\imem~69_combout  & !PC[9]))) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\imem~69_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h020002008A008A00;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( !PC[2] & ( (\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (PC[3]))) ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h0C030C0300000000;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \imem~71_combout  & ( (!PC[9] & (PC[4] & \PC[5]~DUPLICATE_q )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h00000000000A000A;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (!\PC[3]~DUPLICATE_q  $ (((!\PC[6]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[7] & 
// ((!\PC[5]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[7] $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[7] & (((\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q ))) 
// ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!PC[7] & !\PC[3]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (!PC[7])) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'hFA8A2A0A98202822;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~5_combout  & ( (!PC[9] & (!PC[8])) # (PC[9] & (PC[8] & \imem~73_combout )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(!\imem~73_combout ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h00000000A0A5A0A5;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( !\imem~72_combout  & ( \imem~74_combout  & ( !\imem~70_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~70_combout ),
	.datad(gnd),
	.datae(!\imem~72_combout ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h00000000F0F00000;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \imem~135 (
// Equation(s):
// \imem~135_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & 
// !\PC[3]~DUPLICATE_q ))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & (\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~135 .extended_lut = "off";
defparam \imem~135 .lut_mask = 64'h0000002240004000;
defparam \imem~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \imem~136 (
// Equation(s):
// \imem~136_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[2] & (!\PC[6]~DUPLICATE_q  & (PC[9] & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[8] & ( (PC[9] & (\PC[3]~DUPLICATE_q  & ((!PC[2]) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( 
// \PC[4]~DUPLICATE_q  & ( !PC[8] & ( (!PC[2] & (\PC[6]~DUPLICATE_q  & (!PC[9] & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[8] & ( (PC[2] & (\PC[6]~DUPLICATE_q  & (!PC[9] & \PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~136 .extended_lut = "off";
defparam \imem~136 .lut_mask = 64'h00102000000B0400;
defparam \imem~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[8] & ( (!PC[2] & (PC[9] & (\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[8] & ( (PC[2] & (PC[9] & (\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) ) # ( 
// \PC[6]~DUPLICATE_q  & ( !PC[8] & ( (!PC[9] & (!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[8] & ( (!PC[2] & (!PC[9] & (\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h0800C00000010002;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( !\PC[6]~DUPLICATE_q  & ( !PC[8] & ( (PC[2] & (!PC[9] & (!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[9]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h4000000000000000;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( \imem~50_combout  & ( \imem~51_combout  & ( ((!\PC[7]~DUPLICATE_q  & ((\imem~136_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~135_combout ))) # (\PC[5]~DUPLICATE_q ) ) ) ) # ( !\imem~50_combout  & ( \imem~51_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((\imem~136_combout )))) # (\PC[7]~DUPLICATE_q  & (((\imem~135_combout )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( \imem~50_combout  & ( !\imem~51_combout  & ( (!\PC[7]~DUPLICATE_q  & (((\imem~136_combout )) # 
// (\PC[5]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (\imem~135_combout ))) ) ) ) # ( !\imem~50_combout  & ( !\imem~51_combout  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((\imem~136_combout ))) # (\PC[7]~DUPLICATE_q  & 
// (\imem~135_combout )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\imem~135_combout ),
	.datad(!\imem~136_combout ),
	.datae(!\imem~50_combout ),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h048C26AE159D37BF;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N27
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \PC[4]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] & (\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (!PC[2] $ (((\PC[5]~DUPLICATE_q ))))) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (!PC[2] & (!\PC[3]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q ))) # (PC[2] & (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h948094800A250A25;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (!\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) # (PC[2] & (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] $ (((!\PC[5]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q ))))) # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[2] $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( 
// !\PC[3]~DUPLICATE_q  & ( (!PC[2] & (\PC[6]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q )))) # (PC[2] & (!\PC[6]~DUPLICATE_q  $ ((!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & ((!\PC[6]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q ))))) # (PC[2] & ((!\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & 
// \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h249214364A898240;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~22_combout  & ( \imem~23_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (!\PC[7]~DUPLICATE_q  & PC[9])))) ) ) ) # ( !\imem~22_combout  & ( \imem~23_combout  & ( (!PC[8] & (!PC[9] & \imem~5_combout )) ) ) ) # 
// ( \imem~22_combout  & ( !\imem~23_combout  & ( (PC[8] & (!\PC[7]~DUPLICATE_q  & (PC[9] & \imem~5_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\imem~5_combout ),
	.datae(!\imem~22_combout ),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h0000000400A000A4;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ) # (PC[2])))) # (\PC[3]~DUPLICATE_q  & ((!PC[2] $ (\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// \PC[4]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (PC[2])))) # (\PC[3]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & (!PC[2])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( 
// !\PC[4]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[2] & (!\PC[3]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & ((!PC[2] & ((!\PC[5]~DUPLICATE_q ))) # (PC[2] & (!\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!PC[2] $ (!\PC[5]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!PC[2] & (!\PC[7]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (PC[2] & ((\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h2CC358069432308F;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( PC[3] & ( (!\PC[5]~DUPLICATE_q  & (PC[2] & (\PC[4]~DUPLICATE_q  & !PC[6]))) # (\PC[5]~DUPLICATE_q  & (((!\PC[4]~DUPLICATE_q )))) ) ) # ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (!PC[6] $ (((!PC[2]) # (\PC[5]~DUPLICATE_q ))))) # 
// (\PC[4]~DUPLICATE_q  & (!PC[2] & ((!PC[6]) # (\PC[5]~DUPLICATE_q )))) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h4AB24AB234303430;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \imem~19_combout  & ( \imem~5_combout  & ( (!PC[8] & (\imem~20_combout  & ((!PC[9])))) # (PC[8] & (((!\PC[7]~DUPLICATE_q  & PC[9])))) ) ) ) # ( !\imem~19_combout  & ( \imem~5_combout  & ( (!PC[8] & (\imem~20_combout  & !PC[9])) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~20_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\imem~19_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0000000022002250;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[2] & ( (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) # 
// (\PC[5]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  
// & (\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h1A1A222283834040;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))))) # (\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & 
// ((!\PC[7]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & 
// (!\PC[4]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[4]~DUPLICATE_q  & (((!\PC[5]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ 
// (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & 
// (!\PC[3]~DUPLICATE_q  $ (((\PC[7]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h691914A081C2830D;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N15
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~37_combout  & ( \imem~36_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (!\PC[7]~DUPLICATE_q  & PC[9])))) ) ) ) # ( !\imem~37_combout  & ( \imem~36_combout  & ( (!PC[8] & (\imem~5_combout  & !PC[9])) ) ) ) # 
// ( \imem~37_combout  & ( !\imem~36_combout  & ( (PC[8] & (!\PC[7]~DUPLICATE_q  & (\imem~5_combout  & PC[9]))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~5_combout ),
	.datad(!PC[9]),
	.datae(!\imem~37_combout ),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h000000040A000A04;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \ldmem_D~0 (
// Equation(s):
// \ldmem_D~0_combout  = ( \imem~46_combout  & ( (!\Selector19~0_combout  & (!\imem~24_combout  & \imem~21_combout )) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(gnd),
	.datac(!\imem~24_combout ),
	.datad(!\imem~21_combout ),
	.datae(gnd),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~0 .extended_lut = "off";
defparam \ldmem_D~0 .lut_mask = 64'h0000000000A000A0;
defparam \ldmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( PC[2] & ( PC[3] & ( (!PC[9] & (((!\PC[4]~DUPLICATE_q  & PC[6])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( PC[3] & ( (!PC[9] & (!PC[6] & (!\PC[4]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !PC[3] & ( 
// (\PC[5]~DUPLICATE_q  & (!PC[9] & PC[6])) ) ) ) # ( !PC[2] & ( !PC[3] & ( (!PC[9] & (((\PC[4]~DUPLICATE_q  & PC[6])) # (\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h30700030900030B0;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (PC[9] & !\PC[5]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0A00000000000000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[2] & ( PC[3] & ( (!PC[9] & ((!\PC[5]~DUPLICATE_q  & ((PC[6]))) # (\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( PC[3] & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[6])) # 
// (\PC[4]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[6]))))) ) ) ) # ( PC[2] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[9] & !PC[6]))) ) ) ) # ( !PC[2] & ( !PC[3] & ( (!\PC[4]~DUPLICATE_q  & (!PC[9] & (!\PC[5]~DUPLICATE_q  $ 
// (!PC[6])))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h2080200040D010D0;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[2] & ( PC[3] & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & ((PC[6]))) # (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!PC[6]))))) ) ) ) # ( !PC[2] & ( PC[3] & ( (PC[9] & ((!\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!PC[6]))) # 
// (\PC[5]~DUPLICATE_q  & ((PC[6]))))) ) ) ) # ( PC[2] & ( !PC[3] & ( (PC[9] & ((!\PC[4]~DUPLICATE_q  & ((!PC[6]))) # (\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !PC[3] & ( (PC[9] & (!\PC[4]~DUPLICATE_q  $ (((!PC[6]) # 
// (\PC[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h05090E040C0B030E;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~27_combout  & ( \imem~25_combout  & ( (!PC[8] & (((\PC[7]~DUPLICATE_q )) # (\imem~26_combout ))) # (PC[8] & (((!\PC[7]~DUPLICATE_q ) # (\imem~9_combout )))) ) ) ) # ( !\imem~27_combout  & ( \imem~25_combout  & ( (!PC[8] & 
// (\imem~26_combout  & ((!\PC[7]~DUPLICATE_q )))) # (PC[8] & (((!\PC[7]~DUPLICATE_q ) # (\imem~9_combout )))) ) ) ) # ( \imem~27_combout  & ( !\imem~25_combout  & ( (!PC[8] & (((\PC[7]~DUPLICATE_q )) # (\imem~26_combout ))) # (PC[8] & (((\imem~9_combout  & 
// \PC[7]~DUPLICATE_q )))) ) ) ) # ( !\imem~27_combout  & ( !\imem~25_combout  & ( (!PC[8] & (\imem~26_combout  & ((!\PC[7]~DUPLICATE_q )))) # (PC[8] & (((\imem~9_combout  & \PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~26_combout ),
	.datac(!\imem~9_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~27_combout ),
	.dataf(!\imem~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h220522AF770577AF;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \ldmem_D~1 (
// Equation(s):
// \ldmem_D~1_combout  = ( \imem~28_combout  & ( (!\imem~5_combout  & \ldmem_D~0_combout ) ) ) # ( !\imem~28_combout  & ( (\ldmem_D~0_combout  & ((!\imem~52_combout ) # (!\imem~5_combout ))) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\imem~5_combout ),
	.datac(gnd),
	.datad(!\ldmem_D~0_combout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~1 .extended_lut = "off";
defparam \ldmem_D~1 .lut_mask = 64'h00EE00EE00CC00CC;
defparam \ldmem_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N51
cyclonev_lcell_comb \ldmem_D~2 (
// Equation(s):
// \ldmem_D~2_combout  = ( \ldmem_D~1_combout  & ( \stall~combout  & ( (!\dojump~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Selector56~10_combout ) # (!\dobranch~0_combout )))) ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector56~10_combout ),
	.datad(!\dobranch~0_combout ),
	.datae(!\ldmem_D~1_combout ),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~2 .extended_lut = "off";
defparam \ldmem_D~2 .lut_mask = 64'h0000000000002220;
defparam \ldmem_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N52
dffeas ldmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ldmem_D~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_A.is_wysiwyg = "true";
defparam ldmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N32
dffeas ldmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_M.is_wysiwyg = "true";
defparam ldmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[5]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & 
// (\PC[7]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h0000010000000080;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( !\PC[5]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h5000500000000000;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \imem~39_combout  & ( \imem~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~39_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h000000000000FFFF;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \PC[7]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) ) # ( !\PC[7]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) # (\PC[4]~DUPLICATE_q  & 
// (\PC[2]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h05A005A050005000;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \imem~42_combout  & ( \PC[6]~DUPLICATE_q  & ( (!\imem~41_combout  & (((!\imem~43_combout  & !\PC[5]~DUPLICATE_q )) # (PC[9]))) ) ) ) # ( !\imem~42_combout  & ( \PC[6]~DUPLICATE_q  & ( (!\imem~41_combout  & ((!\imem~43_combout ) # 
// (PC[9]))) ) ) ) # ( \imem~42_combout  & ( !\PC[6]~DUPLICATE_q  & ( (!\imem~41_combout  & ((!\imem~43_combout ) # (PC[9]))) ) ) ) # ( !\imem~42_combout  & ( !\PC[6]~DUPLICATE_q  & ( (!\imem~41_combout  & ((!\imem~43_combout ) # (PC[9]))) ) ) )

	.dataa(!PC[9]),
	.datab(!\imem~43_combout ),
	.datac(!\imem~41_combout ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\imem~42_combout ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'hD0D0D0D0D0D0D050;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \imem~40_combout  & ( !\imem~44_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~40_combout ),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h0000FFFF00000000;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \imem~5_combout  & ( \imem~28_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \imem~29_combout  & ( \Selector19~0_combout  ) ) # ( !\imem~29_combout  & ( ((\imem~45_combout  & (!\imem~21_combout  & !\imem~24_combout ))) # (\Selector19~0_combout ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\imem~45_combout ),
	.datac(!\imem~21_combout ),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h7555755555555555;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N38
dffeas \alufunc_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = (!PC[2] & (PC[4] & (!PC[3] $ (!\PC[5]~DUPLICATE_q ))))

	.dataa(!PC[2]),
	.datab(!PC[3]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h0028002800280028;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N45
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \imem~59_combout  & ( (\PC[7]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[9])) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h0000000010101010;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC[2] & ( (PC[3] & (!\PC[5]~DUPLICATE_q  $ (!PC[4]))) ) ) # ( !PC[2] & ( (!\PC[5]~DUPLICATE_q  & (!PC[4] & !PC[3])) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(gnd),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h8800880000660066;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[5]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h0000000030300C0C;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N54
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \imem~56_combout  & ( \imem~57_combout  & ( (!\PC[7]~DUPLICATE_q  & !PC[9]) ) ) ) # ( !\imem~56_combout  & ( \imem~57_combout  & ( (\PC[6]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[9])) ) ) ) # ( \imem~56_combout  & ( 
// !\imem~57_combout  & ( (!\PC[6]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[9])) ) ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\imem~56_combout ),
	.dataf(!\imem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0000C0003000F000;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = (\imem~40_combout  & (((\imem~58_combout ) # (\imem~60_combout )) # (\imem~41_combout )))

	.dataa(!\imem~41_combout ),
	.datab(!\imem~60_combout ),
	.datac(!\imem~58_combout ),
	.datad(!\imem~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h007F007F007F007F;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \imem~61_combout  & ( (!\imem~46_combout  & ((!\imem~24_combout  & (!\imem~29_combout  $ (\imem~21_combout ))) # (\imem~24_combout  & (!\imem~29_combout  & \imem~21_combout )))) ) ) # ( !\imem~61_combout  & ( (!\imem~46_combout  
// & (\imem~21_combout  & (!\imem~24_combout  $ (!\imem~29_combout )))) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~24_combout ),
	.datac(!\imem~29_combout ),
	.datad(!\imem~21_combout ),
	.datae(gnd),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0028002880288028;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N58
dffeas \alufunc_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( \PC[5]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h30C030C000300030;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!PC[2]) # (!\PC[7]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (!PC[2] $ (((!\PC[7]~DUPLICATE_q ) # (\PC[5]~DUPLICATE_q ))))) ) ) ) # ( 
// !\PC[6]~DUPLICATE_q  & ( \PC[4]~DUPLICATE_q  & ( (!PC[2] & (!\PC[7]~DUPLICATE_q  $ (((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q ))))) # (PC[2] & (!\PC[7]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & 
// ( !\PC[4]~DUPLICATE_q  & ( (!PC[2] & (((\PC[7]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) # (PC[2] & (\PC[3]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[4]~DUPLICATE_q  & ( 
// (!PC[2] & ((!\PC[7]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) # (PC[2] & (\PC[3]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'hA1182A325A3812D9;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~47_combout  & ( \imem~48_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (\imem~30_combout  & PC[9])))) ) ) ) # ( !\imem~47_combout  & ( \imem~48_combout  & ( (!PC[8] & (\imem~5_combout  & !PC[9])) ) ) ) # ( 
// \imem~47_combout  & ( !\imem~48_combout  & ( (\imem~30_combout  & (\imem~5_combout  & (!PC[8] $ (PC[9])))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!PC[8]),
	.datac(!\imem~5_combout ),
	.datad(!PC[9]),
	.datae(!\imem~47_combout ),
	.dataf(!\imem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h000004010C000C01;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \imem~29_combout  & ( (\imem~46_combout  & !\imem~24_combout ) ) ) # ( !\imem~29_combout  & ( (!\imem~46_combout  & ((\imem~49_combout ) # (\imem~24_combout ))) # (\imem~46_combout  & (!\imem~24_combout )) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~24_combout ),
	.datac(gnd),
	.datad(!\imem~49_combout ),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h66EE66EE44444444;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N44
dffeas \alufunc_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \imem~52_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(!\imem~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h0000000033333333;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \PC[4]~DUPLICATE_q  & ( (!PC[2] & (!\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (PC[2] & (!\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h4040404080808080;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N6
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC[2] & ( PC[6] & ( (!PC[3] & (((!PC[7] & PC[4])))) # (PC[3] & (PC[5] & ((!PC[7]) # (PC[4])))) ) ) ) # ( !PC[2] & ( PC[6] & ( (!PC[5] & ((!PC[3] & ((!PC[4]))) # (PC[3] & (PC[7])))) # (PC[5] & (!PC[3] $ (((!PC[7] & !PC[4]))))) ) ) ) # 
// ( PC[2] & ( !PC[6] & ( (!PC[7] & PC[3]) ) ) ) # ( !PC[2] & ( !PC[6] & ( (!PC[3] & (!PC[4] & ((!PC[5]) # (PC[7])))) # (PC[3] & (!PC[5] $ (!PC[7] $ (!PC[4])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'hB9060C0CB65204C5;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( \imem~32_combout  & ( \imem~54_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (\imem~30_combout  & PC[9])))) ) ) ) # ( !\imem~32_combout  & ( \imem~54_combout  & ( (!PC[8] & (!PC[9] & \imem~5_combout )) ) ) ) # ( 
// \imem~32_combout  & ( !\imem~54_combout  & ( (\imem~30_combout  & (\imem~5_combout  & (!PC[8] $ (PC[9])))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!PC[8]),
	.datac(!PC[9]),
	.datad(!\imem~5_combout ),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0000004100C000C1;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \imem~29_combout  & ( \imem~53_combout  ) ) # ( !\imem~29_combout  & ( ((!\imem~21_combout  & (!\imem~24_combout  & \imem~55_combout ))) # (\imem~53_combout ) ) )

	.dataa(!\imem~21_combout ),
	.datab(!\imem~24_combout ),
	.datac(!\imem~53_combout ),
	.datad(!\imem~55_combout ),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0F8F0F8F0F0F0F0F;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N28
dffeas \alufunc_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( !alufunc_A[2] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & alufunc_A[5])) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h00A000A000000000;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \imem~36_combout  & ( \imem~23_combout  & ( (!PC[9] & !PC[8]) ) ) ) # ( !\imem~36_combout  & ( \imem~23_combout  & ( (!PC[9] & !PC[8]) ) ) ) # ( \imem~36_combout  & ( !\imem~23_combout  & ( (!PC[9] & !PC[8]) ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(!\imem~36_combout ),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0000A0A0A0A0A0A0;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N45
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( PC[8] & ( (PC[9] & (!\PC[7]~DUPLICATE_q  & ((\imem~22_combout ) # (\imem~37_combout )))) ) )

	.dataa(!PC[9]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~37_combout ),
	.datad(!\imem~22_combout ),
	.datae(gnd),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h0000000004440444;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[2] & (!\PC[5]~DUPLICATE_q  $ (((!\PC[3]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))))) # (PC[2] & (\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[2] & ((!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( 
// !\PC[7]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & ((\PC[4]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[2]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  $ (((\PC[4]~DUPLICATE_q ) # (PC[2]))))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h2103030D0820A029;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \imem~32_combout  & ( \imem~34_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (\imem~30_combout  & PC[9])))) ) ) ) # ( !\imem~32_combout  & ( \imem~34_combout  & ( (!PC[8] & (!PC[9] & \imem~5_combout )) ) ) ) # ( 
// \imem~32_combout  & ( !\imem~34_combout  & ( (\imem~30_combout  & (\imem~5_combout  & (!PC[8] $ (PC[9])))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!PC[8]),
	.datac(!PC[9]),
	.datad(!\imem~5_combout ),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h0000004100C000C1;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( !\Selector16~1_combout  & ( \imem~35_combout  & ( (!\Selector16~0_combout  & \imem~5_combout ) ) ) ) # ( !\Selector16~1_combout  & ( !\imem~35_combout  & ( (!\Selector16~0_combout  & (\imem~28_combout  & \imem~5_combout )) ) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(gnd),
	.datac(!\imem~28_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\Selector16~1_combout ),
	.dataf(!\imem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h000A000000AA0000;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \alufunc_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (((!PC[2] & \PC[7]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (PC[2])))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (((PC[2]) # (\PC[6]~DUPLICATE_q ))))) # (\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[2])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( 
// !\PC[3]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & ((!PC[2]) # (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & (\PC[7]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h00601110952845A1;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N39
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \imem~32_combout  & ( \imem~31_combout  & ( (\imem~5_combout  & ((!PC[8] & ((!PC[9]))) # (PC[8] & (\imem~30_combout  & PC[9])))) ) ) ) # ( !\imem~32_combout  & ( \imem~31_combout  & ( (!PC[8] & (\imem~5_combout  & !PC[9])) ) ) ) # ( 
// \imem~32_combout  & ( !\imem~31_combout  & ( (\imem~30_combout  & (\imem~5_combout  & (!PC[8] $ (PC[9])))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!PC[8]),
	.datac(!\imem~5_combout ),
	.datad(!PC[9]),
	.datae(!\imem~32_combout ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h000004010C000C01;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( !\imem~29_combout  & ( (!\imem~21_combout  & (\imem~33_combout  & !\imem~24_combout )) ) )

	.dataa(!\imem~21_combout ),
	.datab(gnd),
	.datac(!\imem~33_combout ),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\imem~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0A000A0000000000;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \alufunc_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\alufunc_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \alufunc_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \regs[9][7]~feeder (
// Equation(s):
// \regs[9][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][7]~feeder .extended_lut = "off";
defparam \regs[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N53
dffeas \destreg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2] .is_wysiwyg = "true";
defparam \destreg_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \isjump_D~2 (
// Equation(s):
// \isjump_D~2_combout  = ( !\Selector19~0_combout  & ( (!\imem~24_combout  & !\imem~21_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~24_combout ),
	.datac(!\imem~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~2 .extended_lut = "off";
defparam \isjump_D~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \isjump_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N9
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !\imem~46_combout  & ( (\isjump_D~2_combout  & ((!\imem~5_combout ) # ((!\imem~28_combout  & !\imem~52_combout )))) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~28_combout ),
	.datac(!\isjump_D~2_combout ),
	.datad(!\imem~52_combout ),
	.datae(gnd),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0E0A0E0A00000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[2] & ( PC[9] & ( (!PC[3] & (((\PC[5]~DUPLICATE_q  & !PC[6])) # (\PC[4]~DUPLICATE_q ))) # (PC[3] & ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q  $ (!PC[6])))) ) ) ) # ( !PC[2] & ( PC[9] & ( ((\PC[5]~DUPLICATE_q  & 
// !\PC[4]~DUPLICATE_q )) # (PC[3]) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0000000075757B5E;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )) # (PC[3]))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )) # (PC[3]))) ) ) ) # ( 
// PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  $ (PC[3])) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[9] & !PC[3]))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[3]),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h2000B07060F090F0;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[2] & ( PC[3] & ( (!\PC[4]~DUPLICATE_q  & (!PC[9] & (!\PC[5]~DUPLICATE_q  $ (!PC[6])))) ) ) ) # ( !PC[2] & ( PC[3] & ( (\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!PC[9] & PC[6]))) ) ) ) # ( PC[2] & ( !PC[3] & ( 
// (!\PC[4]~DUPLICATE_q  & (!PC[9] & ((!\PC[5]~DUPLICATE_q ) # (PC[6])))) ) ) ) # ( !PC[2] & ( !PC[3] & ( (!PC[9] & (!\PC[4]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q ) # (!PC[6]))))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(!PC[2]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h506080A000402080;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~8_combout  & ( \imem~9_combout  & ( (!PC[8] & ((!\PC[7]~DUPLICATE_q ) # ((\imem~10_combout )))) # (PC[8] & (((\imem~7_combout )) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( !\imem~8_combout  & ( \imem~9_combout  & ( (!PC[8] & 
// (\PC[7]~DUPLICATE_q  & ((\imem~10_combout )))) # (PC[8] & (((\imem~7_combout )) # (\PC[7]~DUPLICATE_q ))) ) ) ) # ( \imem~8_combout  & ( !\imem~9_combout  & ( (!PC[8] & ((!\PC[7]~DUPLICATE_q ) # ((\imem~10_combout )))) # (PC[8] & (!\PC[7]~DUPLICATE_q  & 
// (\imem~7_combout ))) ) ) ) # ( !\imem~8_combout  & ( !\imem~9_combout  & ( (!PC[8] & (\PC[7]~DUPLICATE_q  & ((\imem~10_combout )))) # (PC[8] & (!\PC[7]~DUPLICATE_q  & (\imem~7_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!\imem~7_combout ),
	.datad(!\imem~10_combout ),
	.datae(!\imem~8_combout ),
	.dataf(!\imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h04268CAE15379DBF;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~5_combout  & ( \imem~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h000000000000FFFF;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \imem~12_combout  & ( (!\Decoder1~0_combout ) # (\imem~101_combout ) ) ) # ( !\imem~12_combout  & ( (\imem~101_combout  & \Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~101_combout ),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \destreg_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1] .is_wysiwyg = "true";
defparam \destreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N59
dffeas \destreg_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N12
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC[3] & ( PC[9] & ( (!PC[5] & ((!PC[2]) # ((PC[6])))) # (PC[5] & (!PC[6] $ (((!PC[2] & PC[4]))))) ) ) ) # ( !PC[3] & ( PC[9] & ( (!PC[5] & (PC[2] & ((PC[4])))) # (PC[5] & ((!PC[4] & (PC[2])) # (PC[4] & ((PC[6]))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[2]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h000000001127DA9E;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N54
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[3] & ( !PC[9] & ( (!PC[6] & (PC[2] & (!PC[5] $ (!PC[4])))) # (PC[6] & ((!PC[2]) # ((!PC[5]) # (PC[4])))) ) ) ) # ( !PC[3] & ( !PC[9] & ( (!PC[2] & (((PC[5] & !PC[4])))) # (PC[2] & (!PC[4] $ (((PC[6] & PC[5]))))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[2]),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h3E01567500000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N30
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( PC[3] & ( !PC[9] & ( (!PC[4] & (!PC[5] $ (((PC[6]) # (PC[2]))))) # (PC[4] & ((!PC[5] & (!PC[2])) # (PC[5] & ((!PC[6]))))) ) ) ) # ( !PC[3] & ( !PC[9] & ( (!PC[4] & ((!PC[6]) # ((!PC[5] & PC[2])))) # (PC[4] & (!PC[5] $ (((PC[6]) # 
// (PC[2]))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[2]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'hF29595D800000000;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~3_combout  & ( \imem~1_combout  & ( (PC[8] & ((!PC[7] & ((!\imem~0_combout ))) # (PC[7] & (!\imem~2_combout )))) ) ) ) # ( !\imem~3_combout  & ( \imem~1_combout  & ( (!PC[8] & (PC[7])) # (PC[8] & ((!PC[7] & ((!\imem~0_combout 
// ))) # (PC[7] & (!\imem~2_combout )))) ) ) ) # ( \imem~3_combout  & ( !\imem~1_combout  & ( (!PC[8] & (!PC[7])) # (PC[8] & ((!PC[7] & ((!\imem~0_combout ))) # (PC[7] & (!\imem~2_combout )))) ) ) ) # ( !\imem~3_combout  & ( !\imem~1_combout  & ( (!PC[8]) # 
// ((!PC[7] & ((!\imem~0_combout ))) # (PC[7] & (!\imem~2_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[7]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'hFEBADC9876325410;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N51
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem~5_combout  & ( !\imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0000FFFF00000000;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N39
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (!\Decoder1~0_combout  & (!\imem~6_combout )) # (\Decoder1~0_combout  & ((\imem~104_combout )))

	.dataa(!\imem~6_combout ),
	.datab(gnd),
	.datac(!\imem~104_combout ),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'hAA0FAA0FAA0FAA0F;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N40
dffeas \destreg_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[0] .is_wysiwyg = "true";
defparam \destreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N33
cyclonev_lcell_comb \destreg_M[0]~feeder (
// Equation(s):
// \destreg_M[0]~feeder_combout  = ( destreg_A[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_M[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_M[0]~feeder .extended_lut = "off";
defparam \destreg_M[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \destreg_M[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N35
dffeas \destreg_M[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\destreg_M[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_M[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_M[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N3
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( !PC[13] & ( (!\PC[12]~DUPLICATE_q  & (!PC[11] & !PC[14])) ) )

	.dataa(!\PC[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "off";
defparam \imem~128 .lut_mask = 64'hA000A00000000000;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \imem~129 (
// Equation(s):
// \imem~129_combout  = ( !\PC[10]~DUPLICATE_q  & ( (\imem~128_combout  & (!PC[9] $ (PC[8]))) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~128_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\PC[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~129 .extended_lut = "off";
defparam \imem~129 .lut_mask = 64'h0A050A0500000000;
defparam \imem~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \imem~130 (
// Equation(s):
// \imem~130_combout  = ( !\imem~58_combout  & ( (!\imem~60_combout  & !\imem~41_combout ) ) )

	.dataa(!\imem~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~41_combout ),
	.datae(gnd),
	.dataf(!\imem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~130 .extended_lut = "off";
defparam \imem~130 .lut_mask = 64'hAA00AA0000000000;
defparam \imem~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \imem~130_combout  & ( !\imem~33_combout  & ( (\imem~49_combout  & (((!\imem~129_combout ) # (\imem~55_combout )) # (\imem~44_combout ))) ) ) ) # ( !\imem~130_combout  & ( !\imem~33_combout  & ( (\imem~49_combout  & 
// ((!\imem~129_combout ) # ((\imem~44_combout  & \imem~55_combout )))) ) ) )

	.dataa(!\imem~44_combout ),
	.datab(!\imem~49_combout ),
	.datac(!\imem~129_combout ),
	.datad(!\imem~55_combout ),
	.datae(!\imem~130_combout ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h3031313300000000;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \wrreg_D~0 (
// Equation(s):
// \wrreg_D~0_combout  = ( \imem~21_combout  & ( !\imem~46_combout  & ( (\imem~52_combout  & (!\imem~28_combout  & \imem~5_combout )) ) ) ) # ( !\imem~21_combout  & ( !\imem~46_combout  & ( (!\imem~5_combout  & (((!\Selector19~0_combout )))) # 
// (\imem~5_combout  & (!\imem~28_combout  & ((!\Selector19~0_combout ) # (\imem~52_combout )))) ) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\imem~28_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\Selector19~0_combout ),
	.datae(!\imem~21_combout ),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~0 .extended_lut = "off";
defparam \wrreg_D~0 .lut_mask = 64'hFC04040400000000;
defparam \wrreg_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \wrreg_D~1 (
// Equation(s):
// \wrreg_D~1_combout  = ( !\imem~46_combout  & ( (\imem~24_combout  & ((!\Selector19~0_combout ) # (!\imem~21_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~24_combout ),
	.datac(!\Selector19~0_combout ),
	.datad(!\imem~21_combout ),
	.datae(gnd),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~1 .extended_lut = "off";
defparam \wrreg_D~1 .lut_mask = 64'h3330333000000000;
defparam \wrreg_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \isjump_D~0 (
// Equation(s):
// \isjump_D~0_combout  = ( !\Selector19~0_combout  & ( (!\imem~46_combout  & (!\imem~24_combout  & !\imem~21_combout )) ) )

	.dataa(!\imem~46_combout ),
	.datab(!\imem~24_combout ),
	.datac(!\imem~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~0 .extended_lut = "off";
defparam \isjump_D~0 .lut_mask = 64'h8080808000000000;
defparam \isjump_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \wrreg_D~2 (
// Equation(s):
// \wrreg_D~2_combout  = ( \ldmem_D~0_combout  & ( (!\imem~5_combout ) # ((!\imem~28_combout  & ((!\imem~52_combout ))) # (\imem~28_combout  & (\isjump_D~0_combout  & \imem~52_combout ))) ) ) # ( !\ldmem_D~0_combout  & ( (\imem~5_combout  & (\imem~28_combout 
//  & (\isjump_D~0_combout  & \imem~52_combout ))) ) )

	.dataa(!\imem~5_combout ),
	.datab(!\imem~28_combout ),
	.datac(!\isjump_D~0_combout ),
	.datad(!\imem~52_combout ),
	.datae(gnd),
	.dataf(!\ldmem_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~2 .extended_lut = "off";
defparam \wrreg_D~2 .lut_mask = 64'h00010001EEABEEAB;
defparam \wrreg_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \imem~61_combout  & ( (!\imem~49_combout  & (!\imem~55_combout  & (!\imem~33_combout  & \imem~35_combout ))) ) ) # ( !\imem~61_combout  & ( (!\imem~55_combout  & ((!\imem~49_combout  & (!\imem~33_combout  & \imem~35_combout )) # 
// (\imem~49_combout  & (\imem~33_combout  & !\imem~35_combout )))) ) )

	.dataa(!\imem~49_combout ),
	.datab(!\imem~55_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~35_combout ),
	.datae(gnd),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0480048000800080;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \wrreg_D~3 (
// Equation(s):
// \wrreg_D~3_combout  = ( !\wrreg_D~2_combout  & ( \Selector24~0_combout  & ( (!\wrreg_D~0_combout ) # ((\imem~53_combout  & !\wrreg_D~1_combout )) ) ) ) # ( !\wrreg_D~2_combout  & ( !\Selector24~0_combout  & ( (!\wrreg_D~0_combout ) # ((!\wrreg_D~1_combout 
//  & ((!\Selector24~1_combout ) # (\imem~53_combout )))) ) ) )

	.dataa(!\imem~53_combout ),
	.datab(!\Selector24~1_combout ),
	.datac(!\wrreg_D~0_combout ),
	.datad(!\wrreg_D~1_combout ),
	.datae(!\wrreg_D~2_combout ),
	.dataf(!\Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~3 .extended_lut = "off";
defparam \wrreg_D~3 .lut_mask = 64'hFDF00000F5F00000;
defparam \wrreg_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \wrreg_D~4 (
// Equation(s):
// \wrreg_D~4_combout  = ( !\wrreg_D~3_combout  & ( \stall~combout  & ( (!\dojump~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\dobranch~0_combout ),
	.datad(!\Selector56~10_combout ),
	.datae(!\wrreg_D~3_combout ),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~4 .extended_lut = "off";
defparam \wrreg_D~4 .lut_mask = 64'h0000000022200000;
defparam \wrreg_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N44
dffeas wrreg_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_D~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N14
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N14
dffeas isnop_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\isnop_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_M.is_wysiwyg = "true";
defparam isnop_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \always8~0 (
// Equation(s):
// \always8~0_combout  = ( \isnop_M~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(!\isnop_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always8~0 .extended_lut = "off";
defparam \always8~0 .lut_mask = 64'h00000000000F000F;
defparam \always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N15
cyclonev_lcell_comb \Decoder3~2 (
// Equation(s):
// \Decoder3~2_combout  = ( \always8~0_combout  & ( \destreg_M[0]~DUPLICATE_q  ) )

	.dataa(!\destreg_M[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~2 .extended_lut = "off";
defparam \Decoder3~2 .lut_mask = 64'h0000000055555555;
defparam \Decoder3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \imem~95_combout  & ( (!\imem~18_combout ) # (\Decoder1~0_combout ) ) ) # ( !\imem~95_combout  & ( (!\imem~18_combout  & !\Decoder1~0_combout ) ) )

	.dataa(!\imem~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\imem~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'hAA00AA00AAFFAAFF;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \destreg_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3] .is_wysiwyg = "true";
defparam \destreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N8
dffeas \destreg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N21
cyclonev_lcell_comb \Decoder3~11 (
// Equation(s):
// \Decoder3~11_combout  = ( destreg_M[3] & ( (!destreg_M[2] & (!destreg_M[1] & \Decoder3~2_combout )) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(!\Decoder3~2_combout ),
	.datad(gnd),
	.datae(!destreg_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~11 .extended_lut = "off";
defparam \Decoder3~11 .lut_mask = 64'h0000080800000808;
defparam \Decoder3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N37
dffeas \regs[9][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \Decoder3~15 (
// Equation(s):
// \Decoder3~15_combout  = ( \Decoder3~2_combout  & ( (destreg_M[2] & (!destreg_M[1] & destreg_M[3])) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!\Decoder3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~15 .extended_lut = "off";
defparam \Decoder3~15 .lut_mask = 64'h0000000000440044;
defparam \Decoder3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \regs[13][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \regs[1][7]~feeder (
// Equation(s):
// \regs[1][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][7]~feeder .extended_lut = "off";
defparam \regs[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N3
cyclonev_lcell_comb \Decoder3~3 (
// Equation(s):
// \Decoder3~3_combout  = ( \Decoder3~2_combout  & ( (!destreg_M[2] & (!destreg_M[1] & !destreg_M[3])) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~3 .extended_lut = "off";
defparam \Decoder3~3 .lut_mask = 64'h0000000080808080;
defparam \Decoder3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N8
dffeas \regs[1][7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[1][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \Decoder3~7 (
// Equation(s):
// \Decoder3~7_combout  = ( \Decoder3~2_combout  & ( (destreg_M[2] & (!destreg_M[1] & !destreg_M[3])) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!\Decoder3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~7 .extended_lut = "off";
defparam \Decoder3~7 .lut_mask = 64'h0000000044004400;
defparam \Decoder3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N43
dffeas \regs[5][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[5][7]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & (\regs[9][7]~q )) # (\imem~18_combout  & ((\regs[1][7]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][7]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & (\regs[9][7]~q )) # 
// (\imem~18_combout  & ((\regs[1][7]~DUPLICATE_q ))) ) ) ) # ( \regs[5][7]~q  & ( !\imem~15_combout  & ( (\imem~18_combout ) # (\regs[13][7]~q ) ) ) ) # ( !\regs[5][7]~q  & ( !\imem~15_combout  & ( (\regs[13][7]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\regs[13][7]~q ),
	.datac(!\regs[1][7]~DUPLICATE_q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h330033FF550F550F;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N52
dffeas \destreg_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N45
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = ( \always8~0_combout  & ( (!\destreg_M[0]~DUPLICATE_q  & !destreg_M[3]) ) )

	.dataa(!\destreg_M[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h00000000AA00AA00;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N51
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = ( !destreg_M[1] & ( \Decoder3~0_combout  & ( !\destreg_M[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\destreg_M[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!destreg_M[1]),
	.dataf(!\Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h00000000F0F00000;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N26
dffeas \regs[0][7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \Decoder3~14 (
// Equation(s):
// \Decoder3~14_combout  = ( destreg_M[3] & ( (!\destreg_M[0]~DUPLICATE_q  & (\always8~0_combout  & (destreg_M[2] & !destreg_M[1]))) ) )

	.dataa(!\destreg_M[0]~DUPLICATE_q ),
	.datab(!\always8~0_combout ),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[1]),
	.datae(!destreg_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~14 .extended_lut = "off";
defparam \Decoder3~14 .lut_mask = 64'h0000020000000200;
defparam \Decoder3~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N43
dffeas \regs[12][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \Decoder3~6 (
// Equation(s):
// \Decoder3~6_combout  = ( \Decoder3~0_combout  & ( !destreg_M[1] & ( destreg_M[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!destreg_M[2]),
	.datad(gnd),
	.datae(!\Decoder3~0_combout ),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~6 .extended_lut = "off";
defparam \Decoder3~6 .lut_mask = 64'h00000F0F00000000;
defparam \Decoder3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N56
dffeas \regs[4][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[4][7]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][7]~DUPLICATE_q ) ) ) ) # ( !\regs[4][7]~q  & ( \imem~18_combout  & ( (\regs[0][7]~DUPLICATE_q  & \imem~15_combout ) ) ) ) # ( \regs[4][7]~q  & ( 
// !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][7]~q )) # (\imem~15_combout  & ((\regs[8][7]~q ))) ) ) ) # ( !\regs[4][7]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][7]~q )) # (\imem~15_combout  & ((\regs[8][7]~q ))) ) ) )

	.dataa(!\regs[0][7]~DUPLICATE_q ),
	.datab(!\regs[12][7]~q ),
	.datac(!\regs[8][7]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[4][7]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N18
cyclonev_lcell_comb \regs[6][7]~feeder (
// Equation(s):
// \regs[6][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][7]~feeder .extended_lut = "off";
defparam \regs[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N15
cyclonev_lcell_comb \Decoder3~8 (
// Equation(s):
// \Decoder3~8_combout  = ( \Decoder3~0_combout  & ( (\destreg_M[2]~DUPLICATE_q  & destreg_M[1]) ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(!\Decoder3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~8 .extended_lut = "off";
defparam \Decoder3~8 .lut_mask = 64'h0000050500000505;
defparam \Decoder3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N20
dffeas \regs[6][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \regs[2][7]~feeder (
// Equation(s):
// \regs[2][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][7]~feeder .extended_lut = "off";
defparam \regs[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N54
cyclonev_lcell_comb \Decoder3~4 (
// Equation(s):
// \Decoder3~4_combout  = ( \Decoder3~0_combout  & ( destreg_M[1] & ( !\destreg_M[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\destreg_M[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Decoder3~0_combout ),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~4 .extended_lut = "off";
defparam \Decoder3~4 .lut_mask = 64'h000000000000F0F0;
defparam \Decoder3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N49
dffeas \regs[2][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N39
cyclonev_lcell_comb \Decoder3~12 (
// Equation(s):
// \Decoder3~12_combout  = ( \always8~0_combout  & ( (!\destreg_M[0]~DUPLICATE_q  & (destreg_M[1] & (destreg_M[3] & !\destreg_M[2]~DUPLICATE_q ))) ) )

	.dataa(!\destreg_M[0]~DUPLICATE_q ),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[3]),
	.datad(!\destreg_M[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~12 .extended_lut = "off";
defparam \Decoder3~12 .lut_mask = 64'h0000000002000200;
defparam \Decoder3~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \regs[10][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N42
cyclonev_lcell_comb \Decoder3~16 (
// Equation(s):
// \Decoder3~16_combout  = ( destreg_M[1] & ( (!\destreg_M[0]~DUPLICATE_q  & (\always8~0_combout  & (destreg_M[2] & destreg_M[3]))) ) )

	.dataa(!\destreg_M[0]~DUPLICATE_q ),
	.datab(!\always8~0_combout ),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~16 .extended_lut = "off";
defparam \Decoder3~16 .lut_mask = 64'h0000000000020002;
defparam \Decoder3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N38
dffeas \regs[14][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[14][7]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][7]~q )) # (\imem~15_combout  & ((\regs[2][7]~q ))) ) ) ) # ( !\regs[14][7]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][7]~q )) # 
// (\imem~15_combout  & ((\regs[2][7]~q ))) ) ) ) # ( \regs[14][7]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][7]~q ) ) ) ) # ( !\regs[14][7]~q  & ( !\imem~18_combout  & ( (\imem~15_combout  & \regs[10][7]~q ) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[6][7]~q ),
	.datac(!\regs[2][7]~q ),
	.datad(!\regs[10][7]~q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \Decoder3~17 (
// Equation(s):
// \Decoder3~17_combout  = ( destreg_M[3] & ( (\Decoder3~2_combout  & (destreg_M[2] & destreg_M[1])) ) )

	.dataa(gnd),
	.datab(!\Decoder3~2_combout ),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[1]),
	.datae(!destreg_M[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~17 .extended_lut = "off";
defparam \Decoder3~17 .lut_mask = 64'h0000000300000003;
defparam \Decoder3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N50
dffeas \regs[15][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[7]~93_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \regs[3][7]~feeder (
// Equation(s):
// \regs[3][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][7]~feeder .extended_lut = "off";
defparam \regs[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N9
cyclonev_lcell_comb \Decoder3~5 (
// Equation(s):
// \Decoder3~5_combout  = ( \Decoder3~2_combout  & ( (!destreg_M[2] & (destreg_M[1] & !destreg_M[3])) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~5 .extended_lut = "off";
defparam \Decoder3~5 .lut_mask = 64'h0000000020202020;
defparam \Decoder3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N1
dffeas \regs[3][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \regs[7][7]~feeder (
// Equation(s):
// \regs[7][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][7]~feeder .extended_lut = "off";
defparam \regs[7][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \Decoder3~9 (
// Equation(s):
// \Decoder3~9_combout  = ( \Decoder3~2_combout  & ( (destreg_M[2] & (destreg_M[1] & !destreg_M[3])) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!\Decoder3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~9 .extended_lut = "off";
defparam \Decoder3~9 .lut_mask = 64'h0000000011001100;
defparam \Decoder3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N43
dffeas \regs[7][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N33
cyclonev_lcell_comb \Decoder3~13 (
// Equation(s):
// \Decoder3~13_combout  = ( \Decoder3~2_combout  & ( (!destreg_M[2] & (destreg_M[1] & destreg_M[3])) ) )

	.dataa(!destreg_M[2]),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~13 .extended_lut = "off";
defparam \Decoder3~13 .lut_mask = 64'h0000000002020202;
defparam \Decoder3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N43
dffeas \regs[11][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[11][7]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[7][7]~q ))) # (\imem~15_combout  & (\regs[3][7]~q )) ) ) ) # ( !\regs[11][7]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[7][7]~q ))) # 
// (\imem~15_combout  & (\regs[3][7]~q )) ) ) ) # ( \regs[11][7]~q  & ( !\imem~18_combout  & ( (\imem~15_combout ) # (\regs[15][7]~q ) ) ) ) # ( !\regs[11][7]~q  & ( !\imem~18_combout  & ( (\regs[15][7]~q  & !\imem~15_combout ) ) ) )

	.dataa(!\regs[15][7]~q ),
	.datab(!\regs[3][7]~q ),
	.datac(!\regs[7][7]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \Mux56~2_combout  & ( \Mux56~3_combout  & ( ((!\imem~6_combout  & (\Mux56~1_combout )) # (\imem~6_combout  & ((\Mux56~0_combout )))) # (\imem~12_combout ) ) ) ) # ( !\Mux56~2_combout  & ( \Mux56~3_combout  & ( (!\imem~6_combout  & 
// (((\imem~12_combout )) # (\Mux56~1_combout ))) # (\imem~6_combout  & (((\Mux56~0_combout  & !\imem~12_combout )))) ) ) ) # ( \Mux56~2_combout  & ( !\Mux56~3_combout  & ( (!\imem~6_combout  & (\Mux56~1_combout  & ((!\imem~12_combout )))) # (\imem~6_combout 
//  & (((\imem~12_combout ) # (\Mux56~0_combout )))) ) ) ) # ( !\Mux56~2_combout  & ( !\Mux56~3_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\Mux56~1_combout )) # (\imem~6_combout  & ((\Mux56~0_combout ))))) ) ) )

	.dataa(!\Mux56~1_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux56~0_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\Mux56~2_combout ),
	.dataf(!\Mux56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \RTval_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[7] .is_wysiwyg = "true";
defparam \RTval_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~4_combout  = ( !wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N38
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N49
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( alufunc_A[5] & ( !\alufunc_A[0]~DUPLICATE_q  & ( (alufunc_A[3] & (!alufunc_A[2] & (!\alufunc_A[4]~DUPLICATE_q  & !alufunc_A[1]))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!alufunc_A[5]),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0000400000000000;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( !\alufunc_A[4]~DUPLICATE_q  & ( !alufunc_A[2] & ( (!\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[5] & (!alufunc_A[1] & !alufunc_A[3]))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[3]),
	.datae(!\alufunc_A[4]~DUPLICATE_q ),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h2000000000000000;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!PC[6] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h0000000000800000;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N18
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( PC[6] & ( \PC[3]~DUPLICATE_q  & ( (PC[9] & ((!\PC[4]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (PC[9] & 
// \PC[5]~DUPLICATE_q ))) ) ) ) # ( PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (PC[9] & (((\PC[4]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & PC[9])) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h0101010F0002070B;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N9
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[6])))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[6]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h0000010200000000;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( !PC[6] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!PC[9] & \PC[5]~DUPLICATE_q )) ) ) ) # ( !PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & ((!\PC[4]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # 
// (\PC[4]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h1080000000A00000;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N36
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[8] & ( \imem~77_combout  & ( (!PC[7] & ((\imem~76_combout ))) # (PC[7] & (\imem~64_combout )) ) ) ) # ( !PC[8] & ( \imem~77_combout  & ( (!PC[7]) # (\imem~78_combout ) ) ) ) # ( PC[8] & ( !\imem~77_combout  & ( (!PC[7] & 
// ((\imem~76_combout ))) # (PC[7] & (\imem~64_combout )) ) ) ) # ( !PC[8] & ( !\imem~77_combout  & ( (PC[7] & \imem~78_combout ) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~64_combout ),
	.datac(!\imem~76_combout ),
	.datad(!\imem~78_combout ),
	.datae(!PC[8]),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N42
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \imem~79_combout  & ( \imem~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~79_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h000000000000FFFF;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N39
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = (!\PC[4]~DUPLICATE_q  & (!PC[5] & ((!\PC[2]~DUPLICATE_q ) # (PC[3]))))

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'hA200A200A200A200;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N33
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \imem~85_combout  & ( (PC[6] & (PC[7] & PC[9])) ) ) # ( !\imem~85_combout  & ( (PC[7] & PC[9]) ) )

	.dataa(!PC[6]),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h000F000F00050005;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (!PC[5] & \PC[4]~DUPLICATE_q )) ) ) # ( !PC[3] & ( (PC[5] & (!\PC[6]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h0C030C0300C000C0;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( PC[3] & ( (PC[6] & (!\PC[2]~DUPLICATE_q  & (PC[5] & !\PC[4]~DUPLICATE_q ))) ) )

	.dataa(!PC[6]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h0000000004000400;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( PC[2] & ( \imem~83_combout  & ( (!PC[9] & !PC[7]) ) ) ) # ( !PC[2] & ( \imem~83_combout  & ( (!PC[9] & !PC[7]) ) ) ) # ( PC[2] & ( !\imem~83_combout  & ( (\imem~82_combout  & (!PC[9] & !PC[7])) ) ) )

	.dataa(!\imem~82_combout ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!PC[7]),
	.datae(!PC[2]),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h00005000F000F000;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( PC[7] & ( (PC[3] & (PC[6] & ((PC[9]) # (\PC[4]~DUPLICATE_q )))) ) ) # ( !PC[7] & ( (PC[9] & ((!\PC[4]~DUPLICATE_q  & (PC[3] & PC[6])) # (\PC[4]~DUPLICATE_q  & (!PC[3] & !PC[6])))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h0042004201030103;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( \imem~81_combout  & ( \imem~40_combout  & ( (!\imem~86_combout  & (!\imem~84_combout  & ((!\PC[2]~DUPLICATE_q ) # (PC[5])))) ) ) ) # ( !\imem~81_combout  & ( \imem~40_combout  & ( (!\imem~86_combout  & !\imem~84_combout ) ) ) )

	.dataa(!\imem~86_combout ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\imem~84_combout ),
	.datae(!\imem~81_combout ),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h00000000AA008A00;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N54
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( !\PC[4]~DUPLICATE_q  & ( !PC[9] & ( (\PC[5]~DUPLICATE_q  & (!PC[6] & ((!\PC[2]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h5010000000000000;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N30
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[5]~DUPLICATE_q  & (((PC[6])))) # (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (PC[6])) # (\PC[3]~DUPLICATE_q  & ((!PC[6]) # (!\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( 
// !PC[9] & ( (\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (PC[6] & !\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h01001F1E00000000;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N0
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[6]))) # (\PC[2]~DUPLICATE_q  & ((!PC[6]) # (!\PC[3]~DUPLICATE_q ))))) # (\PC[5]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ 
// (((PC[6] & \PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & ((PC[6]))) # (\PC[3]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & ((!PC[6]) # ((!\PC[2]~DUPLICATE_q  & 
// !\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[6]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h000000005E726EE9;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N24
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \imem~62_combout  & ( \imem~64_combout  & ( ((!PC[7] & (\imem~63_combout )) # (PC[7] & ((\imem~65_combout )))) # (PC[8]) ) ) ) # ( !\imem~62_combout  & ( \imem~64_combout  & ( (!PC[7] & (\imem~63_combout  & ((!PC[8])))) # (PC[7] & 
// (((PC[8]) # (\imem~65_combout )))) ) ) ) # ( \imem~62_combout  & ( !\imem~64_combout  & ( (!PC[7] & (((PC[8])) # (\imem~63_combout ))) # (PC[7] & (((\imem~65_combout  & !PC[8])))) ) ) ) # ( !\imem~62_combout  & ( !\imem~64_combout  & ( (!PC[8] & ((!PC[7] 
// & (\imem~63_combout )) # (PC[7] & ((\imem~65_combout ))))) ) ) )

	.dataa(!\imem~63_combout ),
	.datab(!\imem~65_combout ),
	.datac(!PC[7]),
	.datad(!PC[8]),
	.datae(!\imem~62_combout ),
	.dataf(!\imem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h530053F0530F53FF;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~5_combout  & ( \imem~66_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~5_combout ),
	.dataf(!\imem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h000000000000FFFF;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( !alufunc_A[2] & ( (!alufunc_A[3] & (!alufunc_A[1] & (\alufunc_A[4]~DUPLICATE_q  & alufunc_A[5]))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h0008000800000000;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( !alufunc_A[2] & ( (!\alufunc_A[4]~DUPLICATE_q  & (alufunc_A[5] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1]))) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h2000200000000000;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \regs[1][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N32
dffeas \regs[9][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N35
dffeas \regs[5][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N38
dffeas \regs[13][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \regs[13][4]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][4]~q )) # (\imem~80_combout  & ((\regs[5][4]~q ))) ) ) ) # ( !\regs[13][4]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][4]~q )) # 
// (\imem~80_combout  & ((\regs[5][4]~q ))) ) ) ) # ( \regs[13][4]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][4]~q ) ) ) ) # ( !\regs[13][4]~q  & ( !\imem~87_combout  & ( (\regs[9][4]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[1][4]~q ),
	.datab(!\regs[9][4]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[5][4]~q ),
	.datae(!\regs[13][4]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N6
cyclonev_lcell_comb \regs[6][4]~feeder (
// Equation(s):
// \regs[6][4]~feeder_combout  = ( \wregval_M[4]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][4]~feeder .extended_lut = "off";
defparam \regs[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N7
dffeas \regs[6][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N32
dffeas \regs[2][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \regs[14][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \regs[10][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \regs[10][4]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][4]~q ))) # (\imem~80_combout  & (\regs[6][4]~q )) ) ) ) # ( !\regs[10][4]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][4]~q ))) # 
// (\imem~80_combout  & (\regs[6][4]~q )) ) ) ) # ( \regs[10][4]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][4]~q ) ) ) ) # ( !\regs[10][4]~q  & ( !\imem~87_combout  & ( (\regs[14][4]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[6][4]~q ),
	.datab(!\regs[2][4]~q ),
	.datac(!\regs[14][4]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][4]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \regs[0][4]~feeder (
// Equation(s):
// \regs[0][4]~feeder_combout  = ( \wregval_M[4]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][4]~feeder .extended_lut = "off";
defparam \regs[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \regs[0][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \regs[12][4]~feeder (
// Equation(s):
// \regs[12][4]~feeder_combout  = ( \wregval_M[4]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][4]~feeder .extended_lut = "off";
defparam \regs[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \regs[12][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N9
cyclonev_lcell_comb \regs[8][4]~feeder (
// Equation(s):
// \regs[8][4]~feeder_combout  = ( \wregval_M[4]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[4]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][4]~feeder .extended_lut = "off";
defparam \regs[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \Decoder3~10 (
// Equation(s):
// \Decoder3~10_combout  = ( \always8~0_combout  & ( (!\destreg_M[0]~DUPLICATE_q  & (!destreg_M[1] & (!destreg_M[2] & destreg_M[3]))) ) )

	.dataa(!\destreg_M[0]~DUPLICATE_q ),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[2]),
	.datad(!destreg_M[3]),
	.datae(gnd),
	.dataf(!\always8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~10 .extended_lut = "off";
defparam \Decoder3~10 .lut_mask = 64'h0000000000800080;
defparam \Decoder3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \regs[8][4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \regs[4][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[4][4]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][4]~q ) ) ) ) # ( !\regs[4][4]~q  & ( \imem~87_combout  & ( (\regs[0][4]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][4]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][4]~DUPLICATE_q ))) # (\imem~80_combout  & (\regs[12][4]~q )) ) ) ) # ( !\regs[4][4]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][4]~DUPLICATE_q ))) # (\imem~80_combout  & (\regs[12][4]~q )) ) ) )

	.dataa(!\regs[0][4]~q ),
	.datab(!\regs[12][4]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[8][4]~DUPLICATE_q ),
	.datae(!\regs[4][4]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N50
dffeas \regs[11][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N4
dffeas \regs[15][4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[15][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N56
dffeas \regs[7][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \regs[7][4]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][4]~q ) ) ) ) # ( !\regs[7][4]~q  & ( \imem~87_combout  & ( (\regs[3][4]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][4]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[11][4]~q )) # (\imem~80_combout  & ((\regs[15][4]~DUPLICATE_q ))) ) ) ) # ( !\regs[7][4]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[11][4]~q )) # (\imem~80_combout  & ((\regs[15][4]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[11][4]~q ),
	.datab(!\regs[3][4]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[15][4]~DUPLICATE_q ),
	.datae(!\regs[7][4]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \Mux27~0_combout  & ( \Mux27~3_combout  & ( (!\imem~67_combout  & (((\imem~75_combout ) # (\Mux27~2_combout )))) # (\imem~67_combout  & (((!\imem~75_combout )) # (\Mux27~1_combout ))) ) ) ) # ( !\Mux27~0_combout  & ( \Mux27~3_combout 
//  & ( (!\imem~67_combout  & (((\Mux27~2_combout  & !\imem~75_combout )))) # (\imem~67_combout  & (((!\imem~75_combout )) # (\Mux27~1_combout ))) ) ) ) # ( \Mux27~0_combout  & ( !\Mux27~3_combout  & ( (!\imem~67_combout  & (((\imem~75_combout ) # 
// (\Mux27~2_combout )))) # (\imem~67_combout  & (\Mux27~1_combout  & ((\imem~75_combout )))) ) ) ) # ( !\Mux27~0_combout  & ( !\Mux27~3_combout  & ( (!\imem~67_combout  & (((\Mux27~2_combout  & !\imem~75_combout )))) # (\imem~67_combout  & (\Mux27~1_combout 
//  & ((\imem~75_combout )))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\Mux27~1_combout ),
	.datac(!\Mux27~2_combout ),
	.datad(!\imem~75_combout ),
	.datae(!\Mux27~0_combout ),
	.dataf(!\Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \aluin1_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4] .is_wysiwyg = "true";
defparam \aluin1_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \memaddr_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector52~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N40
dffeas \memaddr_M[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N38
dffeas \RTval_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux49~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[14] .is_wysiwyg = "true";
defparam \RTval_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N41
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~6_combout  = ( !wmemval_M[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[57]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N38
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N44
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N16
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N3
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( alufunc_A[2] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!alufunc_A[5] & alufunc_A[3]))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0000000000800080;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( alufunc_A[2] & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N35
dffeas \pcpred_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[13] .is_wysiwyg = "true";
defparam \pcpred_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N53
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \regs[2][13]~feeder (
// Equation(s):
// \regs[2][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][13]~feeder .extended_lut = "off";
defparam \regs[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \regs[2][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \regs[14][13]~feeder (
// Equation(s):
// \regs[14][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][13]~feeder .extended_lut = "off";
defparam \regs[14][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N50
dffeas \regs[14][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N50
dffeas \regs[10][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \imem~15_combout  & ( \imem~18_combout  & ( \regs[2][13]~q  ) ) ) # ( !\imem~15_combout  & ( \imem~18_combout  & ( \regs[6][13]~q  ) ) ) # ( \imem~15_combout  & ( !\imem~18_combout  & ( \regs[10][13]~q  ) ) ) # ( !\imem~15_combout  & 
// ( !\imem~18_combout  & ( \regs[14][13]~q  ) ) )

	.dataa(!\regs[2][13]~q ),
	.datab(!\regs[14][13]~q ),
	.datac(!\regs[10][13]~q ),
	.datad(!\regs[6][13]~q ),
	.datae(!\imem~15_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N12
cyclonev_lcell_comb \regs[12][13]~feeder (
// Equation(s):
// \regs[12][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][13]~feeder .extended_lut = "off";
defparam \regs[12][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \regs[12][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \regs[0][13]~feeder (
// Equation(s):
// \regs[0][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][13]~feeder .extended_lut = "off";
defparam \regs[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \regs[0][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N18
cyclonev_lcell_comb \regs[8][13]~feeder (
// Equation(s):
// \regs[8][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][13]~feeder .extended_lut = "off";
defparam \regs[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \regs[8][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N32
dffeas \regs[4][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[4][13]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][13]~q ) ) ) ) # ( !\regs[4][13]~q  & ( \imem~18_combout  & ( (\regs[0][13]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][13]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[12][13]~q )) # (\imem~15_combout  & ((\regs[8][13]~q ))) ) ) ) # ( !\regs[4][13]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][13]~q )) # (\imem~15_combout  & ((\regs[8][13]~q ))) ) ) )

	.dataa(!\regs[12][13]~q ),
	.datab(!\regs[0][13]~q ),
	.datac(!\regs[8][13]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[4][13]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N8
dffeas \regs[15][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[13]~69_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N22
dffeas \regs[11][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \regs[3][13]~feeder (
// Equation(s):
// \regs[3][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][13]~feeder .extended_lut = "off";
defparam \regs[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N26
dffeas \regs[3][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N10
dffeas \regs[7][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[7][13]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[3][13]~q ) ) ) ) # ( !\regs[7][13]~q  & ( \imem~18_combout  & ( (\imem~15_combout  & \regs[3][13]~q ) ) ) ) # ( \regs[7][13]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[15][13]~q )) # (\imem~15_combout  & ((\regs[11][13]~q ))) ) ) ) # ( !\regs[7][13]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[15][13]~q )) # (\imem~15_combout  & ((\regs[11][13]~q ))) ) ) )

	.dataa(!\regs[15][13]~q ),
	.datab(!\regs[11][13]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[3][13]~q ),
	.datae(!\regs[7][13]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N0
cyclonev_lcell_comb \regs[9][13]~feeder (
// Equation(s):
// \regs[9][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][13]~feeder .extended_lut = "off";
defparam \regs[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \regs[9][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N26
dffeas \regs[13][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N56
dffeas \regs[1][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N38
dffeas \regs[5][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[13]~69_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[5][13]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][13]~q ) ) ) ) # ( !\regs[5][13]~q  & ( \imem~18_combout  & ( (\regs[1][13]~q  & \imem~15_combout ) ) ) ) # ( \regs[5][13]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[13][13]~q ))) # (\imem~15_combout  & (\regs[9][13]~q )) ) ) ) # ( !\regs[5][13]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[13][13]~q ))) # (\imem~15_combout  & (\regs[9][13]~q )) ) ) )

	.dataa(!\regs[9][13]~q ),
	.datab(!\regs[13][13]~q ),
	.datac(!\regs[1][13]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[5][13]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \imem~12_combout  & ( \Mux50~1_combout  & ( (!\imem~6_combout  & ((\Mux50~3_combout ))) # (\imem~6_combout  & (\Mux50~2_combout )) ) ) ) # ( !\imem~12_combout  & ( \Mux50~1_combout  & ( (!\imem~6_combout ) # (\Mux50~0_combout ) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux50~1_combout  & ( (!\imem~6_combout  & ((\Mux50~3_combout ))) # (\imem~6_combout  & (\Mux50~2_combout )) ) ) ) # ( !\imem~12_combout  & ( !\Mux50~1_combout  & ( (\Mux50~0_combout  & \imem~6_combout ) ) ) )

	.dataa(!\Mux50~2_combout ),
	.datab(!\Mux50~0_combout ),
	.datac(!\Mux50~3_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \RTval_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[13] .is_wysiwyg = "true";
defparam \RTval_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N43
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N14
dffeas \alufunc_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4] .is_wysiwyg = "true";
defparam \alufunc_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( !alufunc_A[4] & ( (!alufunc_A[1] & (alufunc_A[5] & alufunc_A[2])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h000C000C00000000;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N20
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N48
cyclonev_lcell_comb \regs[4][20]~feeder (
// Equation(s):
// \regs[4][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][20]~feeder .extended_lut = "off";
defparam \regs[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N49
dffeas \regs[4][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N8
dffeas \regs[7][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N36
cyclonev_lcell_comb \regs[6][20]~feeder (
// Equation(s):
// \regs[6][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][20]~feeder .extended_lut = "off";
defparam \regs[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N37
dffeas \regs[6][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \regs[5][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[5][20]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][20]~q )) # (\imem~6_combout  & ((\regs[6][20]~q ))) ) ) ) # ( !\regs[5][20]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][20]~q )) # 
// (\imem~6_combout  & ((\regs[6][20]~q ))) ) ) ) # ( \regs[5][20]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][20]~q ) ) ) ) # ( !\regs[5][20]~q  & ( !\imem~12_combout  & ( (\regs[4][20]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[4][20]~q ),
	.datab(!\regs[7][20]~q ),
	.datac(!\regs[6][20]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[5][20]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N34
dffeas \regs[13][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N14
dffeas \regs[15][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[20]~73_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N42
cyclonev_lcell_comb \regs[12][20]~feeder (
// Equation(s):
// \regs[12][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][20]~feeder .extended_lut = "off";
defparam \regs[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N44
dffeas \regs[12][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \regs[14][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N3
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \regs[14][20]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][20]~q ) ) ) ) # ( !\regs[14][20]~q  & ( \imem~12_combout  & ( (\regs[15][20]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][20]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][20]~q )) # (\imem~6_combout  & ((\regs[12][20]~q ))) ) ) ) # ( !\regs[14][20]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][20]~q )) # (\imem~6_combout  & ((\regs[12][20]~q ))) ) ) )

	.dataa(!\regs[13][20]~q ),
	.datab(!\regs[15][20]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[12][20]~q ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N28
dffeas \regs[8][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N15
cyclonev_lcell_comb \regs[9][20]~feeder (
// Equation(s):
// \regs[9][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][20]~feeder .extended_lut = "off";
defparam \regs[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N16
dffeas \regs[9][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \regs[10][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \regs[11][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N27
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[11][20]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[8][20]~q )) # (\imem~12_combout  & ((\regs[10][20]~q ))) ) ) ) # ( !\regs[11][20]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[8][20]~q )) # 
// (\imem~12_combout  & ((\regs[10][20]~q ))) ) ) ) # ( \regs[11][20]~q  & ( !\imem~6_combout  & ( (\regs[9][20]~q ) # (\imem~12_combout ) ) ) ) # ( !\regs[11][20]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & \regs[9][20]~q ) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs[8][20]~q ),
	.datac(!\regs[9][20]~q ),
	.datad(!\regs[10][20]~q ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \regs[0][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[20]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N24
cyclonev_lcell_comb \regs[1][20]~feeder (
// Equation(s):
// \regs[1][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][20]~feeder .extended_lut = "off";
defparam \regs[1][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \regs[1][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N6
cyclonev_lcell_comb \regs[2][20]~feeder (
// Equation(s):
// \regs[2][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][20]~feeder .extended_lut = "off";
defparam \regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N8
dffeas \regs[2][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[2][20]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[3][20]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[0][20]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[1][20]~q  ) ) )

	.dataa(!\regs[0][20]~q ),
	.datab(!\regs[1][20]~q ),
	.datac(!\regs[3][20]~q ),
	.datad(!\regs[2][20]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N51
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~2_combout  & ( \Mux43~0_combout  & ( ((!\imem~18_combout  & ((\Mux43~3_combout ))) # (\imem~18_combout  & (\Mux43~1_combout ))) # (\imem~15_combout ) ) ) ) # ( !\Mux43~2_combout  & ( \Mux43~0_combout  & ( (!\imem~15_combout  & 
// ((!\imem~18_combout  & ((\Mux43~3_combout ))) # (\imem~18_combout  & (\Mux43~1_combout )))) # (\imem~15_combout  & (((\imem~18_combout )))) ) ) ) # ( \Mux43~2_combout  & ( !\Mux43~0_combout  & ( (!\imem~15_combout  & ((!\imem~18_combout  & 
// ((\Mux43~3_combout ))) # (\imem~18_combout  & (\Mux43~1_combout )))) # (\imem~15_combout  & (((!\imem~18_combout )))) ) ) ) # ( !\Mux43~2_combout  & ( !\Mux43~0_combout  & ( (!\imem~15_combout  & ((!\imem~18_combout  & ((\Mux43~3_combout ))) # 
// (\imem~18_combout  & (\Mux43~1_combout )))) ) ) )

	.dataa(!\Mux43~1_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux43~3_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\Mux43~2_combout ),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N53
dffeas \RTval_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux43~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[20] .is_wysiwyg = "true";
defparam \RTval_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \wmemval_M[20]~feeder (
// Equation(s):
// \wmemval_M[20]~feeder_combout  = ( RTval_A[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[20]~feeder .extended_lut = "off";
defparam \wmemval_M[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[69]~feeder_combout  = ( wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \sxtimm_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[13] .is_wysiwyg = "true";
defparam \sxtimm_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N38
dffeas \pcpred_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[14] .is_wysiwyg = "true";
defparam \pcpred_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N4
dffeas \sxtimm_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[12] .is_wysiwyg = "true";
defparam \sxtimm_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \sxtimm_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[11] .is_wysiwyg = "true";
defparam \sxtimm_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N32
dffeas \pcpred_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[12] .is_wysiwyg = "true";
defparam \pcpred_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \sxtimm_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[10] .is_wysiwyg = "true";
defparam \sxtimm_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \pcpred_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[11] .is_wysiwyg = "true";
defparam \pcpred_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( PC[3] & ( \PC[7]~DUPLICATE_q  & ( (!PC[2] & (\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[4]))) # (PC[2] & (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!PC[4])))) ) ) ) # ( !PC[3] & ( \PC[7]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q  & (PC[2] & ((!PC[4])))) # (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!PC[2] $ (!PC[4])))) ) ) ) # ( PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[4] & (\PC[5]~DUPLICATE_q  & (!PC[2] $ (!\PC[6]~DUPLICATE_q )))) # (PC[4] & (!PC[2] & 
// (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!PC[2] $ (!PC[4])))) # (\PC[6]~DUPLICATE_q  & (PC[2] & (!\PC[5]~DUPLICATE_q  $ (PC[4])))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'h5081062251020460;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N27
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( \imem~122_combout  & ( (\imem~40_combout  & ((!PC[9]) # (\imem~41_combout ))) ) ) # ( !\imem~122_combout  & ( (\imem~41_combout  & \imem~40_combout ) ) )

	.dataa(!\imem~41_combout ),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~40_combout ),
	.datae(gnd),
	.dataf(!\imem~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h0055005500F500F5;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N8
dffeas \sxtimm_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[9] .is_wysiwyg = "true";
defparam \sxtimm_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( sxtimm_A[9] ) + ( pcpred_A[11] ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( sxtimm_A[9] ) + ( pcpred_A[11] ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[11]),
	.datad(!sxtimm_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( sxtimm_A[10] ) + ( pcpred_A[12] ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( sxtimm_A[10] ) + ( pcpred_A[12] ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[12]),
	.datad(!sxtimm_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N33
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( sxtimm_A[11] ) + ( pcpred_A[13] ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( sxtimm_A[11] ) + ( pcpred_A[13] ) + ( \Add0~46  ))

	.dataa(!pcpred_A[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( sxtimm_A[12] ) + ( pcpred_A[14] ) + ( \Add0~42  ))
// \Add0~38  = CARRY(( sxtimm_A[12] ) + ( pcpred_A[14] ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[14]),
	.datad(!sxtimm_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( sxtimm_A[13] ) + ( pcpred_A[15] ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( sxtimm_A[13] ) + ( pcpred_A[15] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[15]),
	.datad(!sxtimm_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \regs[5][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N8
dffeas \regs[6][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N44
dffeas \regs[4][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N55
dffeas \regs[7][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \regs[7][15]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][15]~q ))) # (\imem~67_combout  & (\regs[5][15]~q )) ) ) ) # ( !\regs[7][15]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][15]~q ))) # 
// (\imem~67_combout  & (\regs[5][15]~q )) ) ) ) # ( \regs[7][15]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][15]~q ) ) ) ) # ( !\regs[7][15]~q  & ( !\imem~75_combout  & ( (\regs[6][15]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[5][15]~q ),
	.datab(!\regs[6][15]~q ),
	.datac(!\regs[4][15]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[7][15]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \regs[2][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N45
cyclonev_lcell_comb \regs[0][15]~feeder (
// Equation(s):
// \regs[0][15]~feeder_combout  = ( \wregval_M[15]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][15]~feeder .extended_lut = "off";
defparam \regs[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N46
dffeas \regs[0][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N38
dffeas \regs[3][15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N8
dffeas \regs[1][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[1][15]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][15]~q ) ) ) ) # ( !\regs[1][15]~q  & ( \imem~75_combout  & ( (\regs[0][15]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][15]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[2][15]~q )) # (\imem~67_combout  & ((\regs[3][15]~DUPLICATE_q ))) ) ) ) # ( !\regs[1][15]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[2][15]~q )) # (\imem~67_combout  & ((\regs[3][15]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[2][15]~q ),
	.datab(!\regs[0][15]~q ),
	.datac(!\regs[3][15]~DUPLICATE_q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][15]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h550F550F330033FF;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N40
dffeas \regs[14][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N44
dffeas \regs[13][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N26
dffeas \regs[12][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N10
dffeas \regs[15][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N18
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[15][15]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[12][15]~q ))) # (\imem~67_combout  & (\regs[13][15]~q )) ) ) ) # ( !\regs[15][15]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[12][15]~q ))) # 
// (\imem~67_combout  & (\regs[13][15]~q )) ) ) ) # ( \regs[15][15]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[14][15]~q ) ) ) ) # ( !\regs[15][15]~q  & ( !\imem~75_combout  & ( (\regs[14][15]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[14][15]~q ),
	.datab(!\regs[13][15]~q ),
	.datac(!\regs[12][15]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N45
cyclonev_lcell_comb \regs[8][15]~feeder (
// Equation(s):
// \regs[8][15]~feeder_combout  = ( \wregval_M[15]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][15]~feeder .extended_lut = "off";
defparam \regs[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N46
dffeas \regs[8][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \regs[9][15]~feeder (
// Equation(s):
// \regs[9][15]~feeder_combout  = ( \wregval_M[15]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[15]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][15]~feeder .extended_lut = "off";
defparam \regs[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N32
dffeas \regs[9][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N44
dffeas \regs[11][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \regs[10][15]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][15]~q )) # (\imem~67_combout  & ((\regs[9][15]~q ))) ) ) ) # ( !\regs[10][15]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][15]~q )) # 
// (\imem~67_combout  & ((\regs[9][15]~q ))) ) ) ) # ( \regs[10][15]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][15]~q ) ) ) ) # ( !\regs[10][15]~q  & ( !\imem~75_combout  & ( (\imem~67_combout  & \regs[11][15]~q ) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\regs[8][15]~q ),
	.datac(!\regs[9][15]~q ),
	.datad(!\regs[11][15]~q ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \Mux16~3_combout  & ( \Mux16~2_combout  & ( (!\imem~87_combout ) # ((!\imem~80_combout  & ((\Mux16~0_combout ))) # (\imem~80_combout  & (\Mux16~1_combout ))) ) ) ) # ( !\Mux16~3_combout  & ( \Mux16~2_combout  & ( (!\imem~80_combout  
// & (((!\imem~87_combout ) # (\Mux16~0_combout )))) # (\imem~80_combout  & (\Mux16~1_combout  & ((\imem~87_combout )))) ) ) ) # ( \Mux16~3_combout  & ( !\Mux16~2_combout  & ( (!\imem~80_combout  & (((\Mux16~0_combout  & \imem~87_combout )))) # 
// (\imem~80_combout  & (((!\imem~87_combout )) # (\Mux16~1_combout ))) ) ) ) # ( !\Mux16~3_combout  & ( !\Mux16~2_combout  & ( (\imem~87_combout  & ((!\imem~80_combout  & ((\Mux16~0_combout ))) # (\imem~80_combout  & (\Mux16~1_combout )))) ) ) )

	.dataa(!\Mux16~1_combout ),
	.datab(!\Mux16~0_combout ),
	.datac(!\imem~80_combout ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux16~3_combout ),
	.dataf(!\Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \aluin1_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15] .is_wysiwyg = "true";
defparam \aluin1_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N56
dffeas \regs[12][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \regs[8][14]~feeder (
// Equation(s):
// \regs[8][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][14]~feeder .extended_lut = "off";
defparam \regs[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \regs[8][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N6
cyclonev_lcell_comb \regs[0][14]~feeder (
// Equation(s):
// \regs[0][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][14]~feeder .extended_lut = "off";
defparam \regs[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N8
dffeas \regs[0][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N56
dffeas \regs[4][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[4][14]~q  & ( \imem~87_combout  & ( (\regs[0][14]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[4][14]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[0][14]~q ) ) ) ) # ( \regs[4][14]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][14]~q ))) # (\imem~80_combout  & (\regs[12][14]~q )) ) ) ) # ( !\regs[4][14]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][14]~q ))) # (\imem~80_combout  & (\regs[12][14]~q )) ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[8][14]~q ),
	.datad(!\regs[0][14]~q ),
	.datae(!\regs[4][14]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N48
cyclonev_lcell_comb \regs[3][14]~feeder (
// Equation(s):
// \regs[3][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][14]~feeder .extended_lut = "off";
defparam \regs[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N50
dffeas \regs[3][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \regs[11][14]~feeder (
// Equation(s):
// \regs[11][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][14]~feeder .extended_lut = "off";
defparam \regs[11][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N56
dffeas \regs[11][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \regs[15][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N32
dffeas \regs[7][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \regs[7][14]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][14]~q ) ) ) ) # ( !\regs[7][14]~q  & ( \imem~87_combout  & ( (\regs[3][14]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][14]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[11][14]~q )) # (\imem~80_combout  & ((\regs[15][14]~q ))) ) ) ) # ( !\regs[7][14]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[11][14]~q )) # (\imem~80_combout  & ((\regs[15][14]~q ))) ) ) )

	.dataa(!\regs[3][14]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[11][14]~q ),
	.datad(!\regs[15][14]~q ),
	.datae(!\regs[7][14]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N45
cyclonev_lcell_comb \regs[9][14]~feeder (
// Equation(s):
// \regs[9][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][14]~feeder .extended_lut = "off";
defparam \regs[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N46
dffeas \regs[9][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \regs[5][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \regs[13][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N38
dffeas \regs[1][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N45
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \imem~80_combout  & ( \imem~87_combout  & ( \regs[5][14]~q  ) ) ) # ( !\imem~80_combout  & ( \imem~87_combout  & ( \regs[1][14]~q  ) ) ) # ( \imem~80_combout  & ( !\imem~87_combout  & ( \regs[13][14]~q  ) ) ) # ( !\imem~80_combout  & 
// ( !\imem~87_combout  & ( \regs[9][14]~q  ) ) )

	.dataa(!\regs[9][14]~q ),
	.datab(!\regs[5][14]~q ),
	.datac(!\regs[13][14]~q ),
	.datad(!\regs[1][14]~q ),
	.datae(!\imem~80_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N49
dffeas \regs[14][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N30
cyclonev_lcell_comb \regs[6][14]~feeder (
// Equation(s):
// \regs[6][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][14]~feeder .extended_lut = "off";
defparam \regs[6][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N31
dffeas \regs[6][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N38
dffeas \regs[10][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[10][14]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][14]~q )) # (\imem~80_combout  & ((\regs[6][14]~q ))) ) ) ) # ( !\regs[10][14]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][14]~q )) # 
// (\imem~80_combout  & ((\regs[6][14]~q ))) ) ) ) # ( \regs[10][14]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][14]~q ) ) ) ) # ( !\regs[10][14]~q  & ( !\imem~87_combout  & ( (\regs[14][14]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[2][14]~q ),
	.datab(!\regs[14][14]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[6][14]~q ),
	.datae(!\regs[10][14]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \Mux17~1_combout  & ( \Mux17~2_combout  & ( (!\imem~75_combout  & (((!\imem~67_combout ) # (\Mux17~3_combout )))) # (\imem~75_combout  & (((\imem~67_combout )) # (\Mux17~0_combout ))) ) ) ) # ( !\Mux17~1_combout  & ( \Mux17~2_combout 
//  & ( (!\imem~75_combout  & (((!\imem~67_combout ) # (\Mux17~3_combout )))) # (\imem~75_combout  & (\Mux17~0_combout  & (!\imem~67_combout ))) ) ) ) # ( \Mux17~1_combout  & ( !\Mux17~2_combout  & ( (!\imem~75_combout  & (((\imem~67_combout  & 
// \Mux17~3_combout )))) # (\imem~75_combout  & (((\imem~67_combout )) # (\Mux17~0_combout ))) ) ) ) # ( !\Mux17~1_combout  & ( !\Mux17~2_combout  & ( (!\imem~75_combout  & (((\imem~67_combout  & \Mux17~3_combout )))) # (\imem~75_combout  & (\Mux17~0_combout 
//  & (!\imem~67_combout ))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux17~0_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux17~3_combout ),
	.datae(!\Mux17~1_combout ),
	.dataf(!\Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N49
dffeas \aluin1_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N36
cyclonev_lcell_comb \regs[3][12]~feeder (
// Equation(s):
// \regs[3][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][12]~feeder .extended_lut = "off";
defparam \regs[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N37
dffeas \regs[3][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \regs[0][12]~feeder (
// Equation(s):
// \regs[0][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][12]~feeder .extended_lut = "off";
defparam \regs[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N49
dffeas \regs[0][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N40
dffeas \regs[1][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \regs[2][12]~feeder (
// Equation(s):
// \regs[2][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][12]~feeder .extended_lut = "off";
defparam \regs[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N34
dffeas \regs[2][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[2][12]~q  & ( \imem~12_combout  & ( (\regs[3][12]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[2][12]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[3][12]~q ) ) ) ) # ( \regs[2][12]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[1][12]~q ))) # (\imem~6_combout  & (\regs[0][12]~q )) ) ) ) # ( !\regs[2][12]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[1][12]~q ))) # (\imem~6_combout  & (\regs[0][12]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[3][12]~q ),
	.datac(!\regs[0][12]~q ),
	.datad(!\regs[1][12]~q ),
	.datae(!\regs[2][12]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N20
dffeas \regs[7][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N37
dffeas \regs[6][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N37
dffeas \regs[5][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[5][12]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][12]~q )) # (\imem~6_combout  & ((\regs[6][12]~q ))) ) ) ) # ( !\regs[5][12]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][12]~q )) # 
// (\imem~6_combout  & ((\regs[6][12]~q ))) ) ) ) # ( \regs[5][12]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][12]~q ) ) ) ) # ( !\regs[5][12]~q  & ( !\imem~12_combout  & ( (\regs[4][12]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[7][12]~q ),
	.datab(!\regs[6][12]~q ),
	.datac(!\regs[4][12]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[5][12]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \regs[14][12]~feeder (
// Equation(s):
// \regs[14][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][12]~feeder .extended_lut = "off";
defparam \regs[14][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N43
dffeas \regs[14][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N42
cyclonev_lcell_comb \regs[12][12]~feeder (
// Equation(s):
// \regs[12][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~feeder .extended_lut = "off";
defparam \regs[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N44
dffeas \regs[12][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N43
dffeas \regs[13][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N35
dffeas \regs[15][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[12]~58_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N39
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[15][12]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[14][12]~q ) ) ) ) # ( !\regs[15][12]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[14][12]~q ) ) ) ) # ( \regs[15][12]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[13][12]~q ))) # (\imem~6_combout  & (\regs[12][12]~q )) ) ) ) # ( !\regs[15][12]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[13][12]~q ))) # (\imem~6_combout  & (\regs[12][12]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[14][12]~q ),
	.datac(!\regs[12][12]~q ),
	.datad(!\regs[13][12]~q ),
	.datae(!\regs[15][12]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
cyclonev_lcell_comb \regs[9][12]~feeder (
// Equation(s):
// \regs[9][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][12]~feeder .extended_lut = "off";
defparam \regs[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N37
dffeas \regs[9][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N26
dffeas \regs[10][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N21
cyclonev_lcell_comb \regs[8][12]~feeder (
// Equation(s):
// \regs[8][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][12]~feeder .extended_lut = "off";
defparam \regs[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N22
dffeas \regs[8][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \regs[11][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[12]~58_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[11][12]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[8][12]~q ))) # (\imem~12_combout  & (\regs[10][12]~q )) ) ) ) # ( !\regs[11][12]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[8][12]~q ))) # 
// (\imem~12_combout  & (\regs[10][12]~q )) ) ) ) # ( \regs[11][12]~q  & ( !\imem~6_combout  & ( (\imem~12_combout ) # (\regs[9][12]~q ) ) ) ) # ( !\regs[11][12]~q  & ( !\imem~6_combout  & ( (\regs[9][12]~q  & !\imem~12_combout ) ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\regs[10][12]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[8][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~3_combout  & ( \Mux51~2_combout  & ( (!\imem~18_combout ) # ((!\imem~15_combout  & ((\Mux51~1_combout ))) # (\imem~15_combout  & (\Mux51~0_combout ))) ) ) ) # ( !\Mux51~3_combout  & ( \Mux51~2_combout  & ( (!\imem~15_combout  
// & (((\Mux51~1_combout  & \imem~18_combout )))) # (\imem~15_combout  & (((!\imem~18_combout )) # (\Mux51~0_combout ))) ) ) ) # ( \Mux51~3_combout  & ( !\Mux51~2_combout  & ( (!\imem~15_combout  & (((!\imem~18_combout ) # (\Mux51~1_combout )))) # 
// (\imem~15_combout  & (\Mux51~0_combout  & ((\imem~18_combout )))) ) ) ) # ( !\Mux51~3_combout  & ( !\Mux51~2_combout  & ( (\imem~18_combout  & ((!\imem~15_combout  & ((\Mux51~1_combout ))) # (\imem~15_combout  & (\Mux51~0_combout )))) ) ) )

	.dataa(!\Mux51~0_combout ),
	.datab(!\Mux51~1_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\Mux51~3_combout ),
	.dataf(!\Mux51~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \aluin2_A~27 (
// Equation(s):
// \aluin2_A~27_combout  = ( \imem~55_combout  & ( \Mux51~4_combout  ) ) # ( !\imem~55_combout  & ( \Mux51~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) ) ) ) # ( 
// \imem~55_combout  & ( !\Mux51~4_combout  & ( (\aluimm_D~1_combout  & (\stall~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\mispred~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\stall~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\mispred~combout ),
	.datae(!\imem~55_combout ),
	.dataf(!\Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~27 .extended_lut = "off";
defparam \aluin2_A~27 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \aluin2_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12] .is_wysiwyg = "true";
defparam \aluin2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N59
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N8
dffeas \RTval_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[24] .is_wysiwyg = "true";
defparam \RTval_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[77]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[77]~feeder_combout  = ( wmemval_M[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[77]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N55
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( \MemWE~combout  & ( !memaddr_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h00000000F0F0F0F0;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \alufunc_A[4]~DUPLICATE_q  & ( alufunc_A[5] & ( (!alufunc_A[1] & (!alufunc_A[2] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[3]))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[2]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\alufunc_A[4]~DUPLICATE_q ),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0000000000008000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N4
dffeas \regs[9][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N44
dffeas \regs[1][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N8
dffeas \regs[13][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \regs[5][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N12
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \regs[5][9]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][9]~q ) ) ) ) # ( !\regs[5][9]~q  & ( \imem~18_combout  & ( (\regs[1][9]~q  & \imem~15_combout ) ) ) ) # ( \regs[5][9]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[13][9]~q ))) # (\imem~15_combout  & (\regs[9][9]~q )) ) ) ) # ( !\regs[5][9]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[13][9]~q ))) # (\imem~15_combout  & (\regs[9][9]~q )) ) ) )

	.dataa(!\regs[9][9]~q ),
	.datab(!\regs[1][9]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[13][9]~q ),
	.datae(!\regs[5][9]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N32
dffeas \regs[7][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N37
dffeas \regs[15][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N14
dffeas \regs[3][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N56
dffeas \regs[11][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[11][9]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][9]~q )) # (\imem~15_combout  & ((\regs[3][9]~q ))) ) ) ) # ( !\regs[11][9]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][9]~q )) # 
// (\imem~15_combout  & ((\regs[3][9]~q ))) ) ) ) # ( \regs[11][9]~q  & ( !\imem~18_combout  & ( (\imem~15_combout ) # (\regs[15][9]~q ) ) ) ) # ( !\regs[11][9]~q  & ( !\imem~18_combout  & ( (\regs[15][9]~q  & !\imem~15_combout ) ) ) )

	.dataa(!\regs[7][9]~q ),
	.datab(!\regs[15][9]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[3][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N0
cyclonev_lcell_comb \regs[6][9]~feeder (
// Equation(s):
// \regs[6][9]~feeder_combout  = ( \wregval_M[9]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][9]~feeder .extended_lut = "off";
defparam \regs[6][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \regs[6][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N42
cyclonev_lcell_comb \regs[2][9]~feeder (
// Equation(s):
// \regs[2][9]~feeder_combout  = ( \wregval_M[9]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][9]~feeder .extended_lut = "off";
defparam \regs[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N44
dffeas \regs[2][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \regs[10][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \regs[14][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[14][9]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][9]~q )) # (\imem~15_combout  & ((\regs[2][9]~q ))) ) ) ) # ( !\regs[14][9]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][9]~q )) # 
// (\imem~15_combout  & ((\regs[2][9]~q ))) ) ) ) # ( \regs[14][9]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][9]~q ) ) ) ) # ( !\regs[14][9]~q  & ( !\imem~18_combout  & ( (\imem~15_combout  & \regs[10][9]~q ) ) ) )

	.dataa(!\regs[6][9]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[2][9]~q ),
	.datad(!\regs[10][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h0033CCFF47474747;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N50
dffeas \regs[0][9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N50
dffeas \regs[12][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[9]~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N37
dffeas \regs[8][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N50
dffeas \regs[4][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[9]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[4][9]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[8][9]~q ))) # (\imem~18_combout  & (\regs[0][9]~DUPLICATE_q )) ) ) ) # ( !\regs[4][9]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[8][9]~q ))) # 
// (\imem~18_combout  & (\regs[0][9]~DUPLICATE_q )) ) ) ) # ( \regs[4][9]~q  & ( !\imem~15_combout  & ( (\imem~18_combout ) # (\regs[12][9]~q ) ) ) ) # ( !\regs[4][9]~q  & ( !\imem~15_combout  & ( (\regs[12][9]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[0][9]~DUPLICATE_q ),
	.datab(!\regs[12][9]~q ),
	.datac(!\regs[8][9]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[4][9]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~2_combout  & ( \Mux54~0_combout  & ( ((!\imem~12_combout  & (\Mux54~1_combout )) # (\imem~12_combout  & ((\Mux54~3_combout )))) # (\imem~6_combout ) ) ) ) # ( !\Mux54~2_combout  & ( \Mux54~0_combout  & ( (!\imem~12_combout  & 
// (((\imem~6_combout )) # (\Mux54~1_combout ))) # (\imem~12_combout  & (((\Mux54~3_combout  & !\imem~6_combout )))) ) ) ) # ( \Mux54~2_combout  & ( !\Mux54~0_combout  & ( (!\imem~12_combout  & (\Mux54~1_combout  & ((!\imem~6_combout )))) # (\imem~12_combout 
//  & (((\imem~6_combout ) # (\Mux54~3_combout )))) ) ) ) # ( !\Mux54~2_combout  & ( !\Mux54~0_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & (\Mux54~1_combout )) # (\imem~12_combout  & ((\Mux54~3_combout ))))) ) ) )

	.dataa(!\Mux54~1_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\Mux54~3_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\Mux54~2_combout ),
	.dataf(!\Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \aluin2_A~30 (
// Equation(s):
// \aluin2_A~30_combout  = ( \imem~123_combout  & ( \Mux54~4_combout  ) ) # ( !\imem~123_combout  & ( \Mux54~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # ((!\aluimm_D~1_combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~123_combout  & ( !\Mux54~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & (!\mispred~combout  & \aluimm_D~1_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(!\imem~123_combout ),
	.dataf(!\Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30 .extended_lut = "off";
defparam \aluin2_A~30 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N43
dffeas \aluin2_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9] .is_wysiwyg = "true";
defparam \aluin2_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( alufunc_A[3] & ( (!alufunc_A[1] & ((!\alufunc_A[0]~DUPLICATE_q  & ((!aluin2_A[9]) # (!aluin1_A[9]))) # (\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[9] & !aluin1_A[9])))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[9] 
// $ (aluin1_A[9])))) ) ) # ( !alufunc_A[3] & ( (!aluin2_A[9] & (aluin1_A[9] & (!alufunc_A[1] $ (!\alufunc_A[0]~DUPLICATE_q )))) # (aluin2_A[9] & (!alufunc_A[1] $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin1_A[9]))))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[9]),
	.datad(!aluin1_A[9]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'h066A066AE884E884;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N54
cyclonev_lcell_comb \Selector47~4 (
// Equation(s):
// \Selector47~4_combout  = ( \Selector47~3_combout  & ( ((\Selector38~0_combout  & pcpred_A[9])) # (\Selector39~1_combout ) ) ) # ( !\Selector47~3_combout  & ( (\Selector38~0_combout  & pcpred_A[9]) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(gnd),
	.datad(!pcpred_A[9]),
	.datae(gnd),
	.dataf(!\Selector47~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~4 .extended_lut = "off";
defparam \Selector47~4 .lut_mask = 64'h0055005533773377;
defparam \Selector47~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N49
dffeas \regs[1][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \regs[9][30]~feeder (
// Equation(s):
// \regs[9][30]~feeder_combout  = ( \wregval_M[30]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][30]~feeder .extended_lut = "off";
defparam \regs[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N14
dffeas \regs[9][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N37
dffeas \regs[5][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[13][30]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][30]~q )) # (\imem~80_combout  & ((\regs[5][30]~q ))) ) ) ) # ( !\regs[13][30]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][30]~q )) # 
// (\imem~80_combout  & ((\regs[5][30]~q ))) ) ) ) # ( \regs[13][30]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][30]~q ) ) ) ) # ( !\regs[13][30]~q  & ( !\imem~87_combout  & ( (\regs[9][30]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[1][30]~q ),
	.datab(!\regs[9][30]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[5][30]~q ),
	.datae(!\regs[13][30]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \regs[2][30]~feeder (
// Equation(s):
// \regs[2][30]~feeder_combout  = ( \wregval_M[30]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][30]~feeder .extended_lut = "off";
defparam \regs[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N20
dffeas \regs[2][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N53
dffeas \regs[6][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N20
dffeas \regs[14][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N38
dffeas \regs[10][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[10][30]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][30]~q )) # (\imem~80_combout  & ((\regs[6][30]~q ))) ) ) ) # ( !\regs[10][30]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][30]~q )) # 
// (\imem~80_combout  & ((\regs[6][30]~q ))) ) ) ) # ( \regs[10][30]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][30]~q ) ) ) ) # ( !\regs[10][30]~q  & ( !\imem~87_combout  & ( (\regs[14][30]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[2][30]~q ),
	.datab(!\regs[6][30]~q ),
	.datac(!\regs[14][30]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][30]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N6
cyclonev_lcell_comb \regs[0][30]~feeder (
// Equation(s):
// \regs[0][30]~feeder_combout  = ( \wregval_M[30]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][30]~feeder .extended_lut = "off";
defparam \regs[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \regs[0][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N3
cyclonev_lcell_comb \regs[12][30]~feeder (
// Equation(s):
// \regs[12][30]~feeder_combout  = ( \wregval_M[30]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][30]~feeder .extended_lut = "off";
defparam \regs[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N4
dffeas \regs[12][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = ( \wregval_M[30]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N20
dffeas \regs[8][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \regs[4][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[4][30]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][30]~q ) ) ) ) # ( !\regs[4][30]~q  & ( \imem~87_combout  & ( (\regs[0][30]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][30]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][30]~q ))) # (\imem~80_combout  & (\regs[12][30]~q )) ) ) ) # ( !\regs[4][30]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][30]~q ))) # (\imem~80_combout  & (\regs[12][30]~q )) ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[12][30]~q ),
	.datad(!\regs[8][30]~q ),
	.datae(!\regs[4][30]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N55
dffeas \regs[11][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N12
cyclonev_lcell_comb \regs[3][30]~feeder (
// Equation(s):
// \regs[3][30]~feeder_combout  = ( \wregval_M[30]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][30]~feeder .extended_lut = "off";
defparam \regs[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N14
dffeas \regs[3][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \regs[15][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[30]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N55
dffeas \regs[7][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N54
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \regs[7][30]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][30]~q ) ) ) ) # ( !\regs[7][30]~q  & ( \imem~87_combout  & ( (\regs[3][30]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][30]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[11][30]~q )) # (\imem~80_combout  & ((\regs[15][30]~q ))) ) ) ) # ( !\regs[7][30]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[11][30]~q )) # (\imem~80_combout  & ((\regs[15][30]~q ))) ) ) )

	.dataa(!\regs[11][30]~q ),
	.datab(!\regs[3][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \Mux1~0_combout  & ( \Mux1~3_combout  & ( (!\imem~67_combout  & (((\Mux1~2_combout ) # (\imem~75_combout )))) # (\imem~67_combout  & (((!\imem~75_combout )) # (\Mux1~1_combout ))) ) ) ) # ( !\Mux1~0_combout  & ( \Mux1~3_combout  & ( 
// (!\imem~67_combout  & (((!\imem~75_combout  & \Mux1~2_combout )))) # (\imem~67_combout  & (((!\imem~75_combout )) # (\Mux1~1_combout ))) ) ) ) # ( \Mux1~0_combout  & ( !\Mux1~3_combout  & ( (!\imem~67_combout  & (((\Mux1~2_combout ) # (\imem~75_combout 
// )))) # (\imem~67_combout  & (\Mux1~1_combout  & (\imem~75_combout ))) ) ) ) # ( !\Mux1~0_combout  & ( !\Mux1~3_combout  & ( (!\imem~67_combout  & (((!\imem~75_combout  & \Mux1~2_combout )))) # (\imem~67_combout  & (\Mux1~1_combout  & (\imem~75_combout ))) 
// ) ) )

	.dataa(!\Mux1~1_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\imem~75_combout ),
	.datad(!\Mux1~2_combout ),
	.datae(!\Mux1~0_combout ),
	.dataf(!\Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N49
dffeas \aluin1_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N20
dffeas \RTval_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[29] .is_wysiwyg = "true";
defparam \RTval_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N49
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N59
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N40
dffeas \aluin1_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31] .is_wysiwyg = "true";
defparam \aluin1_A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \stall~combout  & ( \Mux63~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout )) # (\imem~104_combout )) ) ) ) # ( !\stall~combout  & ( \Mux63~4_combout  ) ) # ( 
// \stall~combout  & ( !\Mux63~4_combout  & ( (\aluimm_D~1_combout  & (\imem~104_combout  & (!\mispred~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\imem~104_combout ),
	.datac(!\mispred~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\stall~combout ),
	.dataf(!\Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h00000010FFFFFFBF;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N56
dffeas \aluin2_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \regs[12][11]~feeder (
// Equation(s):
// \regs[12][11]~feeder_combout  = ( \wregval_M[11]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][11]~feeder .extended_lut = "off";
defparam \regs[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N43
dffeas \regs[12][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \regs[13][11]~feeder (
// Equation(s):
// \regs[13][11]~feeder_combout  = ( \wregval_M[11]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][11]~feeder .extended_lut = "off";
defparam \regs[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \regs[13][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N35
dffeas \regs[14][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N26
dffeas \regs[15][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[11]~60_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \regs[15][11]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[12][11]~q )) # (\imem~67_combout  & ((\regs[13][11]~q ))) ) ) ) # ( !\regs[15][11]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[12][11]~q )) # 
// (\imem~67_combout  & ((\regs[13][11]~q ))) ) ) ) # ( \regs[15][11]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[14][11]~q ) ) ) ) # ( !\regs[15][11]~q  & ( !\imem~75_combout  & ( (\regs[14][11]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[12][11]~q ),
	.datab(!\regs[13][11]~q ),
	.datac(!\regs[14][11]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[15][11]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \regs[8][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \regs[9][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N56
dffeas \regs[11][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[10][11]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][11]~q )) # (\imem~67_combout  & ((\regs[9][11]~q ))) ) ) ) # ( !\regs[10][11]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][11]~q )) # 
// (\imem~67_combout  & ((\regs[9][11]~q ))) ) ) ) # ( \regs[10][11]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][11]~q ) ) ) ) # ( !\regs[10][11]~q  & ( !\imem~75_combout  & ( (\regs[11][11]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[8][11]~q ),
	.datab(!\regs[9][11]~q ),
	.datac(!\regs[11][11]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N45
cyclonev_lcell_comb \regs[6][11]~feeder (
// Equation(s):
// \regs[6][11]~feeder_combout  = ( \wregval_M[11]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][11]~feeder .extended_lut = "off";
defparam \regs[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N46
dffeas \regs[6][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N50
dffeas \regs[4][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N14
dffeas \regs[5][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N26
dffeas \regs[7][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N24
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \regs[7][11]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[4][11]~q )) # (\imem~67_combout  & ((\regs[5][11]~q ))) ) ) ) # ( !\regs[7][11]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[4][11]~q )) # 
// (\imem~67_combout  & ((\regs[5][11]~q ))) ) ) ) # ( \regs[7][11]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][11]~q ) ) ) ) # ( !\regs[7][11]~q  & ( !\imem~75_combout  & ( (\regs[6][11]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[6][11]~q ),
	.datab(!\regs[4][11]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[5][11]~q ),
	.datae(!\regs[7][11]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N2
dffeas \regs[3][11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N54
cyclonev_lcell_comb \regs[2][11]~feeder (
// Equation(s):
// \regs[2][11]~feeder_combout  = ( \wregval_M[11]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][11]~feeder .extended_lut = "off";
defparam \regs[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N55
dffeas \regs[2][11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N24
cyclonev_lcell_comb \regs[0][11]~feeder (
// Equation(s):
// \regs[0][11]~feeder_combout  = ( \wregval_M[11]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[11]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][11]~feeder .extended_lut = "off";
defparam \regs[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \regs[0][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N20
dffeas \regs[1][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[1][11]~q  & ( \imem~67_combout  & ( (\imem~75_combout ) # (\regs[3][11]~DUPLICATE_q ) ) ) ) # ( !\regs[1][11]~q  & ( \imem~67_combout  & ( (\regs[3][11]~DUPLICATE_q  & !\imem~75_combout ) ) ) ) # ( \regs[1][11]~q  & ( 
// !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[2][11]~DUPLICATE_q )) # (\imem~75_combout  & ((\regs[0][11]~q ))) ) ) ) # ( !\regs[1][11]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[2][11]~DUPLICATE_q )) # (\imem~75_combout  & 
// ((\regs[0][11]~q ))) ) ) )

	.dataa(!\regs[3][11]~DUPLICATE_q ),
	.datab(!\regs[2][11]~DUPLICATE_q ),
	.datac(!\regs[0][11]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[1][11]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \Mux20~1_combout  & ( \Mux20~0_combout  & ( ((!\imem~80_combout  & ((\Mux20~2_combout ))) # (\imem~80_combout  & (\Mux20~3_combout ))) # (\imem~87_combout ) ) ) ) # ( !\Mux20~1_combout  & ( \Mux20~0_combout  & ( (!\imem~80_combout  & 
// (((\Mux20~2_combout )) # (\imem~87_combout ))) # (\imem~80_combout  & (!\imem~87_combout  & (\Mux20~3_combout ))) ) ) ) # ( \Mux20~1_combout  & ( !\Mux20~0_combout  & ( (!\imem~80_combout  & (!\imem~87_combout  & ((\Mux20~2_combout )))) # 
// (\imem~80_combout  & (((\Mux20~3_combout )) # (\imem~87_combout ))) ) ) ) # ( !\Mux20~1_combout  & ( !\Mux20~0_combout  & ( (!\imem~87_combout  & ((!\imem~80_combout  & ((\Mux20~2_combout ))) # (\imem~80_combout  & (\Mux20~3_combout )))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux20~3_combout ),
	.datad(!\Mux20~2_combout ),
	.datae(!\Mux20~1_combout ),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \aluin1_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11] .is_wysiwyg = "true";
defparam \aluin1_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N56
dffeas \aluin1_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12] .is_wysiwyg = "true";
defparam \aluin1_A[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \regs[8][1]~feeder (
// Equation(s):
// \regs[8][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][1]~feeder .extended_lut = "off";
defparam \regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N37
dffeas \regs[8][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \regs[12][1]~feeder (
// Equation(s):
// \regs[12][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][1]~feeder .extended_lut = "off";
defparam \regs[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \regs[12][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \regs[4][1]~feeder (
// Equation(s):
// \regs[4][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][1]~feeder .extended_lut = "off";
defparam \regs[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \regs[4][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N39
cyclonev_lcell_comb \regs[0][1]~feeder (
// Equation(s):
// \regs[0][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][1]~feeder .extended_lut = "off";
defparam \regs[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N41
dffeas \regs[0][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \imem~15_combout  & ( \imem~18_combout  & ( \regs[0][1]~q  ) ) ) # ( !\imem~15_combout  & ( \imem~18_combout  & ( \regs[4][1]~q  ) ) ) # ( \imem~15_combout  & ( !\imem~18_combout  & ( \regs[8][1]~q  ) ) ) # ( !\imem~15_combout  & ( 
// !\imem~18_combout  & ( \regs[12][1]~q  ) ) )

	.dataa(!\regs[8][1]~q ),
	.datab(!\regs[12][1]~q ),
	.datac(!\regs[4][1]~q ),
	.datad(!\regs[0][1]~q ),
	.datae(!\imem~15_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N38
dffeas \regs[13][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N26
dffeas \regs[1][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \regs[5][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[5][1]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & (\regs[9][1]~q )) # (\imem~18_combout  & ((\regs[1][1]~q ))) ) ) ) # ( !\regs[5][1]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & (\regs[9][1]~q )) # 
// (\imem~18_combout  & ((\regs[1][1]~q ))) ) ) ) # ( \regs[5][1]~q  & ( !\imem~15_combout  & ( (\imem~18_combout ) # (\regs[13][1]~q ) ) ) ) # ( !\regs[5][1]~q  & ( !\imem~15_combout  & ( (\regs[13][1]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[9][1]~q ),
	.datab(!\regs[13][1]~q ),
	.datac(!\regs[1][1]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[5][1]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h330033FF550F550F;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \regs[6][1]~feeder (
// Equation(s):
// \regs[6][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][1]~feeder .extended_lut = "off";
defparam \regs[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N37
dffeas \regs[6][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N50
dffeas \regs[10][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \regs[2][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \regs[14][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \regs[14][1]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][1]~q )) # (\imem~15_combout  & ((\regs[2][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][1]~q )) # 
// (\imem~15_combout  & ((\regs[2][1]~q ))) ) ) ) # ( \regs[14][1]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][1]~q ) ) ) ) # ( !\regs[14][1]~q  & ( !\imem~18_combout  & ( (\regs[10][1]~q  & \imem~15_combout ) ) ) )

	.dataa(!\regs[6][1]~q ),
	.datab(!\regs[10][1]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[2][1]~q ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \regs[15][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[1]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \regs[3][1]~feeder (
// Equation(s):
// \regs[3][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][1]~feeder .extended_lut = "off";
defparam \regs[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N55
dffeas \regs[3][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \regs[11][1]~feeder (
// Equation(s):
// \regs[11][1]~feeder_combout  = ( \wregval_M[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][1]~feeder .extended_lut = "off";
defparam \regs[11][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N37
dffeas \regs[11][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N19
dffeas \regs[7][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \imem~15_combout  & ( \imem~18_combout  & ( \regs[3][1]~q  ) ) ) # ( !\imem~15_combout  & ( \imem~18_combout  & ( \regs[7][1]~q  ) ) ) # ( \imem~15_combout  & ( !\imem~18_combout  & ( \regs[11][1]~q  ) ) ) # ( !\imem~15_combout  & ( 
// !\imem~18_combout  & ( \regs[15][1]~q  ) ) )

	.dataa(!\regs[15][1]~q ),
	.datab(!\regs[3][1]~q ),
	.datac(!\regs[11][1]~q ),
	.datad(!\regs[7][1]~q ),
	.datae(!\imem~15_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \imem~12_combout  & ( \Mux62~3_combout  & ( (!\imem~6_combout ) # (\Mux62~2_combout ) ) ) ) # ( !\imem~12_combout  & ( \Mux62~3_combout  & ( (!\imem~6_combout  & ((\Mux62~1_combout ))) # (\imem~6_combout  & (\Mux62~0_combout )) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux62~3_combout  & ( (\imem~6_combout  & \Mux62~2_combout ) ) ) ) # ( !\imem~12_combout  & ( !\Mux62~3_combout  & ( (!\imem~6_combout  & ((\Mux62~1_combout ))) # (\imem~6_combout  & (\Mux62~0_combout )) ) ) )

	.dataa(!\Mux62~0_combout ),
	.datab(!\Mux62~1_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\Mux62~2_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \stall~combout  & ( \Mux62~4_combout  & ( ((!\aluimm_D~1_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) # (\imem~101_combout ) ) ) ) # ( !\stall~combout  & ( \Mux62~4_combout  ) ) # ( 
// \stall~combout  & ( !\Mux62~4_combout  & ( (\imem~101_combout  & (\aluimm_D~1_combout  & (!\mispred~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\imem~101_combout ),
	.datab(!\aluimm_D~1_combout ),
	.datac(!\mispred~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\stall~combout ),
	.dataf(!\Mux62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h00000010FFFFFFDF;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \aluin2_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1] .is_wysiwyg = "true";
defparam \aluin2_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( aluin1_A[13] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[14]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[13] & ( aluin2_A[1] & ( (\aluin1_A[14]~DUPLICATE_q  & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( aluin1_A[13] & ( 
// !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[11])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[12]))) ) ) ) # ( !aluin1_A[13] & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[11])) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[12]))) ) ) 
// )

	.dataa(!\aluin1_A[14]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[12]),
	.datae(!aluin1_A[13]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N38
dffeas \regs[10][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N28
dffeas \regs[9][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \regs[11][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[11][16]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][16]~q ) ) ) ) # ( !\regs[11][16]~q  & ( \imem~12_combout  & ( (\regs[10][16]~q  & \imem~6_combout ) ) ) ) # ( \regs[11][16]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][16]~q )) # (\imem~6_combout  & ((\regs[8][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][16]~q )) # (\imem~6_combout  & ((\regs[8][16]~q ))) ) ) )

	.dataa(!\regs[10][16]~q ),
	.datab(!\regs[9][16]~q ),
	.datac(!\regs[8][16]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N30
cyclonev_lcell_comb \regs[6][16]~feeder (
// Equation(s):
// \regs[6][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][16]~feeder .extended_lut = "off";
defparam \regs[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \regs[6][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \regs[7][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \regs[4][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N56
dffeas \regs[5][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[5][16]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[7][16]~q ))) # (\imem~6_combout  & (\regs[6][16]~q )) ) ) ) # ( !\regs[5][16]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[7][16]~q ))) # 
// (\imem~6_combout  & (\regs[6][16]~q )) ) ) ) # ( \regs[5][16]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][16]~q ) ) ) ) # ( !\regs[5][16]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[4][16]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[6][16]~q ),
	.datac(!\regs[7][16]~q ),
	.datad(!\regs[4][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N45
cyclonev_lcell_comb \regs[3][16]~feeder (
// Equation(s):
// \regs[3][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][16]~feeder .extended_lut = "off";
defparam \regs[3][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N46
dffeas \regs[3][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \regs[0][16]~feeder (
// Equation(s):
// \regs[0][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][16]~feeder .extended_lut = "off";
defparam \regs[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N43
dffeas \regs[0][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N9
cyclonev_lcell_comb \regs[2][16]~feeder (
// Equation(s):
// \regs[2][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][16]~feeder .extended_lut = "off";
defparam \regs[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N10
dffeas \regs[2][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N13
dffeas \regs[1][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[1][16]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][16]~q )) # (\imem~6_combout  & ((\regs[2][16]~q ))) ) ) ) # ( !\regs[1][16]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][16]~q )) # 
// (\imem~6_combout  & ((\regs[2][16]~q ))) ) ) ) # ( \regs[1][16]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][16]~q ) ) ) ) # ( !\regs[1][16]~q  & ( !\imem~12_combout  & ( (\regs[0][16]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[3][16]~q ),
	.datab(!\regs[0][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[1][16]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \regs[15][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[16]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \regs[13][16]~feeder (
// Equation(s):
// \regs[13][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][16]~feeder .extended_lut = "off";
defparam \regs[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N49
dffeas \regs[13][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \regs[12][16]~feeder (
// Equation(s):
// \regs[12][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][16]~feeder .extended_lut = "off";
defparam \regs[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N14
dffeas \regs[12][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N32
dffeas \regs[14][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[16]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[14][16]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][16]~q ) ) ) ) # ( !\regs[14][16]~q  & ( \imem~12_combout  & ( (\regs[15][16]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][16]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][16]~q )) # (\imem~6_combout  & ((\regs[12][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][16]~q )) # (\imem~6_combout  & ((\regs[12][16]~q ))) ) ) )

	.dataa(!\regs[15][16]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[13][16]~q ),
	.datad(!\regs[12][16]~q ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N0
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~0_combout  & ( \Mux47~3_combout  & ( (!\imem~18_combout  & (((!\imem~15_combout )) # (\Mux47~2_combout ))) # (\imem~18_combout  & (((\imem~15_combout ) # (\Mux47~1_combout )))) ) ) ) # ( !\Mux47~0_combout  & ( \Mux47~3_combout 
//  & ( (!\imem~18_combout  & (((!\imem~15_combout )) # (\Mux47~2_combout ))) # (\imem~18_combout  & (((\Mux47~1_combout  & !\imem~15_combout )))) ) ) ) # ( \Mux47~0_combout  & ( !\Mux47~3_combout  & ( (!\imem~18_combout  & (\Mux47~2_combout  & 
// ((\imem~15_combout )))) # (\imem~18_combout  & (((\imem~15_combout ) # (\Mux47~1_combout )))) ) ) ) # ( !\Mux47~0_combout  & ( !\Mux47~3_combout  & ( (!\imem~18_combout  & (\Mux47~2_combout  & ((\imem~15_combout )))) # (\imem~18_combout  & 
// (((\Mux47~1_combout  & !\imem~15_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\Mux47~2_combout ),
	.datac(!\Mux47~1_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux47~0_combout ),
	.dataf(!\Mux47~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N21
cyclonev_lcell_comb \aluin2_A~17 (
// Equation(s):
// \aluin2_A~17_combout  = ( \imem~49_combout  & ( \Mux47~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux47~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # ((!\aluimm_D~1_combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux47~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & (\aluimm_D~1_combout  & !\mispred~combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall~combout ),
	.datac(!\aluimm_D~1_combout ),
	.datad(!\mispred~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~17 .extended_lut = "off";
defparam \aluin2_A~17 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \aluin2_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[16] .is_wysiwyg = "true";
defparam \aluin2_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N3
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \aluin1_A[16]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!aluin2_A[16] $ (alufunc_A[1])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & ((!alufunc_A[1])))) ) ) # ( !\aluin1_A[16]~DUPLICATE_q  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (((!aluin2_A[16]) # (!alufunc_A[1]))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!alufunc_A[3] $ (!aluin2_A[16])))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!aluin2_A[16]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\aluin1_A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h566056606A906A90;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N22
dffeas \sxtimm_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[14] .is_wysiwyg = "true";
defparam \sxtimm_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( pcpred_A[16] ) + ( sxtimm_A[14] ) + ( \Add0~34  ))
// \Add0~110  = CARRY(( pcpred_A[16] ) + ( sxtimm_A[14] ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!sxtimm_A[14]),
	.datac(gnd),
	.datad(!pcpred_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( sxtimm_A[13] ) + ( aluin1_A[15] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( sxtimm_A[13] ) + ( aluin1_A[15] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[15]),
	.datad(!sxtimm_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( sxtimm_A[14] ) + ( \aluin1_A[16]~DUPLICATE_q  ) + ( \Add1~34  ))
// \Add1~110  = CARRY(( sxtimm_A[14] ) + ( \aluin1_A[16]~DUPLICATE_q  ) + ( \Add1~34  ))

	.dataa(!sxtimm_A[14]),
	.datab(gnd),
	.datac(!\aluin1_A[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \PC~54 (
// Equation(s):
// \PC~54_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & ((\Add1~109_sumout )))) # (\dobranch~0_combout  & (((\Add0~109_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~109_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~109_sumout ),
	.datad(!\Add1~109_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~54 .extended_lut = "off";
defparam \PC~54 .lut_mask = 64'h0055005503470347;
defparam \PC~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( \PC~54_combout  ) # ( !\PC~54_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[16]))) # (\stall~combout  & (\Add2~85_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~85_sumout ),
	.datad(!PC[16]),
	.datae(gnd),
	.dataf(!\PC~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "off";
defparam \PC~55 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add2~106  ))
// \Add2~94  = CARRY(( PC[14] ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( PC[15] ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add2~90  ))
// \Add2~86  = CARRY(( PC[16] ) + ( GND ) + ( \Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N44
dffeas \pcpred_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[16] .is_wysiwyg = "true";
defparam \pcpred_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N33
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( pcpred_A[16] & ( ((\Selector40~0_combout  & \Selector39~1_combout )) # (\Selector38~0_combout ) ) ) # ( !pcpred_A[16] & ( (\Selector40~0_combout  & \Selector39~1_combout ) ) )

	.dataa(!\Selector40~0_combout ),
	.datab(gnd),
	.datac(!\Selector38~0_combout ),
	.datad(!\Selector39~1_combout ),
	.datae(gnd),
	.dataf(!pcpred_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \aluin2_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \aluin2_A~26 (
// Equation(s):
// \aluin2_A~26_combout  = ( \aluimm_D~1_combout  & ( \mispred~combout  & ( \Mux50~4_combout  ) ) ) # ( !\aluimm_D~1_combout  & ( \mispred~combout  & ( \Mux50~4_combout  ) ) ) # ( \aluimm_D~1_combout  & ( !\mispred~combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Mux50~4_combout )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall~combout  & ((\Mux50~4_combout ))) # (\stall~combout  & (\imem~35_combout )))) ) ) ) # ( !\aluimm_D~1_combout  & ( 
// !\mispred~combout  & ( \Mux50~4_combout  ) ) )

	.dataa(!\imem~35_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Mux50~4_combout ),
	.datad(!\stall~combout ),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~26 .extended_lut = "off";
defparam \aluin2_A~26 .lut_mask = 64'h0F0F0F1D0F0F0F0F;
defparam \aluin2_A~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N8
dffeas \aluin2_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13] .is_wysiwyg = "true";
defparam \aluin2_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N2
dffeas \aluin1_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \regs[13][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \regs[12][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N41
dffeas \regs[15][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[10]~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[14][10]~q  & ( \imem~12_combout  & ( (\regs[15][10]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[14][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[15][10]~q ) ) ) ) # ( \regs[14][10]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][10]~q )) # (\imem~6_combout  & ((\regs[12][10]~q ))) ) ) ) # ( !\regs[14][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][10]~q )) # (\imem~6_combout  & ((\regs[12][10]~q ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[13][10]~q ),
	.datac(!\regs[12][10]~q ),
	.datad(!\regs[15][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N10
dffeas \regs[8][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N44
dffeas \regs[10][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N54
cyclonev_lcell_comb \regs[9][10]~feeder (
// Equation(s):
// \regs[9][10]~feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][10]~feeder .extended_lut = "off";
defparam \regs[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N55
dffeas \regs[9][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N37
dffeas \regs[11][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[11][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][10]~q ) ) ) ) # ( !\regs[11][10]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[10][10]~q ) ) ) ) # ( \regs[11][10]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][10]~q ))) # (\imem~6_combout  & (\regs[8][10]~q )) ) ) ) # ( !\regs[11][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][10]~q ))) # (\imem~6_combout  & (\regs[8][10]~q )) ) ) )

	.dataa(!\regs[8][10]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[10][10]~q ),
	.datad(!\regs[9][10]~q ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N14
dffeas \regs[4][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N34
dffeas \regs[7][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N22
dffeas \regs[6][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N56
dffeas \regs[5][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N54
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[5][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][10]~q )) # (\imem~6_combout  & ((\regs[6][10]~q ))) ) ) ) # ( !\regs[5][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][10]~q )) # 
// (\imem~6_combout  & ((\regs[6][10]~q ))) ) ) ) # ( \regs[5][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][10]~q ) ) ) ) # ( !\regs[5][10]~q  & ( !\imem~12_combout  & ( (\regs[4][10]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[4][10]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[7][10]~q ),
	.datad(!\regs[6][10]~q ),
	.datae(!\regs[5][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N29
dffeas \regs[3][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N55
dffeas \regs[0][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N57
cyclonev_lcell_comb \regs[2][10]~feeder (
// Equation(s):
// \regs[2][10]~feeder_combout  = ( \wregval_M[10]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[10]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][10]~feeder .extended_lut = "off";
defparam \regs[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N58
dffeas \regs[2][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N37
dffeas \regs[1][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[1][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][10]~q )) # (\imem~6_combout  & ((\regs[2][10]~q ))) ) ) ) # ( !\regs[1][10]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][10]~q )) # 
// (\imem~6_combout  & ((\regs[2][10]~q ))) ) ) ) # ( \regs[1][10]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][10]~q ) ) ) ) # ( !\regs[1][10]~q  & ( !\imem~12_combout  & ( (\regs[0][10]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[3][10]~q ),
	.datab(!\regs[0][10]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[2][10]~q ),
	.datae(!\regs[1][10]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N21
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~1_combout  & ( \Mux53~0_combout  & ( ((!\imem~15_combout  & (\Mux53~3_combout )) # (\imem~15_combout  & ((\Mux53~2_combout )))) # (\imem~18_combout ) ) ) ) # ( !\Mux53~1_combout  & ( \Mux53~0_combout  & ( (!\imem~18_combout  & 
// ((!\imem~15_combout  & (\Mux53~3_combout )) # (\imem~15_combout  & ((\Mux53~2_combout ))))) # (\imem~18_combout  & (\imem~15_combout )) ) ) ) # ( \Mux53~1_combout  & ( !\Mux53~0_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout  & (\Mux53~3_combout 
// )) # (\imem~15_combout  & ((\Mux53~2_combout ))))) # (\imem~18_combout  & (!\imem~15_combout )) ) ) ) # ( !\Mux53~1_combout  & ( !\Mux53~0_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout  & (\Mux53~3_combout )) # (\imem~15_combout  & 
// ((\Mux53~2_combout ))))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux53~3_combout ),
	.datad(!\Mux53~2_combout ),
	.datae(!\Mux53~1_combout ),
	.dataf(!\Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \aluin2_A~29 (
// Equation(s):
// \aluin2_A~29_combout  = ( \imem~45_combout  & ( \Mux53~4_combout  ) ) # ( !\imem~45_combout  & ( \Mux53~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # ((!\aluimm_D~1_combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~45_combout  & ( !\Mux53~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & (\aluimm_D~1_combout  & !\mispred~combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall~combout ),
	.datac(!\aluimm_D~1_combout ),
	.datad(!\mispred~combout ),
	.datae(!\imem~45_combout ),
	.dataf(!\Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~29 .extended_lut = "off";
defparam \aluin2_A~29 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N47
dffeas \aluin2_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10] .is_wysiwyg = "true";
defparam \aluin2_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N2
dffeas \aluin1_A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N44
dffeas \aluin2_A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N46
dffeas \regs[3][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N27
cyclonev_lcell_comb \regs[2][8]~feeder (
// Equation(s):
// \regs[2][8]~feeder_combout  = ( \wregval_M[8]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][8]~feeder .extended_lut = "off";
defparam \regs[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N28
dffeas \regs[2][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N20
dffeas \regs[0][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N56
dffeas \regs[1][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[1][8]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][8]~q )) # (\imem~6_combout  & ((\regs[2][8]~q ))) ) ) ) # ( !\regs[1][8]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][8]~q )) # (\imem~6_combout  
// & ((\regs[2][8]~q ))) ) ) ) # ( \regs[1][8]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][8]~q ) ) ) ) # ( !\regs[1][8]~q  & ( !\imem~12_combout  & ( (\regs[0][8]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[3][8]~q ),
	.datab(!\regs[2][8]~q ),
	.datac(!\regs[0][8]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N21
cyclonev_lcell_comb \regs[8][8]~feeder (
// Equation(s):
// \regs[8][8]~feeder_combout  = ( \wregval_M[8]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][8]~feeder .extended_lut = "off";
defparam \regs[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N22
dffeas \regs[8][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N10
dffeas \regs[10][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \regs[11][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[11][8]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][8]~q ) ) ) ) # ( !\regs[11][8]~q  & ( \imem~12_combout  & ( (\regs[10][8]~q  & \imem~6_combout ) ) ) ) # ( \regs[11][8]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][8]~q ))) # (\imem~6_combout  & (\regs[8][8]~q )) ) ) ) # ( !\regs[11][8]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][8]~q ))) # (\imem~6_combout  & (\regs[8][8]~q )) ) ) )

	.dataa(!\regs[8][8]~q ),
	.datab(!\regs[10][8]~q ),
	.datac(!\regs[9][8]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N38
dffeas \regs[15][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N56
dffeas \regs[12][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N55
dffeas \regs[13][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N37
dffeas \regs[14][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[14][8]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][8]~q ) ) ) ) # ( !\regs[14][8]~q  & ( \imem~12_combout  & ( (\regs[15][8]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][8]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[13][8]~q ))) # (\imem~6_combout  & (\regs[12][8]~q )) ) ) ) # ( !\regs[14][8]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[13][8]~q ))) # (\imem~6_combout  & (\regs[12][8]~q )) ) ) )

	.dataa(!\regs[15][8]~q ),
	.datab(!\regs[12][8]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[13][8]~q ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N56
dffeas \regs[7][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \regs[4][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N42
cyclonev_lcell_comb \regs[6][8]~feeder (
// Equation(s):
// \regs[6][8]~feeder_combout  = ( \wregval_M[8]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[8]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][8]~feeder .extended_lut = "off";
defparam \regs[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N44
dffeas \regs[6][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N50
dffeas \regs[5][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[5][8]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][8]~q )) # (\imem~12_combout  & ((\regs[6][8]~q ))) ) ) ) # ( !\regs[5][8]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][8]~q )) # (\imem~12_combout 
//  & ((\regs[6][8]~q ))) ) ) ) # ( \regs[5][8]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][8]~q ) ) ) ) # ( !\regs[5][8]~q  & ( !\imem~6_combout  & ( (\regs[7][8]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!\regs[4][8]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[6][8]~q ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~3_combout  & ( \Mux55~1_combout  & ( (!\imem~15_combout ) # ((!\imem~18_combout  & ((\Mux55~2_combout ))) # (\imem~18_combout  & (\Mux55~0_combout ))) ) ) ) # ( !\Mux55~3_combout  & ( \Mux55~1_combout  & ( (!\imem~18_combout  
// & (((\Mux55~2_combout  & \imem~15_combout )))) # (\imem~18_combout  & (((!\imem~15_combout )) # (\Mux55~0_combout ))) ) ) ) # ( \Mux55~3_combout  & ( !\Mux55~1_combout  & ( (!\imem~18_combout  & (((!\imem~15_combout ) # (\Mux55~2_combout )))) # 
// (\imem~18_combout  & (\Mux55~0_combout  & ((\imem~15_combout )))) ) ) ) # ( !\Mux55~3_combout  & ( !\Mux55~1_combout  & ( (\imem~15_combout  & ((!\imem~18_combout  & ((\Mux55~2_combout ))) # (\imem~18_combout  & (\Mux55~0_combout )))) ) ) )

	.dataa(!\Mux55~0_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Mux55~2_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux55~3_combout ),
	.dataf(!\Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \aluin2_A~31 (
// Equation(s):
// \aluin2_A~31_combout  = ( \imem~127_combout  & ( \Mux55~4_combout  ) ) # ( !\imem~127_combout  & ( \Mux55~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\stall~combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0])) # (\mispred~combout )) ) ) ) # ( 
// \imem~127_combout  & ( !\Mux55~4_combout  & ( (\aluimm_D~1_combout  & (!\mispred~combout  & (\stall~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\mispred~combout ),
	.datac(!\stall~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~127_combout ),
	.dataf(!\Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~31 .extended_lut = "off";
defparam \aluin2_A~31 .lut_mask = 64'h00000004FFFBFFFF;
defparam \aluin2_A~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \aluin2_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \imem~115_combout  & ( \Mux56~4_combout  ) ) # ( !\imem~115_combout  & ( \Mux56~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\aluimm_D~1_combout ) # ((!\stall~combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~115_combout  & ( !\Mux56~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\aluimm_D~1_combout  & (!\mispred~combout  & \stall~combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\aluimm_D~1_combout ),
	.datac(!\mispred~combout ),
	.datad(!\stall~combout ),
	.datae(!\imem~115_combout ),
	.dataf(!\Mux56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \aluin2_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7] .is_wysiwyg = "true";
defparam \aluin2_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \regs[10][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( \wregval_M[6]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N55
dffeas \regs[8][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N8
dffeas \regs[11][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[11][6]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][6]~q ) ) ) ) # ( !\regs[11][6]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[10][6]~q ) ) ) ) # ( \regs[11][6]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][6]~q )) # (\imem~6_combout  & ((\regs[8][6]~q ))) ) ) ) # ( !\regs[11][6]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][6]~q )) # (\imem~6_combout  & ((\regs[8][6]~q ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[9][6]~q ),
	.datac(!\regs[10][6]~q ),
	.datad(!\regs[8][6]~q ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h227722770505AFAF;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N33
cyclonev_lcell_comb \regs[0][6]~feeder (
// Equation(s):
// \regs[0][6]~feeder_combout  = ( \wregval_M[6]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][6]~feeder .extended_lut = "off";
defparam \regs[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N34
dffeas \regs[0][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N35
dffeas \regs[2][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \regs[3][6]~feeder (
// Equation(s):
// \regs[3][6]~feeder_combout  = ( \wregval_M[6]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][6]~feeder .extended_lut = "off";
defparam \regs[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \regs[3][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N8
dffeas \regs[1][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[1][6]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][6]~q ))) # (\imem~6_combout  & (\regs[2][6]~DUPLICATE_q )) ) ) ) # ( !\regs[1][6]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][6]~q ))) # 
// (\imem~6_combout  & (\regs[2][6]~DUPLICATE_q )) ) ) ) # ( \regs[1][6]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][6]~q ) ) ) ) # ( !\regs[1][6]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[0][6]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[0][6]~q ),
	.datac(!\regs[2][6]~DUPLICATE_q ),
	.datad(!\regs[3][6]~q ),
	.datae(!\regs[1][6]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N37
dffeas \regs[4][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N40
dffeas \regs[7][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N48
cyclonev_lcell_comb \regs[6][6]~feeder (
// Equation(s):
// \regs[6][6]~feeder_combout  = ( \wregval_M[6]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][6]~feeder .extended_lut = "off";
defparam \regs[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N49
dffeas \regs[6][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \regs[5][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[5][6]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][6]~q )) # (\imem~6_combout  & ((\regs[6][6]~q ))) ) ) ) # ( !\regs[5][6]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[7][6]~q )) # (\imem~6_combout  
// & ((\regs[6][6]~q ))) ) ) ) # ( \regs[5][6]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][6]~q ) ) ) ) # ( !\regs[5][6]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[4][6]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[4][6]~q ),
	.datac(!\regs[7][6]~q ),
	.datad(!\regs[6][6]~q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N27
cyclonev_lcell_comb \regs[12][6]~feeder (
// Equation(s):
// \regs[12][6]~feeder_combout  = ( \wregval_M[6]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][6]~feeder .extended_lut = "off";
defparam \regs[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N28
dffeas \regs[12][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N55
dffeas \regs[13][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N26
dffeas \regs[15][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[6]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N43
dffeas \regs[14][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[14][6]~q  & ( \imem~6_combout  & ( (\imem~12_combout ) # (\regs[12][6]~q ) ) ) ) # ( !\regs[14][6]~q  & ( \imem~6_combout  & ( (\regs[12][6]~q  & !\imem~12_combout ) ) ) ) # ( \regs[14][6]~q  & ( !\imem~6_combout  & ( 
// (!\imem~12_combout  & (\regs[13][6]~q )) # (\imem~12_combout  & ((\regs[15][6]~q ))) ) ) ) # ( !\regs[14][6]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & (\regs[13][6]~q )) # (\imem~12_combout  & ((\regs[15][6]~q ))) ) ) )

	.dataa(!\regs[12][6]~q ),
	.datab(!\regs[13][6]~q ),
	.datac(!\regs[15][6]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~1_combout  & ( \Mux57~3_combout  & ( (!\imem~15_combout ) # ((!\imem~18_combout  & (\Mux57~2_combout )) # (\imem~18_combout  & ((\Mux57~0_combout )))) ) ) ) # ( !\Mux57~1_combout  & ( \Mux57~3_combout  & ( (!\imem~18_combout  
// & (((!\imem~15_combout )) # (\Mux57~2_combout ))) # (\imem~18_combout  & (((\Mux57~0_combout  & \imem~15_combout )))) ) ) ) # ( \Mux57~1_combout  & ( !\Mux57~3_combout  & ( (!\imem~18_combout  & (\Mux57~2_combout  & ((\imem~15_combout )))) # 
// (\imem~18_combout  & (((!\imem~15_combout ) # (\Mux57~0_combout )))) ) ) ) # ( !\Mux57~1_combout  & ( !\Mux57~3_combout  & ( (\imem~15_combout  & ((!\imem~18_combout  & (\Mux57~2_combout )) # (\imem~18_combout  & ((\Mux57~0_combout ))))) ) ) )

	.dataa(!\Mux57~2_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Mux57~0_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux57~1_combout ),
	.dataf(!\Mux57~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \Mux57~4_combout  & ( \mispred~combout  ) ) # ( \Mux57~4_combout  & ( !\mispred~combout  & ( ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\aluimm_D~1_combout ))) # (\imem~121_combout ) ) ) ) # ( 
// !\Mux57~4_combout  & ( !\mispred~combout  & ( (\imem~121_combout  & (\stall~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \aluimm_D~1_combout ))) ) ) )

	.dataa(!\imem~121_combout ),
	.datab(!\stall~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\aluimm_D~1_combout ),
	.datae(!\Mux57~4_combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h0001FFFD0000FFFF;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N32
dffeas \aluin2_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6] .is_wysiwyg = "true";
defparam \aluin2_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N10
dffeas \regs[6][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \regs[5][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N49
dffeas \regs[4][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \regs[7][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[7][5]~q  & ( \imem~67_combout  & ( (!\imem~75_combout ) # (\regs[5][5]~q ) ) ) ) # ( !\regs[7][5]~q  & ( \imem~67_combout  & ( (\regs[5][5]~q  & \imem~75_combout ) ) ) ) # ( \regs[7][5]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & (\regs[6][5]~q )) # (\imem~75_combout  & ((\regs[4][5]~q ))) ) ) ) # ( !\regs[7][5]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[6][5]~q )) # (\imem~75_combout  & ((\regs[4][5]~q ))) ) ) )

	.dataa(!\regs[6][5]~q ),
	.datab(!\regs[5][5]~q ),
	.datac(!\regs[4][5]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[7][5]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \regs[15][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N32
dffeas \regs[12][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \regs[14][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N44
dffeas \regs[13][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[13][5]~q  & ( \imem~75_combout  & ( (\regs[12][5]~q ) # (\imem~67_combout ) ) ) ) # ( !\regs[13][5]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & \regs[12][5]~q ) ) ) ) # ( \regs[13][5]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[14][5]~q ))) # (\imem~67_combout  & (\regs[15][5]~q )) ) ) ) # ( !\regs[13][5]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[14][5]~q ))) # (\imem~67_combout  & (\regs[15][5]~q )) ) ) )

	.dataa(!\regs[15][5]~q ),
	.datab(!\imem~67_combout ),
	.datac(!\regs[12][5]~q ),
	.datad(!\regs[14][5]~q ),
	.datae(!\regs[13][5]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N52
dffeas \regs[3][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \regs[2][5]~feeder (
// Equation(s):
// \regs[2][5]~feeder_combout  = ( \wregval_M[5]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][5]~feeder .extended_lut = "off";
defparam \regs[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N37
dffeas \regs[2][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N43
dffeas \regs[0][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N16
dffeas \regs[1][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N15
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[1][5]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][5]~q ) ) ) ) # ( !\regs[1][5]~q  & ( \imem~75_combout  & ( (\regs[0][5]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][5]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][5]~q ))) # (\imem~67_combout  & (\regs[3][5]~q )) ) ) ) # ( !\regs[1][5]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[2][5]~q ))) # (\imem~67_combout  & (\regs[3][5]~q )) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\regs[2][5]~q ),
	.datac(!\regs[0][5]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][5]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h335533550F000FFF;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N14
dffeas \regs[8][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N58
dffeas \regs[9][5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N50
dffeas \regs[11][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \regs[10][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \regs[10][5]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][5]~q ))) # (\imem~75_combout  & (\regs[9][5]~DUPLICATE_q )) ) ) ) # ( !\regs[10][5]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][5]~q ))) # 
// (\imem~75_combout  & (\regs[9][5]~DUPLICATE_q )) ) ) ) # ( \regs[10][5]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout ) # (\regs[8][5]~q ) ) ) ) # ( !\regs[10][5]~q  & ( !\imem~67_combout  & ( (\regs[8][5]~q  & \imem~75_combout ) ) ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!\regs[9][5]~DUPLICATE_q ),
	.datac(!\regs[11][5]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~0_combout  & ( \Mux26~2_combout  & ( (!\imem~80_combout ) # ((!\imem~87_combout  & ((\Mux26~3_combout ))) # (\imem~87_combout  & (\Mux26~1_combout ))) ) ) ) # ( !\Mux26~0_combout  & ( \Mux26~2_combout  & ( (!\imem~87_combout  
// & ((!\imem~80_combout ) # ((\Mux26~3_combout )))) # (\imem~87_combout  & (\imem~80_combout  & (\Mux26~1_combout ))) ) ) ) # ( \Mux26~0_combout  & ( !\Mux26~2_combout  & ( (!\imem~87_combout  & (\imem~80_combout  & ((\Mux26~3_combout )))) # 
// (\imem~87_combout  & ((!\imem~80_combout ) # ((\Mux26~1_combout )))) ) ) ) # ( !\Mux26~0_combout  & ( !\Mux26~2_combout  & ( (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux26~3_combout ))) # (\imem~87_combout  & (\Mux26~1_combout )))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\imem~80_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(!\Mux26~3_combout ),
	.datae(!\Mux26~0_combout ),
	.dataf(!\Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \aluin1_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5] .is_wysiwyg = "true";
defparam \aluin1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add3~10  ))
// \Add3~126  = CARRY(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[4]),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N15
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( aluin1_A[5] ) + ( aluin2_A[5] ) + ( \Add3~126  ))
// \Add3~2  = CARRY(( aluin1_A[5] ) + ( aluin2_A[5] ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(!aluin1_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N20
dffeas \aluin1_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \regs[14][3]~feeder (
// Equation(s):
// \regs[14][3]~feeder_combout  = ( \wregval_M[3]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][3]~feeder .extended_lut = "off";
defparam \regs[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \regs[14][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N38
dffeas \regs[10][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N21
cyclonev_lcell_comb \regs[2][3]~feeder (
// Equation(s):
// \regs[2][3]~feeder_combout  = ( \wregval_M[3]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~feeder .extended_lut = "off";
defparam \regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N22
dffeas \regs[2][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N52
dffeas \regs[6][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \imem~18_combout  & ( \imem~15_combout  & ( \regs[2][3]~q  ) ) ) # ( !\imem~18_combout  & ( \imem~15_combout  & ( \regs[10][3]~q  ) ) ) # ( \imem~18_combout  & ( !\imem~15_combout  & ( \regs[6][3]~q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~15_combout  & ( \regs[14][3]~q  ) ) )

	.dataa(!\regs[14][3]~q ),
	.datab(!\regs[10][3]~q ),
	.datac(!\regs[2][3]~q ),
	.datad(!\regs[6][3]~q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N13
dffeas \regs[7][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N53
dffeas \regs[15][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \regs[3][3]~feeder (
// Equation(s):
// \regs[3][3]~feeder_combout  = ( \wregval_M[3]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][3]~feeder .extended_lut = "off";
defparam \regs[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N58
dffeas \regs[3][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N55
dffeas \regs[11][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[11][3]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][3]~q )) # (\imem~15_combout  & ((\regs[3][3]~q ))) ) ) ) # ( !\regs[11][3]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][3]~q )) # 
// (\imem~15_combout  & ((\regs[3][3]~q ))) ) ) ) # ( \regs[11][3]~q  & ( !\imem~18_combout  & ( (\regs[15][3]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[11][3]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & \regs[15][3]~q ) ) ) )

	.dataa(!\regs[7][3]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[15][3]~q ),
	.datad(!\regs[3][3]~q ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \regs[12][3]~feeder (
// Equation(s):
// \regs[12][3]~feeder_combout  = ( \wregval_M[3]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][3]~feeder .extended_lut = "off";
defparam \regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N34
dffeas \regs[12][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \regs[8][3]~feeder (
// Equation(s):
// \regs[8][3]~feeder_combout  = ( \wregval_M[3]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][3]~feeder .extended_lut = "off";
defparam \regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N16
dffeas \regs[8][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \regs[4][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N46
dffeas \regs[0][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \imem~18_combout  & ( \imem~15_combout  & ( \regs[0][3]~q  ) ) ) # ( !\imem~18_combout  & ( \imem~15_combout  & ( \regs[8][3]~q  ) ) ) # ( \imem~18_combout  & ( !\imem~15_combout  & ( \regs[4][3]~q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~15_combout  & ( \regs[12][3]~q  ) ) )

	.dataa(!\regs[12][3]~q ),
	.datab(!\regs[8][3]~q ),
	.datac(!\regs[4][3]~q ),
	.datad(!\regs[0][3]~q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N55
dffeas \regs[1][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N20
dffeas \regs[13][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N58
dffeas \regs[9][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \imem~18_combout  & ( \imem~15_combout  & ( \regs[1][3]~q  ) ) ) # ( !\imem~18_combout  & ( \imem~15_combout  & ( \regs[9][3]~q  ) ) ) # ( \imem~18_combout  & ( !\imem~15_combout  & ( \regs[5][3]~q  ) ) ) # ( !\imem~18_combout  & ( 
// !\imem~15_combout  & ( \regs[13][3]~q  ) ) )

	.dataa(!\regs[1][3]~q ),
	.datab(!\regs[13][3]~q ),
	.datac(!\regs[5][3]~q ),
	.datad(!\regs[9][3]~q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \imem~12_combout  & ( \Mux60~1_combout  & ( (!\imem~6_combout  & ((\Mux60~3_combout ))) # (\imem~6_combout  & (\Mux60~2_combout )) ) ) ) # ( !\imem~12_combout  & ( \Mux60~1_combout  & ( (!\imem~6_combout ) # (\Mux60~0_combout ) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux60~1_combout  & ( (!\imem~6_combout  & ((\Mux60~3_combout ))) # (\imem~6_combout  & (\Mux60~2_combout )) ) ) ) # ( !\imem~12_combout  & ( !\Mux60~1_combout  & ( (\Mux60~0_combout  & \imem~6_combout ) ) ) )

	.dataa(!\Mux60~2_combout ),
	.datab(!\Mux60~3_combout ),
	.datac(!\Mux60~0_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux60~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h000F3355FF0F3355;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N9
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \aluimm_D~1_combout  & ( \mispred~combout  & ( \Mux60~4_combout  ) ) ) # ( !\aluimm_D~1_combout  & ( \mispred~combout  & ( \Mux60~4_combout  ) ) ) # ( \aluimm_D~1_combout  & ( !\mispred~combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Mux60~4_combout )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall~combout  & ((\Mux60~4_combout ))) # (\stall~combout  & (\imem~95_combout )))) ) ) ) # ( !\aluimm_D~1_combout  & ( 
// !\mispred~combout  & ( \Mux60~4_combout  ) ) )

	.dataa(!\imem~95_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall~combout ),
	.datad(!\Mux60~4_combout ),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h00FF01FD00FF00FF;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \aluin2_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N51
cyclonev_lcell_comb \Equal7~9 (
// Equation(s):
// \Equal7~9_combout  = ( \Equal7~7_combout  & ( \Equal7~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal7~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~9 .extended_lut = "off";
defparam \Equal7~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \RTval_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[2] .is_wysiwyg = "true";
defparam \RTval_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~3_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N59
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N46
dffeas \aluin2_A[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N2
dffeas \aluin2_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8] .is_wysiwyg = "true";
defparam \aluin2_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N14
dffeas \aluin2_A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \aluin1_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7] .is_wysiwyg = "true";
defparam \aluin1_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \aluin2_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N18
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \aluin2_A[6]~DUPLICATE_q  ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \aluin2_A[6]~DUPLICATE_q  ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!\aluin2_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N21
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( aluin1_A[7] ) + ( \aluin2_A[7]~DUPLICATE_q  ) + ( \Add3~6  ))
// \Add3~122  = CARRY(( aluin1_A[7] ) + ( \aluin2_A[7]~DUPLICATE_q  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[7]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( \aluin1_A[8]~DUPLICATE_q  ) + ( aluin2_A[8] ) + ( \Add3~122  ))
// \Add3~86  = CARRY(( \aluin1_A[8]~DUPLICATE_q  ) + ( aluin2_A[8] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[8]),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N27
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \aluin1_A[9]~DUPLICATE_q  ) + ( aluin2_A[9] ) + ( \Add3~86  ))
// \Add3~82  = CARRY(( \aluin1_A[9]~DUPLICATE_q  ) + ( aluin2_A[9] ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(!\aluin1_A[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \aluin2_A[10]~DUPLICATE_q  ) + ( \aluin1_A[10]~DUPLICATE_q  ) + ( \Add3~82  ))
// \Add3~78  = CARRY(( \aluin2_A[10]~DUPLICATE_q  ) + ( \aluin1_A[10]~DUPLICATE_q  ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[10]~DUPLICATE_q ),
	.datad(!\aluin2_A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N51
cyclonev_lcell_comb \regs[9][2]~feeder (
// Equation(s):
// \regs[9][2]~feeder_combout  = ( \wregval_M[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][2]~feeder .extended_lut = "off";
defparam \regs[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N53
dffeas \regs[9][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \regs[1][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N49
dffeas \regs[5][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N26
dffeas \regs[13][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[13][2]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][2]~q )) # (\imem~80_combout  & ((\regs[5][2]~q ))) ) ) ) # ( !\regs[13][2]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][2]~q )) # 
// (\imem~80_combout  & ((\regs[5][2]~q ))) ) ) ) # ( \regs[13][2]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][2]~q ) ) ) ) # ( !\regs[13][2]~q  & ( !\imem~87_combout  & ( (\regs[9][2]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[9][2]~q ),
	.datab(!\regs[1][2]~q ),
	.datac(!\regs[5][2]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h550055FF330F330F;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N47
dffeas \regs[2][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \regs[14][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N24
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = ( \wregval_M[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N26
dffeas \regs[6][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \regs[10][2]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][2]~q )) # (\imem~80_combout  & ((\regs[6][2]~q ))) ) ) ) # ( !\regs[10][2]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][2]~q )) # 
// (\imem~80_combout  & ((\regs[6][2]~q ))) ) ) ) # ( \regs[10][2]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][2]~q ) ) ) ) # ( !\regs[10][2]~q  & ( !\imem~87_combout  & ( (\regs[14][2]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[2][2]~q ),
	.datab(!\regs[14][2]~q ),
	.datac(!\regs[6][2]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][2]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \regs[12][2]~feeder (
// Equation(s):
// \regs[12][2]~feeder_combout  = ( \wregval_M[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][2]~feeder .extended_lut = "off";
defparam \regs[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N46
dffeas \regs[12][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \regs[8][2]~feeder (
// Equation(s):
// \regs[8][2]~feeder_combout  = ( \wregval_M[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][2]~feeder .extended_lut = "off";
defparam \regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N50
dffeas \regs[8][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \regs[0][2]~feeder (
// Equation(s):
// \regs[0][2]~feeder_combout  = ( \wregval_M[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][2]~feeder .extended_lut = "off";
defparam \regs[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N37
dffeas \regs[0][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N2
dffeas \regs[4][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[4][2]~q  & ( \imem~87_combout  & ( (\regs[0][2]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[4][2]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[0][2]~q ) ) ) ) # ( \regs[4][2]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][2]~q ))) # (\imem~80_combout  & (\regs[12][2]~q )) ) ) ) # ( !\regs[4][2]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][2]~q ))) # (\imem~80_combout  & (\regs[12][2]~q )) ) ) )

	.dataa(!\regs[12][2]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[8][2]~q ),
	.datad(!\regs[0][2]~q ),
	.datae(!\regs[4][2]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N48
cyclonev_lcell_comb \regs[3][2]~feeder (
// Equation(s):
// \regs[3][2]~feeder_combout  = ( \wregval_M[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~feeder .extended_lut = "off";
defparam \regs[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N49
dffeas \regs[3][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N20
dffeas \regs[15][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[2]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N43
dffeas \regs[11][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \regs[7][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \regs[7][2]~q  & ( \imem~87_combout  & ( (\regs[3][2]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[7][2]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[3][2]~q ) ) ) ) # ( \regs[7][2]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][2]~q ))) # (\imem~80_combout  & (\regs[15][2]~q )) ) ) ) # ( !\regs[7][2]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][2]~q ))) # (\imem~80_combout  & (\regs[15][2]~q )) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\regs[3][2]~q ),
	.datac(!\regs[15][2]~q ),
	.datad(!\regs[11][2]~q ),
	.datae(!\regs[7][2]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N42
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~0_combout  & ( \Mux29~3_combout  & ( (!\imem~75_combout  & (((\imem~67_combout ) # (\Mux29~2_combout )))) # (\imem~75_combout  & (((!\imem~67_combout )) # (\Mux29~1_combout ))) ) ) ) # ( !\Mux29~0_combout  & ( \Mux29~3_combout 
//  & ( (!\imem~75_combout  & (((\imem~67_combout ) # (\Mux29~2_combout )))) # (\imem~75_combout  & (\Mux29~1_combout  & ((\imem~67_combout )))) ) ) ) # ( \Mux29~0_combout  & ( !\Mux29~3_combout  & ( (!\imem~75_combout  & (((\Mux29~2_combout  & 
// !\imem~67_combout )))) # (\imem~75_combout  & (((!\imem~67_combout )) # (\Mux29~1_combout ))) ) ) ) # ( !\Mux29~0_combout  & ( !\Mux29~3_combout  & ( (!\imem~75_combout  & (((\Mux29~2_combout  & !\imem~67_combout )))) # (\imem~75_combout  & 
// (\Mux29~1_combout  & ((\imem~67_combout )))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux29~1_combout ),
	.datac(!\Mux29~2_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\Mux29~0_combout ),
	.dataf(!\Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N44
dffeas \aluin1_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N20
dffeas \aluin2_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \memaddr_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector56~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \wregval_M[5]~2 (
// Equation(s):
// \wregval_M[5]~2_combout  = ( \WideNor0~combout  & ( \ldmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~2 .extended_lut = "off";
defparam \wregval_M[5]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \wregval_M[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \wregval_M[0]~3 (
// Equation(s):
// \wregval_M[0]~3_combout  = ( \KEY[0]~input_o  & ( \SW[0]~input_o  & ( (!memaddr_M[4] & (\Equal7~7_combout  & (\wregval_M[5]~2_combout  & \Equal7~8_combout ))) ) ) ) # ( \KEY[0]~input_o  & ( !\SW[0]~input_o  & ( (\Equal7~7_combout  & 
// (\wregval_M[5]~2_combout  & \Equal7~8_combout )) ) ) ) # ( !\KEY[0]~input_o  & ( !\SW[0]~input_o  & ( (memaddr_M[4] & (\Equal7~7_combout  & (\wregval_M[5]~2_combout  & \Equal7~8_combout ))) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal7~7_combout ),
	.datac(!\wregval_M[5]~2_combout ),
	.datad(!\Equal7~8_combout ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~3 .extended_lut = "off";
defparam \wregval_M[0]~3 .lut_mask = 64'h0001000300000002;
defparam \wregval_M[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N55
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = !wmemval_M[0]

	.dataa(!wmemval_M[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N34
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08D13719B1A31F47DC3BD14A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N15
cyclonev_lcell_comb \wregval_M[0]~0 (
// Equation(s):
// \wregval_M[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[29]) # ((dmem_rtl_0_bypass[30] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[30] & (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & ((!\dmem~7_combout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[29]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[30] & 
// (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & ((!\dmem~7_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[29]))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!dmem_rtl_0_bypass[29] & ((!dmem_rtl_0_bypass[30]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~0 .extended_lut = "off";
defparam \wregval_M[0]~0 .lut_mask = 64'hA0F0E4F0B1F0F5F0;
defparam \wregval_M[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \wregval_M[0]~4 (
// Equation(s):
// \wregval_M[0]~4_combout  = ( \wregval_M[0]~0_combout  & ( (!\wregval_M[0]~3_combout  & ((\ldmem_M~q ) # (memaddr_M[0]))) ) ) # ( !\wregval_M[0]~0_combout  & ( (!\wregval_M[0]~3_combout  & (!\wregval_M[29]~1_combout  & ((\ldmem_M~q ) # (memaddr_M[0])))) ) 
// )

	.dataa(!memaddr_M[0]),
	.datab(!\wregval_M[0]~3_combout ),
	.datac(!\wregval_M[29]~1_combout ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\wregval_M[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[0]~4 .extended_lut = "off";
defparam \wregval_M[0]~4 .lut_mask = 64'h40C040C044CC44CC;
defparam \wregval_M[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \regs[14][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N44
dffeas \regs[2][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \regs[6][0]~feeder (
// Equation(s):
// \regs[6][0]~feeder_combout  = ( \wregval_M[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][0]~feeder .extended_lut = "off";
defparam \regs[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N2
dffeas \regs[6][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N44
dffeas \regs[10][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[10][0]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][0]~q )) # (\imem~80_combout  & ((\regs[6][0]~q ))) ) ) ) # ( !\regs[10][0]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][0]~q )) # 
// (\imem~80_combout  & ((\regs[6][0]~q ))) ) ) ) # ( \regs[10][0]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][0]~q ) ) ) ) # ( !\regs[10][0]~q  & ( !\imem~87_combout  & ( (\regs[14][0]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[14][0]~q ),
	.datab(!\regs[2][0]~q ),
	.datac(!\regs[6][0]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][0]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \regs[8][0]~feeder (
// Equation(s):
// \regs[8][0]~feeder_combout  = ( \wregval_M[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][0]~feeder .extended_lut = "off";
defparam \regs[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N53
dffeas \regs[8][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N28
dffeas \regs[0][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N45
cyclonev_lcell_comb \regs[12][0]~feeder (
// Equation(s):
// \regs[12][0]~feeder_combout  = ( \wregval_M[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][0]~feeder .extended_lut = "off";
defparam \regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N46
dffeas \regs[12][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N8
dffeas \regs[4][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[4][0]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][0]~DUPLICATE_q ) ) ) ) # ( !\regs[4][0]~q  & ( \imem~87_combout  & ( (\regs[0][0]~DUPLICATE_q  & !\imem~80_combout ) ) ) ) # ( \regs[4][0]~q  & ( 
// !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][0]~q )) # (\imem~80_combout  & ((\regs[12][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][0]~q )) # (\imem~80_combout  & ((\regs[12][0]~q ))) ) ) )

	.dataa(!\regs[8][0]~q ),
	.datab(!\regs[0][0]~DUPLICATE_q ),
	.datac(!\regs[12][0]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[4][0]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h550F550F330033FF;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N38
dffeas \regs[5][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N37
dffeas \regs[1][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \regs[9][0]~feeder (
// Equation(s):
// \regs[9][0]~feeder_combout  = ( \wregval_M[0]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][0]~feeder .extended_lut = "off";
defparam \regs[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N50
dffeas \regs[9][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N20
dffeas \regs[13][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[13][0]~q  & ( \imem~80_combout  & ( (!\imem~87_combout ) # (\regs[5][0]~q ) ) ) ) # ( !\regs[13][0]~q  & ( \imem~80_combout  & ( (\regs[5][0]~q  & \imem~87_combout ) ) ) ) # ( \regs[13][0]~q  & ( !\imem~80_combout  & ( 
// (!\imem~87_combout  & ((\regs[9][0]~q ))) # (\imem~87_combout  & (\regs[1][0]~q )) ) ) ) # ( !\regs[13][0]~q  & ( !\imem~80_combout  & ( (!\imem~87_combout  & ((\regs[9][0]~q ))) # (\imem~87_combout  & (\regs[1][0]~q )) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\regs[1][0]~q ),
	.datac(!\regs[9][0]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[13][0]~q ),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N50
dffeas \regs[15][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[0]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N14
dffeas \regs[3][0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N14
dffeas \regs[11][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N43
dffeas \regs[7][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[7][0]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][0]~DUPLICATE_q ) ) ) ) # ( !\regs[7][0]~q  & ( \imem~87_combout  & ( (\regs[3][0]~DUPLICATE_q  & !\imem~80_combout ) ) ) ) # ( \regs[7][0]~q  & ( 
// !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][0]~q ))) # (\imem~80_combout  & (\regs[15][0]~q )) ) ) ) # ( !\regs[7][0]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][0]~q ))) # (\imem~80_combout  & (\regs[15][0]~q )) ) ) )

	.dataa(!\regs[15][0]~q ),
	.datab(!\regs[3][0]~DUPLICATE_q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[11][0]~q ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \Mux31~1_combout  & ( \Mux31~3_combout  & ( ((!\imem~75_combout  & (\Mux31~2_combout )) # (\imem~75_combout  & ((\Mux31~0_combout )))) # (\imem~67_combout ) ) ) ) # ( !\Mux31~1_combout  & ( \Mux31~3_combout  & ( (!\imem~67_combout  & 
// ((!\imem~75_combout  & (\Mux31~2_combout )) # (\imem~75_combout  & ((\Mux31~0_combout ))))) # (\imem~67_combout  & (!\imem~75_combout )) ) ) ) # ( \Mux31~1_combout  & ( !\Mux31~3_combout  & ( (!\imem~67_combout  & ((!\imem~75_combout  & (\Mux31~2_combout 
// )) # (\imem~75_combout  & ((\Mux31~0_combout ))))) # (\imem~67_combout  & (\imem~75_combout )) ) ) ) # ( !\Mux31~1_combout  & ( !\Mux31~3_combout  & ( (!\imem~67_combout  & ((!\imem~75_combout  & (\Mux31~2_combout )) # (\imem~75_combout  & 
// ((\Mux31~0_combout ))))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\imem~75_combout ),
	.datac(!\Mux31~2_combout ),
	.datad(!\Mux31~0_combout ),
	.datae(!\Mux31~1_combout ),
	.dataf(!\Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N38
dffeas \aluin1_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[0] .is_wysiwyg = "true";
defparam \aluin1_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !aluin1_A[0] $ (!\aluin2_A[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \Add4~22  = CARRY(( !aluin1_A[0] $ (!\aluin2_A[0]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \Add4~23  = SHARE((!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N3
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !\aluin1_A[1]~DUPLICATE_q  $ (\aluin2_A[1]~DUPLICATE_q ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~18  = CARRY(( !\aluin1_A[1]~DUPLICATE_q  $ (\aluin2_A[1]~DUPLICATE_q ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~19  = SHARE((\aluin1_A[1]~DUPLICATE_q  & !\aluin2_A[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(\Add4~23 ),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !\aluin2_A[2]~DUPLICATE_q  $ (\aluin1_A[2]~DUPLICATE_q ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~14  = CARRY(( !\aluin2_A[2]~DUPLICATE_q  $ (\aluin1_A[2]~DUPLICATE_q ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~15  = SHARE((!\aluin2_A[2]~DUPLICATE_q  & \aluin1_A[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(!\aluin1_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(\Add4~19 ),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !\aluin1_A[3]~DUPLICATE_q  $ (\aluin2_A[3]~DUPLICATE_q ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~10  = CARRY(( !\aluin1_A[3]~DUPLICATE_q  $ (\aluin2_A[3]~DUPLICATE_q ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~11  = SHARE((\aluin1_A[3]~DUPLICATE_q  & !\aluin2_A[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[3]~DUPLICATE_q ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(\Add4~15 ),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( !aluin1_A[4] $ (aluin2_A[4]) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~126  = CARRY(( !aluin1_A[4] $ (aluin2_A[4]) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~127  = SHARE((aluin1_A[4] & !aluin2_A[4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[4]),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(\Add4~11 ),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(\Add4~126 ),
	.shareout(\Add4~127 ));
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N15
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !aluin2_A[5] $ (\aluin1_A[5]~DUPLICATE_q ) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~2  = CARRY(( !aluin2_A[5] $ (\aluin1_A[5]~DUPLICATE_q ) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~3  = SHARE((!aluin2_A[5] & \aluin1_A[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[5]),
	.datad(!\aluin1_A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~126 ),
	.sharein(\Add4~127 ),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !\aluin1_A[6]~DUPLICATE_q  $ (aluin2_A[6]) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( !\aluin1_A[6]~DUPLICATE_q  $ (aluin2_A[6]) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~7  = SHARE((\aluin1_A[6]~DUPLICATE_q  & !aluin2_A[6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin2_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(\Add4~3 ),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( !\aluin1_A[7]~DUPLICATE_q  $ (aluin2_A[7]) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~122  = CARRY(( !\aluin1_A[7]~DUPLICATE_q  $ (aluin2_A[7]) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~123  = SHARE((\aluin1_A[7]~DUPLICATE_q  & !aluin2_A[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[7]~DUPLICATE_q ),
	.datad(!aluin2_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(\Add4~7 ),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(\Add4~122 ),
	.shareout(\Add4~123 ));
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( !\aluin1_A[8]~DUPLICATE_q  $ (\aluin2_A[8]~DUPLICATE_q ) ) + ( \Add4~123  ) + ( \Add4~122  ))
// \Add4~86  = CARRY(( !\aluin1_A[8]~DUPLICATE_q  $ (\aluin2_A[8]~DUPLICATE_q ) ) + ( \Add4~123  ) + ( \Add4~122  ))
// \Add4~87  = SHARE((\aluin1_A[8]~DUPLICATE_q  & !\aluin2_A[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!\aluin2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~122 ),
	.sharein(\Add4~123 ),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout(\Add4~87 ));
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( !\aluin1_A[9]~DUPLICATE_q  $ (\aluin2_A[9]~DUPLICATE_q ) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~82  = CARRY(( !\aluin1_A[9]~DUPLICATE_q  $ (\aluin2_A[9]~DUPLICATE_q ) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~83  = SHARE((\aluin1_A[9]~DUPLICATE_q  & !\aluin2_A[9]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[9]~DUPLICATE_q ),
	.datad(!\aluin2_A[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(\Add4~87 ),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout(\Add4~83 ));
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( !aluin2_A[10] $ (\aluin1_A[10]~DUPLICATE_q ) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~78  = CARRY(( !aluin2_A[10] $ (\aluin1_A[10]~DUPLICATE_q ) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~79  = SHARE((!aluin2_A[10] & \aluin1_A[10]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[10]),
	.datad(!\aluin1_A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(\Add4~83 ),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout(\Add4~79 ));
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \aluin1_A[10]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!\aluin2_A[10]~DUPLICATE_q  $ (alufunc_A[3])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & ((!alufunc_A[3])))) ) ) # ( 
// !\aluin1_A[10]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (((!alufunc_A[1]) # (!\aluin2_A[10]~DUPLICATE_q ))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!\aluin2_A[10]~DUPLICATE_q  $ (!alufunc_A[3])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!\aluin2_A[10]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin1_A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( pcpred_A[10] & ( ((\Selector39~1_combout  & \Selector46~2_combout )) # (\Selector38~0_combout ) ) ) # ( !pcpred_A[10] & ( (\Selector39~1_combout  & \Selector46~2_combout ) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(!\Selector46~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcpred_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'h0303030357575757;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N10
dffeas \aluin2_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3] .is_wysiwyg = "true";
defparam \aluin2_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N55
dffeas \aluin2_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0] .is_wysiwyg = "true";
defparam \aluin2_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N16
dffeas \aluin1_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6] .is_wysiwyg = "true";
defparam \aluin1_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N55
dffeas \aluin1_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3] .is_wysiwyg = "true";
defparam \aluin1_A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( aluin1_A[3] & ( aluin1_A[4] & ( ((!aluin2_A[0] & ((aluin1_A[6]))) # (aluin2_A[0] & (\aluin1_A[5]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[3] & ( aluin1_A[4] & ( (!aluin2_A[0] & 
// (((\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[6])))) # (aluin2_A[0] & (\aluin1_A[5]~DUPLICATE_q  & ((!\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[3] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (((aluin1_A[6] & !\aluin2_A[1]~DUPLICATE_q )))) # (aluin2_A[0] & 
// (((\aluin2_A[1]~DUPLICATE_q )) # (\aluin1_A[5]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[3] & ( !aluin1_A[4] & ( (!\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0] & ((aluin1_A[6]))) # (aluin2_A[0] & (\aluin1_A[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[5]~DUPLICATE_q ),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[6]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[3]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \aluin1_A[10]~DUPLICATE_q  & ( \aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[9]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (((\aluin2_A[0]~DUPLICATE_q ) # 
// (\aluin1_A[8]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[10]~DUPLICATE_q  & ( \aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[9]~DUPLICATE_q  & ((\aluin2_A[0]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (((\aluin2_A[0]~DUPLICATE_q ) 
// # (\aluin1_A[8]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[10]~DUPLICATE_q  & ( !\aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[9]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & 
// (((\aluin1_A[8]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[10]~DUPLICATE_q  & ( !\aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[9]~DUPLICATE_q  & ((\aluin2_A[0]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  
// & (((\aluin1_A[8]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[9]~DUPLICATE_q ),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[10]~DUPLICATE_q ),
	.dataf(!\aluin1_A[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h0350F350035FF35F;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( \ShiftLeft0~19_combout  & ( \ShiftLeft0~4_combout  & ( (!\aluin2_A[2]~DUPLICATE_q ) # ((!aluin2_A[3] & \ShiftLeft0~3_combout )) ) ) ) # ( !\ShiftLeft0~19_combout  & ( \ShiftLeft0~4_combout  & ( (!aluin2_A[3] & 
// (\ShiftLeft0~3_combout  & \aluin2_A[2]~DUPLICATE_q )) # (aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q ))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\ShiftLeft0~4_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~3_combout ))) ) ) ) # ( 
// !\ShiftLeft0~19_combout  & ( !\ShiftLeft0~4_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~3_combout  & \aluin2_A[2]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h000CCC0C330CFF0C;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( \ShiftLeft0~49_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((\ShiftRight0~5_combout )))) # (\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4] & !\ShiftRight0~5_combout )))) ) ) # ( !\ShiftLeft0~49_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & \ShiftRight0~5_combout )) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h0022002250225022;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \aluin2_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N37
dffeas \alufunc_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( !alufunc_A[0] & ( !aluin2_A[6] & ( (!\aluin2_A[5]~DUPLICATE_q  & !\aluin2_A[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[5]~DUPLICATE_q ),
	.datac(!\aluin2_A[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!alufunc_A[0]),
	.dataf(!aluin2_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'hC0C0000000000000;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N37
dffeas \aluin1_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10] .is_wysiwyg = "true";
defparam \aluin1_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N44
dffeas \aluin1_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \aluin1_A[11]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1]) # (\aluin1_A[13]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[11]~DUPLICATE_q  & ( aluin2_A[0] & ( (aluin2_A[1] & \aluin1_A[13]~DUPLICATE_q ) ) ) ) # ( 
// \aluin1_A[11]~DUPLICATE_q  & ( !aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[10]))) # (aluin2_A[1] & (aluin1_A[12])) ) ) ) # ( !\aluin1_A[11]~DUPLICATE_q  & ( !aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[10]))) # (aluin2_A[1] & (aluin1_A[12])) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[10]),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!\aluin1_A[11]~DUPLICATE_q ),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N50
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N25
dffeas \regs[1][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \regs[13][17]~feeder (
// Equation(s):
// \regs[13][17]~feeder_combout  = ( \wregval_M[17]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][17]~feeder .extended_lut = "off";
defparam \regs[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N56
dffeas \regs[13][17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \regs[5][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[5][17]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[9][17]~q ))) # (\imem~18_combout  & (\regs[1][17]~q )) ) ) ) # ( !\regs[5][17]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[9][17]~q ))) # 
// (\imem~18_combout  & (\regs[1][17]~q )) ) ) ) # ( \regs[5][17]~q  & ( !\imem~15_combout  & ( (\imem~18_combout ) # (\regs[13][17]~DUPLICATE_q ) ) ) ) # ( !\regs[5][17]~q  & ( !\imem~15_combout  & ( (\regs[13][17]~DUPLICATE_q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[1][17]~q ),
	.datab(!\regs[9][17]~q ),
	.datac(!\regs[13][17]~DUPLICATE_q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[5][17]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \regs[0][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N51
cyclonev_lcell_comb \regs[8][17]~feeder (
// Equation(s):
// \regs[8][17]~feeder_combout  = ( \wregval_M[17]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][17]~feeder .extended_lut = "off";
defparam \regs[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N52
dffeas \regs[8][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N26
dffeas \regs[12][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[17]~85_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N55
dffeas \regs[4][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[4][17]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][17]~q ) ) ) ) # ( !\regs[4][17]~q  & ( \imem~18_combout  & ( (\regs[0][17]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][17]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][17]~q ))) # (\imem~15_combout  & (\regs[8][17]~q )) ) ) ) # ( !\regs[4][17]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[12][17]~q ))) # (\imem~15_combout  & (\regs[8][17]~q )) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[8][17]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[12][17]~q ),
	.datae(!\regs[4][17]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N43
dffeas \regs[7][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N42
cyclonev_lcell_comb \regs[3][17]~feeder (
// Equation(s):
// \regs[3][17]~feeder_combout  = ( \wregval_M[17]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][17]~feeder .extended_lut = "off";
defparam \regs[3][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N44
dffeas \regs[3][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N41
dffeas \regs[15][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N44
dffeas \regs[11][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[11][17]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][17]~q )) # (\imem~15_combout  & ((\regs[3][17]~q ))) ) ) ) # ( !\regs[11][17]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][17]~q )) # 
// (\imem~15_combout  & ((\regs[3][17]~q ))) ) ) ) # ( \regs[11][17]~q  & ( !\imem~18_combout  & ( (\regs[15][17]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[11][17]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & \regs[15][17]~q ) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[7][17]~q ),
	.datac(!\regs[3][17]~q ),
	.datad(!\regs[15][17]~q ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h00AA55FF27272727;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \regs[6][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N26
dffeas \regs[10][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \regs[2][17]~feeder (
// Equation(s):
// \regs[2][17]~feeder_combout  = ( \wregval_M[17]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][17]~feeder .extended_lut = "off";
defparam \regs[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \regs[2][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N37
dffeas \regs[14][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[17]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N36
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[14][17]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][17]~q )) # (\imem~15_combout  & ((\regs[2][17]~q ))) ) ) ) # ( !\regs[14][17]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][17]~q )) # 
// (\imem~15_combout  & ((\regs[2][17]~q ))) ) ) ) # ( \regs[14][17]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][17]~q ) ) ) ) # ( !\regs[14][17]~q  & ( !\imem~18_combout  & ( (\regs[10][17]~q  & \imem~15_combout ) ) ) )

	.dataa(!\regs[6][17]~q ),
	.datab(!\regs[10][17]~q ),
	.datac(!\regs[2][17]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N45
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~3_combout  & ( \Mux46~2_combout  & ( ((!\imem~6_combout  & (\Mux46~1_combout )) # (\imem~6_combout  & ((\Mux46~0_combout )))) # (\imem~12_combout ) ) ) ) # ( !\Mux46~3_combout  & ( \Mux46~2_combout  & ( (!\imem~12_combout  & 
// ((!\imem~6_combout  & (\Mux46~1_combout )) # (\imem~6_combout  & ((\Mux46~0_combout ))))) # (\imem~12_combout  & (((\imem~6_combout )))) ) ) ) # ( \Mux46~3_combout  & ( !\Mux46~2_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\Mux46~1_combout 
// )) # (\imem~6_combout  & ((\Mux46~0_combout ))))) # (\imem~12_combout  & (((!\imem~6_combout )))) ) ) ) # ( !\Mux46~3_combout  & ( !\Mux46~2_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\Mux46~1_combout )) # (\imem~6_combout  & 
// ((\Mux46~0_combout ))))) ) ) )

	.dataa(!\Mux46~1_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\Mux46~0_combout ),
	.datae(!\Mux46~3_combout ),
	.dataf(!\Mux46~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h404C707C434F737F;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N47
dffeas \RTval_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux46~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[17] .is_wysiwyg = "true";
defparam \RTval_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012420882644208120000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \wregval_M[17]~40 (
// Equation(s):
// \wregval_M[17]~40_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~40 .extended_lut = "off";
defparam \wregval_M[17]~40 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \wregval_M[17]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \sxtimm_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[29] .is_wysiwyg = "true";
defparam \sxtimm_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[17] ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[17] ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(!pcpred_A[17]),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N37
dffeas \aluin1_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N45
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( sxtimm_A[29] ) + ( \aluin1_A[17]~DUPLICATE_q  ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( sxtimm_A[29] ) + ( \aluin1_A[17]~DUPLICATE_q  ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(!\aluin1_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FF00000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N9
cyclonev_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = ( \Add1~105_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~105_sumout ))))) ) ) # ( !\Add1~105_sumout  & ( 
// (\dobranch~0_combout  & (\Selector56~10_combout  & \Add0~105_sumout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Selector56~10_combout ),
	.datad(!\Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~52 .extended_lut = "off";
defparam \PC~52 .lut_mask = 64'h0003000354575457;
defparam \PC~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N45
cyclonev_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = ( \PC~52_combout  ) # ( !\PC~52_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[17]))) # (\stall~combout  & (\Add2~81_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~81_sumout ),
	.datad(!PC[17]),
	.datae(gnd),
	.dataf(!\PC~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~53 .extended_lut = "off";
defparam \PC~53 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N47
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N45
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( PC[17] ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N47
dffeas \pcpred_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[17] .is_wysiwyg = "true";
defparam \pcpred_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \aluin2_A~16 (
// Equation(s):
// \aluin2_A~16_combout  = ( \imem~49_combout  & ( \Mux46~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux46~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # ((!\aluimm_D~1_combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux46~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & (!\mispred~combout  & \aluimm_D~1_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~16 .extended_lut = "off";
defparam \aluin2_A~16 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \aluin2_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[17] .is_wysiwyg = "true";
defparam \aluin2_A[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N54
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( alufunc_A[1] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[17] $ (!\aluin1_A[17]~DUPLICATE_q  $ (alufunc_A[3])))) ) ) # ( !alufunc_A[1] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & ((!aluin2_A[17]) # 
// (!\aluin1_A[17]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[17] & !\aluin1_A[17]~DUPLICATE_q )))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!aluin2_A[17]),
	.datac(!\aluin1_A[17]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'h17E817E828822882;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N12
cyclonev_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = ( \Selector39~2_combout  & ( \Selector38~0_combout  & ( (pcpred_A[17]) # (\Selector39~1_combout ) ) ) ) # ( !\Selector39~2_combout  & ( \Selector38~0_combout  & ( pcpred_A[17] ) ) ) # ( \Selector39~2_combout  & ( 
// !\Selector38~0_combout  & ( \Selector39~1_combout  ) ) )

	.dataa(!\Selector39~1_combout ),
	.datab(gnd),
	.datac(!pcpred_A[17]),
	.datad(gnd),
	.datae(!\Selector39~2_combout ),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~3 .extended_lut = "off";
defparam \Selector39~3 .lut_mask = 64'h000055550F0F5F5F;
defparam \Selector39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( !aluin2_A[12] $ (\aluin1_A[12]~DUPLICATE_q ) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~118  = CARRY(( !aluin2_A[12] $ (\aluin1_A[12]~DUPLICATE_q ) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~119  = SHARE((!aluin2_A[12] & \aluin1_A[12]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[12]),
	.datad(!\aluin1_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(\Add4~75 ),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout(\Add4~119 ));
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N39
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( !aluin1_A[13] $ (aluin2_A[13]) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~114  = CARRY(( !aluin1_A[13] $ (aluin2_A[13]) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~115  = SHARE((aluin1_A[13] & !aluin2_A[13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(!aluin2_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(\Add4~119 ),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout(\Add4~115 ));
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( !\aluin1_A[14]~DUPLICATE_q  $ (\aluin2_A[14]~DUPLICATE_q ) ) + ( \Add4~115  ) + ( \Add4~114  ))
// \Add4~102  = CARRY(( !\aluin1_A[14]~DUPLICATE_q  $ (\aluin2_A[14]~DUPLICATE_q ) ) + ( \Add4~115  ) + ( \Add4~114  ))
// \Add4~103  = SHARE((\aluin1_A[14]~DUPLICATE_q  & !\aluin2_A[14]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[14]~DUPLICATE_q ),
	.datad(!\aluin2_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(\Add4~115 ),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout(\Add4~103 ));
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N45
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( !\aluin2_A[15]~DUPLICATE_q  $ (aluin1_A[15]) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~98  = CARRY(( !\aluin2_A[15]~DUPLICATE_q  $ (aluin1_A[15]) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~99  = SHARE((!\aluin2_A[15]~DUPLICATE_q  & aluin1_A[15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[15]~DUPLICATE_q ),
	.datad(!aluin1_A[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(\Add4~103 ),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout(\Add4~99 ));
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( !aluin2_A[16] $ (\aluin1_A[16]~DUPLICATE_q ) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~94  = CARRY(( !aluin2_A[16] $ (\aluin1_A[16]~DUPLICATE_q ) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~95  = SHARE((!aluin2_A[16] & \aluin1_A[16]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin2_A[16]),
	.datac(!\aluin1_A[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(\Add4~99 ),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout(\Add4~95 ));
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N51
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( !\aluin1_A[17]~DUPLICATE_q  $ (aluin2_A[17]) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~90  = CARRY(( !\aluin1_A[17]~DUPLICATE_q  $ (aluin2_A[17]) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~91  = SHARE((\aluin1_A[17]~DUPLICATE_q  & !aluin2_A[17]))

	.dataa(!\aluin1_A[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(\Add4~95 ),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout(\Add4~91 ));
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h000055000000AA55;
defparam \Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X34_Y18_N10
dffeas \aluin2_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2] .is_wysiwyg = "true";
defparam \aluin2_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( !aluin2_A[2] & ( !\aluin2_A[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'hF0F0F0F000000000;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( (aluin1_A[0] & !aluin2_A[1]) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( (\aluin1_A[1]~DUPLICATE_q  & !aluin2_A[1]) ) )

	.dataa(!\aluin1_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h550055000F000F00;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N2
dffeas \regs[7][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N58
dffeas \regs[6][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \regs[4][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \regs[5][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[5][26]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][26]~q ))) # (\imem~12_combout  & (\regs[6][26]~q )) ) ) ) # ( !\regs[5][26]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][26]~q ))) # 
// (\imem~12_combout  & (\regs[6][26]~q )) ) ) ) # ( \regs[5][26]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][26]~q ) ) ) ) # ( !\regs[5][26]~q  & ( !\imem~6_combout  & ( (\regs[7][26]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[7][26]~q ),
	.datab(!\regs[6][26]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[4][26]~q ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N40
dffeas \regs[3][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \regs[1][26]~feeder (
// Equation(s):
// \regs[1][26]~feeder_combout  = ( \wregval_M[26]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][26]~feeder .extended_lut = "off";
defparam \regs[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N26
dffeas \regs[1][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N15
cyclonev_lcell_comb \regs[0][26]~feeder (
// Equation(s):
// \regs[0][26]~feeder_combout  = ( \wregval_M[26]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][26]~feeder .extended_lut = "off";
defparam \regs[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N16
dffeas \regs[0][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N37
dffeas \regs[2][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[2][26]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[0][26]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[3][26]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[1][26]~q  ) ) )

	.dataa(!\regs[3][26]~q ),
	.datab(!\regs[1][26]~q ),
	.datac(!\regs[0][26]~q ),
	.datad(!\regs[2][26]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N22
dffeas \regs[12][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N20
dffeas \regs[13][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N32
dffeas \regs[14][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[14][26]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( \imem~12_combout  & ( (\regs[15][26]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][26]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[13][26]~q ))) # (\imem~6_combout  & (\regs[12][26]~q )) ) ) ) # ( !\regs[14][26]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[13][26]~q ))) # (\imem~6_combout  & (\regs[12][26]~q )) ) ) )

	.dataa(!\regs[12][26]~q ),
	.datab(!\regs[15][26]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[13][26]~q ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \regs[10][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[26]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \regs[8][26]~feeder (
// Equation(s):
// \regs[8][26]~feeder_combout  = ( \wregval_M[26]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][26]~feeder .extended_lut = "off";
defparam \regs[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \regs[8][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \regs[11][26]~feeder (
// Equation(s):
// \regs[11][26]~feeder_combout  = ( \wregval_M[26]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][26]~feeder .extended_lut = "off";
defparam \regs[11][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N37
dffeas \regs[11][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
cyclonev_lcell_comb \regs[9][26]~feeder (
// Equation(s):
// \regs[9][26]~feeder_combout  = ( \wregval_M[26]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[26]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][26]~feeder .extended_lut = "off";
defparam \regs[9][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \regs[9][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[10][26]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[8][26]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[11][26]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[9][26]~q  ) ) )

	.dataa(!\regs[10][26]~q ),
	.datab(!\regs[8][26]~q ),
	.datac(!\regs[11][26]~q ),
	.datad(!\regs[9][26]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~3_combout  & ( \Mux37~2_combout  & ( (!\imem~18_combout ) # ((!\imem~15_combout  & (\Mux37~1_combout )) # (\imem~15_combout  & ((\Mux37~0_combout )))) ) ) ) # ( !\Mux37~3_combout  & ( \Mux37~2_combout  & ( (!\imem~15_combout  
// & (\Mux37~1_combout  & (\imem~18_combout ))) # (\imem~15_combout  & (((!\imem~18_combout ) # (\Mux37~0_combout )))) ) ) ) # ( \Mux37~3_combout  & ( !\Mux37~2_combout  & ( (!\imem~15_combout  & (((!\imem~18_combout )) # (\Mux37~1_combout ))) # 
// (\imem~15_combout  & (((\imem~18_combout  & \Mux37~0_combout )))) ) ) ) # ( !\Mux37~3_combout  & ( !\Mux37~2_combout  & ( (\imem~18_combout  & ((!\imem~15_combout  & (\Mux37~1_combout )) # (\imem~15_combout  & ((\Mux37~0_combout ))))) ) ) )

	.dataa(!\Mux37~1_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~18_combout ),
	.datad(!\Mux37~0_combout ),
	.datae(!\Mux37~3_combout ),
	.dataf(!\Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N27
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = ( \imem~49_combout  & ( \Mux37~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux37~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\stall~combout )) # (\mispred~combout )) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux37~4_combout  & ( (\aluimm_D~1_combout  & (!\mispred~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \stall~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\mispred~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h00000004FFFBFFFF;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \aluin2_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N40
dffeas \regs[13][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N32
dffeas \regs[1][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N19
dffeas \regs[9][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N20
dffeas \regs[5][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[5][25]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][25]~q ) ) ) ) # ( !\regs[5][25]~q  & ( \imem~18_combout  & ( (\imem~15_combout  & \regs[1][25]~q ) ) ) ) # ( \regs[5][25]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[13][25]~q )) # (\imem~15_combout  & ((\regs[9][25]~q ))) ) ) ) # ( !\regs[5][25]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[13][25]~q )) # (\imem~15_combout  & ((\regs[9][25]~q ))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[13][25]~q ),
	.datac(!\regs[1][25]~q ),
	.datad(!\regs[9][25]~q ),
	.datae(!\regs[5][25]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h227722770505AFAF;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N3
cyclonev_lcell_comb \regs[8][25]~feeder (
// Equation(s):
// \regs[8][25]~feeder_combout  = ( \wregval_M[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][25]~feeder .extended_lut = "off";
defparam \regs[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N4
dffeas \regs[8][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N58
dffeas \regs[12][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N26
dffeas \regs[4][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N24
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[4][25]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][25]~q ) ) ) ) # ( !\regs[4][25]~q  & ( \imem~18_combout  & ( (\regs[0][25]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][25]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][25]~q ))) # (\imem~15_combout  & (\regs[8][25]~q )) ) ) ) # ( !\regs[4][25]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[12][25]~q ))) # (\imem~15_combout  & (\regs[8][25]~q )) ) ) )

	.dataa(!\regs[8][25]~q ),
	.datab(!\regs[0][25]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[12][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N47
dffeas \regs[14][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N45
cyclonev_lcell_comb \regs[6][25]~feeder (
// Equation(s):
// \regs[6][25]~feeder_combout  = ( \wregval_M[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][25]~feeder .extended_lut = "off";
defparam \regs[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N46
dffeas \regs[6][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \regs[2][25]~feeder (
// Equation(s):
// \regs[2][25]~feeder_combout  = ( \wregval_M[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][25]~feeder .extended_lut = "off";
defparam \regs[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N25
dffeas \regs[2][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N49
dffeas \regs[10][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N12
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[10][25]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][25]~q )) # (\imem~15_combout  & ((\regs[2][25]~q ))) ) ) ) # ( !\regs[10][25]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][25]~q )) # 
// (\imem~15_combout  & ((\regs[2][25]~q ))) ) ) ) # ( \regs[10][25]~q  & ( !\imem~18_combout  & ( (\imem~15_combout ) # (\regs[14][25]~q ) ) ) ) # ( !\regs[10][25]~q  & ( !\imem~18_combout  & ( (\regs[14][25]~q  & !\imem~15_combout ) ) ) )

	.dataa(!\regs[14][25]~q ),
	.datab(!\regs[6][25]~q ),
	.datac(!\regs[2][25]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h550055FF330F330F;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N15
cyclonev_lcell_comb \regs[3][25]~feeder (
// Equation(s):
// \regs[3][25]~feeder_combout  = ( \wregval_M[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][25]~feeder .extended_lut = "off";
defparam \regs[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \regs[3][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N47
dffeas \regs[15][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[25]~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N44
dffeas \regs[7][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N20
dffeas \regs[11][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[25]~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[11][25]~q  & ( \imem~15_combout  & ( (!\imem~18_combout ) # (\regs[3][25]~q ) ) ) ) # ( !\regs[11][25]~q  & ( \imem~15_combout  & ( (\regs[3][25]~q  & \imem~18_combout ) ) ) ) # ( \regs[11][25]~q  & ( !\imem~15_combout  & ( 
// (!\imem~18_combout  & (\regs[15][25]~q )) # (\imem~18_combout  & ((\regs[7][25]~q ))) ) ) ) # ( !\regs[11][25]~q  & ( !\imem~15_combout  & ( (!\imem~18_combout  & (\regs[15][25]~q )) # (\imem~18_combout  & ((\regs[7][25]~q ))) ) ) )

	.dataa(!\regs[3][25]~q ),
	.datab(!\regs[15][25]~q ),
	.datac(!\regs[7][25]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[11][25]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N27
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~2_combout  & ( \Mux38~3_combout  & ( ((!\imem~6_combout  & (\Mux38~1_combout )) # (\imem~6_combout  & ((\Mux38~0_combout )))) # (\imem~12_combout ) ) ) ) # ( !\Mux38~2_combout  & ( \Mux38~3_combout  & ( (!\imem~6_combout  & 
// (((\imem~12_combout )) # (\Mux38~1_combout ))) # (\imem~6_combout  & (((\Mux38~0_combout  & !\imem~12_combout )))) ) ) ) # ( \Mux38~2_combout  & ( !\Mux38~3_combout  & ( (!\imem~6_combout  & (\Mux38~1_combout  & ((!\imem~12_combout )))) # (\imem~6_combout 
//  & (((\imem~12_combout ) # (\Mux38~0_combout )))) ) ) ) # ( !\Mux38~2_combout  & ( !\Mux38~3_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout  & (\Mux38~1_combout )) # (\imem~6_combout  & ((\Mux38~0_combout ))))) ) ) )

	.dataa(!\Mux38~1_combout ),
	.datab(!\Mux38~0_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\Mux38~2_combout ),
	.dataf(!\Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \aluin2_A~20 (
// Equation(s):
// \aluin2_A~20_combout  = ( \imem~49_combout  & ( \Mux38~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux38~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux38~4_combout  & ( (\aluimm_D~1_combout  & (\stall~combout  & (!\mispred~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~20 .extended_lut = "off";
defparam \aluin2_A~20 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N58
dffeas \aluin2_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[25] .is_wysiwyg = "true";
defparam \aluin2_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \aluin2_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[24] .is_wysiwyg = "true";
defparam \aluin2_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N56
dffeas \regs[14][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N18
cyclonev_lcell_comb \regs[6][24]~feeder (
// Equation(s):
// \regs[6][24]~feeder_combout  = ( \wregval_M[24]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][24]~feeder .extended_lut = "off";
defparam \regs[6][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \regs[6][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \regs[2][24]~feeder (
// Equation(s):
// \regs[2][24]~feeder_combout  = ( \wregval_M[24]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][24]~feeder .extended_lut = "off";
defparam \regs[2][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \regs[2][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N50
dffeas \regs[10][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \regs[10][24]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][24]~q ))) # (\imem~80_combout  & (\regs[6][24]~q )) ) ) ) # ( !\regs[10][24]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][24]~q ))) # 
// (\imem~80_combout  & (\regs[6][24]~q )) ) ) ) # ( \regs[10][24]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][24]~q ) ) ) ) # ( !\regs[10][24]~q  & ( !\imem~87_combout  & ( (\regs[14][24]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[14][24]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[6][24]~q ),
	.datad(!\regs[2][24]~q ),
	.datae(!\regs[10][24]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N6
cyclonev_lcell_comb \regs[12][24]~feeder (
// Equation(s):
// \regs[12][24]~feeder_combout  = ( \wregval_M[24]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][24]~feeder .extended_lut = "off";
defparam \regs[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \regs[12][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N6
cyclonev_lcell_comb \regs[8][24]~feeder (
// Equation(s):
// \regs[8][24]~feeder_combout  = ( \wregval_M[24]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][24]~feeder .extended_lut = "off";
defparam \regs[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \regs[8][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N32
dffeas \regs[0][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N48
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[4][24]~q  & ( \imem~87_combout  & ( (\regs[0][24]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[4][24]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[0][24]~q ) ) ) ) # ( \regs[4][24]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][24]~q ))) # (\imem~80_combout  & (\regs[12][24]~q )) ) ) ) # ( !\regs[4][24]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][24]~q ))) # (\imem~80_combout  & (\regs[12][24]~q )) ) ) )

	.dataa(!\regs[12][24]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[8][24]~q ),
	.datad(!\regs[0][24]~q ),
	.datae(!\regs[4][24]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N2
dffeas \regs[1][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N51
cyclonev_lcell_comb \regs[9][24]~feeder (
// Equation(s):
// \regs[9][24]~feeder_combout  = ( \wregval_M[24]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][24]~feeder .extended_lut = "off";
defparam \regs[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N53
dffeas \regs[9][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \regs[5][24]~feeder (
// Equation(s):
// \regs[5][24]~feeder_combout  = ( \wregval_M[24]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[24]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][24]~feeder .extended_lut = "off";
defparam \regs[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \regs[5][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \regs[13][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \regs[13][24]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][24]~q )) # (\imem~80_combout  & ((\regs[5][24]~q ))) ) ) ) # ( !\regs[13][24]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][24]~q )) # 
// (\imem~80_combout  & ((\regs[5][24]~q ))) ) ) ) # ( \regs[13][24]~q  & ( !\imem~87_combout  & ( (\regs[9][24]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[13][24]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & \regs[9][24]~q ) ) ) )

	.dataa(!\regs[1][24]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[9][24]~q ),
	.datad(!\regs[5][24]~q ),
	.datae(!\regs[13][24]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N8
dffeas \regs[15][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[24]~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N25
dffeas \regs[3][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N31
dffeas \regs[11][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N44
dffeas \regs[7][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[7][24]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][24]~q ) ) ) ) # ( !\regs[7][24]~q  & ( \imem~87_combout  & ( (\regs[3][24]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][24]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][24]~q ))) # (\imem~80_combout  & (\regs[15][24]~q )) ) ) ) # ( !\regs[7][24]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][24]~q ))) # (\imem~80_combout  & (\regs[15][24]~q )) ) ) )

	.dataa(!\regs[15][24]~q ),
	.datab(!\regs[3][24]~q ),
	.datac(!\regs[11][24]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N54
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~1_combout  & ( \Mux7~3_combout  & ( ((!\imem~75_combout  & (\Mux7~2_combout )) # (\imem~75_combout  & ((\Mux7~0_combout )))) # (\imem~67_combout ) ) ) ) # ( !\Mux7~1_combout  & ( \Mux7~3_combout  & ( (!\imem~75_combout  & 
// (((\imem~67_combout )) # (\Mux7~2_combout ))) # (\imem~75_combout  & (((!\imem~67_combout  & \Mux7~0_combout )))) ) ) ) # ( \Mux7~1_combout  & ( !\Mux7~3_combout  & ( (!\imem~75_combout  & (\Mux7~2_combout  & (!\imem~67_combout ))) # (\imem~75_combout  & 
// (((\Mux7~0_combout ) # (\imem~67_combout )))) ) ) ) # ( !\Mux7~1_combout  & ( !\Mux7~3_combout  & ( (!\imem~67_combout  & ((!\imem~75_combout  & (\Mux7~2_combout )) # (\imem~75_combout  & ((\Mux7~0_combout ))))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux7~2_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux7~0_combout ),
	.datae(!\Mux7~1_combout ),
	.dataf(!\Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N56
dffeas \aluin1_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24] .is_wysiwyg = "true";
defparam \aluin1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N15
cyclonev_lcell_comb \regs[2][23]~feeder (
// Equation(s):
// \regs[2][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][23]~feeder .extended_lut = "off";
defparam \regs[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N16
dffeas \regs[2][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N40
dffeas \regs[10][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \regs[6][23]~feeder (
// Equation(s):
// \regs[6][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][23]~feeder .extended_lut = "off";
defparam \regs[6][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N22
dffeas \regs[6][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N10
dffeas \regs[14][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N9
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[14][23]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][23]~q ))) # (\imem~15_combout  & (\regs[2][23]~q )) ) ) ) # ( !\regs[14][23]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][23]~q ))) # 
// (\imem~15_combout  & (\regs[2][23]~q )) ) ) ) # ( \regs[14][23]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][23]~q ) ) ) ) # ( !\regs[14][23]~q  & ( !\imem~18_combout  & ( (\regs[10][23]~q  & \imem~15_combout ) ) ) )

	.dataa(!\regs[2][23]~q ),
	.datab(!\regs[10][23]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[6][23]~q ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N20
dffeas \regs[12][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N37
dffeas \regs[0][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N43
dffeas \regs[8][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N43
dffeas \regs[4][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[4][23]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][23]~q ) ) ) ) # ( !\regs[4][23]~q  & ( \imem~18_combout  & ( (\regs[0][23]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][23]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[12][23]~q )) # (\imem~15_combout  & ((\regs[8][23]~q ))) ) ) ) # ( !\regs[4][23]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][23]~q )) # (\imem~15_combout  & ((\regs[8][23]~q ))) ) ) )

	.dataa(!\regs[12][23]~q ),
	.datab(!\regs[0][23]~q ),
	.datac(!\regs[8][23]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[4][23]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N55
dffeas \regs[1][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N8
dffeas \regs[13][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N49
dffeas \regs[9][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[5][23]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[9][23]~q ))) # (\imem~18_combout  & (\regs[1][23]~q )) ) ) ) # ( !\regs[5][23]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[9][23]~q ))) # 
// (\imem~18_combout  & (\regs[1][23]~q )) ) ) ) # ( \regs[5][23]~q  & ( !\imem~15_combout  & ( (\imem~18_combout ) # (\regs[13][23]~q ) ) ) ) # ( !\regs[5][23]~q  & ( !\imem~15_combout  & ( (\regs[13][23]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[1][23]~q ),
	.datab(!\regs[13][23]~q ),
	.datac(!\regs[9][23]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[5][23]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \regs[3][23]~feeder (
// Equation(s):
// \regs[3][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][23]~feeder .extended_lut = "off";
defparam \regs[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N38
dffeas \regs[3][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N52
dffeas \regs[15][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \regs[7][23]~feeder (
// Equation(s):
// \regs[7][23]~feeder_combout  = ( \wregval_M[23]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[23]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][23]~feeder .extended_lut = "off";
defparam \regs[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N49
dffeas \regs[7][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \regs[11][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[11][23]~q  & ( \imem~15_combout  & ( (!\imem~18_combout ) # (\regs[3][23]~q ) ) ) ) # ( !\regs[11][23]~q  & ( \imem~15_combout  & ( (\regs[3][23]~q  & \imem~18_combout ) ) ) ) # ( \regs[11][23]~q  & ( !\imem~15_combout  & ( 
// (!\imem~18_combout  & (\regs[15][23]~q )) # (\imem~18_combout  & ((\regs[7][23]~q ))) ) ) ) # ( !\regs[11][23]~q  & ( !\imem~15_combout  & ( (!\imem~18_combout  & (\regs[15][23]~q )) # (\imem~18_combout  & ((\regs[7][23]~q ))) ) ) )

	.dataa(!\regs[3][23]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs[15][23]~q ),
	.datad(!\regs[7][23]~q ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N54
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~1_combout  & ( \Mux40~3_combout  & ( (!\imem~6_combout ) # ((!\imem~12_combout  & ((\Mux40~0_combout ))) # (\imem~12_combout  & (\Mux40~2_combout ))) ) ) ) # ( !\Mux40~1_combout  & ( \Mux40~3_combout  & ( (!\imem~12_combout  & 
// (\imem~6_combout  & ((\Mux40~0_combout )))) # (\imem~12_combout  & ((!\imem~6_combout ) # ((\Mux40~2_combout )))) ) ) ) # ( \Mux40~1_combout  & ( !\Mux40~3_combout  & ( (!\imem~12_combout  & ((!\imem~6_combout ) # ((\Mux40~0_combout )))) # 
// (\imem~12_combout  & (\imem~6_combout  & (\Mux40~2_combout ))) ) ) ) # ( !\Mux40~1_combout  & ( !\Mux40~3_combout  & ( (\imem~6_combout  & ((!\imem~12_combout  & ((\Mux40~0_combout ))) # (\imem~12_combout  & (\Mux40~2_combout )))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux40~2_combout ),
	.datad(!\Mux40~0_combout ),
	.datae(!\Mux40~1_combout ),
	.dataf(!\Mux40~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N51
cyclonev_lcell_comb \aluin2_A~22 (
// Equation(s):
// \aluin2_A~22_combout  = ( \imem~49_combout  & ( \Mux40~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux40~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux40~4_combout  & ( (\aluimm_D~1_combout  & (\stall~combout  & (!\mispred~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~22 .extended_lut = "off";
defparam \aluin2_A~22 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N53
dffeas \aluin2_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[23] .is_wysiwyg = "true";
defparam \aluin2_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N58
dffeas \regs[8][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N20
dffeas \regs[10][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \regs[9][22]~feeder (
// Equation(s):
// \regs[9][22]~feeder_combout  = ( \wregval_M[22]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][22]~feeder .extended_lut = "off";
defparam \regs[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N37
dffeas \regs[9][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \regs[11][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[11][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][22]~q ) ) ) ) # ( !\regs[11][22]~q  & ( \imem~12_combout  & ( (\regs[10][22]~q  & \imem~6_combout ) ) ) ) # ( \regs[11][22]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][22]~q ))) # (\imem~6_combout  & (\regs[8][22]~q )) ) ) ) # ( !\regs[11][22]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][22]~q ))) # (\imem~6_combout  & (\regs[8][22]~q )) ) ) )

	.dataa(!\regs[8][22]~q ),
	.datab(!\regs[10][22]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[9][22]~q ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N37
dffeas \regs[4][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \regs[6][22]~feeder (
// Equation(s):
// \regs[6][22]~feeder_combout  = ( \wregval_M[22]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][22]~feeder .extended_lut = "off";
defparam \regs[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N44
dffeas \regs[6][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N49
dffeas \regs[7][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[6][22]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[7][22]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[4][22]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[5][22]~q  ) ) )

	.dataa(!\regs[4][22]~q ),
	.datab(!\regs[6][22]~q ),
	.datac(!\regs[7][22]~q ),
	.datad(!\regs[5][22]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N35
dffeas \regs[3][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N30
cyclonev_lcell_comb \regs[0][22]~feeder (
// Equation(s):
// \regs[0][22]~feeder_combout  = ( \wregval_M[22]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][22]~feeder .extended_lut = "off";
defparam \regs[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N31
dffeas \regs[0][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \regs[2][22]~feeder (
// Equation(s):
// \regs[2][22]~feeder_combout  = ( \wregval_M[22]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[22]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][22]~feeder .extended_lut = "off";
defparam \regs[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N49
dffeas \regs[2][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N50
dffeas \regs[1][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N48
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[1][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][22]~q )) # (\imem~6_combout  & ((\regs[2][22]~q ))) ) ) ) # ( !\regs[1][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][22]~q )) # 
// (\imem~6_combout  & ((\regs[2][22]~q ))) ) ) ) # ( \regs[1][22]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][22]~q ) ) ) ) # ( !\regs[1][22]~q  & ( !\imem~12_combout  & ( (\regs[0][22]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[3][22]~q ),
	.datab(!\regs[0][22]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[2][22]~q ),
	.datae(!\regs[1][22]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N43
dffeas \regs[13][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N58
dffeas \regs[12][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N50
dffeas \regs[15][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[22]~77_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N2
dffeas \regs[14][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[14][22]~q  & ( \imem~12_combout  & ( (\regs[15][22]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[14][22]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[15][22]~q ) ) ) ) # ( \regs[14][22]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][22]~q )) # (\imem~6_combout  & ((\regs[12][22]~q ))) ) ) ) # ( !\regs[14][22]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][22]~q )) # (\imem~6_combout  & ((\regs[12][22]~q ))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[13][22]~q ),
	.datac(!\regs[12][22]~q ),
	.datad(!\regs[15][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~0_combout  & ( \Mux41~3_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout ) # ((\Mux41~2_combout )))) # (\imem~18_combout  & (((\Mux41~1_combout )) # (\imem~15_combout ))) ) ) ) # ( !\Mux41~0_combout  & ( \Mux41~3_combout 
//  & ( (!\imem~18_combout  & ((!\imem~15_combout ) # ((\Mux41~2_combout )))) # (\imem~18_combout  & (!\imem~15_combout  & ((\Mux41~1_combout )))) ) ) ) # ( \Mux41~0_combout  & ( !\Mux41~3_combout  & ( (!\imem~18_combout  & (\imem~15_combout  & 
// (\Mux41~2_combout ))) # (\imem~18_combout  & (((\Mux41~1_combout )) # (\imem~15_combout ))) ) ) ) # ( !\Mux41~0_combout  & ( !\Mux41~3_combout  & ( (!\imem~18_combout  & (\imem~15_combout  & (\Mux41~2_combout ))) # (\imem~18_combout  & (!\imem~15_combout  
// & ((\Mux41~1_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux41~2_combout ),
	.datad(!\Mux41~1_combout ),
	.datae(!\Mux41~0_combout ),
	.dataf(!\Mux41~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \RTval_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[22] .is_wysiwyg = "true";
defparam \RTval_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450148BC00C8040000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N33
cyclonev_lcell_comb \wregval_M[22]~52 (
// Equation(s):
// \wregval_M[22]~52_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~52 .extended_lut = "off";
defparam \wregval_M[22]~52 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \wregval_M[22]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \regs[10][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N22
dffeas \regs[9][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \regs[11][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N6
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[11][18]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][18]~q ) ) ) ) # ( !\regs[11][18]~q  & ( \imem~12_combout  & ( (\regs[10][18]~q  & \imem~6_combout ) ) ) ) # ( \regs[11][18]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][18]~q ))) # (\imem~6_combout  & (\regs[8][18]~q )) ) ) ) # ( !\regs[11][18]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][18]~q ))) # (\imem~6_combout  & (\regs[8][18]~q )) ) ) )

	.dataa(!\regs[10][18]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[8][18]~q ),
	.datad(!\regs[9][18]~q ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \regs[4][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N8
dffeas \regs[7][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \regs[6][18]~feeder (
// Equation(s):
// \regs[6][18]~feeder_combout  = ( \wregval_M[18]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][18]~feeder .extended_lut = "off";
defparam \regs[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \regs[6][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N14
dffeas \regs[5][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[5][18]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][18]~q )) # (\imem~12_combout  & ((\regs[6][18]~q ))) ) ) ) # ( !\regs[5][18]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][18]~q )) # 
// (\imem~12_combout  & ((\regs[6][18]~q ))) ) ) ) # ( \regs[5][18]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][18]~q ) ) ) ) # ( !\regs[5][18]~q  & ( !\imem~6_combout  & ( (\regs[7][18]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[4][18]~q ),
	.datab(!\regs[7][18]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[5][18]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \regs[12][18]~feeder (
// Equation(s):
// \regs[12][18]~feeder_combout  = ( \wregval_M[18]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][18]~feeder .extended_lut = "off";
defparam \regs[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N37
dffeas \regs[12][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N20
dffeas \regs[15][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[18]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N26
dffeas \regs[13][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N8
dffeas \regs[14][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[14][18]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][18]~q ) ) ) ) # ( !\regs[14][18]~q  & ( \imem~12_combout  & ( (\regs[15][18]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][18]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[13][18]~q ))) # (\imem~6_combout  & (\regs[12][18]~q )) ) ) ) # ( !\regs[14][18]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[13][18]~q ))) # (\imem~6_combout  & (\regs[12][18]~q )) ) ) )

	.dataa(!\regs[12][18]~q ),
	.datab(!\regs[15][18]~q ),
	.datac(!\regs[13][18]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N4
dffeas \regs[1][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N51
cyclonev_lcell_comb \regs[2][18]~feeder (
// Equation(s):
// \regs[2][18]~feeder_combout  = ( \wregval_M[18]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][18]~feeder .extended_lut = "off";
defparam \regs[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N52
dffeas \regs[2][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N27
cyclonev_lcell_comb \regs[3][18]~feeder (
// Equation(s):
// \regs[3][18]~feeder_combout  = ( \wregval_M[18]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][18]~feeder .extended_lut = "off";
defparam \regs[3][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N28
dffeas \regs[3][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N53
dffeas \regs[0][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[18]~39_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \imem~6_combout  & ( \imem~12_combout  & ( \regs[2][18]~q  ) ) ) # ( !\imem~6_combout  & ( \imem~12_combout  & ( \regs[3][18]~q  ) ) ) # ( \imem~6_combout  & ( !\imem~12_combout  & ( \regs[0][18]~q  ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~12_combout  & ( \regs[1][18]~q  ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!\regs[2][18]~q ),
	.datac(!\regs[3][18]~q ),
	.datad(!\regs[0][18]~q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~3_combout  & ( \Mux45~0_combout  & ( (!\imem~15_combout  & (((!\imem~18_combout ) # (\Mux45~1_combout )))) # (\imem~15_combout  & (((\imem~18_combout )) # (\Mux45~2_combout ))) ) ) ) # ( !\Mux45~3_combout  & ( \Mux45~0_combout 
//  & ( (!\imem~15_combout  & (((\imem~18_combout  & \Mux45~1_combout )))) # (\imem~15_combout  & (((\imem~18_combout )) # (\Mux45~2_combout ))) ) ) ) # ( \Mux45~3_combout  & ( !\Mux45~0_combout  & ( (!\imem~15_combout  & (((!\imem~18_combout ) # 
// (\Mux45~1_combout )))) # (\imem~15_combout  & (\Mux45~2_combout  & (!\imem~18_combout ))) ) ) ) # ( !\Mux45~3_combout  & ( !\Mux45~0_combout  & ( (!\imem~15_combout  & (((\imem~18_combout  & \Mux45~1_combout )))) # (\imem~15_combout  & (\Mux45~2_combout  
// & (!\imem~18_combout ))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\Mux45~2_combout ),
	.datac(!\imem~18_combout ),
	.datad(!\Mux45~1_combout ),
	.datae(!\Mux45~3_combout ),
	.dataf(!\Mux45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N9
cyclonev_lcell_comb \aluin2_A~15 (
// Equation(s):
// \aluin2_A~15_combout  = ( \imem~49_combout  & ( \Mux45~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux45~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # ((!\aluimm_D~1_combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux45~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & (\aluimm_D~1_combout  & !\mispred~combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall~combout ),
	.datac(!\aluimm_D~1_combout ),
	.datad(!\mispred~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~15 .extended_lut = "off";
defparam \aluin2_A~15 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \aluin2_A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \aluin2_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[15] .is_wysiwyg = "true";
defparam \aluin2_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \aluin2_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N33
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( aluin1_A[11] ) + ( \aluin2_A[11]~DUPLICATE_q  ) + ( \Add3~78  ))
// \Add3~74  = CARRY(( aluin1_A[11] ) + ( \aluin2_A[11]~DUPLICATE_q  ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[11]~DUPLICATE_q ),
	.datad(!aluin1_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N36
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( aluin2_A[12] ) + ( \aluin1_A[12]~DUPLICATE_q  ) + ( \Add3~74  ))
// \Add3~118  = CARRY(( aluin2_A[12] ) + ( \aluin1_A[12]~DUPLICATE_q  ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[12]~DUPLICATE_q ),
	.datad(!aluin2_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N39
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \aluin2_A[13]~DUPLICATE_q  ) + ( aluin1_A[13] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( \aluin2_A[13]~DUPLICATE_q  ) + ( aluin1_A[13] ) + ( \Add3~118  ))

	.dataa(!\aluin2_A[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( \aluin1_A[14]~DUPLICATE_q  ) + ( aluin2_A[14] ) + ( \Add3~114  ))
// \Add3~102  = CARRY(( \aluin1_A[14]~DUPLICATE_q  ) + ( aluin2_A[14] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[14]),
	.datad(!\aluin1_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N45
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( aluin2_A[15] ) + ( aluin1_A[15] ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( aluin2_A[15] ) + ( aluin1_A[15] ) + ( \Add3~102  ))

	.dataa(!aluin2_A[15]),
	.datab(gnd),
	.datac(!aluin1_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N48
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( aluin2_A[16] ) + ( \aluin1_A[16]~DUPLICATE_q  ) + ( \Add3~98  ))
// \Add3~94  = CARRY(( aluin2_A[16] ) + ( \aluin1_A[16]~DUPLICATE_q  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!\aluin1_A[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin2_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \aluin1_A[17]~DUPLICATE_q  ) + ( aluin2_A[17] ) + ( \Add3~94  ))
// \Add3~90  = CARRY(( \aluin1_A[17]~DUPLICATE_q  ) + ( aluin2_A[17] ) + ( \Add3~94  ))

	.dataa(!\aluin1_A[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[17]),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( \aluin2_A[18]~DUPLICATE_q  ) + ( \aluin1_A[18]~DUPLICATE_q  ) + ( \Add3~90  ))
// \Add3~110  = CARRY(( \aluin2_A[18]~DUPLICATE_q  ) + ( \aluin1_A[18]~DUPLICATE_q  ) + ( \Add3~90  ))

	.dataa(!\aluin2_A[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N2
dffeas \regs[1][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \regs[9][21]~feeder (
// Equation(s):
// \regs[9][21]~feeder_combout  = ( \wregval_M[21]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][21]~feeder .extended_lut = "off";
defparam \regs[9][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \regs[9][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N32
dffeas \regs[13][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \regs[5][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[5][21]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][21]~q ) ) ) ) # ( !\regs[5][21]~q  & ( \imem~18_combout  & ( (\regs[1][21]~q  & \imem~15_combout ) ) ) ) # ( \regs[5][21]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[13][21]~q ))) # (\imem~15_combout  & (\regs[9][21]~q )) ) ) ) # ( !\regs[5][21]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[13][21]~q ))) # (\imem~15_combout  & (\regs[9][21]~q )) ) ) )

	.dataa(!\regs[1][21]~q ),
	.datab(!\regs[9][21]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[13][21]~q ),
	.datae(!\regs[5][21]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N56
dffeas \regs[7][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \regs[15][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \regs[3][21]~feeder (
// Equation(s):
// \regs[3][21]~feeder_combout  = ( \wregval_M[21]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][21]~feeder .extended_lut = "off";
defparam \regs[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N40
dffeas \regs[3][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N32
dffeas \regs[11][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[11][21]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][21]~q )) # (\imem~15_combout  & ((\regs[3][21]~q ))) ) ) ) # ( !\regs[11][21]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][21]~q )) # 
// (\imem~15_combout  & ((\regs[3][21]~q ))) ) ) ) # ( \regs[11][21]~q  & ( !\imem~18_combout  & ( (\regs[15][21]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[11][21]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & \regs[15][21]~q ) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[7][21]~q ),
	.datac(!\regs[15][21]~q ),
	.datad(!\regs[3][21]~q ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \regs[10][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \regs[2][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \regs[14][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N21
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[14][21]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][21]~q ))) # (\imem~15_combout  & (\regs[2][21]~q )) ) ) ) # ( !\regs[14][21]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][21]~q ))) # 
// (\imem~15_combout  & (\regs[2][21]~q )) ) ) ) # ( \regs[14][21]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][21]~q ) ) ) ) # ( !\regs[14][21]~q  & ( !\imem~18_combout  & ( (\imem~15_combout  & \regs[10][21]~q ) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[10][21]~q ),
	.datac(!\regs[2][21]~q ),
	.datad(!\regs[6][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N6
cyclonev_lcell_comb \regs[12][21]~feeder (
// Equation(s):
// \regs[12][21]~feeder_combout  = ( \wregval_M[21]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][21]~feeder .extended_lut = "off";
defparam \regs[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \regs[12][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
cyclonev_lcell_comb \regs[8][21]~feeder (
// Equation(s):
// \regs[8][21]~feeder_combout  = ( \wregval_M[21]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][21]~feeder .extended_lut = "off";
defparam \regs[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \regs[8][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \regs[4][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N52
dffeas \regs[0][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[21]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[4][21]~q  & ( \regs[0][21]~q  & ( ((!\imem~15_combout  & (\regs[12][21]~q )) # (\imem~15_combout  & ((\regs[8][21]~q )))) # (\imem~18_combout ) ) ) ) # ( !\regs[4][21]~q  & ( \regs[0][21]~q  & ( (!\imem~15_combout  & 
// (\regs[12][21]~q  & (!\imem~18_combout ))) # (\imem~15_combout  & (((\regs[8][21]~q ) # (\imem~18_combout )))) ) ) ) # ( \regs[4][21]~q  & ( !\regs[0][21]~q  & ( (!\imem~15_combout  & (((\imem~18_combout )) # (\regs[12][21]~q ))) # (\imem~15_combout  & 
// (((!\imem~18_combout  & \regs[8][21]~q )))) ) ) ) # ( !\regs[4][21]~q  & ( !\regs[0][21]~q  & ( (!\imem~18_combout  & ((!\imem~15_combout  & (\regs[12][21]~q )) # (\imem~15_combout  & ((\regs[8][21]~q ))))) ) ) )

	.dataa(!\regs[12][21]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[8][21]~q ),
	.datae(!\regs[4][21]~q ),
	.dataf(!\regs[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N36
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \Mux42~2_combout  & ( \Mux42~0_combout  & ( ((!\imem~12_combout  & (\Mux42~1_combout )) # (\imem~12_combout  & ((\Mux42~3_combout )))) # (\imem~6_combout ) ) ) ) # ( !\Mux42~2_combout  & ( \Mux42~0_combout  & ( (!\imem~12_combout  & 
// (((\Mux42~1_combout )) # (\imem~6_combout ))) # (\imem~12_combout  & (!\imem~6_combout  & ((\Mux42~3_combout )))) ) ) ) # ( \Mux42~2_combout  & ( !\Mux42~0_combout  & ( (!\imem~12_combout  & (!\imem~6_combout  & (\Mux42~1_combout ))) # (\imem~12_combout  
// & (((\Mux42~3_combout )) # (\imem~6_combout ))) ) ) ) # ( !\Mux42~2_combout  & ( !\Mux42~0_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & (\Mux42~1_combout )) # (\imem~12_combout  & ((\Mux42~3_combout ))))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux42~1_combout ),
	.datad(!\Mux42~3_combout ),
	.datae(!\Mux42~2_combout ),
	.dataf(!\Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \aluin2_A~24 (
// Equation(s):
// \aluin2_A~24_combout  = ( \imem~49_combout  & ( \Mux42~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux42~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux42~4_combout  & ( (\aluimm_D~1_combout  & (\stall~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\mispred~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\stall~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\mispred~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux42~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~24 .extended_lut = "off";
defparam \aluin2_A~24 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N55
dffeas \aluin2_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \aluin2_A~25 (
// Equation(s):
// \aluin2_A~25_combout  = ( \imem~49_combout  & ( \Mux43~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux43~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux43~4_combout  & ( (\aluimm_D~1_combout  & (\stall~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\mispred~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\stall~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\mispred~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~25 .extended_lut = "off";
defparam \aluin2_A~25 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N49
dffeas \aluin2_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[20] .is_wysiwyg = "true";
defparam \aluin2_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N8
dffeas \aluin2_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N49
dffeas \regs[0][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N48
cyclonev_lcell_comb \regs[2][19]~feeder (
// Equation(s):
// \regs[2][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][19]~feeder .extended_lut = "off";
defparam \regs[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N50
dffeas \regs[2][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \regs[1][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N30
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[1][19]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][19]~q ) ) ) ) # ( !\regs[1][19]~q  & ( \imem~75_combout  & ( (\regs[0][19]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][19]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[2][19]~q )) # (\imem~67_combout  & ((\regs[3][19]~q ))) ) ) ) # ( !\regs[1][19]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[2][19]~q )) # (\imem~67_combout  & ((\regs[3][19]~q ))) ) ) )

	.dataa(!\regs[0][19]~q ),
	.datab(!\regs[2][19]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[3][19]~q ),
	.datae(!\regs[1][19]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N42
cyclonev_lcell_comb \regs[10][19]~feeder (
// Equation(s):
// \regs[10][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][19]~feeder .extended_lut = "off";
defparam \regs[10][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N44
dffeas \regs[10][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \regs[9][19]~feeder (
// Equation(s):
// \regs[9][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][19]~feeder .extended_lut = "off";
defparam \regs[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \regs[9][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N2
dffeas \regs[11][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
cyclonev_lcell_comb \regs[8][19]~feeder (
// Equation(s):
// \regs[8][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][19]~feeder .extended_lut = "off";
defparam \regs[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \regs[8][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N6
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[8][19]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][19]~q ))) # (\imem~75_combout  & (\regs[9][19]~q )) ) ) ) # ( !\regs[8][19]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][19]~q ))) # 
// (\imem~75_combout  & (\regs[9][19]~q )) ) ) ) # ( \regs[8][19]~q  & ( !\imem~67_combout  & ( (\imem~75_combout ) # (\regs[10][19]~q ) ) ) ) # ( !\regs[8][19]~q  & ( !\imem~67_combout  & ( (\regs[10][19]~q  & !\imem~75_combout ) ) ) )

	.dataa(!\regs[10][19]~q ),
	.datab(!\imem~75_combout ),
	.datac(!\regs[9][19]~q ),
	.datad(!\regs[11][19]~q ),
	.datae(!\regs[8][19]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N50
dffeas \regs[14][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N43
dffeas \regs[15][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N36
cyclonev_lcell_comb \regs[12][19]~feeder (
// Equation(s):
// \regs[12][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][19]~feeder .extended_lut = "off";
defparam \regs[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N37
dffeas \regs[12][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N32
dffeas \regs[13][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[13][19]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][19]~q ) ) ) ) # ( !\regs[13][19]~q  & ( \imem~75_combout  & ( (\regs[12][19]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][19]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[14][19]~q )) # (\imem~67_combout  & ((\regs[15][19]~q ))) ) ) ) # ( !\regs[13][19]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[14][19]~q )) # (\imem~67_combout  & ((\regs[15][19]~q ))) ) ) )

	.dataa(!\regs[14][19]~q ),
	.datab(!\regs[15][19]~q ),
	.datac(!\regs[12][19]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][19]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N52
dffeas \regs[4][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N2
dffeas \regs[5][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N18
cyclonev_lcell_comb \regs[6][19]~feeder (
// Equation(s):
// \regs[6][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][19]~feeder .extended_lut = "off";
defparam \regs[6][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N19
dffeas \regs[6][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N20
dffeas \regs[7][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[19]~37_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N18
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \regs[7][19]~q  & ( \imem~67_combout  & ( (!\imem~75_combout ) # (\regs[5][19]~q ) ) ) ) # ( !\regs[7][19]~q  & ( \imem~67_combout  & ( (\regs[5][19]~q  & \imem~75_combout ) ) ) ) # ( \regs[7][19]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & ((\regs[6][19]~q ))) # (\imem~75_combout  & (\regs[4][19]~q )) ) ) ) # ( !\regs[7][19]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & ((\regs[6][19]~q ))) # (\imem~75_combout  & (\regs[4][19]~q )) ) ) )

	.dataa(!\regs[4][19]~q ),
	.datab(!\regs[5][19]~q ),
	.datac(!\regs[6][19]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[7][19]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \imem~80_combout  & ( \Mux12~1_combout  & ( (\Mux12~3_combout ) # (\imem~87_combout ) ) ) ) # ( !\imem~80_combout  & ( \Mux12~1_combout  & ( (!\imem~87_combout  & ((\Mux12~2_combout ))) # (\imem~87_combout  & (\Mux12~0_combout )) ) ) 
// ) # ( \imem~80_combout  & ( !\Mux12~1_combout  & ( (!\imem~87_combout  & \Mux12~3_combout ) ) ) ) # ( !\imem~80_combout  & ( !\Mux12~1_combout  & ( (!\imem~87_combout  & ((\Mux12~2_combout ))) # (\imem~87_combout  & (\Mux12~0_combout )) ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux12~2_combout ),
	.datad(!\Mux12~3_combout ),
	.datae(!\imem~80_combout ),
	.dataf(!\Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \aluin1_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19] .is_wysiwyg = "true";
defparam \aluin1_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N57
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( aluin1_A[19] ) + ( \aluin2_A[19]~DUPLICATE_q  ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( aluin1_A[19] ) + ( \aluin2_A[19]~DUPLICATE_q  ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[19]~DUPLICATE_q ),
	.datad(!aluin1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N31
dffeas \aluin1_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N13
dffeas \aluin1_A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \aluin1_A[22]~DUPLICATE_q  & ( \aluin1_A[20]~DUPLICATE_q  & ( ((!aluin2_A[1] & (aluin1_A[19])) # (aluin2_A[1] & ((\aluin1_A[21]~DUPLICATE_q )))) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[22]~DUPLICATE_q  & ( 
// \aluin1_A[20]~DUPLICATE_q  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )) # (aluin1_A[19]))) # (aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q  & \aluin1_A[21]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[22]~DUPLICATE_q  & ( !\aluin1_A[20]~DUPLICATE_q  & ( 
// (!aluin2_A[1] & (aluin1_A[19] & (!\aluin2_A[0]~DUPLICATE_q ))) # (aluin2_A[1] & (((\aluin1_A[21]~DUPLICATE_q ) # (\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[22]~DUPLICATE_q  & ( !\aluin1_A[20]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// ((!aluin2_A[1] & (aluin1_A[19])) # (aluin2_A[1] & ((\aluin1_A[21]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin1_A[19]),
	.datab(!aluin2_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\aluin1_A[21]~DUPLICATE_q ),
	.datae(!\aluin1_A[22]~DUPLICATE_q ),
	.dataf(!\aluin1_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N55
dffeas \aluin1_A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \aluin1_A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N0
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin2_A[1] & ( \aluin1_A[26]~DUPLICATE_q  ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin2_A[1] & ( aluin1_A[25] ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin2_A[1] & ( \aluin1_A[24]~DUPLICATE_q  
// ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin2_A[1] & ( \aluin1_A[23]~DUPLICATE_q  ) ) )

	.dataa(!\aluin1_A[24]~DUPLICATE_q ),
	.datab(!\aluin1_A[23]~DUPLICATE_q ),
	.datac(!aluin1_A[25]),
	.datad(!\aluin1_A[26]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h333355550F0F00FF;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N50
dffeas \aluin1_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30] .is_wysiwyg = "true";
defparam \aluin1_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \regs[3][29]~feeder (
// Equation(s):
// \regs[3][29]~feeder_combout  = ( \wregval_M[29]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][29]~feeder .extended_lut = "off";
defparam \regs[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N2
dffeas \regs[3][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N0
cyclonev_lcell_comb \regs[2][29]~feeder (
// Equation(s):
// \regs[2][29]~feeder_combout  = ( \wregval_M[29]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][29]~feeder .extended_lut = "off";
defparam \regs[2][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \regs[2][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \regs[0][29]~feeder (
// Equation(s):
// \regs[0][29]~feeder_combout  = ( \wregval_M[29]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][29]~feeder .extended_lut = "off";
defparam \regs[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \regs[0][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \regs[1][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[1][29]~q  & ( \imem~67_combout  & ( (\imem~75_combout ) # (\regs[3][29]~q ) ) ) ) # ( !\regs[1][29]~q  & ( \imem~67_combout  & ( (\regs[3][29]~q  & !\imem~75_combout ) ) ) ) # ( \regs[1][29]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & (\regs[2][29]~q )) # (\imem~75_combout  & ((\regs[0][29]~q ))) ) ) ) # ( !\regs[1][29]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[2][29]~q )) # (\imem~75_combout  & ((\regs[0][29]~q ))) ) ) )

	.dataa(!\regs[3][29]~q ),
	.datab(!\regs[2][29]~q ),
	.datac(!\imem~75_combout ),
	.datad(!\regs[0][29]~q ),
	.datae(!\regs[1][29]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N26
dffeas \regs[14][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N30
cyclonev_lcell_comb \regs[12][29]~feeder (
// Equation(s):
// \regs[12][29]~feeder_combout  = ( \wregval_M[29]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][29]~feeder .extended_lut = "off";
defparam \regs[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N32
dffeas \regs[12][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N59
dffeas \regs[15][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[29]~89_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N2
dffeas \regs[13][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[13][29]~q  & ( \imem~75_combout  & ( (\regs[12][29]~q ) # (\imem~67_combout ) ) ) ) # ( !\regs[13][29]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & \regs[12][29]~q ) ) ) ) # ( \regs[13][29]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[14][29]~q )) # (\imem~67_combout  & ((\regs[15][29]~q ))) ) ) ) # ( !\regs[13][29]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[14][29]~q )) # (\imem~67_combout  & ((\regs[15][29]~q ))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\regs[14][29]~q ),
	.datac(!\regs[12][29]~q ),
	.datad(!\regs[15][29]~q ),
	.datae(!\regs[13][29]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N20
dffeas \regs[11][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N40
dffeas \regs[8][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \regs[9][29]~feeder (
// Equation(s):
// \regs[9][29]~feeder_combout  = ( \wregval_M[29]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][29]~feeder .extended_lut = "off";
defparam \regs[9][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N49
dffeas \regs[9][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \regs[10][29]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][29]~q )) # (\imem~67_combout  & ((\regs[9][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][29]~q )) # 
// (\imem~67_combout  & ((\regs[9][29]~q ))) ) ) ) # ( \regs[10][29]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][29]~q ) ) ) ) # ( !\regs[10][29]~q  & ( !\imem~75_combout  & ( (\regs[11][29]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[11][29]~q ),
	.datab(!\regs[8][29]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[10][29]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N52
dffeas \regs[5][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \regs[4][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( \wregval_M[29]~89_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[29]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \regs[6][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \regs[7][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N9
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[7][29]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][29]~q ))) # (\imem~67_combout  & (\regs[5][29]~q )) ) ) ) # ( !\regs[7][29]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][29]~q ))) # 
// (\imem~67_combout  & (\regs[5][29]~q )) ) ) ) # ( \regs[7][29]~q  & ( !\imem~75_combout  & ( (\regs[6][29]~q ) # (\imem~67_combout ) ) ) ) # ( !\regs[7][29]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & \regs[6][29]~q ) ) ) )

	.dataa(!\regs[5][29]~q ),
	.datab(!\regs[4][29]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[6][29]~q ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~2_combout  & ( \Mux2~1_combout  & ( (!\imem~80_combout  & (((!\imem~87_combout )) # (\Mux2~0_combout ))) # (\imem~80_combout  & (((\imem~87_combout ) # (\Mux2~3_combout )))) ) ) ) # ( !\Mux2~2_combout  & ( \Mux2~1_combout  & ( 
// (!\imem~80_combout  & (\Mux2~0_combout  & ((\imem~87_combout )))) # (\imem~80_combout  & (((\imem~87_combout ) # (\Mux2~3_combout )))) ) ) ) # ( \Mux2~2_combout  & ( !\Mux2~1_combout  & ( (!\imem~80_combout  & (((!\imem~87_combout )) # (\Mux2~0_combout 
// ))) # (\imem~80_combout  & (((\Mux2~3_combout  & !\imem~87_combout )))) ) ) ) # ( !\Mux2~2_combout  & ( !\Mux2~1_combout  & ( (!\imem~80_combout  & (\Mux2~0_combout  & ((\imem~87_combout )))) # (\imem~80_combout  & (((\Mux2~3_combout  & !\imem~87_combout 
// )))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\Mux2~0_combout ),
	.datac(!\Mux2~3_combout ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux2~2_combout ),
	.dataf(!\Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N32
dffeas \aluin1_A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N41
dffeas \regs[15][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[28]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N52
dffeas \regs[12][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \regs[13][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N56
dffeas \regs[14][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[14][28]~q  & ( \imem~12_combout  & ( (\regs[15][28]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[14][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[15][28]~q ) ) ) ) # ( \regs[14][28]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[13][28]~q ))) # (\imem~6_combout  & (\regs[12][28]~q )) ) ) ) # ( !\regs[14][28]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[13][28]~q ))) # (\imem~6_combout  & (\regs[12][28]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[15][28]~q ),
	.datac(!\regs[12][28]~q ),
	.datad(!\regs[13][28]~q ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N43
dffeas \regs[9][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N2
dffeas \regs[10][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( \wregval_M[28]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N56
dffeas \regs[8][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[11][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][28]~q ) ) ) ) # ( !\regs[11][28]~q  & ( \imem~12_combout  & ( (\regs[10][28]~q  & \imem~6_combout ) ) ) ) # ( \regs[11][28]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][28]~q )) # (\imem~6_combout  & ((\regs[8][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][28]~q )) # (\imem~6_combout  & ((\regs[8][28]~q ))) ) ) )

	.dataa(!\regs[9][28]~q ),
	.datab(!\regs[10][28]~q ),
	.datac(!\regs[8][28]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N21
cyclonev_lcell_comb \regs[2][28]~feeder (
// Equation(s):
// \regs[2][28]~feeder_combout  = ( \wregval_M[28]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][28]~feeder .extended_lut = "off";
defparam \regs[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \regs[2][28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N30
cyclonev_lcell_comb \regs[3][28]~feeder (
// Equation(s):
// \regs[3][28]~feeder_combout  = ( \wregval_M[28]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][28]~feeder .extended_lut = "off";
defparam \regs[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N31
dffeas \regs[3][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N50
dffeas \regs[0][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N56
dffeas \regs[1][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[1][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][28]~q ))) # (\imem~6_combout  & (\regs[2][28]~DUPLICATE_q )) ) ) ) # ( !\regs[1][28]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][28]~q ))) # 
// (\imem~6_combout  & (\regs[2][28]~DUPLICATE_q )) ) ) ) # ( \regs[1][28]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][28]~q ) ) ) ) # ( !\regs[1][28]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[0][28]~q ) ) ) )

	.dataa(!\regs[2][28]~DUPLICATE_q ),
	.datab(!\regs[3][28]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[0][28]~q ),
	.datae(!\regs[1][28]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N26
dffeas \regs[7][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N3
cyclonev_lcell_comb \regs[6][28]~feeder (
// Equation(s):
// \regs[6][28]~feeder_combout  = ( \wregval_M[28]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[28]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][28]~feeder .extended_lut = "off";
defparam \regs[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N4
dffeas \regs[6][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N43
dffeas \regs[4][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N20
dffeas \regs[5][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \regs[5][28]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][28]~q ))) # (\imem~12_combout  & (\regs[6][28]~q )) ) ) ) # ( !\regs[5][28]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][28]~q ))) # 
// (\imem~12_combout  & (\regs[6][28]~q )) ) ) ) # ( \regs[5][28]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][28]~q ) ) ) ) # ( !\regs[5][28]~q  & ( !\imem~6_combout  & ( (\regs[7][28]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[7][28]~q ),
	.datab(!\regs[6][28]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[4][28]~q ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \Mux35~0_combout  & ( \Mux35~1_combout  & ( ((!\imem~15_combout  & (\Mux35~3_combout )) # (\imem~15_combout  & ((\Mux35~2_combout )))) # (\imem~18_combout ) ) ) ) # ( !\Mux35~0_combout  & ( \Mux35~1_combout  & ( (!\imem~18_combout  & 
// ((!\imem~15_combout  & (\Mux35~3_combout )) # (\imem~15_combout  & ((\Mux35~2_combout ))))) # (\imem~18_combout  & (((!\imem~15_combout )))) ) ) ) # ( \Mux35~0_combout  & ( !\Mux35~1_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout  & 
// (\Mux35~3_combout )) # (\imem~15_combout  & ((\Mux35~2_combout ))))) # (\imem~18_combout  & (((\imem~15_combout )))) ) ) ) # ( !\Mux35~0_combout  & ( !\Mux35~1_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout  & (\Mux35~3_combout )) # 
// (\imem~15_combout  & ((\Mux35~2_combout ))))) ) ) )

	.dataa(!\Mux35~3_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\Mux35~2_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux35~0_combout ),
	.dataf(!\Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h440C443F770C773F;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N38
dffeas \RTval_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[28] .is_wysiwyg = "true";
defparam \RTval_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C802400880200031810000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N21
cyclonev_lcell_comb \wregval_M[28]~30 (
// Equation(s):
// \wregval_M[28]~30_combout  = ( dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (((!dmem_rtl_0_bypass[86]) # (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[86] & ((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( ((!dmem_rtl_0_bypass[86]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~7_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (dmem_rtl_0_bypass[86] & \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[86]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~30 .extended_lut = "off";
defparam \wregval_M[28]~30 .lut_mask = 64'h0008F5FD020AF7FF;
defparam \wregval_M[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \wregval_M[28]~31 (
// Equation(s):
// \wregval_M[28]~31_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[28]~30_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[28]~30_combout  & ( ((!\ldmem_M~q  & memaddr_M[28])) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[28]~30_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[28]~30_combout  & ( (!\ldmem_M~q  & memaddr_M[28]) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(gnd),
	.datac(!\wregval_M[29]~1_combout ),
	.datad(!memaddr_M[28]),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[28]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[28]~31 .extended_lut = "off";
defparam \wregval_M[28]~31 .lut_mask = 64'h00AAFFFF0FAFFFFF;
defparam \wregval_M[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \regs[11][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[7][28]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][28]~q ) ) ) ) # ( !\regs[7][28]~q  & ( \imem~87_combout  & ( (\regs[3][28]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][28]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[11][28]~q )) # (\imem~80_combout  & ((\regs[15][28]~q ))) ) ) ) # ( !\regs[7][28]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[11][28]~q )) # (\imem~80_combout  & ((\regs[15][28]~q ))) ) ) )

	.dataa(!\regs[11][28]~q ),
	.datab(!\regs[15][28]~q ),
	.datac(!\regs[3][28]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[13][28]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][28]~q ))) # (\imem~80_combout  & (\regs[5][28]~q )) ) ) ) # ( !\regs[13][28]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][28]~q ))) # 
// (\imem~80_combout  & (\regs[5][28]~q )) ) ) ) # ( \regs[13][28]~q  & ( !\imem~87_combout  & ( (\regs[9][28]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[13][28]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & \regs[9][28]~q ) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\regs[5][28]~q ),
	.datac(!\regs[9][28]~q ),
	.datad(!\regs[1][28]~q ),
	.datae(!\regs[13][28]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N22
dffeas \regs[2][28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[10][28]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][28]~q )) # (\imem~80_combout  & ((\regs[6][28]~q ))) ) ) ) # ( !\regs[10][28]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][28]~q )) # 
// (\imem~80_combout  & ((\regs[6][28]~q ))) ) ) ) # ( \regs[10][28]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][28]~q ) ) ) ) # ( !\regs[10][28]~q  & ( !\imem~87_combout  & ( (\imem~80_combout  & \regs[14][28]~q ) ) ) )

	.dataa(!\regs[2][28]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[14][28]~q ),
	.datad(!\regs[6][28]~q ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N53
dffeas \regs[12][28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[28]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[4][28]~q  & ( \imem~87_combout  & ( (\regs[0][28]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[4][28]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[0][28]~q ) ) ) ) # ( \regs[4][28]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[8][28]~q )) # (\imem~80_combout  & ((\regs[12][28]~DUPLICATE_q ))) ) ) ) # ( !\regs[4][28]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][28]~q )) # (\imem~80_combout  & ((\regs[12][28]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[8][28]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[0][28]~q ),
	.datad(!\regs[12][28]~DUPLICATE_q ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~2_combout  & ( \Mux3~0_combout  & ( (!\imem~67_combout ) # ((!\imem~75_combout  & (\Mux3~3_combout )) # (\imem~75_combout  & ((\Mux3~1_combout )))) ) ) ) # ( !\Mux3~2_combout  & ( \Mux3~0_combout  & ( (!\imem~67_combout  & 
// (((\imem~75_combout )))) # (\imem~67_combout  & ((!\imem~75_combout  & (\Mux3~3_combout )) # (\imem~75_combout  & ((\Mux3~1_combout ))))) ) ) ) # ( \Mux3~2_combout  & ( !\Mux3~0_combout  & ( (!\imem~67_combout  & (((!\imem~75_combout )))) # 
// (\imem~67_combout  & ((!\imem~75_combout  & (\Mux3~3_combout )) # (\imem~75_combout  & ((\Mux3~1_combout ))))) ) ) ) # ( !\Mux3~2_combout  & ( !\Mux3~0_combout  & ( (\imem~67_combout  & ((!\imem~75_combout  & (\Mux3~3_combout )) # (\imem~75_combout  & 
// ((\Mux3~1_combout ))))) ) ) )

	.dataa(!\Mux3~3_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\imem~75_combout ),
	.datad(!\Mux3~1_combout ),
	.datae(!\Mux3~2_combout ),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N14
dffeas \aluin1_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28] .is_wysiwyg = "true";
defparam \aluin1_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[30] ) ) ) # ( !aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( \aluin1_A[29]~DUPLICATE_q  ) ) ) # ( aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[28] ) ) ) # ( 
// !aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[27] ) ) )

	.dataa(!aluin1_A[30]),
	.datab(!\aluin1_A[29]~DUPLICATE_q ),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[28]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \ShiftRight0~26_combout  & ( aluin2_A[2] & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~25_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~26_combout  & ( aluin2_A[2] & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~25_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((aluin1_A[31]))) ) ) ) # ( \ShiftRight0~26_combout  & ( !aluin2_A[2] & ( (\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~24_combout ) ) ) ) # ( !\ShiftRight0~26_combout  
// & ( !aluin2_A[2] & ( (\ShiftRight0~24_combout  & !\aluin2_A[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~24_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h444477770C3F0C3F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \aluin1_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1] .is_wysiwyg = "true";
defparam \aluin1_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( aluin1_A[1] & ( \aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[3])) # (aluin2_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0]) # ((aluin1_A[0])))) ) ) ) # ( !aluin1_A[1] & ( 
// \aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[3])) # (aluin2_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin2_A[0] & (aluin1_A[0]))) ) ) ) # ( aluin1_A[1] & ( !\aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// (!aluin2_A[0] & ((aluin1_A[3])))) # (\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0]) # ((aluin1_A[0])))) ) ) ) # ( !aluin1_A[1] & ( !\aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (!aluin2_A[0] & ((aluin1_A[3])))) # (\aluin2_A[1]~DUPLICATE_q  & 
// (aluin2_A[0] & (aluin1_A[0]))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[0]),
	.datad(!aluin1_A[3]),
	.datae(!aluin1_A[1]),
	.dataf(!\aluin1_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( aluin1_A[7] & ( aluin1_A[4] & ( (!aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q )) # (aluin1_A[5]))) # (aluin2_A[0] & (((aluin1_A[6]) # (\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[4] & ( (!aluin2_A[0] & 
// (aluin1_A[5] & (\aluin2_A[1]~DUPLICATE_q ))) # (aluin2_A[0] & (((aluin1_A[6]) # (\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[7] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q )) # (aluin1_A[5]))) # (aluin2_A[0] & 
// (((!\aluin2_A[1]~DUPLICATE_q  & aluin1_A[6])))) ) ) ) # ( !aluin1_A[7] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (aluin1_A[5] & (\aluin2_A[1]~DUPLICATE_q ))) # (aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q  & aluin1_A[6])))) ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!aluin2_A[0]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin1_A[6]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h0434C4F40737C7F7;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \aluin1_A[14]~DUPLICATE_q  & ( aluin1_A[15] & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12]))) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( 
// aluin1_A[15] & ( (!aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])))) ) ) ) # ( \aluin1_A[14]~DUPLICATE_q  & ( !aluin1_A[15] & ( 
// (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])))) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( !aluin1_A[15] & ( (aluin2_A[1] & 
// ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin2_A[1]),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!\aluin1_A[14]~DUPLICATE_q ),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N40
dffeas \aluin1_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16] .is_wysiwyg = "true";
defparam \aluin1_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N14
dffeas \aluin1_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N8
dffeas \aluin1_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18] .is_wysiwyg = "true";
defparam \aluin1_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[18] & ( (!aluin2_A[1]) # (aluin1_A[16]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[18] & ( (!aluin2_A[1] & ((\aluin1_A[19]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[17])) ) ) ) # ( 
// \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[18] & ( (aluin1_A[16] & aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[18] & ( (!aluin2_A[1] & ((\aluin1_A[19]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[17])) ) ) )

	.dataa(!aluin1_A[16]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[17]),
	.datad(!\aluin1_A[19]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N52
dffeas \aluin1_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8] .is_wysiwyg = "true";
defparam \aluin1_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( aluin1_A[9] & ( \aluin1_A[10]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((aluin2_A[0]) # (\aluin1_A[11]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0])) # (aluin1_A[8]))) ) ) ) # ( !aluin1_A[9] & ( 
// \aluin1_A[10]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((aluin2_A[0]) # (\aluin1_A[11]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[8] & ((aluin2_A[0])))) ) ) ) # ( aluin1_A[9] & ( !\aluin1_A[10]~DUPLICATE_q  & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (((\aluin1_A[11]~DUPLICATE_q  & !aluin2_A[0])))) # (\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0])) # (aluin1_A[8]))) ) ) ) # ( !aluin1_A[9] & ( !\aluin1_A[10]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// (((\aluin1_A[11]~DUPLICATE_q  & !aluin2_A[0])))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[8] & ((aluin2_A[0])))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[8]),
	.datac(!\aluin1_A[11]~DUPLICATE_q ),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[9]),
	.dataf(!\aluin1_A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N48
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \ShiftLeft0~16_combout  & ( \ShiftLeft0~10_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~9_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout ))) ) ) ) # ( !\ShiftLeft0~16_combout  & 
// ( \ShiftLeft0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftLeft0~9_combout  & aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftLeft0~11_combout ))) ) ) ) # ( \ShiftLeft0~16_combout  & ( !\ShiftLeft0~10_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftLeft0~9_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout  & ((aluin2_A[2])))) ) ) ) # ( !\ShiftLeft0~16_combout  & ( !\ShiftLeft0~10_combout  & ( (aluin2_A[2] & 
// ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~9_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~11_combout )))) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftLeft0~16_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N57
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \ShiftLeft0~59_combout  & ( (!aluin2_A[4]) # ((\ShiftLeft0~6_combout  & \ShiftLeft0~7_combout )) ) ) # ( !\ShiftLeft0~59_combout  & ( (aluin2_A[4] & (\ShiftLeft0~6_combout  & \ShiftLeft0~7_combout )) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h00030003CCCFCCCF;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \ShiftRight0~27_combout  & ( \Selector37~0_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !aluin2_A[4])) # (aluin1_A[31]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout )) ) ) ) # ( 
// !\ShiftRight0~27_combout  & ( \Selector37~0_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((aluin2_A[4]) # (\ShiftRight0~5_combout )))) # (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout )) ) ) ) # ( \ShiftRight0~27_combout  & ( 
// !\Selector37~0_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !aluin2_A[4])) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~27_combout  & ( !\Selector37~0_combout  & ( (aluin1_A[31] & (!\alufunc_A[0]~DUPLICATE_q  & ((aluin2_A[4]) # 
// (\ShiftRight0~5_combout )))) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~27_combout ),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h1030B0301A3ABA3A;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N0
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( !alufunc_A[1] & ( alufunc_A[3] & ( (!alufunc_A[5] & (!alufunc_A[4] & (alufunc_A[2] & !alufunc_A[0]))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!alufunc_A[4]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[1]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h0000000008000000;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( sxtimm_A[29] ) + ( \aluin1_A[18]~DUPLICATE_q  ) + ( \Add1~106  ))
// \Add1~118  = CARRY(( sxtimm_A[29] ) + ( \aluin1_A[18]~DUPLICATE_q  ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(!\aluin1_A[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( sxtimm_A[29] ) + ( \aluin1_A[19]~DUPLICATE_q  ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( sxtimm_A[29] ) + ( \aluin1_A[19]~DUPLICATE_q  ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[19]~DUPLICATE_q ),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( pcpred_A[18] ) + ( sxtimm_A[29] ) + ( \Add0~106  ))
// \Add0~118  = CARRY(( pcpred_A[18] ) + ( sxtimm_A[29] ) + ( \Add0~106  ))

	.dataa(!sxtimm_A[29]),
	.datab(gnd),
	.datac(!pcpred_A[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \PC~58 (
// Equation(s):
// \PC~58_combout  = ( \Add0~117_sumout  & ( (!\dojump~combout  & (\dobranch~0_combout  & (\Selector56~10_combout ))) # (\dojump~combout  & (((\dobranch~0_combout  & \Selector56~10_combout )) # (\Add1~117_sumout ))) ) ) # ( !\Add0~117_sumout  & ( 
// (\dojump~combout  & (\Add1~117_sumout  & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Selector56~10_combout ),
	.datad(!\Add1~117_sumout ),
	.datae(gnd),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~58 .extended_lut = "off";
defparam \PC~58 .lut_mask = 64'h0054005403570357;
defparam \PC~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( \PC~58_combout  ) # ( !\PC~58_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[18]))) # (\stall~combout  & (\Add2~101_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~101_sumout ),
	.datad(!PC[18]),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "off";
defparam \PC~59 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N22
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add2~82  ))
// \Add2~102  = CARRY(( PC[18] ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N50
dffeas \pcpred_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[18] .is_wysiwyg = "true";
defparam \pcpred_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[19] ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[19] ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[19]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \PC~56 (
// Equation(s):
// \PC~56_combout  = ( \Add0~113_sumout  & ( (!\dojump~combout  & (\dobranch~0_combout  & (\Selector56~10_combout ))) # (\dojump~combout  & (((\dobranch~0_combout  & \Selector56~10_combout )) # (\Add1~113_sumout ))) ) ) # ( !\Add0~113_sumout  & ( 
// (\dojump~combout  & (\Add1~113_sumout  & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Selector56~10_combout ),
	.datad(!\Add1~113_sumout ),
	.datae(gnd),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56 .extended_lut = "off";
defparam \PC~56 .lut_mask = 64'h0054005403570357;
defparam \PC~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \PC~57 (
// Equation(s):
// \PC~57_combout  = ( \PC~56_combout  ) # ( !\PC~56_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[19]))) # (\stall~combout  & (\Add2~97_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~97_sumout ),
	.datad(!PC[19]),
	.datae(gnd),
	.dataf(!\PC~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57 .extended_lut = "off";
defparam \PC~57 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N43
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( PC[19] ) + ( GND ) + ( \Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N53
dffeas \pcpred_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[19] .is_wysiwyg = "true";
defparam \pcpred_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N6
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( !alufunc_A[0] & ( alufunc_A[5] & ( (alufunc_A[1] & (alufunc_A[2] & !alufunc_A[4])) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[4]),
	.datae(!alufunc_A[0]),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h0000000003000000;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N0
cyclonev_lcell_comb \Selector37~4 (
// Equation(s):
// \Selector37~4_combout  = ( aluin1_A[19] & ( \aluin2_A[19]~DUPLICATE_q  & ( (!alufunc_A[3] & (\Selector35~0_combout )) # (alufunc_A[3] & ((\Selector25~1_combout ))) ) ) ) # ( !aluin1_A[19] & ( \aluin2_A[19]~DUPLICATE_q  & ( (!alufunc_A[3] & 
// (((\alufunc_A[0]~DUPLICATE_q  & \Selector35~0_combout )) # (\Selector25~1_combout ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & (\Selector35~0_combout ))) ) ) ) # ( aluin1_A[19] & ( !\aluin2_A[19]~DUPLICATE_q  & ( (!alufunc_A[3] & 
// (((\alufunc_A[0]~DUPLICATE_q  & \Selector35~0_combout )) # (\Selector25~1_combout ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & (\Selector35~0_combout ))) ) ) ) # ( !aluin1_A[19] & ( !\aluin2_A[19]~DUPLICATE_q  & ( (alufunc_A[3] & 
// ((\Selector25~1_combout ) # (\Selector35~0_combout ))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\Selector35~0_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector25~1_combout ),
	.datae(!aluin1_A[19]),
	.dataf(!\aluin2_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~4 .extended_lut = "off";
defparam \Selector37~4 .lut_mask = 64'h030F12F212F2303F;
defparam \Selector37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N10
dffeas \aluin2_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18] .is_wysiwyg = "true";
defparam \aluin2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( !aluin2_A[18] $ (\aluin1_A[18]~DUPLICATE_q ) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~110  = CARRY(( !aluin2_A[18] $ (\aluin1_A[18]~DUPLICATE_q ) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~111  = SHARE((!aluin2_A[18] & \aluin1_A[18]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin2_A[18]),
	.datac(!\aluin1_A[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(\Add4~91 ),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout(\Add4~111 ));
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~106  = CARRY(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~107  = SHARE((!aluin2_A[19] & aluin1_A[19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[19]),
	.datad(!aluin1_A[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(\Add4~111 ),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout(\Add4~107 ));
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( !\Selector37~4_combout  & ( \Add4~105_sumout  & ( (!\Selector36~0_combout  & ((!\Selector38~1_combout ) # (!pcpred_A[19]))) ) ) ) # ( !\Selector37~4_combout  & ( !\Add4~105_sumout  & ( (!\Selector38~1_combout ) # (!pcpred_A[19]) 
// ) ) )

	.dataa(gnd),
	.datab(!\Selector38~1_combout ),
	.datac(!\Selector36~0_combout ),
	.datad(!pcpred_A[19]),
	.datae(!\Selector37~4_combout ),
	.dataf(!\Add4~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'hFFCC0000F0C00000;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N6
cyclonev_lcell_comb \Selector37~3 (
// Equation(s):
// \Selector37~3_combout  = ( \Selector37~2_combout  & ( (!\Selector55~0_combout  & (\Selector36~1_combout  & (\Add3~105_sumout ))) # (\Selector55~0_combout  & (((\Selector36~1_combout  & \Add3~105_sumout )) # (\Selector37~1_combout ))) ) ) # ( 
// !\Selector37~2_combout  )

	.dataa(!\Selector55~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Add3~105_sumout ),
	.datad(!\Selector37~1_combout ),
	.datae(gnd),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~3 .extended_lut = "off";
defparam \Selector37~3 .lut_mask = 64'hFFFFFFFF03570357;
defparam \Selector37~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N8
dffeas \memaddr_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N26
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N38
dffeas \RTval_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux44~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[19] .is_wysiwyg = "true";
defparam \RTval_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N41
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y22_N32
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008810000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \wregval_M[19]~36 (
// Equation(s):
// \wregval_M[19]~36_combout  = ( dmem_rtl_0_bypass[67] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!dmem_rtl_0_bypass[68]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ) # 
// (\dmem~7_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (dmem_rtl_0_bypass[68] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!dmem_rtl_0_bypass[68]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (dmem_rtl_0_bypass[68] & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[68]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~36 .extended_lut = "off";
defparam \wregval_M[19]~36 .lut_mask = 64'h0010AFBF4050EFFF;
defparam \wregval_M[19]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \wregval_M[19]~37 (
// Equation(s):
// \wregval_M[19]~37_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[19]~36_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[19]~36_combout  & ( ((!\ldmem_M~q  & memaddr_M[19])) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[19]~36_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[19]~36_combout  & ( (!\ldmem_M~q  & memaddr_M[19]) ) ) )

	.dataa(!\wregval_M[29]~1_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[19]),
	.datad(gnd),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[19]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[19]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[19]~37 .extended_lut = "off";
defparam \wregval_M[19]~37 .lut_mask = 64'h0C0CFFFF5D5DFFFF;
defparam \wregval_M[19]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N6
cyclonev_lcell_comb \regs[3][19]~feeder (
// Equation(s):
// \regs[3][19]~feeder_combout  = ( \wregval_M[19]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[19]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][19]~feeder .extended_lut = "off";
defparam \regs[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N7
dffeas \regs[3][19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[11][19]~q  & ( \imem~15_combout  & ( (!\imem~18_combout ) # (\regs[3][19]~q ) ) ) ) # ( !\regs[11][19]~q  & ( \imem~15_combout  & ( (\regs[3][19]~q  & \imem~18_combout ) ) ) ) # ( \regs[11][19]~q  & ( !\imem~15_combout  & ( 
// (!\imem~18_combout  & (\regs[15][19]~q )) # (\imem~18_combout  & ((\regs[7][19]~q ))) ) ) ) # ( !\regs[11][19]~q  & ( !\imem~15_combout  & ( (!\imem~18_combout  & (\regs[15][19]~q )) # (\imem~18_combout  & ((\regs[7][19]~q ))) ) ) )

	.dataa(!\regs[3][19]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs[15][19]~q ),
	.datad(!\regs[7][19]~q ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N51
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[4][19]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][19]~q ) ) ) ) # ( !\regs[4][19]~q  & ( \imem~18_combout  & ( (\regs[0][19]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][19]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][19]~q ))) # (\imem~15_combout  & (\regs[8][19]~q )) ) ) ) # ( !\regs[4][19]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[12][19]~q ))) # (\imem~15_combout  & (\regs[8][19]~q )) ) ) )

	.dataa(!\regs[8][19]~q ),
	.datab(!\regs[0][19]~q ),
	.datac(!\regs[12][19]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[4][19]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \regs[5][19]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][19]~q ) ) ) ) # ( !\regs[5][19]~q  & ( \imem~18_combout  & ( (\regs[1][19]~q  & \imem~15_combout ) ) ) ) # ( \regs[5][19]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[13][19]~q )) # (\imem~15_combout  & ((\regs[9][19]~q ))) ) ) ) # ( !\regs[5][19]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[13][19]~q )) # (\imem~15_combout  & ((\regs[9][19]~q ))) ) ) )

	.dataa(!\regs[1][19]~q ),
	.datab(!\regs[13][19]~q ),
	.datac(!\regs[9][19]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[5][19]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N48
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[14][19]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][19]~q ))) # (\imem~15_combout  & (\regs[2][19]~q )) ) ) ) # ( !\regs[14][19]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][19]~q ))) # 
// (\imem~15_combout  & (\regs[2][19]~q )) ) ) ) # ( \regs[14][19]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][19]~q ) ) ) ) # ( !\regs[14][19]~q  & ( !\imem~18_combout  & ( (\imem~15_combout  & \regs[10][19]~q ) ) ) )

	.dataa(!\regs[2][19]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[10][19]~q ),
	.datad(!\regs[6][19]~q ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N36
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \Mux44~2_combout  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\Mux44~3_combout ) ) ) ) # ( !\Mux44~2_combout  & ( \imem~12_combout  & ( (\Mux44~3_combout  & !\imem~6_combout ) ) ) ) # ( \Mux44~2_combout  & ( !\imem~12_combout  & 
// ( (!\imem~6_combout  & ((\Mux44~1_combout ))) # (\imem~6_combout  & (\Mux44~0_combout )) ) ) ) # ( !\Mux44~2_combout  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\Mux44~1_combout ))) # (\imem~6_combout  & (\Mux44~0_combout )) ) ) )

	.dataa(!\Mux44~3_combout ),
	.datab(!\imem~6_combout ),
	.datac(!\Mux44~0_combout ),
	.datad(!\Mux44~1_combout ),
	.datae(!\Mux44~2_combout ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \aluin2_A~14 (
// Equation(s):
// \aluin2_A~14_combout  = ( \imem~49_combout  & ( \Mux44~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux44~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # ((!\aluimm_D~1_combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux44~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & (!\mispred~combout  & \aluimm_D~1_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~14 .extended_lut = "off";
defparam \aluin2_A~14 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \aluin2_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19] .is_wysiwyg = "true";
defparam \aluin2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( !\aluin1_A[20]~DUPLICATE_q  $ (aluin2_A[20]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~70  = CARRY(( !\aluin1_A[20]~DUPLICATE_q  $ (aluin2_A[20]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~71  = SHARE((\aluin1_A[20]~DUPLICATE_q  & !aluin2_A[20]))

	.dataa(gnd),
	.datab(!\aluin1_A[20]~DUPLICATE_q ),
	.datac(!aluin2_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(\Add4~107 ),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout(\Add4~71 ));
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N3
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( !aluin1_A[21] $ (\aluin2_A[21]~DUPLICATE_q ) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~66  = CARRY(( !aluin1_A[21] $ (\aluin2_A[21]~DUPLICATE_q ) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~67  = SHARE((aluin1_A[21] & !\aluin2_A[21]~DUPLICATE_q ))

	.dataa(!aluin1_A[21]),
	.datab(gnd),
	.datac(!\aluin2_A[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(\Add4~71 ),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout(\Add4~67 ));
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout  & \Selector55~0_combout ))

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h0030003000300030;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \aluin1_A[5]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((aluin1_A[4]))) # (aluin2_A[1] & (\aluin1_A[2]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[5]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & 
// ((aluin1_A[4]))) # (aluin2_A[1] & (\aluin1_A[2]~DUPLICATE_q )) ) ) ) # ( \aluin1_A[5]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (\aluin1_A[3]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[5]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( 
// (\aluin1_A[3]~DUPLICATE_q  & aluin2_A[1]) ) ) )

	.dataa(!\aluin1_A[3]~DUPLICATE_q ),
	.datab(!\aluin1_A[2]~DUPLICATE_q ),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[4]),
	.datae(!\aluin1_A[5]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N15
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( !\aluin2_A[3]~DUPLICATE_q  & ( (!aluin2_A[2] & ((\ShiftLeft0~1_combout ))) # (aluin2_A[2] & (\ShiftLeft0~0_combout )) ) )

	.dataa(gnd),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h03CF03CF00000000;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N46
dffeas \aluin1_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20] .is_wysiwyg = "true";
defparam \aluin1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( aluin1_A[19] & ( aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[20]))) # (aluin2_A[1] & (\aluin1_A[18]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[19] & ( aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[20]))) # (aluin2_A[1] & 
// (\aluin1_A[18]~DUPLICATE_q )) ) ) ) # ( aluin1_A[19] & ( !aluin2_A[0] & ( (aluin2_A[1]) # (\aluin1_A[21]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[19] & ( !aluin2_A[0] & ( (\aluin1_A[21]~DUPLICATE_q  & !aluin2_A[1]) ) ) )

	.dataa(!\aluin1_A[21]~DUPLICATE_q ),
	.datab(!\aluin1_A[18]~DUPLICATE_q ),
	.datac(!aluin1_A[20]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[19]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h550055FF0F330F33;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \aluin1_A[11]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((aluin1_A[12]))) # (aluin2_A[1] & (aluin1_A[10])) ) ) ) # ( !\aluin1_A[11]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & 
// ((aluin1_A[12]))) # (aluin2_A[1] & (aluin1_A[10])) ) ) ) # ( \aluin1_A[11]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (\aluin1_A[13]~DUPLICATE_q ) # (aluin2_A[1]) ) ) ) # ( !\aluin1_A[11]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] 
// & \aluin1_A[13]~DUPLICATE_q ) ) ) )

	.dataa(!aluin1_A[10]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[12]),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!\aluin1_A[11]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( aluin1_A[17] & ( aluin1_A[16] & ( (!aluin2_A[1]) # ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[15])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[14]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[17] & ( aluin1_A[16] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[15] & ((aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1]) # (\aluin1_A[14]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[17] & ( !aluin1_A[16] & ( (!\aluin2_A[0]~DUPLICATE_q  & (((!aluin2_A[1])) # 
// (aluin1_A[15]))) # (\aluin2_A[0]~DUPLICATE_q  & (((\aluin1_A[14]~DUPLICATE_q  & aluin2_A[1])))) ) ) ) # ( !aluin1_A[17] & ( !aluin1_A[16] & ( (aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[15])) # (\aluin2_A[0]~DUPLICATE_q  & 
// ((\aluin1_A[14]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin1_A[15]),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[17]),
	.dataf(!aluin1_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h0053F0530F53FF53;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( aluin1_A[9] & ( aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[8])) # (aluin2_A[1] & ((\aluin1_A[6]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[9] & ( aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[8])) # (aluin2_A[1] & 
// ((\aluin1_A[6]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[9] & ( !aluin2_A[0] & ( (!aluin2_A[1]) # (aluin1_A[7]) ) ) ) # ( !aluin1_A[9] & ( !aluin2_A[0] & ( (aluin1_A[7] & aluin2_A[1]) ) ) )

	.dataa(!aluin1_A[8]),
	.datab(!\aluin1_A[6]~DUPLICATE_q ),
	.datac(!aluin1_A[7]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[9]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~35_combout  & ( \ShiftLeft0~30_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~35_combout  & 
// ( \ShiftLeft0~30_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~35_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!\ShiftLeft0~35_combout ),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h404C707C434F737F;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N30
cyclonev_lcell_comb \Selector35~8 (
// Equation(s):
// \Selector35~8_combout  = ( \ShiftLeft0~2_combout  & ( \ShiftLeft0~54_combout  & ( \Selector35~1_combout  ) ) ) # ( !\ShiftLeft0~2_combout  & ( \ShiftLeft0~54_combout  & ( (\Selector35~1_combout  & !aluin2_A[4]) ) ) ) # ( \ShiftLeft0~2_combout  & ( 
// !\ShiftLeft0~54_combout  & ( (\Selector35~1_combout  & aluin2_A[4]) ) ) )

	.dataa(gnd),
	.datab(!\Selector35~1_combout ),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(!\ShiftLeft0~2_combout ),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~8 .extended_lut = "off";
defparam \Selector35~8 .lut_mask = 64'h0000030330303333;
defparam \Selector35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( (!\alufunc_A[4]~DUPLICATE_q  & (alufunc_A[5] & alufunc_A[3])) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'h0202020200000000;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \aluin1_A[22]~DUPLICATE_q  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[23]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[24]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[22]~DUPLICATE_q  & ( aluin2_A[1] & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[23]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[24]~DUPLICATE_q )) ) ) ) # ( \aluin1_A[22]~DUPLICATE_q  & ( !aluin2_A[1] & ( (\aluin1_A[21]~DUPLICATE_q ) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( 
// !\aluin1_A[22]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & \aluin1_A[21]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[24]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\aluin1_A[21]~DUPLICATE_q ),
	.datad(!\aluin1_A[23]~DUPLICATE_q ),
	.datae(!\aluin1_A[22]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \aluin1_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29] .is_wysiwyg = "true";
defparam \aluin1_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N24
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( aluin1_A[31] & ( \aluin2_A[0]~DUPLICATE_q  & ( (aluin2_A[1]) # (\aluin1_A[30]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[31] & ( \aluin2_A[0]~DUPLICATE_q  & ( (\aluin1_A[30]~DUPLICATE_q  & !aluin2_A[1]) ) ) ) # ( aluin1_A[31] & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( (aluin1_A[29]) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[31] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & aluin1_A[29]) ) ) )

	.dataa(!\aluin1_A[30]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(gnd),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[31]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h00CC33FF44447777;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~6_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (aluin1_A[31])))) ) ) ) # ( 
// !\ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~6_combout  & (!aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (aluin1_A[31])))) ) ) ) # ( \ShiftRight0~7_combout  & ( 
// !\ShiftRight0~8_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~6_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\ShiftRight0~8_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~6_combout  & (!aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & aluin1_A[31])))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h20252A2F70757A7F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N27
cyclonev_lcell_comb \Selector35~6 (
// Equation(s):
// \Selector35~6_combout  = ( \ShiftRight0~9_combout  & ( (\Selector31~0_combout  & (((!\ShiftRight0~5_combout  & !aluin2_A[4])) # (aluin1_A[31]))) ) ) # ( !\ShiftRight0~9_combout  & ( (\Selector31~0_combout  & (aluin1_A[31] & ((aluin2_A[4]) # 
// (\ShiftRight0~5_combout )))) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~6 .extended_lut = "off";
defparam \Selector35~6 .lut_mask = 64'h0111011151115111;
defparam \Selector35~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( sxtimm_A[29] ) + ( \aluin1_A[20]~DUPLICATE_q  ) + ( \Add1~114  ))
// \Add1~102  = CARRY(( sxtimm_A[29] ) + ( \aluin1_A[20]~DUPLICATE_q  ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[20]~DUPLICATE_q ),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( pcpred_A[20] ) + ( sxtimm_A[29] ) + ( \Add0~114  ))
// \Add0~102  = CARRY(( pcpred_A[20] ) + ( sxtimm_A[29] ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[29]),
	.datad(!pcpred_A[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = ( \Add0~101_sumout  & ( (!\Selector56~10_combout  & (((\Add1~101_sumout  & \dojump~combout )))) # (\Selector56~10_combout  & (((\Add1~101_sumout  & \dojump~combout )) # (\dobranch~0_combout ))) ) ) # ( !\Add0~101_sumout  & ( 
// (\Add1~101_sumout  & (\dojump~combout  & ((!\Selector56~10_combout ) # (!\dobranch~0_combout )))) ) )

	.dataa(!\Selector56~10_combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~101_sumout ),
	.datad(!\dojump~combout ),
	.datae(gnd),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~50 .extended_lut = "off";
defparam \PC~50 .lut_mask = 64'h000E000E111F111F;
defparam \PC~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( \stall~combout  & ( ((\Add2~61_sumout  & !\mispred~combout )) # (\PC~50_combout ) ) ) # ( !\stall~combout  & ( ((!\mispred~combout  & PC[20])) # (\PC~50_combout ) ) )

	.dataa(!\Add2~61_sumout ),
	.datab(!\mispred~combout ),
	.datac(!\PC~50_combout ),
	.datad(!PC[20]),
	.datae(gnd),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "off";
defparam \PC~51 .lut_mask = 64'h0FCF0FCF4F4F4F4F;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add2~98  ))
// \Add2~62  = CARRY(( PC[20] ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N56
dffeas \pcpred_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[20] .is_wysiwyg = "true";
defparam \pcpred_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[21] ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[21] ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[21]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N57
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( sxtimm_A[29] ) + ( aluin1_A[21] ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( sxtimm_A[29] ) + ( aluin1_A[21] ) + ( \Add1~102  ))

	.dataa(!aluin1_A[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = ( \Add1~97_sumout  & ( (!\Selector56~10_combout  & (((\dojump~combout )))) # (\Selector56~10_combout  & ((!\dobranch~0_combout  & ((\dojump~combout ))) # (\dobranch~0_combout  & (\Add0~97_sumout )))) ) ) # ( !\Add1~97_sumout  & ( 
// (\Selector56~10_combout  & (\dobranch~0_combout  & \Add0~97_sumout )) ) )

	.dataa(!\Selector56~10_combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~97_sumout ),
	.datad(!\dojump~combout ),
	.datae(gnd),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~48 .extended_lut = "off";
defparam \PC~48 .lut_mask = 64'h0101010101EF01EF;
defparam \PC~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = ( \PC~48_combout  ) # ( !\PC~48_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[21]))) # (\stall~combout  & (\Add2~57_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~57_sumout ),
	.datad(!PC[21]),
	.datae(gnd),
	.dataf(!\PC~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~49 .extended_lut = "off";
defparam \PC~49 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N20
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( PC[21] ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N59
dffeas \pcpred_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21] .is_wysiwyg = "true";
defparam \pcpred_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = ( \aluin2_A[21]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin1_A[21]))) ) ) # ( !\aluin2_A[21]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin1_A[21]))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[21]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin2_A[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~4 .extended_lut = "off";
defparam \Selector35~4 .lut_mask = 64'h05FA05FA5FA05FA0;
defparam \Selector35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = ( \Selector35~4_combout  & ( ((\Selector38~1_combout  & pcpred_A[21])) # (\Selector35~0_combout ) ) ) # ( !\Selector35~4_combout  & ( (\Selector38~1_combout  & pcpred_A[21]) ) )

	.dataa(gnd),
	.datab(!\Selector38~1_combout ),
	.datac(!pcpred_A[21]),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Selector35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~5 .extended_lut = "off";
defparam \Selector35~5 .lut_mask = 64'h0303030303FF03FF;
defparam \Selector35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = ( !\alufunc_A[4]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (alufunc_A[5] & !alufunc_A[3])) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\alufunc_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~3 .extended_lut = "off";
defparam \Selector35~3 .lut_mask = 64'h0A000A0000000000;
defparam \Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N36
cyclonev_lcell_comb \Selector35~9 (
// Equation(s):
// \Selector35~9_combout  = ( alufunc_A[1] & ( \Selector35~3_combout  & ( (alufunc_A[2] & ((!\aluin2_A[21]~DUPLICATE_q  $ (!\aluin1_A[21]~DUPLICATE_q )) # (\Selector35~2_combout ))) ) ) ) # ( !alufunc_A[1] & ( \Selector35~3_combout  & ( !alufunc_A[2] ) ) ) # 
// ( alufunc_A[1] & ( !\Selector35~3_combout  & ( (alufunc_A[2] & (\Selector35~2_combout  & (!\aluin2_A[21]~DUPLICATE_q  $ (\aluin1_A[21]~DUPLICATE_q )))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector35~2_combout ),
	.datac(!\aluin2_A[21]~DUPLICATE_q ),
	.datad(!\aluin1_A[21]~DUPLICATE_q ),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~9 .extended_lut = "off";
defparam \Selector35~9 .lut_mask = 64'h00001001AAAA1551;
defparam \Selector35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( \aluin1_A[20]~DUPLICATE_q  ) + ( aluin2_A[20] ) + ( \Add3~106  ))
// \Add3~70  = CARRY(( \aluin1_A[20]~DUPLICATE_q  ) + ( aluin2_A[20] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[20]),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N3
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( \aluin2_A[21]~DUPLICATE_q  ) + ( aluin1_A[21] ) + ( \Add3~70  ))
// \Add3~66  = CARRY(( \aluin2_A[21]~DUPLICATE_q  ) + ( aluin1_A[21] ) + ( \Add3~70  ))

	.dataa(!aluin1_A[21]),
	.datab(gnd),
	.datac(!\aluin2_A[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N42
cyclonev_lcell_comb \Selector35~10 (
// Equation(s):
// \Selector35~10_combout  = ( !\Selector35~9_combout  & ( \Add3~65_sumout  & ( (!\Selector35~6_combout  & !\Selector35~5_combout ) ) ) ) # ( \Selector35~9_combout  & ( !\Add3~65_sumout  & ( (!\Selector35~6_combout  & (!alufunc_A[2] & !\Selector35~5_combout 
// )) ) ) ) # ( !\Selector35~9_combout  & ( !\Add3~65_sumout  & ( (!\Selector35~6_combout  & !\Selector35~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector35~6_combout ),
	.datac(!alufunc_A[2]),
	.datad(!\Selector35~5_combout ),
	.datae(!\Selector35~9_combout ),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~10 .extended_lut = "off";
defparam \Selector35~10 .lut_mask = 64'hCC00C000CC000000;
defparam \Selector35~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N39
cyclonev_lcell_comb \Selector35~7 (
// Equation(s):
// \Selector35~7_combout  = ( \Selector35~2_combout  & ( \Selector35~10_combout  & ( ((!alufunc_A[1] & (!alufunc_A[2] & \Add4~65_sumout ))) # (\Selector35~8_combout ) ) ) ) # ( !\Selector35~2_combout  & ( \Selector35~10_combout  & ( \Selector35~8_combout  ) 
// ) ) # ( \Selector35~2_combout  & ( !\Selector35~10_combout  ) ) # ( !\Selector35~2_combout  & ( !\Selector35~10_combout  ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[2]),
	.datac(!\Add4~65_sumout ),
	.datad(!\Selector35~8_combout ),
	.datae(!\Selector35~2_combout ),
	.dataf(!\Selector35~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~7 .extended_lut = "off";
defparam \Selector35~7 .lut_mask = 64'hFFFFFFFF00FF08FF;
defparam \Selector35~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N40
dffeas \memaddr_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N34
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N38
dffeas \RTval_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[21] .is_wysiwyg = "true";
defparam \RTval_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N41
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y20_N44
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450140BC00C8040000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N42
cyclonev_lcell_comb \wregval_M[21]~53 (
// Equation(s):
// \wregval_M[21]~53_combout  = ( dmem_rtl_0_bypass[71] & ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!dmem_rtl_0_bypass[72]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ) # 
// (\dmem~7_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (dmem_rtl_0_bypass[72] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!dmem_rtl_0_bypass[72]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (dmem_rtl_0_bypass[72] & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~53 .extended_lut = "off";
defparam \wregval_M[21]~53 .lut_mask = 64'h0010AFBF4050EFFF;
defparam \wregval_M[21]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \wregval_M[21]~54 (
// Equation(s):
// \wregval_M[21]~54_combout  = ( memaddr_M[21] & ( \wregval_M[21]~53_combout  & ( ((!\ldmem_M~q ) # (\wregval_M[31]~25_combout )) # (\wregval_M[29]~1_combout ) ) ) ) # ( !memaddr_M[21] & ( \wregval_M[21]~53_combout  & ( (\wregval_M[31]~25_combout ) # 
// (\wregval_M[29]~1_combout ) ) ) ) # ( memaddr_M[21] & ( !\wregval_M[21]~53_combout  & ( (!\ldmem_M~q ) # (\wregval_M[31]~25_combout ) ) ) ) # ( !memaddr_M[21] & ( !\wregval_M[21]~53_combout  & ( \wregval_M[31]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(!\wregval_M[31]~25_combout ),
	.datad(!\ldmem_M~q ),
	.datae(!memaddr_M[21]),
	.dataf(!\wregval_M[21]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[21]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[21]~54 .extended_lut = "off";
defparam \wregval_M[21]~54 .lut_mask = 64'h0F0FFF0F3F3FFF3F;
defparam \wregval_M[21]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \regs[6][21]~feeder (
// Equation(s):
// \regs[6][21]~feeder_combout  = ( \wregval_M[21]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[21]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][21]~feeder .extended_lut = "off";
defparam \regs[6][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N43
dffeas \regs[6][21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \regs[7][21]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[4][21]~q )) # (\imem~67_combout  & ((\regs[5][21]~q ))) ) ) ) # ( !\regs[7][21]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[4][21]~q )) # 
// (\imem~67_combout  & ((\regs[5][21]~q ))) ) ) ) # ( \regs[7][21]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][21]~q ) ) ) ) # ( !\regs[7][21]~q  & ( !\imem~75_combout  & ( (\regs[6][21]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[6][21]~q ),
	.datab(!\regs[4][21]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[5][21]~q ),
	.datae(!\regs[7][21]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[13][21]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][21]~q ) ) ) ) # ( !\regs[13][21]~q  & ( \imem~75_combout  & ( (\regs[12][21]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][21]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[14][21]~q ))) # (\imem~67_combout  & (\regs[15][21]~q )) ) ) ) # ( !\regs[13][21]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[14][21]~q ))) # (\imem~67_combout  & (\regs[15][21]~q )) ) ) )

	.dataa(!\regs[12][21]~q ),
	.datab(!\regs[15][21]~q ),
	.datac(!\regs[14][21]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][21]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N0
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \regs[1][21]~q  & ( \imem~67_combout  & ( (\imem~75_combout ) # (\regs[3][21]~q ) ) ) ) # ( !\regs[1][21]~q  & ( \imem~67_combout  & ( (\regs[3][21]~q  & !\imem~75_combout ) ) ) ) # ( \regs[1][21]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & (\regs[2][21]~q )) # (\imem~75_combout  & ((\regs[0][21]~q ))) ) ) ) # ( !\regs[1][21]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[2][21]~q )) # (\imem~75_combout  & ((\regs[0][21]~q ))) ) ) )

	.dataa(!\regs[3][21]~q ),
	.datab(!\regs[2][21]~q ),
	.datac(!\regs[0][21]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[1][21]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \regs[10][21]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][21]~q )) # (\imem~67_combout  & ((\regs[9][21]~q ))) ) ) ) # ( !\regs[10][21]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][21]~q )) # 
// (\imem~67_combout  & ((\regs[9][21]~q ))) ) ) ) # ( \regs[10][21]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][21]~q ) ) ) ) # ( !\regs[10][21]~q  & ( !\imem~75_combout  & ( (\regs[11][21]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[8][21]~q ),
	.datab(!\regs[11][21]~q ),
	.datac(!\regs[9][21]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~0_combout  & ( \Mux10~2_combout  & ( (!\imem~80_combout ) # ((!\imem~87_combout  & ((\Mux10~3_combout ))) # (\imem~87_combout  & (\Mux10~1_combout ))) ) ) ) # ( !\Mux10~0_combout  & ( \Mux10~2_combout  & ( (!\imem~80_combout  
// & (((!\imem~87_combout )))) # (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux10~3_combout ))) # (\imem~87_combout  & (\Mux10~1_combout )))) ) ) ) # ( \Mux10~0_combout  & ( !\Mux10~2_combout  & ( (!\imem~80_combout  & (((\imem~87_combout )))) # 
// (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux10~3_combout ))) # (\imem~87_combout  & (\Mux10~1_combout )))) ) ) ) # ( !\Mux10~0_combout  & ( !\Mux10~2_combout  & ( (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux10~3_combout ))) # (\imem~87_combout 
//  & (\Mux10~1_combout )))) ) ) )

	.dataa(!\Mux10~1_combout ),
	.datab(!\Mux10~3_combout ),
	.datac(!\imem~80_combout ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux10~0_combout ),
	.dataf(!\Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N32
dffeas \aluin1_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21] .is_wysiwyg = "true";
defparam \aluin1_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N0
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( \aluin1_A[20]~DUPLICATE_q  & ( \aluin1_A[23]~DUPLICATE_q  & ( (!aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[22])))) # (aluin2_A[1] & (((aluin1_A[21])) # (aluin2_A[0]))) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( 
// \aluin1_A[23]~DUPLICATE_q  & ( (!aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[22])))) # (aluin2_A[1] & (!aluin2_A[0] & ((aluin1_A[21])))) ) ) ) # ( \aluin1_A[20]~DUPLICATE_q  & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!aluin2_A[1] & (aluin2_A[0] & 
// (aluin1_A[22]))) # (aluin2_A[1] & (((aluin1_A[21])) # (aluin2_A[0]))) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!aluin2_A[1] & (aluin2_A[0] & (aluin1_A[22]))) # (aluin2_A[1] & (!aluin2_A[0] & ((aluin1_A[21])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[22]),
	.datad(!aluin1_A[21]),
	.datae(!\aluin1_A[20]~DUPLICATE_q ),
	.dataf(!\aluin1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h024613578ACE9BDF;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N19
dffeas \aluin1_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( aluin1_A[24] & ( aluin1_A[26] & ( ((!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[27]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[25])))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[24] & ( aluin1_A[26] & ( (!aluin2_A[0] & 
// ((!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[27]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[25]))))) # (aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[24] & ( !aluin1_A[26] & ( (!aluin2_A[0] & ((!\aluin2_A[1]~DUPLICATE_q  & 
// (\aluin1_A[27]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[25]))))) # (aluin2_A[0] & (((\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[24] & ( !aluin1_A[26] & ( (!aluin2_A[0] & ((!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[27]~DUPLICATE_q )) # 
// (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[25]))))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!\aluin1_A[27]~DUPLICATE_q ),
	.datac(!aluin1_A[25]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[24]),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N36
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \aluin2_A[2]~DUPLICATE_q  & ( \ShiftLeft0~14_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~15_combout )) # (aluin2_A[3] & ((\ShiftLeft0~9_combout ))) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( \ShiftLeft0~14_combout  & ( 
// (!aluin2_A[3]) # (\ShiftLeft0~16_combout ) ) ) ) # ( \aluin2_A[2]~DUPLICATE_q  & ( !\ShiftLeft0~14_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~15_combout )) # (aluin2_A[3] & ((\ShiftLeft0~9_combout ))) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( 
// !\ShiftLeft0~14_combout  & ( (aluin2_A[3] & \ShiftLeft0~16_combout ) ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!\aluin2_A[2]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h00334747CCFF4747;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~11_combout  & ( (!aluin2_A[3]) # ((!\aluin2_A[2]~DUPLICATE_q  & \ShiftLeft0~6_combout )) ) ) ) # ( !\ShiftLeft0~10_combout  & ( \ShiftLeft0~11_combout  & ( (!aluin2_A[3] & 
// (\aluin2_A[2]~DUPLICATE_q )) # (aluin2_A[3] & (!\aluin2_A[2]~DUPLICATE_q  & \ShiftLeft0~6_combout )) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~11_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # (\ShiftLeft0~6_combout ))) ) ) ) # ( 
// !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~11_combout  & ( (aluin2_A[3] & (!\aluin2_A[2]~DUPLICATE_q  & \ShiftLeft0~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[3]),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h0030C0F00C3CCCFC;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N42
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( aluin2_A[4] & ( (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout  & \ShiftLeft0~46_combout )) ) ) # ( !aluin2_A[4] & ( (\ShiftLeft0~47_combout  & (\alufunc_A[0]~DUPLICATE_q  & !\ShiftRight0~5_combout )) ) )

	.dataa(!\ShiftLeft0~47_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftLeft0~46_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h1010101000300030;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[22] ) + ( \Add0~98  ))
// \Add0~70  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[22] ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[22]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( sxtimm_A[29] ) + ( aluin1_A[22] ) + ( \Add1~98  ))
// \Add1~70  = CARRY(( sxtimm_A[29] ) + ( aluin1_A[22] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[22]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \Selector56~10_combout  & ( \Add1~69_sumout  & ( (!\dobranch~0_combout  & ((\dojump~combout ))) # (\dobranch~0_combout  & (\Add0~69_sumout )) ) ) ) # ( !\Selector56~10_combout  & ( \Add1~69_sumout  & ( \dojump~combout  ) ) ) # ( 
// \Selector56~10_combout  & ( !\Add1~69_sumout  & ( (\dobranch~0_combout  & \Add0~69_sumout ) ) ) )

	.dataa(!\dobranch~0_combout ),
	.datab(!\Add0~69_sumout ),
	.datac(gnd),
	.datad(!\dojump~combout ),
	.datae(!\Selector56~10_combout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h0000111100FF11BB;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( PC[22] & ( \stall~combout  & ( ((\Add2~29_sumout  & !\mispred~combout )) # (\PC~34_combout ) ) ) ) # ( !PC[22] & ( \stall~combout  & ( ((\Add2~29_sumout  & !\mispred~combout )) # (\PC~34_combout ) ) ) ) # ( PC[22] & ( !\stall~combout  
// & ( (!\mispred~combout ) # (\PC~34_combout ) ) ) ) # ( !PC[22] & ( !\stall~combout  & ( \PC~34_combout  ) ) )

	.dataa(!\PC~34_combout ),
	.datab(!\Add2~29_sumout ),
	.datac(gnd),
	.datad(!\mispred~combout ),
	.datae(!PC[22]),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h5555FF5577557755;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add2~58  ))
// \Add2~30  = CARRY(( PC[22] ) + ( GND ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N2
dffeas \pcpred_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[22] .is_wysiwyg = "true";
defparam \pcpred_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[23] ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[23] ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[23]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( sxtimm_A[29] ) + ( \aluin1_A[23]~DUPLICATE_q  ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( sxtimm_A[29] ) + ( \aluin1_A[23]~DUPLICATE_q  ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[23]~DUPLICATE_q ),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \Add1~65_sumout  & ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((\Add0~65_sumout ))) ) ) ) # ( !\Add1~65_sumout  & ( \Selector56~10_combout  & ( (\Add0~65_sumout  & 
// \dobranch~0_combout ) ) ) ) # ( \Add1~65_sumout  & ( !\Selector56~10_combout  & ( \dojump~combout  ) ) )

	.dataa(!\dojump~combout ),
	.datab(gnd),
	.datac(!\Add0~65_sumout ),
	.datad(!\dobranch~0_combout ),
	.datae(!\Add1~65_sumout ),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h00005555000F550F;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \PC~32_combout  ) # ( !\PC~32_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[23]))) # (\stall~combout  & (\Add2~25_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!PC[23]),
	.datae(gnd),
	.dataf(!\PC~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N49
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N3
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( PC[23] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \pcpred_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[23] .is_wysiwyg = "true";
defparam \pcpred_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[24] ) + ( \Add0~66  ))
// \Add0~94  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[24] ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[24]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( aluin1_A[24] ) + ( sxtimm_A[29] ) + ( \Add1~66  ))
// \Add1~94  = CARRY(( aluin1_A[24] ) + ( sxtimm_A[29] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(gnd),
	.datad(!aluin1_A[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N33
cyclonev_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = ( \Add1~93_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~93_sumout ))))) ) ) # ( !\Add1~93_sumout  & ( 
// (\dobranch~0_combout  & (\Selector56~10_combout  & \Add0~93_sumout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Selector56~10_combout ),
	.datad(!\Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~46 .extended_lut = "off";
defparam \PC~46 .lut_mask = 64'h0003000354575457;
defparam \PC~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N57
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( \PC~46_combout  ) # ( !\PC~46_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[24]))) # (\stall~combout  & (\Add2~53_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~53_sumout ),
	.datad(!PC[24]),
	.datae(gnd),
	.dataf(!\PC~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "off";
defparam \PC~47 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N58
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add2~26  ))
// \Add2~54  = CARRY(( PC[24] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N8
dffeas \pcpred_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[24] .is_wysiwyg = "true";
defparam \pcpred_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[25] ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[25] ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[25]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( sxtimm_A[29] ) + ( aluin1_A[25] ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( sxtimm_A[29] ) + ( aluin1_A[25] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(!aluin1_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = ( \Add1~89_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~89_sumout ))))) ) ) # ( !\Add1~89_sumout  & ( 
// (\dobranch~0_combout  & (\Add0~89_sumout  & \Selector56~10_combout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~89_sumout ),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~44 .extended_lut = "off";
defparam \PC~44 .lut_mask = 64'h0003000355475547;
defparam \PC~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N45
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( PC[25] & ( \stall~combout  & ( ((!\mispred~combout  & \Add2~49_sumout )) # (\PC~44_combout ) ) ) ) # ( !PC[25] & ( \stall~combout  & ( ((!\mispred~combout  & \Add2~49_sumout )) # (\PC~44_combout ) ) ) ) # ( PC[25] & ( !\stall~combout  
// & ( (!\mispred~combout ) # (\PC~44_combout ) ) ) ) # ( !PC[25] & ( !\stall~combout  & ( \PC~44_combout  ) ) )

	.dataa(!\mispred~combout ),
	.datab(!\Add2~49_sumout ),
	.datac(gnd),
	.datad(!\PC~44_combout ),
	.datae(!PC[25]),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "off";
defparam \PC~45 .lut_mask = 64'h00FFAAFF22FF22FF;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N47
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N9
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( PC[25] ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \pcpred_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[25] .is_wysiwyg = "true";
defparam \pcpred_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( pcpred_A[26] ) + ( sxtimm_A[29] ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( pcpred_A[26] ) + ( sxtimm_A[29] ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[29]),
	.datad(!pcpred_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( sxtimm_A[29] ) + ( aluin1_A[26] ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( sxtimm_A[29] ) + ( aluin1_A[26] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(!aluin1_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( \Add1~85_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~85_sumout ))))) ) ) # ( !\Add1~85_sumout  & ( 
// (\dobranch~0_combout  & (\Add0~85_sumout  & \Selector56~10_combout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~85_sumout ),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h0003000355475547;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( PC[26] & ( \stall~combout  & ( ((!\mispred~combout  & \Add2~45_sumout )) # (\PC~42_combout ) ) ) ) # ( !PC[26] & ( \stall~combout  & ( ((!\mispred~combout  & \Add2~45_sumout )) # (\PC~42_combout ) ) ) ) # ( PC[26] & ( !\stall~combout  
// & ( (!\mispred~combout ) # (\PC~42_combout ) ) ) ) # ( !PC[26] & ( !\stall~combout  & ( \PC~42_combout  ) ) )

	.dataa(gnd),
	.datab(!\PC~42_combout ),
	.datac(!\mispred~combout ),
	.datad(!\Add2~45_sumout ),
	.datae(!PC[26]),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "off";
defparam \PC~43 .lut_mask = 64'h3333F3F333F333F3;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N38
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( PC[26] ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N14
dffeas \pcpred_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26] .is_wysiwyg = "true";
defparam \pcpred_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[27] ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[27] ) + ( \Add0~86  ))

	.dataa(!pcpred_A[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \aluin1_A[27]~DUPLICATE_q  ) + ( sxtimm_A[29] ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( \aluin1_A[27]~DUPLICATE_q  ) + ( sxtimm_A[29] ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(gnd),
	.datad(!\aluin1_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N33
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( \Add1~81_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~81_sumout ))))) ) ) # ( !\Add1~81_sumout  & ( 
// (\dobranch~0_combout  & (\Add0~81_sumout  & \Selector56~10_combout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~81_sumout ),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h0003000355475547;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N57
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( \PC~40_combout  ) # ( !\PC~40_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[27]))) # (\stall~combout  & (\Add2~41_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~41_sumout ),
	.datad(!PC[27]),
	.datae(gnd),
	.dataf(!\PC~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "off";
defparam \PC~41 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N59
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( PC[27] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \pcpred_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[27] .is_wysiwyg = "true";
defparam \pcpred_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N8
dffeas \regs[7][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N32
dffeas \regs[15][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[27]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N56
dffeas \regs[3][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N20
dffeas \regs[11][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[11][27]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][27]~q )) # (\imem~15_combout  & ((\regs[3][27]~q ))) ) ) ) # ( !\regs[11][27]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][27]~q )) # 
// (\imem~15_combout  & ((\regs[3][27]~q ))) ) ) ) # ( \regs[11][27]~q  & ( !\imem~18_combout  & ( (\imem~15_combout ) # (\regs[15][27]~q ) ) ) ) # ( !\regs[11][27]~q  & ( !\imem~18_combout  & ( (\regs[15][27]~q  & !\imem~15_combout ) ) ) )

	.dataa(!\regs[7][27]~q ),
	.datab(!\regs[15][27]~q ),
	.datac(!\regs[3][27]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][27]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h330033FF550F550F;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N49
dffeas \regs[1][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N50
dffeas \regs[9][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N44
dffeas \regs[13][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N37
dffeas \regs[5][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \regs[5][27]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][27]~q ) ) ) ) # ( !\regs[5][27]~q  & ( \imem~18_combout  & ( (\regs[1][27]~q  & \imem~15_combout ) ) ) ) # ( \regs[5][27]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[13][27]~q ))) # (\imem~15_combout  & (\regs[9][27]~q )) ) ) ) # ( !\regs[5][27]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[13][27]~q ))) # (\imem~15_combout  & (\regs[9][27]~q )) ) ) )

	.dataa(!\regs[1][27]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[9][27]~q ),
	.datad(!\regs[13][27]~q ),
	.datae(!\regs[5][27]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N45
cyclonev_lcell_comb \regs[2][27]~feeder (
// Equation(s):
// \regs[2][27]~feeder_combout  = ( \wregval_M[27]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][27]~feeder .extended_lut = "off";
defparam \regs[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N46
dffeas \regs[2][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N49
dffeas \regs[10][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \regs[14][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \regs[6][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \regs[14][27]~q  & ( \regs[6][27]~q  & ( (!\imem~15_combout ) # ((!\imem~18_combout  & ((\regs[10][27]~q ))) # (\imem~18_combout  & (\regs[2][27]~q ))) ) ) ) # ( !\regs[14][27]~q  & ( \regs[6][27]~q  & ( (!\imem~18_combout  & 
// (((\regs[10][27]~q  & \imem~15_combout )))) # (\imem~18_combout  & (((!\imem~15_combout )) # (\regs[2][27]~q ))) ) ) ) # ( \regs[14][27]~q  & ( !\regs[6][27]~q  & ( (!\imem~18_combout  & (((!\imem~15_combout ) # (\regs[10][27]~q )))) # (\imem~18_combout  
// & (\regs[2][27]~q  & ((\imem~15_combout )))) ) ) ) # ( !\regs[14][27]~q  & ( !\regs[6][27]~q  & ( (\imem~15_combout  & ((!\imem~18_combout  & ((\regs[10][27]~q ))) # (\imem~18_combout  & (\regs[2][27]~q )))) ) ) )

	.dataa(!\regs[2][27]~q ),
	.datab(!\regs[10][27]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\regs[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N16
dffeas \regs[12][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \regs[8][27]~feeder (
// Equation(s):
// \regs[8][27]~feeder_combout  = ( \wregval_M[27]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[27]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][27]~feeder .extended_lut = "off";
defparam \regs[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N49
dffeas \regs[8][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \regs[4][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N30
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[4][27]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][27]~q ) ) ) ) # ( !\regs[4][27]~q  & ( \imem~18_combout  & ( (\imem~15_combout  & \regs[0][27]~q ) ) ) ) # ( \regs[4][27]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[12][27]~q )) # (\imem~15_combout  & ((\regs[8][27]~q ))) ) ) ) # ( !\regs[4][27]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][27]~q )) # (\imem~15_combout  & ((\regs[8][27]~q ))) ) ) )

	.dataa(!\regs[12][27]~q ),
	.datab(!\regs[8][27]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[0][27]~q ),
	.datae(!\regs[4][27]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \Mux36~2_combout  & ( \Mux36~0_combout  & ( ((!\imem~12_combout  & ((\Mux36~1_combout ))) # (\imem~12_combout  & (\Mux36~3_combout ))) # (\imem~6_combout ) ) ) ) # ( !\Mux36~2_combout  & ( \Mux36~0_combout  & ( (!\imem~6_combout  & 
// ((!\imem~12_combout  & ((\Mux36~1_combout ))) # (\imem~12_combout  & (\Mux36~3_combout )))) # (\imem~6_combout  & (((!\imem~12_combout )))) ) ) ) # ( \Mux36~2_combout  & ( !\Mux36~0_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & 
// ((\Mux36~1_combout ))) # (\imem~12_combout  & (\Mux36~3_combout )))) # (\imem~6_combout  & (((\imem~12_combout )))) ) ) ) # ( !\Mux36~2_combout  & ( !\Mux36~0_combout  & ( (!\imem~6_combout  & ((!\imem~12_combout  & ((\Mux36~1_combout ))) # 
// (\imem~12_combout  & (\Mux36~3_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\Mux36~3_combout ),
	.datac(!\Mux36~1_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\Mux36~2_combout ),
	.dataf(!\Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \imem~49_combout  & ( \Mux36~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux36~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\stall~combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0])) # (\mispred~combout )) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux36~4_combout  & ( (\aluimm_D~1_combout  & (!\mispred~combout  & (\stall~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\mispred~combout ),
	.datac(!\stall~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h00000004FFFBFFFF;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N26
dffeas \aluin2_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27] .is_wysiwyg = "true";
defparam \aluin2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N39
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = (\Selector25~1_combout  & (!alufunc_A[3] $ (!aluin2_A[27] $ (\aluin1_A[27]~DUPLICATE_q ))))

	.dataa(!\Selector25~1_combout ),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[27]),
	.datad(!\aluin1_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h1441144114411441;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \aluin2_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[27]~DUPLICATE_q ))) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!\aluin2_A[27]~DUPLICATE_q 
// ))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin1_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h363636366C6C6C6C;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \Selector29~4 (
// Equation(s):
// \Selector29~4_combout  = ( !\Selector29~3_combout  & ( \Selector29~2_combout  & ( (!\Selector35~0_combout  & ((!pcpred_A[27]) # (!\Selector38~1_combout ))) ) ) ) # ( !\Selector29~3_combout  & ( !\Selector29~2_combout  & ( (!pcpred_A[27]) # 
// (!\Selector38~1_combout ) ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!pcpred_A[27]),
	.datac(!\Selector38~1_combout ),
	.datad(gnd),
	.datae(!\Selector29~3_combout ),
	.dataf(!\Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~4 .extended_lut = "off";
defparam \Selector29~4 .lut_mask = 64'hFCFC0000A8A80000;
defparam \Selector29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftRight0~26_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4] & !\ShiftRight0~5_combout )) # (aluin1_A[31]))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( \ShiftRight0~26_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( \ShiftLeft0~7_combout  & ( !\ShiftRight0~26_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((\ShiftRight0~5_combout ) # (aluin2_A[4])))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( 
// !\ShiftRight0~26_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h00CC004C00CC80CC;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N30
cyclonev_lcell_comb \Selector29~5 (
// Equation(s):
// \Selector29~5_combout  = ( \Selector29~1_combout  & ( (!\Selector55~0_combout  & \Selector29~4_combout ) ) ) # ( !\Selector29~1_combout  & ( (\Selector29~4_combout  & ((!\Selector55~0_combout ) # (!\Selector29~0_combout ))) ) )

	.dataa(!\Selector55~0_combout ),
	.datab(gnd),
	.datac(!\Selector29~0_combout ),
	.datad(!\Selector29~4_combout ),
	.datae(gnd),
	.dataf(!\Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~5 .extended_lut = "off";
defparam \Selector29~5 .lut_mask = 64'h00FA00FA00AA00AA;
defparam \Selector29~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( aluin1_A[26] ) + ( \aluin2_A[26]~DUPLICATE_q  ) + ( \Add3~58  ))
// \Add3~54  = CARRY(( aluin1_A[26] ) + ( \aluin2_A[26]~DUPLICATE_q  ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(!\aluin2_A[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin1_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N21
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \aluin2_A[27]~DUPLICATE_q  ) + ( \aluin1_A[27]~DUPLICATE_q  ) + ( \Add3~54  ))
// \Add3~50  = CARRY(( \aluin2_A[27]~DUPLICATE_q  ) + ( \aluin1_A[27]~DUPLICATE_q  ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[27]~DUPLICATE_q ),
	.datad(!\aluin2_A[27]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N28
dffeas \aluin2_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26] .is_wysiwyg = "true";
defparam \aluin2_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N33
cyclonev_lcell_comb \aluin2_A~23 (
// Equation(s):
// \aluin2_A~23_combout  = ( \imem~49_combout  & ( \Mux41~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux41~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\stall~combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux41~4_combout  & ( (\aluimm_D~1_combout  & (\stall~combout  & (!\mispred~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~23 .extended_lut = "off";
defparam \aluin2_A~23 .lut_mask = 64'h00000010FFEFFFFF;
defparam \aluin2_A~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N34
dffeas \aluin2_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[22] .is_wysiwyg = "true";
defparam \aluin2_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( !aluin1_A[22] $ (aluin2_A[22]) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~38  = CARRY(( !aluin1_A[22] $ (aluin2_A[22]) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~39  = SHARE((aluin1_A[22] & !aluin2_A[22]))

	.dataa(gnd),
	.datab(!aluin1_A[22]),
	.datac(gnd),
	.datad(!aluin2_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(\Add4~67 ),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h000033000000CC33;
defparam \Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( !\aluin1_A[23]~DUPLICATE_q  $ (aluin2_A[23]) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~34  = CARRY(( !\aluin1_A[23]~DUPLICATE_q  $ (aluin2_A[23]) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~35  = SHARE((\aluin1_A[23]~DUPLICATE_q  & !aluin2_A[23]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[23]~DUPLICATE_q ),
	.datad(!aluin2_A[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(\Add4~39 ),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( !aluin2_A[24] $ (aluin1_A[24]) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~62  = CARRY(( !aluin2_A[24] $ (aluin1_A[24]) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~63  = SHARE((!aluin2_A[24] & aluin1_A[24]))

	.dataa(gnd),
	.datab(!aluin2_A[24]),
	.datac(!aluin1_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(\Add4~35 ),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout(\Add4~63 ));
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N15
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( !aluin1_A[25] $ (aluin2_A[25]) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~58  = CARRY(( !aluin1_A[25] $ (aluin2_A[25]) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~59  = SHARE((aluin1_A[25] & !aluin2_A[25]))

	.dataa(!aluin1_A[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(\Add4~63 ),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h000055000000AA55;
defparam \Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( !aluin2_A[26] $ (aluin1_A[26]) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~54  = CARRY(( !aluin2_A[26] $ (aluin1_A[26]) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~55  = SHARE((!aluin2_A[26] & aluin1_A[26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[26]),
	.datad(!aluin1_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(\Add4~59 ),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( !\aluin1_A[27]~DUPLICATE_q  $ (\aluin2_A[27]~DUPLICATE_q ) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~50  = CARRY(( !\aluin1_A[27]~DUPLICATE_q  $ (\aluin2_A[27]~DUPLICATE_q ) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~51  = SHARE((\aluin1_A[27]~DUPLICATE_q  & !\aluin2_A[27]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\aluin1_A[27]~DUPLICATE_q ),
	.datac(!\aluin2_A[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(\Add4~55 ),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \Selector29~6 (
// Equation(s):
// \Selector29~6_combout  = ( \Add4~49_sumout  & ( ((!\Selector29~5_combout ) # ((\Selector36~1_combout  & \Add3~49_sumout ))) # (\Selector36~0_combout ) ) ) # ( !\Add4~49_sumout  & ( (!\Selector29~5_combout ) # ((\Selector36~1_combout  & \Add3~49_sumout )) 
// ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector29~5_combout ),
	.datad(!\Add3~49_sumout ),
	.datae(gnd),
	.dataf(!\Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~6 .extended_lut = "off";
defparam \Selector29~6 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \Selector29~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \memaddr_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N52
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N32
dffeas \RTval_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[27] .is_wysiwyg = "true";
defparam \RTval_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N35
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A2454962B842C9160000000000000000";
// synopsys translate_on

// Location: FF_X25_Y21_N26
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \wregval_M[27]~32 (
// Equation(s):
// \wregval_M[27]~32_combout  = ( dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( ((!dmem_rtl_0_bypass[84]) # ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ) # (\dmem~7_combout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (dmem_rtl_0_bypass[84] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!dmem_rtl_0_bypass[84]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[84] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[84]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~32 .extended_lut = "off";
defparam \wregval_M[27]~32 .lut_mask = 64'h0020CFEF1030DFFF;
defparam \wregval_M[27]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \wregval_M[27]~33 (
// Equation(s):
// \wregval_M[27]~33_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[27]~32_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[27]~32_combout  & ( ((memaddr_M[27] & !\ldmem_M~q )) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[27]~32_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[27]~32_combout  & ( (memaddr_M[27] & !\ldmem_M~q ) ) ) )

	.dataa(!memaddr_M[27]),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[27]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[27]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[27]~33 .extended_lut = "off";
defparam \wregval_M[27]~33 .lut_mask = 64'h5050FFFF7373FFFF;
defparam \wregval_M[27]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y21_N14
dffeas \regs[0][27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[27]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[1][27]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][27]~q ) ) ) ) # ( !\regs[1][27]~q  & ( \imem~75_combout  & ( (\regs[0][27]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][27]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[2][27]~q )) # (\imem~67_combout  & ((\regs[3][27]~q ))) ) ) ) # ( !\regs[1][27]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[2][27]~q )) # (\imem~67_combout  & ((\regs[3][27]~q ))) ) ) )

	.dataa(!\regs[0][27]~q ),
	.datab(!\regs[2][27]~q ),
	.datac(!\regs[3][27]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][27]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[10][27]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][27]~q )) # (\imem~67_combout  & ((\regs[9][27]~q ))) ) ) ) # ( !\regs[10][27]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][27]~q )) # 
// (\imem~67_combout  & ((\regs[9][27]~q ))) ) ) ) # ( \regs[10][27]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][27]~q ) ) ) ) # ( !\regs[10][27]~q  & ( !\imem~75_combout  & ( (\regs[11][27]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[8][27]~q ),
	.datab(!\regs[9][27]~q ),
	.datac(!\regs[11][27]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[10][27]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[13][27]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][27]~q ) ) ) ) # ( !\regs[13][27]~q  & ( \imem~75_combout  & ( (\regs[12][27]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][27]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[14][27]~q ))) # (\imem~67_combout  & (\regs[15][27]~q )) ) ) ) # ( !\regs[13][27]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[14][27]~q ))) # (\imem~67_combout  & (\regs[15][27]~q )) ) ) )

	.dataa(!\regs[15][27]~q ),
	.datab(!\regs[14][27]~q ),
	.datac(!\regs[12][27]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][27]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h335533550F000FFF;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \imem~67_combout  & ( \regs[6][27]~q  & ( (!\imem~75_combout  & (\regs[7][27]~q )) # (\imem~75_combout  & ((\regs[5][27]~q ))) ) ) ) # ( !\imem~67_combout  & ( \regs[6][27]~q  & ( (!\imem~75_combout ) # (\regs[4][27]~q ) ) ) ) # ( 
// \imem~67_combout  & ( !\regs[6][27]~q  & ( (!\imem~75_combout  & (\regs[7][27]~q )) # (\imem~75_combout  & ((\regs[5][27]~q ))) ) ) ) # ( !\imem~67_combout  & ( !\regs[6][27]~q  & ( (\imem~75_combout  & \regs[4][27]~q ) ) ) )

	.dataa(!\regs[7][27]~q ),
	.datab(!\imem~75_combout ),
	.datac(!\regs[4][27]~q ),
	.datad(!\regs[5][27]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\regs[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~3_combout  & ( \Mux4~1_combout  & ( ((!\imem~87_combout  & ((\Mux4~2_combout ))) # (\imem~87_combout  & (\Mux4~0_combout ))) # (\imem~80_combout ) ) ) ) # ( !\Mux4~3_combout  & ( \Mux4~1_combout  & ( (!\imem~80_combout  & 
// ((!\imem~87_combout  & ((\Mux4~2_combout ))) # (\imem~87_combout  & (\Mux4~0_combout )))) # (\imem~80_combout  & (((\imem~87_combout )))) ) ) ) # ( \Mux4~3_combout  & ( !\Mux4~1_combout  & ( (!\imem~80_combout  & ((!\imem~87_combout  & ((\Mux4~2_combout 
// ))) # (\imem~87_combout  & (\Mux4~0_combout )))) # (\imem~80_combout  & (((!\imem~87_combout )))) ) ) ) # ( !\Mux4~3_combout  & ( !\Mux4~1_combout  & ( (!\imem~80_combout  & ((!\imem~87_combout  & ((\Mux4~2_combout ))) # (\imem~87_combout  & 
// (\Mux4~0_combout )))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\Mux4~0_combout ),
	.datac(!\Mux4~2_combout ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux4~3_combout ),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N20
dffeas \aluin1_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27] .is_wysiwyg = "true";
defparam \aluin1_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( \aluin1_A[29]~DUPLICATE_q  ) ) ) # ( !aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[28] ) ) ) # ( aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[27] ) ) ) # ( 
// !aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[26] ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!\aluin1_A[29]~DUPLICATE_q ),
	.datac(!aluin1_A[26]),
	.datad(!aluin1_A[28]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h0F0F555500FF3333;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[31] ) ) # ( !\aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & ((aluin1_A[30]))) # (aluin2_A[0] & (aluin1_A[31])) ) )

	.dataa(!aluin2_A[0]),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(!aluin1_A[30]),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h05AF05AF0F0F0F0F;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N2
dffeas \aluin1_A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N30
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( aluin2_A[1] & ( aluin2_A[0] & ( \aluin1_A[25]~DUPLICATE_q  ) ) ) # ( !aluin2_A[1] & ( aluin2_A[0] & ( \aluin1_A[23]~DUPLICATE_q  ) ) ) # ( aluin2_A[1] & ( !aluin2_A[0] & ( \aluin1_A[24]~DUPLICATE_q  ) ) ) # ( !aluin2_A[1] & ( 
// !aluin2_A[0] & ( aluin1_A[22] ) ) )

	.dataa(!\aluin1_A[24]~DUPLICATE_q ),
	.datab(!aluin1_A[22]),
	.datac(!\aluin1_A[25]~DUPLICATE_q ),
	.datad(!\aluin1_A[23]~DUPLICATE_q ),
	.datae(!aluin2_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N24
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( aluin2_A[0] & ( aluin1_A[20] & ( (!aluin2_A[1] & ((aluin1_A[19]))) # (aluin2_A[1] & (\aluin1_A[21]~DUPLICATE_q )) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[20] & ( (\aluin1_A[18]~DUPLICATE_q ) # (aluin2_A[1]) ) ) ) # ( aluin2_A[0] & 
// ( !aluin1_A[20] & ( (!aluin2_A[1] & ((aluin1_A[19]))) # (aluin2_A[1] & (\aluin1_A[21]~DUPLICATE_q )) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[20] & ( (!aluin2_A[1] & \aluin1_A[18]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[21]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[19]),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~22_combout  & ( (!aluin2_A[3]) # ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~16_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~17_combout )))) ) ) ) # ( 
// !\ShiftRight0~15_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # ((\ShiftRight0~16_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (aluin2_A[3] & ((\ShiftRight0~17_combout )))) ) ) ) # ( \ShiftRight0~15_combout  & ( 
// !\ShiftRight0~22_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (aluin2_A[3] & (\ShiftRight0~16_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # ((\ShiftRight0~17_combout )))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~22_combout  & ( 
// (aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~16_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~17_combout ))))) ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \aluin1_A[14]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((\aluin1_A[13]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin1_A[11]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( 
// (!aluin2_A[1] & ((\aluin1_A[13]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin1_A[11]~DUPLICATE_q )) ) ) ) # ( \aluin1_A[14]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (aluin1_A[12]) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( (aluin1_A[12] & aluin2_A[1]) ) ) )

	.dataa(!\aluin1_A[11]~DUPLICATE_q ),
	.datab(!\aluin1_A[13]~DUPLICATE_q ),
	.datac(!aluin1_A[12]),
	.datad(!aluin2_A[1]),
	.datae(!\aluin1_A[14]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h000FFF0F33553355;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N54
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( \ShiftLeft0~19_combout  & ( \ShiftLeft0~24_combout  & ( (!\aluin2_A[2]~DUPLICATE_q ) # ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout ))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( 
// \ShiftLeft0~24_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~18_combout )))) # (aluin2_A[3] & (\ShiftLeft0~3_combout  & ((\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\ShiftLeft0~24_combout  & ( 
// (!aluin2_A[3] & (((\ShiftLeft0~18_combout  & \aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (\ShiftLeft0~3_combout ))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\ShiftLeft0~24_combout  & ( (\aluin2_A[2]~DUPLICATE_q  & 
// ((!aluin2_A[3] & ((\ShiftLeft0~18_combout ))) # (aluin2_A[3] & (\ShiftLeft0~3_combout )))) ) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N33
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \ShiftLeft0~7_combout  & ( (!aluin2_A[4] & ((\ShiftLeft0~60_combout ))) # (aluin2_A[4] & (\ShiftLeft0~4_combout )) ) ) # ( !\ShiftLeft0~7_combout  & ( (!aluin2_A[4] & \ShiftLeft0~60_combout ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\ShiftLeft0~60_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N3
cyclonev_lcell_comb \Selector38~3 (
// Equation(s):
// \Selector38~3_combout  = ( \ShiftRight0~33_combout  & ( \Selector38~2_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4] & !\ShiftRight0~5_combout )) # (\aluin1_A[31]~DUPLICATE_q ))) # (\alufunc_A[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout )))) 
// ) ) ) # ( !\ShiftRight0~33_combout  & ( \Selector38~2_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (\aluin1_A[31]~DUPLICATE_q  & ((\ShiftRight0~5_combout ) # (aluin2_A[4])))) # (\alufunc_A[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout )))) ) ) ) # ( 
// \ShiftRight0~33_combout  & ( !\Selector38~2_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4] & !\ShiftRight0~5_combout )) # (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\Selector38~2_combout  & ( 
// (\aluin1_A[31]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & ((\ShiftRight0~5_combout ) # (aluin2_A[4])))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\aluin1_A[31]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\Selector38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~3 .extended_lut = "off";
defparam \Selector38~3 .lut_mask = 64'h07008F0007CC8FCC;
defparam \Selector38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N3
cyclonev_lcell_comb \Selector38~6 (
// Equation(s):
// \Selector38~6_combout  = ( \aluin2_A[18]~DUPLICATE_q  & ( \aluin1_A[18]~DUPLICATE_q  & ( (!alufunc_A[3] & (\Selector35~0_combout )) # (alufunc_A[3] & ((\Selector25~1_combout ))) ) ) ) # ( !\aluin2_A[18]~DUPLICATE_q  & ( \aluin1_A[18]~DUPLICATE_q  & ( 
// (!alufunc_A[3] & (((\alufunc_A[0]~DUPLICATE_q  & \Selector35~0_combout )) # (\Selector25~1_combout ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & (\Selector35~0_combout ))) ) ) ) # ( \aluin2_A[18]~DUPLICATE_q  & ( !\aluin1_A[18]~DUPLICATE_q  & ( 
// (!alufunc_A[3] & (((\alufunc_A[0]~DUPLICATE_q  & \Selector35~0_combout )) # (\Selector25~1_combout ))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & (\Selector35~0_combout ))) ) ) ) # ( !\aluin2_A[18]~DUPLICATE_q  & ( !\aluin1_A[18]~DUPLICATE_q  & ( 
// (alufunc_A[3] & ((\Selector25~1_combout ) # (\Selector35~0_combout ))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector25~1_combout ),
	.datad(!alufunc_A[3]),
	.datae(!\aluin2_A[18]~DUPLICATE_q ),
	.dataf(!\aluin1_A[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~6 .extended_lut = "off";
defparam \Selector38~6 .lut_mask = 64'h003F1F221F22330F;
defparam \Selector38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N9
cyclonev_lcell_comb \Selector38~4 (
// Equation(s):
// \Selector38~4_combout  = ( \Add4~109_sumout  & ( (!\Selector36~0_combout  & (!\Selector38~6_combout  & ((!pcpred_A[18]) # (!\Selector38~1_combout )))) ) ) # ( !\Add4~109_sumout  & ( (!\Selector38~6_combout  & ((!pcpred_A[18]) # (!\Selector38~1_combout ))) 
// ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!pcpred_A[18]),
	.datac(!\Selector38~1_combout ),
	.datad(!\Selector38~6_combout ),
	.datae(gnd),
	.dataf(!\Add4~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~4 .extended_lut = "off";
defparam \Selector38~4 .lut_mask = 64'hFC00FC00A800A800;
defparam \Selector38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N39
cyclonev_lcell_comb \Selector38~5 (
// Equation(s):
// \Selector38~5_combout  = ( \Selector38~3_combout  & ( \Selector38~4_combout  & ( ((\Selector36~1_combout  & \Add3~109_sumout )) # (\Selector55~0_combout ) ) ) ) # ( !\Selector38~3_combout  & ( \Selector38~4_combout  & ( (\Selector36~1_combout  & 
// \Add3~109_sumout ) ) ) ) # ( \Selector38~3_combout  & ( !\Selector38~4_combout  ) ) # ( !\Selector38~3_combout  & ( !\Selector38~4_combout  ) )

	.dataa(!\Selector55~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Add3~109_sumout ),
	.datad(gnd),
	.datae(!\Selector38~3_combout ),
	.dataf(!\Selector38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~5 .extended_lut = "off";
defparam \Selector38~5 .lut_mask = 64'hFFFFFFFF03035757;
defparam \Selector38~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N40
dffeas \memaddr_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N2
dffeas \RTval_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux45~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[18] .is_wysiwyg = "true";
defparam \RTval_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y20_N50
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \wregval_M[18]~38 (
// Equation(s):
// \wregval_M[18]~38_combout  = ( dmem_rtl_0_bypass[65] & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!dmem_rtl_0_bypass[66]) # ((\dmem~7_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (dmem_rtl_0_bypass[66] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!dmem_rtl_0_bypass[66]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[66] & 
// (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[66]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~38 .extended_lut = "off";
defparam \wregval_M[18]~38 .lut_mask = 64'h0200CEFF1300DFFF;
defparam \wregval_M[18]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \wregval_M[18]~39 (
// Equation(s):
// \wregval_M[18]~39_combout  = ( \wregval_M[31]~25_combout  ) # ( !\wregval_M[31]~25_combout  & ( (!memaddr_M[18] & (((\wregval_M[29]~1_combout  & \wregval_M[18]~38_combout )))) # (memaddr_M[18] & ((!\ldmem_M~q ) # ((\wregval_M[29]~1_combout  & 
// \wregval_M[18]~38_combout )))) ) )

	.dataa(!memaddr_M[18]),
	.datab(!\ldmem_M~q ),
	.datac(!\wregval_M[29]~1_combout ),
	.datad(!\wregval_M[18]~38_combout ),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[18]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[18]~39 .extended_lut = "off";
defparam \wregval_M[18]~39 .lut_mask = 64'h444FFFFF444FFFFF;
defparam \wregval_M[18]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( \wregval_M[18]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N8
dffeas \regs[8][18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[4][18]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][18]~q ) ) ) ) # ( !\regs[4][18]~q  & ( \imem~87_combout  & ( (\regs[0][18]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][18]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[8][18]~q )) # (\imem~80_combout  & ((\regs[12][18]~q ))) ) ) ) # ( !\regs[4][18]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][18]~q )) # (\imem~80_combout  & ((\regs[12][18]~q ))) ) ) )

	.dataa(!\regs[8][18]~q ),
	.datab(!\regs[0][18]~q ),
	.datac(!\regs[12][18]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[4][18]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h550F550F330033FF;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \regs[13][18]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][18]~q ))) # (\imem~80_combout  & (\regs[5][18]~q )) ) ) ) # ( !\regs[13][18]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][18]~q ))) # 
// (\imem~80_combout  & (\regs[5][18]~q )) ) ) ) # ( \regs[13][18]~q  & ( !\imem~87_combout  & ( (\regs[9][18]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[13][18]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & \regs[9][18]~q ) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\regs[5][18]~q ),
	.datac(!\regs[1][18]~q ),
	.datad(!\regs[9][18]~q ),
	.datae(!\regs[13][18]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N27
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \regs[10][18]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][18]~q )) # (\imem~80_combout  & ((\regs[6][18]~q ))) ) ) ) # ( !\regs[10][18]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][18]~q )) # 
// (\imem~80_combout  & ((\regs[6][18]~q ))) ) ) ) # ( \regs[10][18]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][18]~q ) ) ) ) # ( !\regs[10][18]~q  & ( !\imem~87_combout  & ( (\regs[14][18]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[2][18]~q ),
	.datab(!\regs[14][18]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \regs[7][18]~q  & ( \imem~80_combout  & ( (\imem~87_combout ) # (\regs[15][18]~q ) ) ) ) # ( !\regs[7][18]~q  & ( \imem~80_combout  & ( (\regs[15][18]~q  & !\imem~87_combout ) ) ) ) # ( \regs[7][18]~q  & ( !\imem~80_combout  & ( 
// (!\imem~87_combout  & (\regs[11][18]~q )) # (\imem~87_combout  & ((\regs[3][18]~q ))) ) ) ) # ( !\regs[7][18]~q  & ( !\imem~80_combout  & ( (!\imem~87_combout  & (\regs[11][18]~q )) # (\imem~87_combout  & ((\regs[3][18]~q ))) ) ) )

	.dataa(!\regs[11][18]~q ),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!\imem~87_combout ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \imem~67_combout  & ( \Mux13~3_combout  & ( (!\imem~75_combout ) # (\Mux13~1_combout ) ) ) ) # ( !\imem~67_combout  & ( \Mux13~3_combout  & ( (!\imem~75_combout  & ((\Mux13~2_combout ))) # (\imem~75_combout  & (\Mux13~0_combout )) ) 
// ) ) # ( \imem~67_combout  & ( !\Mux13~3_combout  & ( (\imem~75_combout  & \Mux13~1_combout ) ) ) ) # ( !\imem~67_combout  & ( !\Mux13~3_combout  & ( (!\imem~75_combout  & ((\Mux13~2_combout ))) # (\imem~75_combout  & (\Mux13~0_combout )) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux13~0_combout ),
	.datac(!\Mux13~1_combout ),
	.datad(!\Mux13~2_combout ),
	.datae(!\imem~67_combout ),
	.dataf(!\Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \aluin1_A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( aluin1_A[15] & ( \aluin1_A[17]~DUPLICATE_q  & ( ((!aluin2_A[1] & ((\aluin1_A[18]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin1_A[16]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[15] & ( 
// \aluin1_A[17]~DUPLICATE_q  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[18]~DUPLICATE_q )))) # (aluin2_A[1] & (\aluin1_A[16]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[15] & ( !\aluin1_A[17]~DUPLICATE_q  & ( 
// (!aluin2_A[1] & (((\aluin1_A[18]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[16]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[15] & ( !\aluin1_A[17]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// ((!aluin2_A[1] & ((\aluin1_A[18]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin1_A[16]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[16]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(!\aluin1_A[18]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[15]),
	.dataf(!\aluin1_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N24
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \aluin1_A[20]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[21]))) # (aluin2_A[1] & (\aluin1_A[19]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[21]))) # 
// (aluin2_A[1] & (\aluin1_A[19]~DUPLICATE_q )) ) ) ) # ( \aluin1_A[20]~DUPLICATE_q  & ( !aluin2_A[0] & ( (aluin1_A[22]) # (aluin2_A[1]) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( !aluin2_A[0] & ( (!aluin2_A[1] & aluin1_A[22]) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!\aluin1_A[19]~DUPLICATE_q ),
	.datac(!aluin1_A[22]),
	.datad(!aluin1_A[21]),
	.datae(!\aluin1_A[20]~DUPLICATE_q ),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N30
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \ShiftLeft0~19_combout  & ( \ShiftLeft0~18_combout  & ( ((!\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~23_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout ))) # (aluin2_A[3]) ) ) ) # ( !\ShiftLeft0~19_combout  & 
// ( \ShiftLeft0~18_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (((aluin2_A[3]) # (\ShiftLeft0~23_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout  & ((!aluin2_A[3])))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\ShiftLeft0~18_combout  & ( 
// (!\aluin2_A[2]~DUPLICATE_q  & (((\ShiftLeft0~23_combout  & !aluin2_A[3])))) # (\aluin2_A[2]~DUPLICATE_q  & (((aluin2_A[3])) # (\ShiftLeft0~24_combout ))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\ShiftLeft0~18_combout  & ( (!aluin2_A[3] & 
// ((!\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~23_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~24_combout )))) ) ) )

	.dataa(!\ShiftLeft0~24_combout ),
	.datab(!\aluin2_A[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \ShiftLeft0~3_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~4_combout ))) ) ) # ( !\ShiftLeft0~3_combout  & ( (\aluin2_A[2]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  & 
// \ShiftLeft0~4_combout )) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h040404048C8C8C8C;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N0
cyclonev_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = ( \ShiftLeft0~5_combout  & ( (\Selector35~1_combout  & ((aluin2_A[4]) # (\ShiftLeft0~28_combout ))) ) ) # ( !\ShiftLeft0~5_combout  & ( (\ShiftLeft0~28_combout  & (!aluin2_A[4] & \Selector35~1_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~28_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\Selector35~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~4 .extended_lut = "off";
defparam \Selector34~4 .lut_mask = 64'h00300030003F003F;
defparam \Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N18
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( aluin2_A[22] & ( !alufunc_A[3] $ (((!alufunc_A[0] & !aluin1_A[22]))) ) ) # ( !aluin2_A[22] & ( !alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin1_A[22]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!aluin1_A[22]),
	.datae(gnd),
	.dataf(!aluin2_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h3366336666CC66CC;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( pcpred_A[22] & ( \Selector34~0_combout  & ( (\Selector35~0_combout ) # (\Selector38~1_combout ) ) ) ) # ( !pcpred_A[22] & ( \Selector34~0_combout  & ( \Selector35~0_combout  ) ) ) # ( pcpred_A[22] & ( !\Selector34~0_combout  & ( 
// \Selector38~1_combout  ) ) )

	.dataa(!\Selector38~1_combout ),
	.datab(gnd),
	.datac(!\Selector35~0_combout ),
	.datad(gnd),
	.datae(!pcpred_A[22]),
	.dataf(!\Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'h000055550F0F5F5F;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N54
cyclonev_lcell_comb \Selector34~5 (
// Equation(s):
// \Selector34~5_combout  = ( \aluin1_A[22]~DUPLICATE_q  & ( \Selector35~2_combout  & ( (!alufunc_A[2] & (\Selector35~3_combout  & ((!alufunc_A[1])))) # (alufunc_A[2] & (alufunc_A[1] & ((aluin2_A[22]) # (\Selector35~3_combout )))) ) ) ) # ( 
// !\aluin1_A[22]~DUPLICATE_q  & ( \Selector35~2_combout  & ( (!alufunc_A[2] & (\Selector35~3_combout  & ((!alufunc_A[1])))) # (alufunc_A[2] & (alufunc_A[1] & ((!aluin2_A[22]) # (\Selector35~3_combout )))) ) ) ) # ( \aluin1_A[22]~DUPLICATE_q  & ( 
// !\Selector35~2_combout  & ( (\Selector35~3_combout  & ((!alufunc_A[2] & ((!alufunc_A[1]))) # (alufunc_A[2] & (!aluin2_A[22] & alufunc_A[1])))) ) ) ) # ( !\aluin1_A[22]~DUPLICATE_q  & ( !\Selector35~2_combout  & ( (\Selector35~3_combout  & ((!alufunc_A[2] 
// & ((!alufunc_A[1]))) # (alufunc_A[2] & (aluin2_A[22] & alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector35~3_combout ),
	.datac(!aluin2_A[22]),
	.datad(!alufunc_A[1]),
	.datae(!\aluin1_A[22]~DUPLICATE_q ),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~5 .extended_lut = "off";
defparam \Selector34~5 .lut_mask = 64'h2201221022512215;
defparam \Selector34~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~17_combout  & ( (!\aluin2_A[2]~DUPLICATE_q ) # ((!aluin2_A[3] & ((\ShiftRight0~16_combout ))) # (aluin2_A[3] & (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~15_combout  & ( 
// \ShiftRight0~17_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~16_combout  & \aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (aluin1_A[31]))) ) ) ) # ( \ShiftRight0~15_combout  & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[3] 
// & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftRight0~16_combout )))) # (aluin2_A[3] & (aluin1_A[31] & ((\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~17_combout  & ( (\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3] & 
// ((\ShiftRight0~16_combout ))) # (aluin2_A[3] & (aluin1_A[31])))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~16_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( aluin2_A[4] & ( (\Selector31~0_combout  & aluin1_A[31]) ) ) # ( !aluin2_A[4] & ( (\Selector31~0_combout  & ((!\ShiftRight0~5_combout  & ((\ShiftRight0~18_combout ))) # (\ShiftRight0~5_combout  & (aluin1_A[31])))) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'h0511051111111111;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( aluin2_A[22] ) + ( aluin1_A[22] ) + ( \Add3~66  ))
// \Add3~38  = CARRY(( aluin2_A[22] ) + ( aluin1_A[22] ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[22]),
	.datad(!aluin2_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \Selector34~6 (
// Equation(s):
// \Selector34~6_combout  = ( !\Selector34~2_combout  & ( \Add3~37_sumout  & ( (!\Selector34~1_combout  & !\Selector34~5_combout ) ) ) ) # ( !\Selector34~2_combout  & ( !\Add3~37_sumout  & ( (!\Selector34~1_combout  & ((!alufunc_A[2]) # 
// (!\Selector34~5_combout ))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector34~1_combout ),
	.datac(gnd),
	.datad(!\Selector34~5_combout ),
	.datae(!\Selector34~2_combout ),
	.dataf(!\Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~6 .extended_lut = "off";
defparam \Selector34~6 .lut_mask = 64'hCC880000CC000000;
defparam \Selector34~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = ( \Add4~37_sumout  & ( \Selector34~6_combout  & ( ((!alufunc_A[2] & (!alufunc_A[1] & \Selector35~2_combout ))) # (\Selector34~4_combout ) ) ) ) # ( !\Add4~37_sumout  & ( \Selector34~6_combout  & ( \Selector34~4_combout  ) ) ) # ( 
// \Add4~37_sumout  & ( !\Selector34~6_combout  ) ) # ( !\Add4~37_sumout  & ( !\Selector34~6_combout  ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector34~4_combout ),
	.datac(!alufunc_A[1]),
	.datad(!\Selector35~2_combout ),
	.datae(!\Add4~37_sumout ),
	.dataf(!\Selector34~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~3 .extended_lut = "off";
defparam \Selector34~3 .lut_mask = 64'hFFFFFFFF333333B3;
defparam \Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \memaddr_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector34~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \wregval_M[22]~77 (
// Equation(s):
// \wregval_M[22]~77_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[22]))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\dmem~7_combout  & ((!dmem_rtl_0_bypass[74] & (dmem_rtl_0_bypass[73])) # (dmem_rtl_0_bypass[74] & ((\wregval_M[22]~52_combout ))))) # 
// (\dmem~7_combout  & (dmem_rtl_0_bypass[73])))) ) )

	.dataa(!dmem_rtl_0_bypass[73]),
	.datab(!\dmem~7_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!dmem_rtl_0_bypass[74]),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[22]~52_combout ),
	.datag(!memaddr_M[22]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[22]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[22]~77 .extended_lut = "on";
defparam \wregval_M[22]~77 .lut_mask = 64'h0F0F50100F0F50D0;
defparam \wregval_M[22]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N38
dffeas \regs[5][22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[13][22]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][22]~q ))) # (\imem~80_combout  & (\regs[5][22]~q )) ) ) ) # ( !\regs[13][22]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][22]~q ))) # 
// (\imem~80_combout  & (\regs[5][22]~q )) ) ) ) # ( \regs[13][22]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][22]~q ) ) ) ) # ( !\regs[13][22]~q  & ( !\imem~87_combout  & ( (\regs[9][22]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[5][22]~q ),
	.datab(!\regs[9][22]~q ),
	.datac(!\regs[1][22]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[13][22]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[7][22]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][22]~q ) ) ) ) # ( !\regs[7][22]~q  & ( \imem~87_combout  & ( (\regs[3][22]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][22]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][22]~q ))) # (\imem~80_combout  & (\regs[15][22]~q )) ) ) ) # ( !\regs[7][22]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][22]~q ))) # (\imem~80_combout  & (\regs[15][22]~q )) ) ) )

	.dataa(!\regs[3][22]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[15][22]~q ),
	.datad(!\regs[11][22]~q ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \regs[10][22]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][22]~q ))) # (\imem~80_combout  & (\regs[6][22]~q )) ) ) ) # ( !\regs[10][22]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][22]~q ))) # 
// (\imem~80_combout  & (\regs[6][22]~q )) ) ) ) # ( \regs[10][22]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][22]~q ) ) ) ) # ( !\regs[10][22]~q  & ( !\imem~87_combout  & ( (\regs[14][22]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[6][22]~q ),
	.datab(!\regs[2][22]~q ),
	.datac(!\regs[14][22]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][22]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N59
dffeas \regs[12][22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[22]~77_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N36
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[4][22]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][22]~q ) ) ) ) # ( !\regs[4][22]~q  & ( \imem~87_combout  & ( (\regs[0][22]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][22]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[8][22]~q )) # (\imem~80_combout  & ((\regs[12][22]~DUPLICATE_q ))) ) ) ) # ( !\regs[4][22]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][22]~q )) # (\imem~80_combout  & ((\regs[12][22]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[8][22]~q ),
	.datab(!\regs[12][22]~DUPLICATE_q ),
	.datac(!\regs[0][22]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[4][22]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N12
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~2_combout  & ( \Mux9~0_combout  & ( (!\imem~67_combout ) # ((!\imem~75_combout  & ((\Mux9~3_combout ))) # (\imem~75_combout  & (\Mux9~1_combout ))) ) ) ) # ( !\Mux9~2_combout  & ( \Mux9~0_combout  & ( (!\imem~75_combout  & 
// (((\imem~67_combout  & \Mux9~3_combout )))) # (\imem~75_combout  & (((!\imem~67_combout )) # (\Mux9~1_combout ))) ) ) ) # ( \Mux9~2_combout  & ( !\Mux9~0_combout  & ( (!\imem~75_combout  & (((!\imem~67_combout ) # (\Mux9~3_combout )))) # (\imem~75_combout 
//  & (\Mux9~1_combout  & (\imem~67_combout ))) ) ) ) # ( !\Mux9~2_combout  & ( !\Mux9~0_combout  & ( (\imem~67_combout  & ((!\imem~75_combout  & ((\Mux9~3_combout ))) # (\imem~75_combout  & (\Mux9~1_combout )))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux9~1_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux9~3_combout ),
	.datae(!\Mux9~2_combout ),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N14
dffeas \aluin1_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22] .is_wysiwyg = "true";
defparam \aluin1_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N0
cyclonev_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = ( alufunc_A[1] & ( aluin2_A[23] & ( (alufunc_A[2] & ((!\aluin1_A[23]~DUPLICATE_q  & (\Selector35~3_combout )) # (\aluin1_A[23]~DUPLICATE_q  & ((\Selector35~2_combout ))))) ) ) ) # ( !alufunc_A[1] & ( aluin2_A[23] & ( 
// (\Selector35~3_combout  & !alufunc_A[2]) ) ) ) # ( alufunc_A[1] & ( !aluin2_A[23] & ( (alufunc_A[2] & ((!\aluin1_A[23]~DUPLICATE_q  & ((\Selector35~2_combout ))) # (\aluin1_A[23]~DUPLICATE_q  & (\Selector35~3_combout )))) ) ) ) # ( !alufunc_A[1] & ( 
// !aluin2_A[23] & ( (\Selector35~3_combout  & !alufunc_A[2]) ) ) )

	.dataa(!\Selector35~3_combout ),
	.datab(!\aluin1_A[23]~DUPLICATE_q ),
	.datac(!alufunc_A[2]),
	.datad(!\Selector35~2_combout ),
	.datae(!alufunc_A[1]),
	.dataf(!aluin2_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~6 .extended_lut = "off";
defparam \Selector33~6 .lut_mask = 64'h5050010D50500407;
defparam \Selector33~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N51
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \aluin1_A[23]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!alufunc_A[0] & !aluin2_A[23]))) ) ) # ( !\aluin1_A[23]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin2_A[23]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'h363636366C6C6C6C;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Selector35~0_combout  & ( ((\Selector38~1_combout  & pcpred_A[23])) # (\Selector33~3_combout ) ) ) # ( !\Selector35~0_combout  & ( (\Selector38~1_combout  & pcpred_A[23]) ) )

	.dataa(!\Selector38~1_combout ),
	.datab(gnd),
	.datac(!\Selector33~3_combout ),
	.datad(!pcpred_A[23]),
	.datae(gnd),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'h005500550F5F0F5F;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( aluin1_A[31] & ( (!\alufunc_A[0]~DUPLICATE_q  & \Selector55~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\Selector55~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N30
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( aluin2_A[3] & ( \Selector31~1_combout  ) ) # ( !aluin2_A[3] & ( \Selector31~1_combout  & ( (aluin2_A[4]) # (\ShiftRight0~5_combout ) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluin2_A[3]),
	.dataf(!\Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h000000007777FFFF;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N12
cyclonev_lcell_comb \Selector33~8 (
// Equation(s):
// \Selector33~8_combout  = ( !\Selector33~4_combout  & ( !\Selector31~2_combout  & ( (!alufunc_A[1]) # (!\Selector33~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[1]),
	.datac(!\Selector33~6_combout ),
	.datad(gnd),
	.datae(!\Selector33~4_combout ),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~8 .extended_lut = "off";
defparam \Selector33~8 .lut_mask = 64'hFCFC000000000000;
defparam \Selector33~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!aluin2_A[2] & ((\ShiftRight0~25_combout ))) # (aluin2_A[2] & (\ShiftRight0~26_combout ))

	.dataa(!aluin2_A[2]),
	.datab(gnd),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!\ShiftRight0~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N12
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( \Selector55~0_combout  & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[4])) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin2_A[4]),
	.datae(!\Selector55~0_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h0000880000000000;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N48
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~15_combout  & ( \ShiftLeft0~10_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~16_combout )))) # (aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )) # (\ShiftLeft0~9_combout ))) ) ) ) # ( 
// !\ShiftLeft0~15_combout  & ( \ShiftLeft0~10_combout  & ( (!aluin2_A[3] & (((\ShiftLeft0~16_combout  & \aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )) # (\ShiftLeft0~9_combout ))) ) ) ) # ( \ShiftLeft0~15_combout  & ( 
// !\ShiftLeft0~10_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~16_combout )))) # (aluin2_A[3] & (\ShiftLeft0~9_combout  & ((!\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( !\ShiftLeft0~10_combout  & ( 
// (!aluin2_A[3] & (((\ShiftLeft0~16_combout  & \aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (\ShiftLeft0~9_combout  & ((!\aluin2_A[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~16_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~15_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \ShiftLeft0~11_combout  & ( \ShiftLeft0~6_combout  & ( !\aluin2_A[3]~DUPLICATE_q  ) ) ) # ( !\ShiftLeft0~11_combout  & ( \ShiftLeft0~6_combout  & ( (aluin2_A[2] & !\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( \ShiftLeft0~11_combout  & 
// ( !\ShiftLeft0~6_combout  & ( (!aluin2_A[2] & !\aluin2_A[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~11_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h0000F0000F00FF00;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N57
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( \ShiftLeft0~26_combout  & ( (\ShiftLeft0~27_combout ) # (aluin2_A[4]) ) ) # ( !\ShiftLeft0~26_combout  & ( (!aluin2_A[4] & \ShiftLeft0~27_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftLeft0~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N9
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \aluin1_A[23]~DUPLICATE_q  ) + ( aluin2_A[23] ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( \aluin1_A[23]~DUPLICATE_q  ) + ( aluin2_A[23] ) + ( \Add3~38  ))

	.dataa(!\aluin1_A[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[23]),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N6
cyclonev_lcell_comb \Selector33~7 (
// Equation(s):
// \Selector33~7_combout  = ( \Selector33~2_combout  & ( \Add3~33_sumout  & ( (!\Selector33~6_combout  & (!\Selector35~1_combout  & ((!\Selector33~0_combout ) # (!\Selector33~1_combout )))) ) ) ) # ( !\Selector33~2_combout  & ( \Add3~33_sumout  & ( 
// (!\Selector33~6_combout  & ((!\Selector33~0_combout ) # (!\Selector33~1_combout ))) ) ) ) # ( \Selector33~2_combout  & ( !\Add3~33_sumout  & ( (!\Selector35~1_combout  & ((!\Selector33~0_combout ) # (!\Selector33~1_combout ))) ) ) ) # ( 
// !\Selector33~2_combout  & ( !\Add3~33_sumout  & ( (!\Selector33~0_combout ) # (!\Selector33~1_combout ) ) ) )

	.dataa(!\Selector33~6_combout ),
	.datab(!\Selector35~1_combout ),
	.datac(!\Selector33~0_combout ),
	.datad(!\Selector33~1_combout ),
	.datae(!\Selector33~2_combout ),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~7 .extended_lut = "off";
defparam \Selector33~7 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \Selector33~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N36
cyclonev_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = ( \Selector35~2_combout  & ( \Selector33~7_combout  & ( (!\Selector33~8_combout ) # ((!alufunc_A[2] & (!alufunc_A[1] & \Add4~33_sumout ))) ) ) ) # ( !\Selector35~2_combout  & ( \Selector33~7_combout  & ( !\Selector33~8_combout  ) 
// ) ) # ( \Selector35~2_combout  & ( !\Selector33~7_combout  ) ) # ( !\Selector35~2_combout  & ( !\Selector33~7_combout  ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!\Add4~33_sumout ),
	.datad(!\Selector33~8_combout ),
	.datae(!\Selector35~2_combout ),
	.dataf(!\Selector33~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~5 .extended_lut = "off";
defparam \Selector33~5 .lut_mask = 64'hFFFFFFFFFF00FF08;
defparam \Selector33~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N37
dffeas \memaddr_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N44
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N55
dffeas \RTval_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[23] .is_wysiwyg = "true";
defparam \RTval_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \wmemval_M[23]~feeder (
// Equation(s):
// \wmemval_M[23]~feeder_combout  = ( RTval_A[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[23]~feeder .extended_lut = "off";
defparam \wmemval_M[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N55
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y20_N20
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201294451158BC84C8A50000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \wregval_M[23]~50 (
// Equation(s):
// \wregval_M[23]~50_combout  = ( dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!dmem_rtl_0_bypass[76]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ) # 
// (\dmem~7_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (dmem_rtl_0_bypass[76] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!dmem_rtl_0_bypass[76]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (dmem_rtl_0_bypass[76] & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[76]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~50 .extended_lut = "off";
defparam \wregval_M[23]~50 .lut_mask = 64'h0010AFBF4050EFFF;
defparam \wregval_M[23]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \wregval_M[23]~51 (
// Equation(s):
// \wregval_M[23]~51_combout  = ( \wregval_M[23]~50_combout  & ( (((memaddr_M[23] & !\ldmem_M~q )) # (\wregval_M[31]~25_combout )) # (\wregval_M[29]~1_combout ) ) ) # ( !\wregval_M[23]~50_combout  & ( ((memaddr_M[23] & !\ldmem_M~q )) # 
// (\wregval_M[31]~25_combout ) ) )

	.dataa(!memaddr_M[23]),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(!\wregval_M[31]~25_combout ),
	.datad(!\ldmem_M~q ),
	.datae(gnd),
	.dataf(!\wregval_M[23]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[23]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[23]~51 .extended_lut = "off";
defparam \wregval_M[23]~51 .lut_mask = 64'h5F0F5F0F7F3F7F3F;
defparam \wregval_M[23]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N26
dffeas \regs[5][23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[23]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \imem~67_combout  & ( \imem~75_combout  & ( \regs[5][23]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~75_combout  & ( \regs[4][23]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~75_combout  & ( \regs[7][23]~q  ) ) ) # ( !\imem~67_combout  & ( 
// !\imem~75_combout  & ( \regs[6][23]~q  ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\regs[7][23]~q ),
	.datac(!\regs[6][23]~q ),
	.datad(!\regs[4][23]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \regs[13][23]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][23]~q ) ) ) ) # ( !\regs[13][23]~q  & ( \imem~75_combout  & ( (\regs[12][23]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][23]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[14][23]~q ))) # (\imem~67_combout  & (\regs[15][23]~q )) ) ) ) # ( !\regs[13][23]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[14][23]~q ))) # (\imem~67_combout  & (\regs[15][23]~q )) ) ) )

	.dataa(!\regs[15][23]~q ),
	.datab(!\regs[12][23]~q ),
	.datac(!\regs[14][23]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][23]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N39
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \regs[10][23]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[8][23]~q ))) # (\imem~67_combout  & (\regs[9][23]~q )) ) ) ) # ( !\regs[10][23]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[8][23]~q ))) # 
// (\imem~67_combout  & (\regs[9][23]~q )) ) ) ) # ( \regs[10][23]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][23]~q ) ) ) ) # ( !\regs[10][23]~q  & ( !\imem~75_combout  & ( (\imem~67_combout  & \regs[11][23]~q ) ) ) )

	.dataa(!\regs[9][23]~q ),
	.datab(!\regs[8][23]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[11][23]~q ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N54
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \regs[1][23]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][23]~q ) ) ) ) # ( !\regs[1][23]~q  & ( \imem~75_combout  & ( (\regs[0][23]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][23]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][23]~q ))) # (\imem~67_combout  & (\regs[3][23]~q )) ) ) ) # ( !\regs[1][23]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[2][23]~q ))) # (\imem~67_combout  & (\regs[3][23]~q )) ) ) )

	.dataa(!\regs[3][23]~q ),
	.datab(!\regs[0][23]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[2][23]~q ),
	.datae(!\regs[1][23]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N45
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~2_combout  & ( \Mux8~0_combout  & ( (!\imem~80_combout ) # ((!\imem~87_combout  & ((\Mux8~3_combout ))) # (\imem~87_combout  & (\Mux8~1_combout ))) ) ) ) # ( !\Mux8~2_combout  & ( \Mux8~0_combout  & ( (!\imem~80_combout  & 
// (((\imem~87_combout )))) # (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux8~3_combout ))) # (\imem~87_combout  & (\Mux8~1_combout )))) ) ) ) # ( \Mux8~2_combout  & ( !\Mux8~0_combout  & ( (!\imem~80_combout  & (((!\imem~87_combout )))) # 
// (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux8~3_combout ))) # (\imem~87_combout  & (\Mux8~1_combout )))) ) ) ) # ( !\Mux8~2_combout  & ( !\Mux8~0_combout  & ( (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux8~3_combout ))) # (\imem~87_combout  & 
// (\Mux8~1_combout )))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\Mux8~1_combout ),
	.datac(!\imem~87_combout ),
	.datad(!\Mux8~3_combout ),
	.datae(!\Mux8~2_combout ),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N47
dffeas \aluin1_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( aluin2_A[25] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin1_A[25]))) ) ) # ( !aluin2_A[25] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin1_A[25]))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!aluin1_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h363636366C6C6C6C;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \Selector31~3_combout  & ( ((pcpred_A[25] & \Selector38~1_combout )) # (\Selector35~0_combout ) ) ) # ( !\Selector31~3_combout  & ( (pcpred_A[25] & \Selector38~1_combout ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(gnd),
	.datac(!pcpred_A[25]),
	.datad(!\Selector38~1_combout ),
	.datae(gnd),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h000F000F555F555F;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N18
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( alufunc_A[1] & ( aluin2_A[25] & ( (alufunc_A[2] & ((!aluin1_A[25] & (\Selector35~3_combout )) # (aluin1_A[25] & ((\Selector35~2_combout ))))) ) ) ) # ( !alufunc_A[1] & ( aluin2_A[25] & ( (\Selector35~3_combout  & !alufunc_A[2]) 
// ) ) ) # ( alufunc_A[1] & ( !aluin2_A[25] & ( (alufunc_A[2] & ((!aluin1_A[25] & ((\Selector35~2_combout ))) # (aluin1_A[25] & (\Selector35~3_combout )))) ) ) ) # ( !alufunc_A[1] & ( !aluin2_A[25] & ( (\Selector35~3_combout  & !alufunc_A[2]) ) ) )

	.dataa(!\Selector35~3_combout ),
	.datab(!\Selector35~2_combout ),
	.datac(!alufunc_A[2]),
	.datad(!aluin1_A[25]),
	.datae(!alufunc_A[1]),
	.dataf(!aluin2_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h5050030550500503;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N18
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( alufunc_A[1] & ( \Selector35~2_combout  & ( (\Selector31~8_combout  & alufunc_A[2]) ) ) ) # ( !alufunc_A[1] & ( \Selector35~2_combout  & ( (!alufunc_A[2]) # (\Selector31~8_combout ) ) ) ) # ( alufunc_A[1] & ( 
// !\Selector35~2_combout  & ( \Selector31~8_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector31~8_combout ),
	.datac(!alufunc_A[2]),
	.datad(gnd),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h00003333F3F30303;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N9
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~30_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!\aluin2_A[3]~DUPLICATE_q ) # ((\ShiftLeft0~0_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout )))) ) ) # ( 
// !\ShiftLeft0~30_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~0_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout )))) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h024602468ACE8ACE;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N46
dffeas \aluin1_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23] .is_wysiwyg = "true";
defparam \aluin1_A[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \aluin1_A[24]~DUPLICATE_q  & ( aluin1_A[25] & ( (!aluin2_A[1]) # ((!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22])))) ) ) ) # ( !\aluin1_A[24]~DUPLICATE_q  & ( aluin1_A[25] & ( (!aluin2_A[1] & 
// (((!aluin2_A[0])))) # (aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))))) ) ) ) # ( \aluin1_A[24]~DUPLICATE_q  & ( !aluin1_A[25] & ( (!aluin2_A[1] & (((aluin2_A[0])))) # (aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[23])) # 
// (aluin2_A[0] & ((aluin1_A[22]))))) ) ) ) # ( !\aluin1_A[24]~DUPLICATE_q  & ( !aluin1_A[25] & ( (aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[23])) # (aluin2_A[0] & ((aluin1_A[22]))))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin2_A[1]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[22]),
	.datae(!\aluin1_A[24]~DUPLICATE_q ),
	.dataf(!aluin1_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( \ShiftLeft0~35_combout  & ( \ShiftLeft0~33_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout )))) ) ) ) # ( !\ShiftLeft0~35_combout  
// & ( \ShiftLeft0~33_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))))) ) ) ) # ( \ShiftLeft0~35_combout  & 
// ( !\ShiftLeft0~33_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( 
// !\ShiftLeft0~33_combout  & ( (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~34_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!\ShiftLeft0~29_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~35_combout ),
	.dataf(!\ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h050305F3F503F5F3;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \ShiftLeft0~50_combout  & ( \ShiftLeft0~51_combout  ) ) # ( !\ShiftLeft0~50_combout  & ( \ShiftLeft0~51_combout  & ( !aluin2_A[4] ) ) ) # ( \ShiftLeft0~50_combout  & ( !\ShiftLeft0~51_combout  & ( aluin2_A[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(!\ShiftLeft0~50_combout ),
	.dataf(!\ShiftLeft0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \ShiftRight0~8_combout  & ( (\ShiftRight0~7_combout ) # (aluin2_A[2]) ) ) # ( !\ShiftRight0~8_combout  & ( (!aluin2_A[2] & \ShiftRight0~7_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N12
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \aluin2_A[24]~DUPLICATE_q  ) + ( aluin1_A[24] ) + ( \Add3~34  ))
// \Add3~62  = CARRY(( \aluin2_A[24]~DUPLICATE_q  ) + ( aluin1_A[24] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(!\aluin2_A[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[24]),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N15
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add3~62  ))
// \Add3~58  = CARRY(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add3~62  ))

	.dataa(!aluin1_A[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N12
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( \Selector33~1_combout  & ( \Add3~57_sumout  & ( (!\Selector31~5_combout  & (!\Selector31~8_combout  & ((!\Selector31~6_combout ) # (!\Selector35~1_combout )))) ) ) ) # ( !\Selector33~1_combout  & ( \Add3~57_sumout  & ( 
// (!\Selector31~8_combout  & ((!\Selector31~6_combout ) # (!\Selector35~1_combout ))) ) ) ) # ( \Selector33~1_combout  & ( !\Add3~57_sumout  & ( (!\Selector31~5_combout  & ((!\Selector31~6_combout ) # (!\Selector35~1_combout ))) ) ) ) # ( 
// !\Selector33~1_combout  & ( !\Add3~57_sumout  & ( (!\Selector31~6_combout ) # (!\Selector35~1_combout ) ) ) )

	.dataa(!\Selector31~6_combout ),
	.datab(!\Selector35~1_combout ),
	.datac(!\Selector31~5_combout ),
	.datad(!\Selector31~8_combout ),
	.datae(!\Selector33~1_combout ),
	.dataf(!\Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N42
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \Selector31~10_combout  & ( \Selector31~9_combout  & ( (((\Selector31~2_combout ) # (\Selector31~4_combout )) # (\Add4~57_sumout )) # (alufunc_A[1]) ) ) ) # ( !\Selector31~10_combout  & ( \Selector31~9_combout  & ( 
// (\Selector31~2_combout ) # (\Selector31~4_combout ) ) ) ) # ( \Selector31~10_combout  & ( !\Selector31~9_combout  ) ) # ( !\Selector31~10_combout  & ( !\Selector31~9_combout  ) )

	.dataa(!alufunc_A[1]),
	.datab(!\Add4~57_sumout ),
	.datac(!\Selector31~4_combout ),
	.datad(!\Selector31~2_combout ),
	.datae(!\Selector31~10_combout ),
	.dataf(!\Selector31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'hFFFFFFFF0FFF7FFF;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N44
dffeas \memaddr_M[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \RTval_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux38~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[25] .is_wysiwyg = "true";
defparam \RTval_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N26
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N14
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N20
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \wregval_M[25]~47 (
// Equation(s):
// \wregval_M[25]~47_combout  = ( dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( ((!dmem_rtl_0_bypass[80]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~7_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (dmem_rtl_0_bypass[80] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!dmem_rtl_0_bypass[80]) # (((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & 
// !\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & (dmem_rtl_0_bypass[80] & 
// (!\dmem~7_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(!dmem_rtl_0_bypass[80]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~47 .extended_lut = "off";
defparam \wregval_M[25]~47 .lut_mask = 64'h1000DFCF1030DFFF;
defparam \wregval_M[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N45
cyclonev_lcell_comb \wregval_M[25]~48 (
// Equation(s):
// \wregval_M[25]~48_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[25]~47_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[25]~47_combout  & ( ((\memaddr_M[25]~DUPLICATE_q  & !\ldmem_M~q )) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[25]~47_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[25]~47_combout  & ( (\memaddr_M[25]~DUPLICATE_q  & !\ldmem_M~q ) ) ) )

	.dataa(!\wregval_M[29]~1_combout ),
	.datab(!\memaddr_M[25]~DUPLICATE_q ),
	.datac(!\ldmem_M~q ),
	.datad(gnd),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[25]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[25]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[25]~48 .extended_lut = "off";
defparam \wregval_M[25]~48 .lut_mask = 64'h3030FFFF7575FFFF;
defparam \wregval_M[25]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N9
cyclonev_lcell_comb \regs[0][25]~feeder (
// Equation(s):
// \regs[0][25]~feeder_combout  = ( \wregval_M[25]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][25]~feeder .extended_lut = "off";
defparam \regs[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N10
dffeas \regs[0][25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[1][25]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][25]~q ) ) ) ) # ( !\regs[1][25]~q  & ( \imem~75_combout  & ( (\regs[0][25]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][25]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][25]~q ))) # (\imem~67_combout  & (\regs[3][25]~q )) ) ) ) # ( !\regs[1][25]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[2][25]~q ))) # (\imem~67_combout  & (\regs[3][25]~q )) ) ) )

	.dataa(!\regs[0][25]~q ),
	.datab(!\regs[3][25]~q ),
	.datac(!\regs[2][25]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][25]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \regs[7][25]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][25]~q ))) # (\imem~67_combout  & (\regs[5][25]~q )) ) ) ) # ( !\regs[7][25]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][25]~q ))) # 
// (\imem~67_combout  & (\regs[5][25]~q )) ) ) ) # ( \regs[7][25]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][25]~q ) ) ) ) # ( !\regs[7][25]~q  & ( !\imem~75_combout  & ( (\regs[6][25]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[6][25]~q ),
	.datab(!\regs[5][25]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[4][25]~q ),
	.datae(!\regs[7][25]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \regs[10][25]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][25]~q )) # (\imem~67_combout  & ((\regs[9][25]~q ))) ) ) ) # ( !\regs[10][25]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][25]~q )) # 
// (\imem~67_combout  & ((\regs[9][25]~q ))) ) ) ) # ( \regs[10][25]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][25]~q ) ) ) ) # ( !\regs[10][25]~q  & ( !\imem~75_combout  & ( (\regs[11][25]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[8][25]~q ),
	.datab(!\regs[9][25]~q ),
	.datac(!\regs[11][25]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N39
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \regs[13][25]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][25]~q ) ) ) ) # ( !\regs[13][25]~q  & ( \imem~75_combout  & ( (\regs[12][25]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][25]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[14][25]~q ))) # (\imem~67_combout  & (\regs[15][25]~q )) ) ) ) # ( !\regs[13][25]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[14][25]~q ))) # (\imem~67_combout  & (\regs[15][25]~q )) ) ) )

	.dataa(!\regs[15][25]~q ),
	.datab(!\regs[14][25]~q ),
	.datac(!\regs[12][25]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h335533550F000FFF;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N0
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~2_combout  & ( \Mux6~3_combout  & ( (!\imem~87_combout ) # ((!\imem~80_combout  & (\Mux6~0_combout )) # (\imem~80_combout  & ((\Mux6~1_combout )))) ) ) ) # ( !\Mux6~2_combout  & ( \Mux6~3_combout  & ( (!\imem~80_combout  & 
// (\imem~87_combout  & (\Mux6~0_combout ))) # (\imem~80_combout  & ((!\imem~87_combout ) # ((\Mux6~1_combout )))) ) ) ) # ( \Mux6~2_combout  & ( !\Mux6~3_combout  & ( (!\imem~80_combout  & ((!\imem~87_combout ) # ((\Mux6~0_combout )))) # (\imem~80_combout  
// & (\imem~87_combout  & ((\Mux6~1_combout )))) ) ) ) # ( !\Mux6~2_combout  & ( !\Mux6~3_combout  & ( (\imem~87_combout  & ((!\imem~80_combout  & (\Mux6~0_combout )) # (\imem~80_combout  & ((\Mux6~1_combout ))))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(!\Mux6~1_combout ),
	.datae(!\Mux6~2_combout ),
	.dataf(!\Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \aluin1_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25] .is_wysiwyg = "true";
defparam \aluin1_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( aluin1_A[26] & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (\aluin2_A[26]~DUPLICATE_q ))) ) ) # ( !aluin1_A[26] & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (!\aluin2_A[26]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[26]~DUPLICATE_q ),
	.datad(!\Selector25~1_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h003C003C00C300C3;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \aluin2_A[26]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!aluin1_A[26] & !\alufunc_A[0]~DUPLICATE_q ))) ) ) # ( !\aluin2_A[26]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!aluin1_A[26]) # (!\alufunc_A[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin2_A[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h03FC03FC3FC03FC0;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Selector38~1_combout  & ( \Selector30~1_combout  & ( (!\Selector35~0_combout  & (!pcpred_A[26] & !\Selector30~2_combout )) ) ) ) # ( !\Selector38~1_combout  & ( \Selector30~1_combout  & ( (!\Selector35~0_combout  & 
// !\Selector30~2_combout ) ) ) ) # ( \Selector38~1_combout  & ( !\Selector30~1_combout  & ( (!pcpred_A[26] & !\Selector30~2_combout ) ) ) ) # ( !\Selector38~1_combout  & ( !\Selector30~1_combout  & ( !\Selector30~2_combout  ) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!pcpred_A[26]),
	.datac(!\Selector30~2_combout ),
	.datad(gnd),
	.datae(!\Selector38~1_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'hF0F0C0C0A0A08080;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N48
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( !\ShiftRight0~5_combout  & ( \Selector55~0_combout  & ( (aluin2_A[4] & \alufunc_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\Selector55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0000000005050000;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( aluin1_A[24] & ( aluin2_A[0] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[25])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[23]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[24] & ( aluin2_A[0] & ( (!\aluin2_A[1]~DUPLICATE_q  & 
// (aluin1_A[25])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[23]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[24] & ( !aluin2_A[0] & ( (\aluin2_A[1]~DUPLICATE_q ) # (\aluin1_A[26]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[24] & ( !aluin2_A[0] & ( (\aluin1_A[26]~DUPLICATE_q  
// & !\aluin2_A[1]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[26]~DUPLICATE_q ),
	.datab(!aluin1_A[25]),
	.datac(!\aluin1_A[23]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin1_A[24]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h550055FF330F330F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N18
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( \aluin2_A[2]~DUPLICATE_q  & ( \ShiftLeft0~18_combout  & ( (aluin2_A[3]) # (\ShiftLeft0~23_combout ) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( \ShiftLeft0~18_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~22_combout ))) # 
// (aluin2_A[3] & (\ShiftLeft0~24_combout )) ) ) ) # ( \aluin2_A[2]~DUPLICATE_q  & ( !\ShiftLeft0~18_combout  & ( (\ShiftLeft0~23_combout  & !aluin2_A[3]) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( !\ShiftLeft0~18_combout  & ( (!aluin2_A[3] & 
// ((\ShiftLeft0~22_combout ))) # (aluin2_A[3] & (\ShiftLeft0~24_combout )) ) ) )

	.dataa(!\ShiftLeft0~23_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~24_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\aluin2_A[2]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h03CF444403CF7777;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N45
cyclonev_lcell_comb \Selector30~4 (
// Equation(s):
// \Selector30~4_combout  = ( \ShiftRight0~17_combout  & ( (\Selector31~0_combout  & ((\ShiftRight0~16_combout ) # (\aluin2_A[2]~DUPLICATE_q ))) ) ) # ( !\ShiftRight0~17_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\Selector31~0_combout  & 
// \ShiftRight0~16_combout )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[2]~DUPLICATE_q ),
	.datac(!\Selector31~0_combout ),
	.datad(!\ShiftRight0~16_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~4 .extended_lut = "off";
defparam \Selector30~4 .lut_mask = 64'h000C000C030F030F;
defparam \Selector30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N57
cyclonev_lcell_comb \Selector30~5 (
// Equation(s):
// \Selector30~5_combout  = ( \Selector31~1_combout  & ( (((\Selector30~4_combout ) # (aluin2_A[3])) # (\ShiftRight0~5_combout )) # (aluin2_A[4]) ) ) # ( !\Selector31~1_combout  & ( (!aluin2_A[4] & (!\ShiftRight0~5_combout  & (!aluin2_A[3] & 
// \Selector30~4_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\Selector30~4_combout ),
	.datae(gnd),
	.dataf(!\Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~5 .extended_lut = "off";
defparam \Selector30~5 .lut_mask = 64'h008000807FFF7FFF;
defparam \Selector30~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \Selector55~0_combout  & ( !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & \alufunc_A[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector55~0_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h00000C0C00000000;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \Selector30~6 (
// Equation(s):
// \Selector30~6_combout  = ( !\Selector30~5_combout  & ( \Selector45~0_combout  & ( (\Selector30~3_combout  & (!\ShiftLeft0~48_combout  & ((!\ShiftLeft0~49_combout ) # (!\Selector30~0_combout )))) ) ) ) # ( !\Selector30~5_combout  & ( !\Selector45~0_combout 
//  & ( (\Selector30~3_combout  & ((!\ShiftLeft0~49_combout ) # (!\Selector30~0_combout ))) ) ) )

	.dataa(!\ShiftLeft0~49_combout ),
	.datab(!\Selector30~3_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\ShiftLeft0~48_combout ),
	.datae(!\Selector30~5_combout ),
	.dataf(!\Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~6 .extended_lut = "off";
defparam \Selector30~6 .lut_mask = 64'h3232000032000000;
defparam \Selector30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \Selector30~7 (
// Equation(s):
// \Selector30~7_combout  = ( \Selector30~6_combout  & ( (!\Selector36~0_combout  & (\Selector36~1_combout  & (\Add3~53_sumout ))) # (\Selector36~0_combout  & (((\Selector36~1_combout  & \Add3~53_sumout )) # (\Add4~53_sumout ))) ) ) # ( 
// !\Selector30~6_combout  )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Add3~53_sumout ),
	.datad(!\Add4~53_sumout ),
	.datae(gnd),
	.dataf(!\Selector30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~7 .extended_lut = "off";
defparam \Selector30~7 .lut_mask = 64'hFFFFFFFF03570357;
defparam \Selector30~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \memaddr_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector30~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N56
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N38
dffeas \RTval_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[26] .is_wysiwyg = "true";
defparam \RTval_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N43
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400000200008000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y22_N8
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y30_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N6
cyclonev_lcell_comb \wregval_M[26]~34 (
// Equation(s):
// \wregval_M[26]~34_combout  = ( dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!dmem_rtl_0_bypass[82]) # (((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # (\dmem~7_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (dmem_rtl_0_bypass[82] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!dmem_rtl_0_bypass[82]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (dmem_rtl_0_bypass[82] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[82]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~34 .extended_lut = "off";
defparam \wregval_M[26]~34 .lut_mask = 64'h0040AFEF1050BFFF;
defparam \wregval_M[26]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N3
cyclonev_lcell_comb \wregval_M[26]~35 (
// Equation(s):
// \wregval_M[26]~35_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[26]~34_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[26]~34_combout  & ( ((!\ldmem_M~q  & memaddr_M[26])) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[26]~34_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[26]~34_combout  & ( (!\ldmem_M~q  & memaddr_M[26]) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(!memaddr_M[26]),
	.datad(gnd),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[26]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[26]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[26]~35 .extended_lut = "off";
defparam \wregval_M[26]~35 .lut_mask = 64'h0A0AFFFF3B3BFFFF;
defparam \wregval_M[26]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \regs[15][26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_M[26]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[7][26]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][26]~q ) ) ) ) # ( !\regs[7][26]~q  & ( \imem~87_combout  & ( (\regs[3][26]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][26]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][26]~q ))) # (\imem~80_combout  & (\regs[15][26]~q )) ) ) ) # ( !\regs[7][26]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][26]~q ))) # (\imem~80_combout  & (\regs[15][26]~q )) ) ) )

	.dataa(!\regs[15][26]~q ),
	.datab(!\regs[3][26]~q ),
	.datac(!\regs[11][26]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[10][26]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][26]~q )) # (\imem~80_combout  & ((\regs[6][26]~q ))) ) ) ) # ( !\regs[10][26]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][26]~q )) # 
// (\imem~80_combout  & ((\regs[6][26]~q ))) ) ) ) # ( \regs[10][26]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][26]~q ) ) ) ) # ( !\regs[10][26]~q  & ( !\imem~87_combout  & ( (\regs[14][26]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[2][26]~q ),
	.datab(!\regs[14][26]~q ),
	.datac(!\regs[6][26]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][26]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[13][26]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][26]~q ))) # (\imem~80_combout  & (\regs[5][26]~q )) ) ) ) # ( !\regs[13][26]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][26]~q ))) # 
// (\imem~80_combout  & (\regs[5][26]~q )) ) ) ) # ( \regs[13][26]~q  & ( !\imem~87_combout  & ( (\regs[9][26]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[13][26]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & \regs[9][26]~q ) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\regs[5][26]~q ),
	.datac(!\regs[1][26]~q ),
	.datad(!\regs[9][26]~q ),
	.datae(!\regs[13][26]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[4][26]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][26]~q ) ) ) ) # ( !\regs[4][26]~q  & ( \imem~87_combout  & ( (\regs[0][26]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][26]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][26]~q ))) # (\imem~80_combout  & (\regs[12][26]~q )) ) ) ) # ( !\regs[4][26]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][26]~q ))) # (\imem~80_combout  & (\regs[12][26]~q )) ) ) )

	.dataa(!\regs[0][26]~q ),
	.datab(!\regs[12][26]~q ),
	.datac(!\regs[8][26]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[4][26]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~1_combout  & ( \Mux5~0_combout  & ( ((!\imem~67_combout  & ((\Mux5~2_combout ))) # (\imem~67_combout  & (\Mux5~3_combout ))) # (\imem~75_combout ) ) ) ) # ( !\Mux5~1_combout  & ( \Mux5~0_combout  & ( (!\imem~75_combout  & 
// ((!\imem~67_combout  & ((\Mux5~2_combout ))) # (\imem~67_combout  & (\Mux5~3_combout )))) # (\imem~75_combout  & (((!\imem~67_combout )))) ) ) ) # ( \Mux5~1_combout  & ( !\Mux5~0_combout  & ( (!\imem~75_combout  & ((!\imem~67_combout  & ((\Mux5~2_combout 
// ))) # (\imem~67_combout  & (\Mux5~3_combout )))) # (\imem~75_combout  & (((\imem~67_combout )))) ) ) ) # ( !\Mux5~1_combout  & ( !\Mux5~0_combout  & ( (!\imem~75_combout  & ((!\imem~67_combout  & ((\Mux5~2_combout ))) # (\imem~67_combout  & 
// (\Mux5~3_combout )))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux5~3_combout ),
	.datac(!\Mux5~2_combout ),
	.datad(!\imem~67_combout ),
	.datae(!\Mux5~1_combout ),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N26
dffeas \aluin1_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26] .is_wysiwyg = "true";
defparam \aluin1_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[28] ) ) ) # ( !aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[27] ) ) ) # ( aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[26] ) ) ) # ( !aluin2_A[0] & ( 
// !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[25] ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!aluin1_A[28]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[25]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h00FF55550F0F3333;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( \aluin1_A[18]~DUPLICATE_q  & ( \aluin1_A[20]~DUPLICATE_q  & ( ((!aluin2_A[1] & ((\aluin1_A[17]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin1_A[19]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  
// & ( \aluin1_A[20]~DUPLICATE_q  & ( (!aluin2_A[1] & (((\aluin1_A[17]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q )))) # (aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q )) # (\aluin1_A[19]~DUPLICATE_q ))) ) ) ) # ( \aluin1_A[18]~DUPLICATE_q  & ( 
// !\aluin1_A[20]~DUPLICATE_q  & ( (!aluin2_A[1] & (((\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[17]~DUPLICATE_q )))) # (aluin2_A[1] & (\aluin1_A[19]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( 
// !\aluin1_A[20]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((!aluin2_A[1] & ((\aluin1_A[17]~DUPLICATE_q ))) # (aluin2_A[1] & (\aluin1_A[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[19]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(!\aluin1_A[17]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[18]~DUPLICATE_q ),
	.dataf(!\aluin1_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N54
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( aluin2_A[2] & ( \ShiftRight0~13_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~6_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout )) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~13_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~7_combout ) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~13_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~6_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~8_combout )) ) ) ) # ( !aluin2_A[2] & 
// ( !\ShiftRight0~13_combout  & ( (\ShiftRight0~7_combout  & \aluin2_A[3]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftRight0~7_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h111103CFDDDD03CF;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( \ShiftLeft0~30_combout  & ( \ShiftLeft0~1_combout  & ( ((!aluin2_A[2] & (\ShiftLeft0~35_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout )))) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~30_combout  & ( 
// \ShiftLeft0~1_combout  & ( (!aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~35_combout ))) # (aluin2_A[2] & (((\ShiftLeft0~29_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) ) ) ) # ( \ShiftLeft0~30_combout  & ( !\ShiftLeft0~1_combout  & ( 
// (!aluin2_A[2] & (((\ShiftLeft0~35_combout )) # (\aluin2_A[3]~DUPLICATE_q ))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~29_combout )))) ) ) ) # ( !\ShiftLeft0~30_combout  & ( !\ShiftLeft0~1_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// ((!aluin2_A[2] & (\ShiftLeft0~35_combout )) # (aluin2_A[2] & ((\ShiftLeft0~29_combout ))))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!\ShiftLeft0~30_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N0
cyclonev_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = ( \ShiftRight0~36_combout  & ( \ShiftLeft0~57_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !aluin2_A[4])) # (aluin1_A[31]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout )) ) ) ) # ( 
// !\ShiftRight0~36_combout  & ( \ShiftLeft0~57_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((aluin2_A[4]) # (\ShiftRight0~5_combout )))) # (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout )) ) ) ) # ( \ShiftRight0~36_combout  & ( 
// !\ShiftLeft0~57_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !aluin2_A[4])) # (aluin1_A[31]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout  & ((aluin2_A[4])))) ) ) ) # ( !\ShiftRight0~36_combout  & ( 
// !\ShiftLeft0~57_combout  & ( (!\ShiftRight0~5_combout  & (aluin2_A[4] & ((\alufunc_A[0]~DUPLICATE_q ) # (aluin1_A[31])))) # (\ShiftRight0~5_combout  & (aluin1_A[31] & ((!\alufunc_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[4]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~36_combout ),
	.dataf(!\ShiftLeft0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~4 .extended_lut = "off";
defparam \Selector39~4 .lut_mask = 64'h130AB30A13AAB3AA;
defparam \Selector39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = ( aluin2_A[4] & ( \Selector39~4_combout  & ( (\Selector55~0_combout  & ((!\alufunc_A[0]~DUPLICATE_q ) # ((\ShiftLeft0~7_combout  & \ShiftLeft0~0_combout )))) ) ) ) # ( !aluin2_A[4] & ( \Selector39~4_combout  & ( 
// \Selector55~0_combout  ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\Selector55~0_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\Selector39~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~5 .extended_lut = "off";
defparam \Selector39~5 .lut_mask = 64'h000000000F0F0A0B;
defparam \Selector39~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ( !alufunc_A[3] & ( ((!\alufunc_A[4]~DUPLICATE_q  & (((\Add3~89_sumout  & \Selector39~0_combout )) # (\Selector39~3_combout )))) # (\Selector39~5_combout ) ) ) # ( alufunc_A[3] & ( ((!\alufunc_A[4]~DUPLICATE_q  & 
// (((\Add4~89_sumout  & \Selector39~0_combout )) # (\Selector39~3_combout )))) # (\Selector39~5_combout ) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!\Selector39~3_combout ),
	.datac(!\Add4~89_sumout ),
	.datad(!\Selector39~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector39~5_combout ),
	.datag(!\Add3~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~6 .extended_lut = "on";
defparam \Selector39~6 .lut_mask = 64'h222A222AFFFFFFFF;
defparam \Selector39~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N49
dffeas \memaddr_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector39~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \wregval_M[17]~85 (
// Equation(s):
// \wregval_M[17]~85_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[17]))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[64] & (dmem_rtl_0_bypass[63])) # (dmem_rtl_0_bypass[64] & ((!\dmem~7_combout  & ((\wregval_M[17]~40_combout ))) # 
// (\dmem~7_combout  & (dmem_rtl_0_bypass[63])))))) ) )

	.dataa(!dmem_rtl_0_bypass[64]),
	.datab(!dmem_rtl_0_bypass[63]),
	.datac(!\WideNor0~combout ),
	.datad(!\dmem~7_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[17]~40_combout ),
	.datag(!memaddr_M[17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[17]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[17]~85 .extended_lut = "on";
defparam \wregval_M[17]~85 .lut_mask = 64'h0F0F20300F0F7030;
defparam \wregval_M[17]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N12
cyclonev_lcell_comb \regs[9][17]~feeder (
// Equation(s):
// \regs[9][17]~feeder_combout  = ( \wregval_M[17]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[17]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][17]~feeder .extended_lut = "off";
defparam \regs[9][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \regs[9][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[10][17]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][17]~q ))) # (\imem~75_combout  & (\regs[9][17]~q )) ) ) ) # ( !\regs[10][17]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][17]~q ))) # 
// (\imem~75_combout  & (\regs[9][17]~q )) ) ) ) # ( \regs[10][17]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout ) # (\regs[8][17]~q ) ) ) ) # ( !\regs[10][17]~q  & ( !\imem~67_combout  & ( (\regs[8][17]~q  & \imem~75_combout ) ) ) )

	.dataa(!\regs[9][17]~q ),
	.datab(!\regs[11][17]~q ),
	.datac(!\regs[8][17]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N55
dffeas \regs[13][17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \imem~75_combout  & ( \imem~67_combout  & ( \regs[13][17]~q  ) ) ) # ( !\imem~75_combout  & ( \imem~67_combout  & ( \regs[15][17]~q  ) ) ) # ( \imem~75_combout  & ( !\imem~67_combout  & ( \regs[12][17]~q  ) ) ) # ( !\imem~75_combout  
// & ( !\imem~67_combout  & ( \regs[14][17]~q  ) ) )

	.dataa(!\regs[12][17]~q ),
	.datab(!\regs[14][17]~q ),
	.datac(!\regs[13][17]~q ),
	.datad(!\regs[15][17]~q ),
	.datae(!\imem~75_combout ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \regs[7][17]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][17]~q ))) # (\imem~67_combout  & (\regs[5][17]~q )) ) ) ) # ( !\regs[7][17]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][17]~q ))) # 
// (\imem~67_combout  & (\regs[5][17]~q )) ) ) ) # ( \regs[7][17]~q  & ( !\imem~75_combout  & ( (\regs[6][17]~q ) # (\imem~67_combout ) ) ) ) # ( !\regs[7][17]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & \regs[6][17]~q ) ) ) )

	.dataa(!\regs[5][17]~q ),
	.datab(!\imem~67_combout ),
	.datac(!\regs[6][17]~q ),
	.datad(!\regs[4][17]~q ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[1][17]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][17]~q ) ) ) ) # ( !\regs[1][17]~q  & ( \imem~75_combout  & ( (\regs[0][17]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][17]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[2][17]~q )) # (\imem~67_combout  & ((\regs[3][17]~q ))) ) ) ) # ( !\regs[1][17]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[2][17]~q )) # (\imem~67_combout  & ((\regs[3][17]~q ))) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[2][17]~q ),
	.datac(!\regs[3][17]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][17]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \Mux14~1_combout  & ( \Mux14~0_combout  & ( ((!\imem~80_combout  & (\Mux14~2_combout )) # (\imem~80_combout  & ((\Mux14~3_combout )))) # (\imem~87_combout ) ) ) ) # ( !\Mux14~1_combout  & ( \Mux14~0_combout  & ( (!\imem~80_combout  & 
// (((\imem~87_combout )) # (\Mux14~2_combout ))) # (\imem~80_combout  & (((\Mux14~3_combout  & !\imem~87_combout )))) ) ) ) # ( \Mux14~1_combout  & ( !\Mux14~0_combout  & ( (!\imem~80_combout  & (\Mux14~2_combout  & ((!\imem~87_combout )))) # 
// (\imem~80_combout  & (((\imem~87_combout ) # (\Mux14~3_combout )))) ) ) ) # ( !\Mux14~1_combout  & ( !\Mux14~0_combout  & ( (!\imem~87_combout  & ((!\imem~80_combout  & (\Mux14~2_combout )) # (\imem~80_combout  & ((\Mux14~3_combout ))))) ) ) )

	.dataa(!\Mux14~2_combout ),
	.datab(!\imem~80_combout ),
	.datac(!\Mux14~3_combout ),
	.datad(!\imem~87_combout ),
	.datae(!\Mux14~1_combout ),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N38
dffeas \aluin1_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17] .is_wysiwyg = "true";
defparam \aluin1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[15] & ( (!aluin2_A[1]) # (aluin1_A[17]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[15] & ( (!aluin2_A[1] & ((\aluin1_A[14]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[16])) ) ) ) # 
// ( \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[15] & ( (aluin1_A[17] & aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[15] & ( (!aluin2_A[1] & ((\aluin1_A[14]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[16])) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[16]),
	.datad(!\aluin1_A[14]~DUPLICATE_q ),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~22_combout  & ( ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout )))) # (aluin2_A[3]) ) ) ) # ( 
// !\ShiftRight0~15_combout  & ( \ShiftRight0~22_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout ))))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # 
// ( \ShiftRight0~15_combout  & ( !\ShiftRight0~22_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout ))))) # (aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )))) ) ) ) 
// # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~22_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout ))))) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~17_combout  & ( (!aluin2_A[3]) # (aluin1_A[31]) ) ) ) # ( !\ShiftRight0~16_combout  & ( \ShiftRight0~17_combout  & ( (!aluin2_A[3] & (\aluin2_A[2]~DUPLICATE_q )) # (aluin2_A[3] & 
// ((aluin1_A[31]))) ) ) ) # ( \ShiftRight0~16_combout  & ( !\ShiftRight0~17_combout  & ( (!aluin2_A[3] & (!\aluin2_A[2]~DUPLICATE_q )) # (aluin2_A[3] & ((aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\ShiftRight0~17_combout  & ( (aluin1_A[31] & 
// aluin2_A[3]) ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h000FAA0F550FFF0F;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \Selector46~5 (
// Equation(s):
// \Selector46~5_combout  = ( \ShiftRight0~51_combout  & ( (\Selector47~0_combout  & ((!aluin2_A[4] & (\ShiftRight0~52_combout )) # (aluin2_A[4] & ((\Selector46~0_combout ))))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector47~0_combout ),
	.datac(!\ShiftRight0~52_combout ),
	.datad(!\Selector46~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~5 .extended_lut = "off";
defparam \Selector46~5 .lut_mask = 64'h0000000002130213;
defparam \Selector46~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \Selector46~6 (
// Equation(s):
// \Selector46~6_combout  = ( \Selector46~5_combout  & ( (!\Selector55~0_combout  & ((!\Selector46~3_combout ) # (\alufunc_A[4]~DUPLICATE_q ))) ) ) # ( !\Selector46~5_combout  & ( (!\alufunc_A[4]~DUPLICATE_q  & (!\Selector46~3_combout  & 
// ((!\Selector55~0_combout ) # (!\Selector46~1_combout )))) # (\alufunc_A[4]~DUPLICATE_q  & ((!\Selector55~0_combout ) # ((!\Selector46~1_combout )))) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!\Selector55~0_combout ),
	.datac(!\Selector46~3_combout ),
	.datad(!\Selector46~1_combout ),
	.datae(gnd),
	.dataf(!\Selector46~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~6 .extended_lut = "off";
defparam \Selector46~6 .lut_mask = 64'hF5C4F5C4C4C4C4C4;
defparam \Selector46~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( \Add4~77_sumout  & ( \Selector46~6_combout  & ( (\Selector39~0_combout  & (!\alufunc_A[4]~DUPLICATE_q  & ((\Add3~77_sumout ) # (alufunc_A[3])))) ) ) ) # ( !\Add4~77_sumout  & ( \Selector46~6_combout  & ( (\Selector39~0_combout  
// & (!\alufunc_A[4]~DUPLICATE_q  & (!alufunc_A[3] & \Add3~77_sumout ))) ) ) ) # ( \Add4~77_sumout  & ( !\Selector46~6_combout  ) ) # ( !\Add4~77_sumout  & ( !\Selector46~6_combout  ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\Add3~77_sumout ),
	.datae(!\Add4~77_sumout ),
	.dataf(!\Selector46~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'hFFFFFFFF00400444;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \memaddr_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B2513C83E00741ECC3181C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \wregval_M[2]~11 (
// Equation(s):
// \wregval_M[2]~11_combout  = ( \dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !dmem_rtl_0_bypass[33] ) ) ) # ( !\dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!dmem_rtl_0_bypass[34] & 
// (((!dmem_rtl_0_bypass[33])))) # (dmem_rtl_0_bypass[34] & (((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & 
// ( !dmem_rtl_0_bypass[33] ) ) ) # ( !\dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!dmem_rtl_0_bypass[34] & (((!dmem_rtl_0_bypass[33])))) # (dmem_rtl_0_bypass[34] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!dmem_rtl_0_bypass[34]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\dmem~7_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~11 .extended_lut = "off";
defparam \wregval_M[2]~11 .lut_mask = 64'hC0CACCCCC5CFCCCC;
defparam \wregval_M[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \wregval_M[2]~12 (
// Equation(s):
// \wregval_M[2]~12_combout  = ( \SW[2]~input_o  & ( (!\memaddr_M[4]~DUPLICATE_q  & \KEY[2]~input_o ) ) ) # ( !\SW[2]~input_o  & ( (\KEY[2]~input_o ) # (\memaddr_M[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~12 .extended_lut = "off";
defparam \wregval_M[2]~12 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \wregval_M[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \wregval_M[2]~13 (
// Equation(s):
// \wregval_M[2]~13_combout  = ( \wregval_M[2]~11_combout  & ( \wregval_M[2]~12_combout  & ( (!\ldmem_M~q  & (((memaddr_M[2])))) # (\ldmem_M~q  & ((!\WideNor0~combout ) # ((!\Equal7~9_combout )))) ) ) ) # ( !\wregval_M[2]~11_combout  & ( 
// \wregval_M[2]~12_combout  & ( (!\ldmem_M~q  & (((memaddr_M[2])))) # (\ldmem_M~q  & (\WideNor0~combout  & ((!\Equal7~9_combout )))) ) ) ) # ( \wregval_M[2]~11_combout  & ( !\wregval_M[2]~12_combout  & ( (\ldmem_M~q ) # (memaddr_M[2]) ) ) ) # ( 
// !\wregval_M[2]~11_combout  & ( !\wregval_M[2]~12_combout  & ( (!\ldmem_M~q  & ((memaddr_M[2]))) # (\ldmem_M~q  & (\WideNor0~combout )) ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!memaddr_M[2]),
	.datac(!\ldmem_M~q ),
	.datad(!\Equal7~9_combout ),
	.datae(!\wregval_M[2]~11_combout ),
	.dataf(!\wregval_M[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[2]~13 .extended_lut = "off";
defparam \wregval_M[2]~13 .lut_mask = 64'h35353F3F35303F3A;
defparam \wregval_M[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N56
dffeas \regs[10][2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[2]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N52
dffeas \regs[9][2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[11][2]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][2]~q ) ) ) ) # ( !\regs[11][2]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[10][2]~q ) ) ) ) # ( \regs[11][2]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][2]~DUPLICATE_q ))) # (\imem~6_combout  & (\regs[8][2]~q )) ) ) ) # ( !\regs[11][2]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][2]~DUPLICATE_q ))) # (\imem~6_combout  & (\regs[8][2]~q )) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[10][2]~q ),
	.datac(!\regs[8][2]~q ),
	.datad(!\regs[9][2]~DUPLICATE_q ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N30
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \regs[5][2]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][2]~q ))) # (\imem~12_combout  & (\regs[6][2]~q )) ) ) ) # ( !\regs[5][2]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[4][2]~q ))) # 
// (\imem~12_combout  & (\regs[6][2]~q )) ) ) ) # ( \regs[5][2]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][2]~q ) ) ) ) # ( !\regs[5][2]~q  & ( !\imem~6_combout  & ( (\regs[7][2]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\imem~12_combout ),
	.datac(!\regs[6][2]~q ),
	.datad(!\regs[4][2]~q ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \regs[14][2]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][2]~q ) ) ) ) # ( !\regs[14][2]~q  & ( \imem~12_combout  & ( (\regs[15][2]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][2]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][2]~q )) # (\imem~6_combout  & ((\regs[12][2]~q ))) ) ) ) # ( !\regs[14][2]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][2]~q )) # (\imem~6_combout  & ((\regs[12][2]~q ))) ) ) )

	.dataa(!\regs[15][2]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[13][2]~q ),
	.datad(!\regs[12][2]~q ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \regs[1][2]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][2]~q )) # (\imem~6_combout  & ((\regs[2][2]~q ))) ) ) ) # ( !\regs[1][2]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & (\regs[3][2]~q )) # (\imem~6_combout  
// & ((\regs[2][2]~q ))) ) ) ) # ( \regs[1][2]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][2]~q ) ) ) ) # ( !\regs[1][2]~q  & ( !\imem~12_combout  & ( (\regs[0][2]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[3][2]~q ),
	.datab(!\regs[0][2]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[2][2]~q ),
	.datae(!\regs[1][2]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \Mux61~3_combout  & ( \Mux61~0_combout  & ( (!\imem~18_combout  & (((!\imem~15_combout )) # (\Mux61~2_combout ))) # (\imem~18_combout  & (((\imem~15_combout ) # (\Mux61~1_combout )))) ) ) ) # ( !\Mux61~3_combout  & ( \Mux61~0_combout 
//  & ( (!\imem~18_combout  & (\Mux61~2_combout  & ((\imem~15_combout )))) # (\imem~18_combout  & (((\imem~15_combout ) # (\Mux61~1_combout )))) ) ) ) # ( \Mux61~3_combout  & ( !\Mux61~0_combout  & ( (!\imem~18_combout  & (((!\imem~15_combout )) # 
// (\Mux61~2_combout ))) # (\imem~18_combout  & (((\Mux61~1_combout  & !\imem~15_combout )))) ) ) ) # ( !\Mux61~3_combout  & ( !\Mux61~0_combout  & ( (!\imem~18_combout  & (\Mux61~2_combout  & ((\imem~15_combout )))) # (\imem~18_combout  & 
// (((\Mux61~1_combout  & !\imem~15_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\Mux61~2_combout ),
	.datac(!\Mux61~1_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux61~3_combout ),
	.dataf(!\Mux61~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \Mux61~4_combout  & ( \mispred~combout  ) ) # ( \Mux61~4_combout  & ( !\mispred~combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\aluimm_D~1_combout ) # ((!\stall~combout ) # (\imem~98_combout ))) ) ) ) # ( 
// !\Mux61~4_combout  & ( !\mispred~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\aluimm_D~1_combout  & (\stall~combout  & \imem~98_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\aluimm_D~1_combout ),
	.datac(!\stall~combout ),
	.datad(!\imem~98_combout ),
	.datae(!\Mux61~4_combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h0001FEFF0000FFFF;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \aluin2_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( aluin1_A[5] & ( alufunc_A[1] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (\aluin2_A[5]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[5] & ( alufunc_A[1] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ 
// (!\aluin2_A[5]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[5] & ( !alufunc_A[1] & ( !alufunc_A[3] $ (((!\aluin2_A[5]~DUPLICATE_q  & !\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[5] & ( !alufunc_A[1] & ( !alufunc_A[3] $ (((!\aluin2_A[5]~DUPLICATE_q ) # 
// (!\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[5]~DUPLICATE_q ),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[5]),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h333C3CCC3C00C300;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( \Selector51~0_combout  & ( ((\Selector38~0_combout  & pcpred_A[5])) # (\Selector39~1_combout ) ) ) # ( !\Selector51~0_combout  & ( (\Selector38~0_combout  & pcpred_A[5]) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(!pcpred_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector51~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h0505050537373737;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( aluin1_A[15] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[16]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[15] & ( aluin2_A[1] & ( (\aluin1_A[16]~DUPLICATE_q  & \aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( aluin1_A[15] & ( 
// !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[13]))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[14]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[15] & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[13]))) # (\aluin2_A[0]~DUPLICATE_q  & 
// (\aluin1_A[14]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[16]~DUPLICATE_q ),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!aluin1_A[13]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[15]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h0F330F330055FF55;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[8] ) ) ) # ( !aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[7] ) ) ) # ( aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[6] ) ) ) # ( !aluin2_A[0] & ( 
// !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[5] ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!aluin1_A[8]),
	.datac(!aluin1_A[7]),
	.datad(!aluin1_A[6]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~10_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~13_combout )))) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( \ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftRight0~11_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~13_combout  & aluin2_A[2])))) ) ) ) # ( \ShiftRight0~12_combout  & ( 
// !\ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout  & ((aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftRight0~13_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( !\ShiftRight0~10_combout  & ( 
// (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~13_combout ))))) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h00473347CC47FF47;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~14_combout  & ( (aluin1_A[31] & \Selector31~0_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~14_combout  & ( (\Selector31~0_combout  & ((!aluin2_A[4]) # 
// (\ShiftRight0~9_combout ))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~14_combout  & ( (aluin1_A[31] & \Selector31~0_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~14_combout  & ( (aluin2_A[4] & (\Selector31~0_combout  & 
// \ShiftRight0~9_combout )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\Selector31~0_combout ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'h000305050C0F0505;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N9
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( !\Selector51~3_combout  & ( (!\Selector45~0_combout  & (((!\Selector51~1_combout )) # (\alufunc_A[4]~DUPLICATE_q ))) # (\Selector45~0_combout  & (!\ShiftLeft0~2_combout  & ((!\Selector51~1_combout ) # (\alufunc_A[4]~DUPLICATE_q 
// )))) ) )

	.dataa(!\Selector45~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\Selector51~1_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\Selector51~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'hF3A2F3A200000000;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( alufunc_A[3] & ( \Selector51~4_combout  & ( (\Selector39~0_combout  & (\Add4~1_sumout  & !\alufunc_A[4]~DUPLICATE_q )) ) ) ) # ( !alufunc_A[3] & ( \Selector51~4_combout  & ( (\Add3~1_sumout  & (\Selector39~0_combout  & 
// !\alufunc_A[4]~DUPLICATE_q )) ) ) ) # ( alufunc_A[3] & ( !\Selector51~4_combout  ) ) # ( !alufunc_A[3] & ( !\Selector51~4_combout  ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Selector39~0_combout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\alufunc_A[4]~DUPLICATE_q ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'hFFFFFFFF11000300;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N41
dffeas \memaddr_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \wregval_M[5]~6 (
// Equation(s):
// \wregval_M[5]~6_combout  = ( \SW[5]~input_o  & ( (\wregval_M[5]~2_combout  & ((!\Equal7~8_combout ) # ((!\Equal7~7_combout ) # (memaddr_M[4])))) ) ) # ( !\SW[5]~input_o  & ( (\wregval_M[5]~2_combout  & ((!\Equal7~8_combout ) # (!\Equal7~7_combout ))) ) )

	.dataa(!\wregval_M[5]~2_combout ),
	.datab(!\Equal7~8_combout ),
	.datac(!\Equal7~7_combout ),
	.datad(!memaddr_M[4]),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~6 .extended_lut = "off";
defparam \wregval_M[5]~6 .lut_mask = 64'h5454545454555455;
defparam \wregval_M[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N49
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \RTval_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[5] .is_wysiwyg = "true";
defparam \RTval_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N38
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~1_combout  = ( !wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N50
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22A8876384090103800840020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \wregval_M[5]~5 (
// Equation(s):
// \wregval_M[5]~5_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!dmem_rtl_0_bypass[39]) # ((dmem_rtl_0_bypass[40] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!dmem_rtl_0_bypass[40] & (((!dmem_rtl_0_bypass[39])))) # (dmem_rtl_0_bypass[40] & ((!\dmem~7_combout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[39]))))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!dmem_rtl_0_bypass[40] & 
// (((!dmem_rtl_0_bypass[39])))) # (dmem_rtl_0_bypass[40] & ((!\dmem~7_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout  & ((!dmem_rtl_0_bypass[39]))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!dmem_rtl_0_bypass[39] & ((!dmem_rtl_0_bypass[40]) # (\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[40]),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~5 .extended_lut = "off";
defparam \wregval_M[5]~5 .lut_mask = 64'hC0F0E2F0D1F0F3F0;
defparam \wregval_M[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \wregval_M[5]~7 (
// Equation(s):
// \wregval_M[5]~7_combout  = ( \wregval_M[5]~5_combout  & ( (((memaddr_M[5] & !\ldmem_M~q )) # (\wregval_M[29]~1_combout )) # (\wregval_M[5]~6_combout ) ) ) # ( !\wregval_M[5]~5_combout  & ( ((memaddr_M[5] & !\ldmem_M~q )) # (\wregval_M[5]~6_combout ) ) )

	.dataa(!memaddr_M[5]),
	.datab(!\wregval_M[5]~6_combout ),
	.datac(!\ldmem_M~q ),
	.datad(!\wregval_M[29]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[5]~7 .extended_lut = "off";
defparam \wregval_M[5]~7 .lut_mask = 64'h7373737373FF73FF;
defparam \wregval_M[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N59
dffeas \regs[9][5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[5]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[5][5]~q  & ( \regs[13][5]~q  & ( (!\imem~15_combout ) # ((!\imem~18_combout  & (\regs[9][5]~q )) # (\imem~18_combout  & ((\regs[1][5]~q )))) ) ) ) # ( !\regs[5][5]~q  & ( \regs[13][5]~q  & ( (!\imem~18_combout  & 
// (((!\imem~15_combout )) # (\regs[9][5]~q ))) # (\imem~18_combout  & (((\imem~15_combout  & \regs[1][5]~q )))) ) ) ) # ( \regs[5][5]~q  & ( !\regs[13][5]~q  & ( (!\imem~18_combout  & (\regs[9][5]~q  & (\imem~15_combout ))) # (\imem~18_combout  & 
// (((!\imem~15_combout ) # (\regs[1][5]~q )))) ) ) ) # ( !\regs[5][5]~q  & ( !\regs[13][5]~q  & ( (\imem~15_combout  & ((!\imem~18_combout  & (\regs[9][5]~q )) # (\imem~18_combout  & ((\regs[1][5]~q ))))) ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[1][5]~q ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\regs[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[14][5]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][5]~q )) # (\imem~15_combout  & ((\regs[2][5]~q ))) ) ) ) # ( !\regs[14][5]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][5]~q )) # 
// (\imem~15_combout  & ((\regs[2][5]~q ))) ) ) ) # ( \regs[14][5]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][5]~q ) ) ) ) # ( !\regs[14][5]~q  & ( !\imem~18_combout  & ( (\regs[10][5]~q  & \imem~15_combout ) ) ) )

	.dataa(!\regs[6][5]~q ),
	.datab(!\regs[10][5]~q ),
	.datac(!\regs[2][5]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[4][5]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][5]~q ) ) ) ) # ( !\regs[4][5]~q  & ( \imem~18_combout  & ( (\regs[0][5]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][5]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][5]~q ))) # (\imem~15_combout  & (\regs[8][5]~q )) ) ) ) # ( !\regs[4][5]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[12][5]~q ))) # (\imem~15_combout  & (\regs[8][5]~q )) ) ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!\regs[0][5]~q ),
	.datac(!\regs[12][5]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[4][5]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[11][5]~q  & ( \imem~15_combout  & ( (!\imem~18_combout ) # (\regs[3][5]~q ) ) ) ) # ( !\regs[11][5]~q  & ( \imem~15_combout  & ( (\regs[3][5]~q  & \imem~18_combout ) ) ) ) # ( \regs[11][5]~q  & ( !\imem~15_combout  & ( 
// (!\imem~18_combout  & (\regs[15][5]~q )) # (\imem~18_combout  & ((\regs[7][5]~q ))) ) ) ) # ( !\regs[11][5]~q  & ( !\imem~15_combout  & ( (!\imem~18_combout  & (\regs[15][5]~q )) # (\imem~18_combout  & ((\regs[7][5]~q ))) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs[15][5]~q ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \imem~12_combout  & ( \Mux58~3_combout  & ( (!\imem~6_combout ) # (\Mux58~2_combout ) ) ) ) # ( !\imem~12_combout  & ( \Mux58~3_combout  & ( (!\imem~6_combout  & (\Mux58~1_combout )) # (\imem~6_combout  & ((\Mux58~0_combout ))) ) ) ) 
// # ( \imem~12_combout  & ( !\Mux58~3_combout  & ( (\Mux58~2_combout  & \imem~6_combout ) ) ) ) # ( !\imem~12_combout  & ( !\Mux58~3_combout  & ( (!\imem~6_combout  & (\Mux58~1_combout )) # (\imem~6_combout  & ((\Mux58~0_combout ))) ) ) )

	.dataa(!\Mux58~1_combout ),
	.datab(!\Mux58~2_combout ),
	.datac(!\Mux58~0_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\imem~12_combout ),
	.dataf(!\Mux58~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h550F0033550FFF33;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \imem~90_combout  & ( \Mux58~4_combout  ) ) # ( !\imem~90_combout  & ( \Mux58~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\aluimm_D~1_combout ) # ((!\stall~combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~90_combout  & ( !\Mux58~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\aluimm_D~1_combout  & (\stall~combout  & !\mispred~combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\aluimm_D~1_combout ),
	.datac(!\stall~combout ),
	.datad(!\mispred~combout ),
	.datae(!\imem~90_combout ),
	.dataf(!\Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N16
dffeas \aluin2_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5] .is_wysiwyg = "true";
defparam \aluin2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( (!alufunc_A[1] & (!alufunc_A[3] $ (((!\aluin2_A[6]~DUPLICATE_q  & !\aluin1_A[6]~DUPLICATE_q ))))) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!alufunc_A[1] & 
// ((!\aluin2_A[6]~DUPLICATE_q ) # (!\aluin1_A[6]~DUPLICATE_q ))) # (alufunc_A[1] & (!\aluin2_A[6]~DUPLICATE_q  $ (\aluin1_A[6]~DUPLICATE_q ))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[1]),
	.datac(!\aluin2_A[6]~DUPLICATE_q ),
	.datad(!\aluin1_A[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h5669566948884888;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( \Selector50~0_combout  & ( ((\Selector38~0_combout  & pcpred_A[6])) # (\Selector39~1_combout ) ) ) # ( !\Selector50~0_combout  & ( (\Selector38~0_combout  & pcpred_A[6]) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(!pcpred_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h0505050537373737;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( aluin1_A[8] & ( \aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[9]) ) ) ) # ( !aluin1_A[8] & ( \aluin2_A[1]~DUPLICATE_q  & ( (\aluin2_A[0]~DUPLICATE_q  & aluin1_A[9]) ) ) ) # ( aluin1_A[8] & ( 
// !\aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[6]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[7])) ) ) ) # ( !aluin1_A[8] & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[6]~DUPLICATE_q 
// ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[7])) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[9]),
	.datac(!aluin1_A[7]),
	.datad(!\aluin1_A[6]~DUPLICATE_q ),
	.datae(!aluin1_A[8]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # ((\ShiftRight0~21_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (((\ShiftRight0~20_combout )) # (aluin2_A[3]))) ) ) ) # ( 
// !\ShiftRight0~19_combout  & ( \ShiftRight0~22_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (aluin2_A[3] & ((\ShiftRight0~21_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (((\ShiftRight0~20_combout )) # (aluin2_A[3]))) ) ) ) # ( \ShiftRight0~19_combout  & ( 
// !\ShiftRight0~22_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # ((\ShiftRight0~21_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (!aluin2_A[3] & (\ShiftRight0~20_combout ))) ) ) ) # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~22_combout  & ( 
// (!\aluin2_A[2]~DUPLICATE_q  & (aluin2_A[3] & ((\ShiftRight0~21_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (!aluin2_A[3] & (\ShiftRight0~20_combout ))) ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\ShiftRight0~21_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~23_combout  & ( (\Selector31~0_combout  & ((!\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~18_combout  & ( \ShiftRight0~23_combout  & ( (\Selector31~0_combout  & 
// ((!\ShiftRight0~5_combout  & (!aluin2_A[4])) # (\ShiftRight0~5_combout  & ((aluin1_A[31]))))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~23_combout  & ( (\Selector31~0_combout  & ((!\ShiftRight0~5_combout  & (aluin2_A[4])) # 
// (\ShiftRight0~5_combout  & ((aluin1_A[31]))))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~23_combout  & ( (aluin1_A[31] & (\Selector31~0_combout  & \ShiftRight0~5_combout )) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[31]),
	.datac(!\Selector31~0_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h000305030A030F03;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N6
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( !\Selector50~3_combout  & ( (!\Selector45~0_combout  & (((!\Selector50~1_combout )) # (\alufunc_A[4]~DUPLICATE_q ))) # (\Selector45~0_combout  & (!\ShiftLeft0~5_combout  & ((!\Selector50~1_combout ) # (\alufunc_A[4]~DUPLICATE_q 
// )))) ) )

	.dataa(!\Selector45~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\Selector50~1_combout ),
	.datae(gnd),
	.dataf(!\Selector50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'hFA32FA3200000000;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N15
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( alufunc_A[3] & ( \Selector50~4_combout  & ( (\Add4~5_sumout  & (\Selector39~0_combout  & !\alufunc_A[4]~DUPLICATE_q )) ) ) ) # ( !alufunc_A[3] & ( \Selector50~4_combout  & ( (\Selector39~0_combout  & (!\alufunc_A[4]~DUPLICATE_q  
// & \Add3~5_sumout )) ) ) ) # ( alufunc_A[3] & ( !\Selector50~4_combout  ) ) # ( !alufunc_A[3] & ( !\Selector50~4_combout  ) )

	.dataa(!\Add4~5_sumout ),
	.datab(!\Selector39~0_combout ),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!\Add3~5_sumout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'hFFFFFFFF00301010;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N55
dffeas \memaddr_M[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \wregval_M[6]~22 (
// Equation(s):
// \wregval_M[6]~22_combout  = ( \SW[6]~input_o  & ( (\wregval_M[5]~2_combout  & ((!memaddr_M[4]) # ((!\Equal7~8_combout ) # (!\Equal7~7_combout )))) ) ) # ( !\SW[6]~input_o  & ( \wregval_M[5]~2_combout  ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal7~8_combout ),
	.datac(!\wregval_M[5]~2_combout ),
	.datad(!\Equal7~7_combout ),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~22 .extended_lut = "off";
defparam \wregval_M[6]~22 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \wregval_M[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N2
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N2
dffeas \RTval_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux57~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[6] .is_wysiwyg = "true";
defparam \RTval_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y20_N32
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BFE828200080800000000D200000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \wregval_M[6]~21 (
// Equation(s):
// \wregval_M[6]~21_combout  = ( dmem_rtl_0_bypass[41] & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!dmem_rtl_0_bypass[42]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~7_combout )) # 
// (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (dmem_rtl_0_bypass[42] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[41] & ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!dmem_rtl_0_bypass[42]) # (((\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (dmem_rtl_0_bypass[42] & (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[42]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~21 .extended_lut = "off";
defparam \wregval_M[6]~21 .lut_mask = 64'h0010AFBF5010FFBF;
defparam \wregval_M[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N24
cyclonev_lcell_comb \wregval_M[6]~23 (
// Equation(s):
// \wregval_M[6]~23_combout  = ( \ldmem_M~q  & ( \wregval_M[6]~21_combout  & ( !\wregval_M[6]~22_combout  ) ) ) # ( !\ldmem_M~q  & ( \wregval_M[6]~21_combout  & ( (\memaddr_M[6]~DUPLICATE_q  & !\wregval_M[6]~22_combout ) ) ) ) # ( \ldmem_M~q  & ( 
// !\wregval_M[6]~21_combout  & ( (!\wregval_M[29]~1_combout  & !\wregval_M[6]~22_combout ) ) ) ) # ( !\ldmem_M~q  & ( !\wregval_M[6]~21_combout  & ( (\memaddr_M[6]~DUPLICATE_q  & (!\wregval_M[29]~1_combout  & !\wregval_M[6]~22_combout )) ) ) )

	.dataa(!\memaddr_M[6]~DUPLICATE_q ),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(gnd),
	.datad(!\wregval_M[6]~22_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[6]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[6]~23 .extended_lut = "off";
defparam \wregval_M[6]~23 .lut_mask = 64'h4400CC005500FF00;
defparam \wregval_M[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N35
dffeas \regs[9][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \regs[13][6]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][6]~q )) # (\imem~80_combout  & ((\regs[5][6]~q ))) ) ) ) # ( !\regs[13][6]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][6]~q )) # 
// (\imem~80_combout  & ((\regs[5][6]~q ))) ) ) ) # ( \regs[13][6]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][6]~q ) ) ) ) # ( !\regs[13][6]~q  & ( !\imem~87_combout  & ( (\regs[9][6]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[9][6]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[1][6]~q ),
	.datad(!\regs[5][6]~q ),
	.datae(!\regs[13][6]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N34
dffeas \regs[2][6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \regs[10][6]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][6]~q ))) # (\imem~80_combout  & (\regs[6][6]~q )) ) ) ) # ( !\regs[10][6]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][6]~q ))) # 
// (\imem~80_combout  & (\regs[6][6]~q )) ) ) ) # ( \regs[10][6]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][6]~q ) ) ) ) # ( !\regs[10][6]~q  & ( !\imem~87_combout  & ( (\regs[14][6]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[6][6]~q ),
	.datab(!\regs[14][6]~q ),
	.datac(!\regs[2][6]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][6]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[4][6]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][6]~q ) ) ) ) # ( !\regs[4][6]~q  & ( \imem~87_combout  & ( (\regs[0][6]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][6]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[8][6]~q )) # (\imem~80_combout  & ((\regs[12][6]~q ))) ) ) ) # ( !\regs[4][6]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][6]~q )) # (\imem~80_combout  & ((\regs[12][6]~q ))) ) ) )

	.dataa(!\regs[8][6]~q ),
	.datab(!\regs[12][6]~q ),
	.datac(!\regs[0][6]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[4][6]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N41
dffeas \regs[7][6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[6]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[7][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \imem~80_combout  & ( \imem~87_combout  & ( \regs[7][6]~DUPLICATE_q  ) ) ) # ( !\imem~80_combout  & ( \imem~87_combout  & ( \regs[3][6]~q  ) ) ) # ( \imem~80_combout  & ( !\imem~87_combout  & ( \regs[15][6]~q  ) ) ) # ( 
// !\imem~80_combout  & ( !\imem~87_combout  & ( \regs[11][6]~q  ) ) )

	.dataa(!\regs[15][6]~q ),
	.datab(!\regs[3][6]~q ),
	.datac(!\regs[11][6]~q ),
	.datad(!\regs[7][6]~DUPLICATE_q ),
	.datae(!\imem~80_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N15
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \Mux25~0_combout  & ( \Mux25~3_combout  & ( (!\imem~67_combout  & (((\Mux25~2_combout ) # (\imem~75_combout )))) # (\imem~67_combout  & (((!\imem~75_combout )) # (\Mux25~1_combout ))) ) ) ) # ( !\Mux25~0_combout  & ( \Mux25~3_combout 
//  & ( (!\imem~67_combout  & (((!\imem~75_combout  & \Mux25~2_combout )))) # (\imem~67_combout  & (((!\imem~75_combout )) # (\Mux25~1_combout ))) ) ) ) # ( \Mux25~0_combout  & ( !\Mux25~3_combout  & ( (!\imem~67_combout  & (((\Mux25~2_combout ) # 
// (\imem~75_combout )))) # (\imem~67_combout  & (\Mux25~1_combout  & (\imem~75_combout ))) ) ) ) # ( !\Mux25~0_combout  & ( !\Mux25~3_combout  & ( (!\imem~67_combout  & (((!\imem~75_combout  & \Mux25~2_combout )))) # (\imem~67_combout  & (\Mux25~1_combout  
// & (\imem~75_combout ))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\Mux25~1_combout ),
	.datac(!\imem~75_combout ),
	.datad(!\Mux25~2_combout ),
	.datae(!\Mux25~0_combout ),
	.dataf(!\Mux25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \aluin1_A[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( aluin1_A[24] & ( \aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & ((aluin1_A[26]))) # (aluin2_A[0] & (\aluin1_A[27]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[24] & ( \aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0] & ((aluin1_A[26]))) # 
// (aluin2_A[0] & (\aluin1_A[27]~DUPLICATE_q )) ) ) ) # ( aluin1_A[24] & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!aluin2_A[0]) # (aluin1_A[25]) ) ) ) # ( !aluin1_A[24] & ( !\aluin2_A[1]~DUPLICATE_q  & ( (aluin2_A[0] & aluin1_A[25]) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!\aluin1_A[27]~DUPLICATE_q ),
	.datac(!aluin1_A[25]),
	.datad(!aluin1_A[26]),
	.datae(!aluin1_A[24]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N36
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[31] ) ) ) # ( !aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[30] ) ) ) # ( aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( \aluin1_A[29]~DUPLICATE_q  ) ) ) # ( 
// !aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[28] ) ) )

	.dataa(!aluin1_A[30]),
	.datab(!\aluin1_A[29]~DUPLICATE_q ),
	.datac(!aluin1_A[31]),
	.datad(!aluin1_A[28]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( aluin2_A[3] & ( aluin1_A[31] ) ) # ( !aluin2_A[3] & ( (!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~41_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~42_combout ))) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~41_combout ),
	.datac(!\ShiftRight0~42_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h2727272700FF00FF;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \aluin1_A[20]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[21])) # (aluin2_A[1] & ((\aluin1_A[23]~DUPLICATE_q ))) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[21])) # 
// (aluin2_A[1] & ((\aluin1_A[23]~DUPLICATE_q ))) ) ) ) # ( \aluin1_A[20]~DUPLICATE_q  & ( !aluin2_A[0] & ( (!aluin2_A[1]) # (aluin1_A[22]) ) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( !aluin2_A[0] & ( (aluin1_A[22] & aluin2_A[1]) ) ) )

	.dataa(!aluin1_A[21]),
	.datab(!aluin1_A[22]),
	.datac(!\aluin1_A[23]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!\aluin1_A[20]~DUPLICATE_q ),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h0033FF33550F550F;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \aluin1_A[9]~DUPLICATE_q  & ( \aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[10]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[11]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[9]~DUPLICATE_q  & ( 
// \aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[10]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[11]~DUPLICATE_q )) ) ) ) # ( \aluin1_A[9]~DUPLICATE_q  & ( !\aluin2_A[1]~DUPLICATE_q  & ( (\aluin2_A[0]~DUPLICATE_q ) # 
// (\aluin1_A[8]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[9]~DUPLICATE_q  & ( !\aluin2_A[1]~DUPLICATE_q  & ( (\aluin1_A[8]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[11]~DUPLICATE_q ),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!\aluin1_A[10]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[9]~DUPLICATE_q ),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h330033FF0F550F55;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \aluin1_A[14]~DUPLICATE_q  & ( aluin1_A[15] & ( ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q )))) # (aluin2_A[1]) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( 
// aluin1_A[15] & ( (!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12] & ((!aluin2_A[1])))) # (\aluin2_A[0]~DUPLICATE_q  & (((aluin2_A[1]) # (\aluin1_A[13]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[14]~DUPLICATE_q  & ( !aluin1_A[15] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (((aluin2_A[1])) # (aluin1_A[12]))) # (\aluin2_A[0]~DUPLICATE_q  & (((\aluin1_A[13]~DUPLICATE_q  & !aluin2_A[1])))) ) ) ) # ( !\aluin1_A[14]~DUPLICATE_q  & ( !aluin1_A[15] & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[12])) # 
// (\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[13]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!\aluin1_A[13]~DUPLICATE_q ),
	.datac(!\aluin2_A[0]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(!\aluin1_A[14]~DUPLICATE_q ),
	.dataf(!aluin1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h530053F0530F53FF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( \aluin1_A[19]~DUPLICATE_q  & ( (aluin2_A[1]) # (aluin1_A[17]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( \aluin1_A[19]~DUPLICATE_q  & ( (!aluin2_A[1] & (aluin1_A[16])) # (aluin2_A[1] & 
// ((aluin1_A[18]))) ) ) ) # ( \aluin2_A[0]~DUPLICATE_q  & ( !\aluin1_A[19]~DUPLICATE_q  & ( (aluin1_A[17] & !aluin2_A[1]) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !\aluin1_A[19]~DUPLICATE_q  & ( (!aluin2_A[1] & (aluin1_A[16])) # (aluin2_A[1] & 
// ((aluin1_A[18]))) ) ) )

	.dataa(!aluin1_A[17]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[16]),
	.datad(!aluin1_A[18]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!\aluin1_A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h0C3F44440C3F7777;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~47_combout  & ( \ShiftRight0~39_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~46_combout ) # (\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (\ShiftRight0~40_combout ))) ) ) ) # ( 
// !\ShiftRight0~47_combout  & ( \ShiftRight0~39_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q  & \ShiftRight0~46_combout )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (\ShiftRight0~40_combout ))) ) ) ) # ( \ShiftRight0~47_combout  & ( 
// !\ShiftRight0~39_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~46_combout ) # (\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (\ShiftRight0~40_combout  & (\aluin2_A[2]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\ShiftRight0~39_combout  & ( 
// (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q  & \ShiftRight0~46_combout )))) # (aluin2_A[3] & (\ShiftRight0~40_combout  & (\aluin2_A[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ShiftRight0~40_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(!\ShiftRight0~46_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \ShiftRight0~54_combout  & ( \ShiftRight0~51_combout  & ( (\Selector47~0_combout  & ((!aluin2_A[4]) # (\Selector48~0_combout ))) ) ) ) # ( !\ShiftRight0~54_combout  & ( \ShiftRight0~51_combout  & ( (aluin2_A[4] & 
// (\Selector47~0_combout  & \Selector48~0_combout )) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\Selector47~0_combout ),
	.datac(!\Selector48~0_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~54_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h0000000001012323;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( \aluin1_A[8]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!\aluin2_A[8]~DUPLICATE_q  $ (alufunc_A[3])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & ((!alufunc_A[3])))) ) ) # ( !\aluin1_A[8]~DUPLICATE_q 
//  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (((!alufunc_A[1]) # (!\aluin2_A[8]~DUPLICATE_q ))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!\aluin2_A[8]~DUPLICATE_q  $ (!alufunc_A[3])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!\aluin2_A[8]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\aluin1_A[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \Selector48~2_combout  & ( ((pcpred_A[8] & \Selector38~0_combout )) # (\Selector39~1_combout ) ) ) # ( !\Selector48~2_combout  & ( (pcpred_A[8] & \Selector38~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector39~1_combout ),
	.datac(!pcpred_A[8]),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\Selector48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'h000F000F333F333F;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N33
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( aluin1_A[8] & ( \aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[6]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[5])) ) ) ) # ( !aluin1_A[8] & ( \aluin2_A[1]~DUPLICATE_q  & ( 
// (!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[6]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (aluin1_A[5])) ) ) ) # ( aluin1_A[8] & ( !\aluin2_A[1]~DUPLICATE_q  & ( (!\aluin2_A[0]~DUPLICATE_q ) # (aluin1_A[7]) ) ) ) # ( !aluin1_A[8] & ( 
// !\aluin2_A[1]~DUPLICATE_q  & ( (\aluin2_A[0]~DUPLICATE_q  & aluin1_A[7]) ) ) )

	.dataa(!\aluin2_A[0]~DUPLICATE_q ),
	.datab(!aluin1_A[5]),
	.datac(!\aluin1_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(!aluin1_A[8]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( \aluin1_A[2]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[3]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[1])) ) ) ) # ( !\aluin1_A[2]~DUPLICATE_q  & ( \aluin2_A[0]~DUPLICATE_q  & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[3]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[1])) ) ) ) # ( \aluin1_A[2]~DUPLICATE_q  & ( !\aluin2_A[0]~DUPLICATE_q  & ( (aluin1_A[4]) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[2]~DUPLICATE_q  & ( 
// !\aluin2_A[0]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & aluin1_A[4]) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[4]),
	.datac(!aluin1_A[1]),
	.datad(!aluin1_A[3]),
	.datae(!\aluin1_A[2]~DUPLICATE_q ),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h2222777705AF05AF;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( !aluin2_A[0] & ( (!aluin2_A[1] & aluin1_A[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[0]),
	.datae(gnd),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h00F000F000000000;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \ShiftLeft0~39_combout  & ( \ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((aluin2_A[3]) # (\ShiftLeft0~38_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]))) ) ) ) # ( !\ShiftLeft0~39_combout  & ( 
// \ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((aluin2_A[3]) # (\ShiftLeft0~38_combout ))) ) ) ) # ( \ShiftLeft0~39_combout  & ( !\ShiftLeft0~8_combout  & ( (!aluin2_A[3] & ((\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~38_combout ))) ) ) ) # ( 
// !\ShiftLeft0~39_combout  & ( !\ShiftLeft0~8_combout  & ( (\ShiftLeft0~38_combout  & (!\aluin2_A[2]~DUPLICATE_q  & !aluin2_A[3])) ) ) )

	.dataa(!\ShiftLeft0~38_combout ),
	.datab(gnd),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~39_combout ),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h50005F0050F05FF0;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( aluin2_A[4] & ( \ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( !aluin2_A[4] & ( \ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( !aluin2_A[4] & ( 
// !\ShiftRight0~5_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & \ShiftLeft0~52_combout ) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftLeft0~52_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h005500000A0A0A0A;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \Selector48~6 (
// Equation(s):
// \Selector48~6_combout  = ( \Selector48~1_combout  & ( (!\Selector55~0_combout  & ((!\Selector48~3_combout ) # (\alufunc_A[4]~DUPLICATE_q ))) ) ) # ( !\Selector48~1_combout  & ( (!\Selector48~5_combout  & (((!\Selector48~3_combout ) # 
// (\alufunc_A[4]~DUPLICATE_q )))) # (\Selector48~5_combout  & (!\Selector55~0_combout  & ((!\Selector48~3_combout ) # (\alufunc_A[4]~DUPLICATE_q )))) ) )

	.dataa(!\Selector48~5_combout ),
	.datab(!\Selector55~0_combout ),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!\Selector48~3_combout ),
	.datae(gnd),
	.dataf(!\Selector48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~6 .extended_lut = "off";
defparam \Selector48~6 .lut_mask = 64'hEE0EEE0ECC0CCC0C;
defparam \Selector48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N54
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( \Add3~85_sumout  & ( \Selector48~6_combout  & ( (\Selector39~0_combout  & (!\alufunc_A[4]~DUPLICATE_q  & ((!alufunc_A[3]) # (\Add4~85_sumout )))) ) ) ) # ( !\Add3~85_sumout  & ( \Selector48~6_combout  & ( (\Selector39~0_combout  
// & (!\alufunc_A[4]~DUPLICATE_q  & (alufunc_A[3] & \Add4~85_sumout ))) ) ) ) # ( \Add3~85_sumout  & ( !\Selector48~6_combout  ) ) # ( !\Add3~85_sumout  & ( !\Selector48~6_combout  ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\Add4~85_sumout ),
	.datae(!\Add3~85_sumout ),
	.dataf(!\Selector48~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'hFFFFFFFF00044044;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N40
dffeas \memaddr_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N2
dffeas \RTval_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[8] .is_wysiwyg = "true";
defparam \RTval_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N19
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N2
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A0A01D0C502204040022400000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \wregval_M[8]~66 (
// Equation(s):
// \wregval_M[8]~66_combout  = ( dmem_rtl_0_bypass[45] & ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!dmem_rtl_0_bypass[46]) # (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # 
// (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~7_combout  & (dmem_rtl_0_bypass[46] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[45] & ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( ((!dmem_rtl_0_bypass[46]) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # (\dmem~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~7_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & dmem_rtl_0_bypass[46]))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!dmem_rtl_0_bypass[46]),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~66 .extended_lut = "off";
defparam \wregval_M[8]~66 .lut_mask = 64'h0002FF57008AFFDF;
defparam \wregval_M[8]~66 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \wregval_M[8]~67 (
// Equation(s):
// \wregval_M[8]~67_combout  = ( \SW[8]~input_o  & ( (\wregval_M[5]~2_combout  & ((!memaddr_M[4]) # ((!\Equal7~8_combout ) # (!\Equal7~7_combout )))) ) ) # ( !\SW[8]~input_o  & ( \wregval_M[5]~2_combout  ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal7~8_combout ),
	.datac(!\wregval_M[5]~2_combout ),
	.datad(!\Equal7~7_combout ),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~67 .extended_lut = "off";
defparam \wregval_M[8]~67 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \wregval_M[8]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \wregval_M[8]~68 (
// Equation(s):
// \wregval_M[8]~68_combout  = ( \wregval_M[8]~66_combout  & ( !\wregval_M[8]~67_combout  & ( (memaddr_M[8]) # (\ldmem_M~q ) ) ) ) # ( !\wregval_M[8]~66_combout  & ( !\wregval_M[8]~67_combout  & ( (!\wregval_M[29]~1_combout  & ((memaddr_M[8]) # (\ldmem_M~q 
// ))) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!memaddr_M[8]),
	.datac(!\wregval_M[29]~1_combout ),
	.datad(gnd),
	.datae(!\wregval_M[8]~66_combout ),
	.dataf(!\wregval_M[8]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[8]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[8]~68 .extended_lut = "off";
defparam \wregval_M[8]~68 .lut_mask = 64'h7070777700000000;
defparam \wregval_M[8]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y21_N49
dffeas \regs[9][8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[8]~68_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \regs[13][8]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][8]~q ))) # (\imem~80_combout  & (\regs[5][8]~q )) ) ) ) # ( !\regs[13][8]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[1][8]~q ))) # 
// (\imem~80_combout  & (\regs[5][8]~q )) ) ) ) # ( \regs[13][8]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][8]~q ) ) ) ) # ( !\regs[13][8]~q  & ( !\imem~87_combout  & ( (\regs[9][8]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\regs[5][8]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[1][8]~q ),
	.datae(!\regs[13][8]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \regs[7][8]~q  & ( \imem~87_combout  & ( (\regs[3][8]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[7][8]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[3][8]~q ) ) ) ) # ( \regs[7][8]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][8]~q ))) # (\imem~80_combout  & (\regs[15][8]~q )) ) ) ) # ( !\regs[7][8]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][8]~q ))) # (\imem~80_combout  & (\regs[15][8]~q )) ) ) )

	.dataa(!\regs[15][8]~q ),
	.datab(!\regs[11][8]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[3][8]~q ),
	.datae(!\regs[7][8]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N18
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[4][8]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][8]~q ) ) ) ) # ( !\regs[4][8]~q  & ( \imem~87_combout  & ( (\regs[0][8]~q  & !\imem~80_combout ) ) ) ) # ( \regs[4][8]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[8][8]~q ))) # (\imem~80_combout  & (\regs[12][8]~q )) ) ) ) # ( !\regs[4][8]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][8]~q ))) # (\imem~80_combout  & (\regs[12][8]~q )) ) ) )

	.dataa(!\regs[0][8]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[12][8]~q ),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[4][8]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[10][8]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][8]~q )) # (\imem~80_combout  & ((\regs[6][8]~q ))) ) ) ) # ( !\regs[10][8]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][8]~q )) # 
// (\imem~80_combout  & ((\regs[6][8]~q ))) ) ) ) # ( \regs[10][8]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][8]~q ) ) ) ) # ( !\regs[10][8]~q  & ( !\imem~87_combout  & ( (\regs[14][8]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[14][8]~q ),
	.datab(!\regs[2][8]~q ),
	.datac(!\regs[6][8]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N51
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~0_combout  & ( \Mux23~2_combout  & ( (!\imem~67_combout ) # ((!\imem~75_combout  & ((\Mux23~3_combout ))) # (\imem~75_combout  & (\Mux23~1_combout ))) ) ) ) # ( !\Mux23~0_combout  & ( \Mux23~2_combout  & ( (!\imem~67_combout  
// & (!\imem~75_combout )) # (\imem~67_combout  & ((!\imem~75_combout  & ((\Mux23~3_combout ))) # (\imem~75_combout  & (\Mux23~1_combout )))) ) ) ) # ( \Mux23~0_combout  & ( !\Mux23~2_combout  & ( (!\imem~67_combout  & (\imem~75_combout )) # 
// (\imem~67_combout  & ((!\imem~75_combout  & ((\Mux23~3_combout ))) # (\imem~75_combout  & (\Mux23~1_combout )))) ) ) ) # ( !\Mux23~0_combout  & ( !\Mux23~2_combout  & ( (\imem~67_combout  & ((!\imem~75_combout  & ((\Mux23~3_combout ))) # (\imem~75_combout 
//  & (\Mux23~1_combout )))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\imem~75_combout ),
	.datac(!\Mux23~1_combout ),
	.datad(!\Mux23~3_combout ),
	.datae(!\Mux23~0_combout ),
	.dataf(!\Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N53
dffeas \aluin1_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N33
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( !\aluin2_A[11]~DUPLICATE_q  $ (\aluin1_A[11]~DUPLICATE_q ) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~74  = CARRY(( !\aluin2_A[11]~DUPLICATE_q  $ (\aluin1_A[11]~DUPLICATE_q ) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~75  = SHARE((!\aluin2_A[11]~DUPLICATE_q  & \aluin1_A[11]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[11]~DUPLICATE_q ),
	.datad(!\aluin1_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(\Add4~79 ),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout(\Add4~75 ));
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( aluin1_A[12] & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & (\aluin1_A[11]~DUPLICATE_q )) # (aluin2_A[1] & ((aluin1_A[9]))) ) ) ) # ( !aluin1_A[12] & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & (\aluin1_A[11]~DUPLICATE_q 
// )) # (aluin2_A[1] & ((aluin1_A[9]))) ) ) ) # ( aluin1_A[12] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1]) # (aluin1_A[10]) ) ) ) # ( !aluin1_A[12] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (aluin2_A[1] & aluin1_A[10]) ) ) )

	.dataa(!\aluin1_A[11]~DUPLICATE_q ),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[10]),
	.datad(!aluin1_A[9]),
	.datae(!aluin1_A[12]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h0303CFCF44774477;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( aluin1_A[15] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[14]~DUPLICATE_q )) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[13]))) ) ) ) # ( !aluin1_A[15] & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// (\aluin1_A[14]~DUPLICATE_q )) # (\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[13]))) ) ) ) # ( aluin1_A[15] & ( !aluin2_A[1] & ( (\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[16]~DUPLICATE_q ) ) ) ) # ( !aluin1_A[15] & ( !aluin2_A[1] & ( (\aluin1_A[16]~DUPLICATE_q  
// & !\aluin2_A[0]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[16]~DUPLICATE_q ),
	.datab(!\aluin1_A[14]~DUPLICATE_q ),
	.datac(!aluin1_A[13]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!aluin1_A[15]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h550055FF330F330F;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( aluin2_A[3] & ( \ShiftLeft0~44_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~39_combout ))) ) ) ) # ( !aluin2_A[3] & ( \ShiftLeft0~44_combout  & ( 
// (!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~37_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftLeft0~44_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~39_combout ))) ) ) ) # ( !aluin2_A[3] & ( 
// !\ShiftLeft0~44_combout  & ( (\ShiftLeft0~37_combout  & \aluin2_A[2]~DUPLICATE_q ) ) ) )

	.dataa(!\ShiftLeft0~38_combout ),
	.datab(!\ShiftLeft0~39_combout ),
	.datac(!\ShiftLeft0~37_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h000F5533FF0F5533;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \aluin2_A[2]~DUPLICATE_q  & ( \ShiftRight0~39_combout  & ( (!aluin2_A[3] & (\ShiftRight0~40_combout )) # (aluin2_A[3] & ((\ShiftRight0~42_combout ))) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( \ShiftRight0~39_combout  & ( 
// (!aluin2_A[3]) # (\ShiftRight0~41_combout ) ) ) ) # ( \aluin2_A[2]~DUPLICATE_q  & ( !\ShiftRight0~39_combout  & ( (!aluin2_A[3] & (\ShiftRight0~40_combout )) # (aluin2_A[3] & ((\ShiftRight0~42_combout ))) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( 
// !\ShiftRight0~39_combout  & ( (\ShiftRight0~41_combout  & aluin2_A[3]) ) ) )

	.dataa(!\ShiftRight0~40_combout ),
	.datab(!\ShiftRight0~41_combout ),
	.datac(!\ShiftRight0~42_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\aluin2_A[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h0033550FFF33550F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~43_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~43_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4]) # 
// (aluin1_A[31])))) # (\alufunc_A[0]~DUPLICATE_q  & (((aluin2_A[4])) # (\ShiftLeft0~58_combout ))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~43_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( 
// !\ShiftRight0~43_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((aluin1_A[31] & aluin2_A[4])))) # (\alufunc_A[0]~DUPLICATE_q  & (((aluin2_A[4])) # (\ShiftLeft0~58_combout ))) ) ) )

	.dataa(!\ShiftLeft0~58_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'h113F0C0CDD3F0C0C;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \Selector40~3 (
// Equation(s):
// \Selector40~3_combout  = ( \ShiftLeft0~8_combout  & ( \Selector40~2_combout  & ( (\Selector55~0_combout  & ((!aluin2_A[4]) # ((!\alufunc_A[0]~DUPLICATE_q ) # (\ShiftLeft0~7_combout )))) ) ) ) # ( !\ShiftLeft0~8_combout  & ( \Selector40~2_combout  & ( 
// (\Selector55~0_combout  & ((!aluin2_A[4]) # (!\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\Selector55~0_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\ShiftLeft0~8_combout ),
	.dataf(!\Selector40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~3 .extended_lut = "off";
defparam \Selector40~3 .lut_mask = 64'h0000000054545455;
defparam \Selector40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N36
cyclonev_lcell_comb \Selector40~4 (
// Equation(s):
// \Selector40~4_combout  = ( !alufunc_A[3] & ( ((!\alufunc_A[4]~DUPLICATE_q  & (((\Add3~93_sumout  & \Selector39~0_combout )) # (\Selector40~1_combout )))) # (\Selector40~3_combout ) ) ) # ( alufunc_A[3] & ( ((!\alufunc_A[4]~DUPLICATE_q  & 
// (((\Add4~93_sumout  & \Selector39~0_combout )) # (\Selector40~1_combout )))) # (\Selector40~3_combout ) ) )

	.dataa(!\Selector40~1_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\Add4~93_sumout ),
	.datad(!\Selector39~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector40~3_combout ),
	.datag(!\Add3~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~4 .extended_lut = "on";
defparam \Selector40~4 .lut_mask = 64'h444C444CFFFFFFFF;
defparam \Selector40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N38
dffeas \memaddr_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector40~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N2
dffeas \RTval_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux47~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[16] .is_wysiwyg = "true";
defparam \RTval_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000001010420000240008000000000000000000";
// synopsys translate_on

// Location: FF_X26_Y20_N53
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N51
cyclonev_lcell_comb \wregval_M[16]~41 (
// Equation(s):
// \wregval_M[16]~41_combout  = ( dmem_rtl_0_bypass[61] & ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!dmem_rtl_0_bypass[62]) # (((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ) # (\dmem~7_combout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (dmem_rtl_0_bypass[62] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[61] & ( !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!dmem_rtl_0_bypass[62]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (dmem_rtl_0_bypass[62] & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (!\dmem~7_combout  & \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~41 .extended_lut = "off";
defparam \wregval_M[16]~41 .lut_mask = 64'h0040AFEF1050BFFF;
defparam \wregval_M[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N3
cyclonev_lcell_comb \wregval_M[16]~42 (
// Equation(s):
// \wregval_M[16]~42_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[16]~41_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[16]~41_combout  & ( ((memaddr_M[16] & !\ldmem_M~q )) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[16]~41_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[16]~41_combout  & ( (memaddr_M[16] & !\ldmem_M~q ) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[16]),
	.datac(!\ldmem_M~q ),
	.datad(!\wregval_M[29]~1_combout ),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[16]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[16]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[16]~42 .extended_lut = "off";
defparam \wregval_M[16]~42 .lut_mask = 64'h3030FFFF30FFFFFF;
defparam \wregval_M[16]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N42
cyclonev_lcell_comb \regs[8][16]~feeder (
// Equation(s):
// \regs[8][16]~feeder_combout  = ( \wregval_M[16]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[16]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][16]~feeder .extended_lut = "off";
defparam \regs[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y22_N43
dffeas \regs[8][16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[4][16]~q  & ( \imem~87_combout  & ( (\regs[0][16]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[4][16]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[0][16]~q ) ) ) ) # ( \regs[4][16]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[8][16]~q )) # (\imem~80_combout  & ((\regs[12][16]~q ))) ) ) ) # ( !\regs[4][16]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[8][16]~q )) # (\imem~80_combout  & ((\regs[12][16]~q ))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\regs[8][16]~q ),
	.datac(!\regs[0][16]~q ),
	.datad(!\regs[12][16]~q ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \regs[7][16]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][16]~q ) ) ) ) # ( !\regs[7][16]~q  & ( \imem~87_combout  & ( (\regs[3][16]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][16]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][16]~q ))) # (\imem~80_combout  & (\regs[15][16]~q )) ) ) ) # ( !\regs[7][16]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][16]~q ))) # (\imem~80_combout  & (\regs[15][16]~q )) ) ) )

	.dataa(!\regs[3][16]~q ),
	.datab(!\regs[15][16]~q ),
	.datac(!\regs[11][16]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[10][16]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][16]~q )) # (\imem~80_combout  & ((\regs[6][16]~q ))) ) ) ) # ( !\regs[10][16]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[2][16]~q )) # 
// (\imem~80_combout  & ((\regs[6][16]~q ))) ) ) ) # ( \regs[10][16]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][16]~q ) ) ) ) # ( !\regs[10][16]~q  & ( !\imem~87_combout  & ( (\regs[14][16]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[2][16]~q ),
	.datab(!\regs[14][16]~q ),
	.datac(!\regs[6][16]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][16]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[5][16]~q  & ( \imem~87_combout  & ( (\regs[1][16]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[5][16]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[1][16]~q ) ) ) ) # ( \regs[5][16]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[9][16]~q ))) # (\imem~80_combout  & (\regs[13][16]~q )) ) ) ) # ( !\regs[5][16]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[9][16]~q ))) # (\imem~80_combout  & (\regs[13][16]~q )) ) ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\regs[9][16]~q ),
	.datac(!\imem~80_combout ),
	.datad(!\regs[1][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \Mux15~2_combout  & ( \Mux15~1_combout  & ( (!\imem~67_combout  & (((!\imem~75_combout )) # (\Mux15~0_combout ))) # (\imem~67_combout  & (((\Mux15~3_combout ) # (\imem~75_combout )))) ) ) ) # ( !\Mux15~2_combout  & ( \Mux15~1_combout 
//  & ( (!\imem~67_combout  & (\Mux15~0_combout  & (\imem~75_combout ))) # (\imem~67_combout  & (((\Mux15~3_combout ) # (\imem~75_combout )))) ) ) ) # ( \Mux15~2_combout  & ( !\Mux15~1_combout  & ( (!\imem~67_combout  & (((!\imem~75_combout )) # 
// (\Mux15~0_combout ))) # (\imem~67_combout  & (((!\imem~75_combout  & \Mux15~3_combout )))) ) ) ) # ( !\Mux15~2_combout  & ( !\Mux15~1_combout  & ( (!\imem~67_combout  & (\Mux15~0_combout  & (\imem~75_combout ))) # (\imem~67_combout  & (((!\imem~75_combout 
//  & \Mux15~3_combout )))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\Mux15~0_combout ),
	.datac(!\imem~75_combout ),
	.datad(!\Mux15~3_combout ),
	.datae(!\Mux15~2_combout ),
	.dataf(!\Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N41
dffeas \aluin1_A[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \aluin1_A[18]~DUPLICATE_q  & ( aluin2_A[1] & ( (\aluin1_A[17]~DUPLICATE_q ) # (\aluin2_A[0]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & \aluin1_A[17]~DUPLICATE_q ) ) ) 
// ) # ( \aluin1_A[18]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & ((aluin1_A[15]))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[16]~DUPLICATE_q )) ) ) ) # ( !\aluin1_A[18]~DUPLICATE_q  & ( !aluin2_A[1] & ( (!\aluin2_A[0]~DUPLICATE_q  & 
// ((aluin1_A[15]))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[16]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[16]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[15]),
	.datad(!\aluin1_A[17]~DUPLICATE_q ),
	.datae(!\aluin1_A[18]~DUPLICATE_q ),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \aluin1_A[10]~DUPLICATE_q  & ( \aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[8]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (((\aluin2_A[0]~DUPLICATE_q )) # 
// (\aluin1_A[9]~DUPLICATE_q ))) ) ) ) # ( !\aluin1_A[10]~DUPLICATE_q  & ( \aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!\aluin2_A[0]~DUPLICATE_q ) # (\aluin1_A[8]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[9]~DUPLICATE_q  & 
// ((!\aluin2_A[0]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[10]~DUPLICATE_q  & ( !\aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((\aluin1_A[8]~DUPLICATE_q  & \aluin2_A[0]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (((\aluin2_A[0]~DUPLICATE_q 
// )) # (\aluin1_A[9]~DUPLICATE_q ))) ) ) ) # ( !\aluin1_A[10]~DUPLICATE_q  & ( !\aluin1_A[7]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((\aluin1_A[8]~DUPLICATE_q  & \aluin2_A[0]~DUPLICATE_q )))) # (\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[9]~DUPLICATE_q 
//  & ((!\aluin2_A[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[9]~DUPLICATE_q ),
	.datab(!\aluin1_A[8]~DUPLICATE_q ),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(!\aluin1_A[10]~DUPLICATE_q ),
	.dataf(!\aluin1_A[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h0530053FF530F53F;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[6] ) ) ) # ( !aluin2_A[0] & ( \aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[5] ) ) ) # ( aluin2_A[0] & ( !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[4] ) ) ) # ( !aluin2_A[0] & ( 
// !\aluin2_A[1]~DUPLICATE_q  & ( aluin1_A[3] ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!aluin1_A[6]),
	.datac(!aluin1_A[4]),
	.datad(!aluin1_A[3]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h00FF0F0F55553333;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~29_combout  & ( \ShiftRight0~28_combout  & ( (!\aluin2_A[3]~DUPLICATE_q ) # ((!aluin2_A[2] & (\ShiftRight0~30_combout )) # (aluin2_A[2] & ((\ShiftRight0~31_combout )))) ) ) ) # ( !\ShiftRight0~29_combout  & ( 
// \ShiftRight0~28_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~30_combout ))) # (aluin2_A[2] & (((\ShiftRight0~31_combout  & \aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~29_combout  & ( !\ShiftRight0~28_combout  & ( 
// (!aluin2_A[2] & (\ShiftRight0~30_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~31_combout )))) ) ) ) # ( !\ShiftRight0~29_combout  & ( !\ShiftRight0~28_combout  & ( (\aluin2_A[3]~DUPLICATE_q  & 
// ((!aluin2_A[2] & (\ShiftRight0~30_combout )) # (aluin2_A[2] & ((\ShiftRight0~31_combout ))))) ) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~29_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h00530F53F053FF53;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \Selector53~3 (
// Equation(s):
// \Selector53~3_combout  = ( \ShiftRight0~5_combout  & ( aluin1_A[31] ) ) # ( !\ShiftRight0~5_combout  & ( (!aluin2_A[4] & (\ShiftRight0~32_combout )) # (aluin2_A[4] & ((\ShiftRight0~27_combout ))) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~3 .extended_lut = "off";
defparam \Selector53~3 .lut_mask = 64'h0C3F0C3F55555555;
defparam \Selector53~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( \Selector55~0_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[4] & \ShiftLeft0~7_combout )) ) )

	.dataa(gnd),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\Selector55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'h0000000000300030;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \Selector53~4 (
// Equation(s):
// \Selector53~4_combout  = ( \ShiftLeft0~6_combout  & ( \Selector55~1_combout  & ( !\ShiftRight0~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftLeft0~6_combout ),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~4 .extended_lut = "off";
defparam \Selector53~4 .lut_mask = 64'h000000000000FF00;
defparam \Selector53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( aluin1_A[3] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!aluin2_A[3] $ (alufunc_A[3])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & ((!alufunc_A[3])))) ) ) # ( !aluin1_A[3] & ( (!\alufunc_A[0]~DUPLICATE_q  & 
// (!alufunc_A[3] $ (((!alufunc_A[1]) # (!aluin2_A[3]))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!aluin2_A[3] $ (!alufunc_A[3])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!aluin2_A[3]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( pcpred_A[3] & ( ((\Selector39~1_combout  & \Selector53~0_combout )) # (\Selector38~0_combout ) ) ) # ( !pcpred_A[3] & ( (\Selector39~1_combout  & \Selector53~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector39~1_combout ),
	.datac(!\Selector53~0_combout ),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!pcpred_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h0303030303FF03FF;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N0
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \aluin2_A[0]~DUPLICATE_q  ) + ( aluin1_A[0] ) + ( !VCC ))
// \Add3~22  = CARRY(( \aluin2_A[0]~DUPLICATE_q  ) + ( aluin1_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N3
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \aluin2_A[1]~DUPLICATE_q  ) + ( aluin1_A[1] ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( \aluin2_A[1]~DUPLICATE_q  ) + ( aluin1_A[1] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[1]),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \aluin2_A[2]~DUPLICATE_q  ) + ( \aluin1_A[2]~DUPLICATE_q  ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( \aluin2_A[2]~DUPLICATE_q  ) + ( \aluin1_A[2]~DUPLICATE_q  ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[2]~DUPLICATE_q ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N9
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( aluin2_A[3] ) + ( \aluin1_A[3]~DUPLICATE_q  ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( aluin2_A[3] ) + ( \aluin1_A[3]~DUPLICATE_q  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[3]~DUPLICATE_q ),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( \Add4~9_sumout  & ( (!\Selector53~1_combout  & ((!\Selector39~0_combout ) # ((!alufunc_A[3] & !\Add3~9_sumout )))) ) ) # ( !\Add4~9_sumout  & ( (!\Selector53~1_combout  & (((!\Add3~9_sumout ) # (!\Selector39~0_combout )) # 
// (alufunc_A[3]))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector53~1_combout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\Selector39~0_combout ),
	.datae(gnd),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'hCCC4CCC4CC80CC80;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \Selector53~5 (
// Equation(s):
// \Selector53~5_combout  = ( \Selector53~2_combout  & ( ((\Selector31~0_combout  & \Selector53~3_combout )) # (\Selector53~4_combout ) ) ) # ( !\Selector53~2_combout  & ( (!\alufunc_A[4]~DUPLICATE_q ) # (((\Selector31~0_combout  & \Selector53~3_combout )) # 
// (\Selector53~4_combout )) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector53~3_combout ),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!\Selector53~4_combout ),
	.datae(gnd),
	.dataf(!\Selector53~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~5 .extended_lut = "off";
defparam \Selector53~5 .lut_mask = 64'hF1FFF1FF11FF11FF;
defparam \Selector53~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N35
dffeas \memaddr_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector53~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD8340BB18D9040000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \wregval_M[29]~29 (
// Equation(s):
// \wregval_M[29]~29_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~29 .extended_lut = "off";
defparam \wregval_M[29]~29 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \wregval_M[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = ( !\alufunc_A[0]~DUPLICATE_q  & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A[1]~DUPLICATE_q  & !aluin2_A[4]) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(!\alufunc_A[0]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~4 .extended_lut = "off";
defparam \Selector27~4 .lut_mask = 64'h00000000C0C00000;
defparam \Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = ( \Selector55~0_combout  & ( (!aluin2_A[0] & ((\aluin1_A[29]~DUPLICATE_q ))) # (aluin2_A[0] & (\aluin1_A[30]~DUPLICATE_q )) ) )

	.dataa(!\aluin1_A[30]~DUPLICATE_q ),
	.datab(!aluin2_A[0]),
	.datac(!\aluin1_A[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector55~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~5 .extended_lut = "off";
defparam \Selector27~5 .lut_mask = 64'h00001D1D00001D1D;
defparam \Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N57
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \aluin1_A[29]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!alufunc_A[0] & !aluin2_A[29]))) ) ) # ( !\aluin1_A[29]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!alufunc_A[0]) # (!aluin2_A[29]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[29]),
	.datae(gnd),
	.dataf(!\aluin1_A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h0F5A0F5A5AF05AF0;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[28] ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[28] ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[28]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \aluin1_A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \aluin1_A[28]~DUPLICATE_q  ) + ( sxtimm_A[29] ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( \aluin1_A[28]~DUPLICATE_q  ) + ( sxtimm_A[29] ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(gnd),
	.datad(!\aluin1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N51
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( \Add1~77_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~77_sumout ))))) ) ) # ( !\Add1~77_sumout  & ( 
// (\dobranch~0_combout  & (\Add0~77_sumout  & \Selector56~10_combout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~77_sumout ),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h0003000355475547;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( \PC~38_combout  ) # ( !\PC~38_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[28]))) # (\stall~combout  & (\Add2~37_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~37_sumout ),
	.datad(!PC[28]),
	.datae(gnd),
	.dataf(!\PC~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N56
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( PC[28] ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N20
dffeas \pcpred_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[28] .is_wysiwyg = "true";
defparam \pcpred_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[29] ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( sxtimm_A[29] ) + ( pcpred_A[29] ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[29]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( sxtimm_A[29] ) + ( \aluin1_A[29]~DUPLICATE_q  ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( sxtimm_A[29] ) + ( \aluin1_A[29]~DUPLICATE_q  ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(!\aluin1_A[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \Add1~73_sumout  & ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((\Add0~73_sumout ))) ) ) ) # ( !\Add1~73_sumout  & ( \Selector56~10_combout  & ( (\dobranch~0_combout  & 
// \Add0~73_sumout ) ) ) ) # ( \Add1~73_sumout  & ( !\Selector56~10_combout  & ( \dojump~combout  ) ) )

	.dataa(gnd),
	.datab(!\dobranch~0_combout ),
	.datac(!\dojump~combout ),
	.datad(!\Add0~73_sumout ),
	.datae(!\Add1~73_sumout ),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h00000F0F00330C3F;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N57
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \Add2~33_sumout  & ( ((!\mispred~combout  & ((PC[29]) # (\stall~combout )))) # (\PC~36_combout ) ) ) # ( !\Add2~33_sumout  & ( ((!\mispred~combout  & (!\stall~combout  & PC[29]))) # (\PC~36_combout ) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\PC~36_combout ),
	.datad(!PC[29]),
	.datae(gnd),
	.dataf(!\Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h0F8F0F8F2FAF2FAF;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N58
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( PC[29] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \pcpred_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[29] .is_wysiwyg = "true";
defparam \pcpred_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N24
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \aluin1_A[29]~DUPLICATE_q  & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (aluin2_A[29]))) ) ) # ( !\aluin1_A[29]~DUPLICATE_q  & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (!aluin2_A[29]))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Selector25~1_combout ),
	.datad(!aluin2_A[29]),
	.datae(gnd),
	.dataf(!\aluin1_A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h030C030C0C030C03;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N45
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( !\Selector27~2_combout  & ( (!\Selector38~1_combout  & ((!\Selector35~0_combout ) # ((!\Selector27~1_combout )))) # (\Selector38~1_combout  & (!pcpred_A[29] & ((!\Selector35~0_combout ) # (!\Selector27~1_combout )))) ) )

	.dataa(!\Selector38~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!\Selector27~1_combout ),
	.datad(!pcpred_A[29]),
	.datae(gnd),
	.dataf(!\Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'hFCA8FCA800000000;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = ( \Selector27~5_combout  & ( \Selector27~3_combout  & ( (!\Selector31~1_combout  & ((!\Selector27~4_combout ) # (\ShiftRight0~5_combout ))) ) ) ) # ( !\Selector27~5_combout  & ( \Selector27~3_combout  & ( (!\Selector31~1_combout ) 
// # ((!\ShiftRight0~5_combout  & \Selector27~4_combout )) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(gnd),
	.datac(!\Selector31~1_combout ),
	.datad(!\Selector27~4_combout ),
	.datae(!\Selector27~5_combout ),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~6 .extended_lut = "off";
defparam \Selector27~6 .lut_mask = 64'h00000000F0FAF050;
defparam \Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \ShiftLeft0~0_combout  & ( \ShiftLeft0~30_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// \ShiftLeft0~30_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))))) # (aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q )) ) ) ) # ( \ShiftLeft0~0_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))))) # (aluin2_A[2] & (\aluin2_A[3]~DUPLICATE_q )) ) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// !\ShiftLeft0~30_combout  & ( (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~29_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~1_combout ))))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(!\ShiftLeft0~0_combout ),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \aluin1_A[29]~DUPLICATE_q  & ( \aluin1_A[27]~DUPLICATE_q  & ( (!aluin2_A[0]) # ((!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[28]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[26])))) ) ) ) # ( !\aluin1_A[29]~DUPLICATE_q  
// & ( \aluin1_A[27]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[28]~DUPLICATE_q  & (aluin2_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0]) # (aluin1_A[26])))) ) ) ) # ( \aluin1_A[29]~DUPLICATE_q  & ( !\aluin1_A[27]~DUPLICATE_q  & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0])) # (\aluin1_A[28]~DUPLICATE_q ))) # (\aluin2_A[1]~DUPLICATE_q  & (((aluin2_A[0] & aluin1_A[26])))) ) ) ) # ( !\aluin1_A[29]~DUPLICATE_q  & ( !\aluin1_A[27]~DUPLICATE_q  & ( (aluin2_A[0] & 
// ((!\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[28]~DUPLICATE_q )) # (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[26]))))) ) ) )

	.dataa(!\aluin1_A[28]~DUPLICATE_q ),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[26]),
	.datae(!\aluin1_A[29]~DUPLICATE_q ),
	.dataf(!\aluin1_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~35_combout )))) ) ) ) # ( !\ShiftLeft0~32_combout  
// & ( \ShiftLeft0~34_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~35_combout ))))) ) ) ) # ( \ShiftLeft0~32_combout  & ( 
// !\ShiftLeft0~34_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~35_combout ))))) ) ) ) # ( !\ShiftLeft0~32_combout  & ( 
// !\ShiftLeft0~34_combout  & ( (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftLeft0~33_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftLeft0~35_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~33_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~35_combout ),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \Selector35~1_combout  & ( (!aluin2_A[4] & ((\ShiftLeft0~36_combout ))) # (aluin2_A[4] & (\ShiftLeft0~31_combout )) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftLeft0~31_combout ),
	.datad(!\ShiftLeft0~36_combout ),
	.datae(gnd),
	.dataf(!\Selector35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0000000003CF03CF;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N45
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \imem~49_combout  & ( \Mux35~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux35~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\stall~combout )) # (\mispred~combout )) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux35~4_combout  & ( (\aluimm_D~1_combout  & (!\mispred~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \stall~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\mispred~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h00000004FFFBFFFF;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N46
dffeas \aluin2_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28] .is_wysiwyg = "true";
defparam \aluin2_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( !aluin2_A[28] $ (\aluin1_A[28]~DUPLICATE_q ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~46  = CARRY(( !aluin2_A[28] $ (\aluin1_A[28]~DUPLICATE_q ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~47  = SHARE((!aluin2_A[28] & \aluin1_A[28]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[28]),
	.datad(!\aluin1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(\Add4~51 ),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N27
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( !aluin2_A[29] $ (\aluin1_A[29]~DUPLICATE_q ) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~42  = CARRY(( !aluin2_A[29] $ (\aluin1_A[29]~DUPLICATE_q ) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~43  = SHARE((!aluin2_A[29] & \aluin1_A[29]~DUPLICATE_q ))

	.dataa(!aluin2_A[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin1_A[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(\Add4~47 ),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y17_N47
dffeas \aluin2_A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N24
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \aluin1_A[28]~DUPLICATE_q  ) + ( \aluin2_A[28]~DUPLICATE_q  ) + ( \Add3~50  ))
// \Add3~46  = CARRY(( \aluin1_A[28]~DUPLICATE_q  ) + ( \aluin2_A[28]~DUPLICATE_q  ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[28]~DUPLICATE_q ),
	.datad(!\aluin1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N27
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \aluin1_A[29]~DUPLICATE_q  ) + ( aluin2_A[29] ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( \aluin1_A[29]~DUPLICATE_q  ) + ( aluin2_A[29] ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[29]),
	.datad(!\aluin1_A[29]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \Selector27~7 (
// Equation(s):
// \Selector27~7_combout  = ( \Add4~41_sumout  & ( \Add3~41_sumout  & ( (!\Selector27~6_combout ) # (((\Selector36~1_combout ) # (\Selector27~0_combout )) # (\Selector36~0_combout )) ) ) ) # ( !\Add4~41_sumout  & ( \Add3~41_sumout  & ( 
// (!\Selector27~6_combout ) # ((\Selector36~1_combout ) # (\Selector27~0_combout )) ) ) ) # ( \Add4~41_sumout  & ( !\Add3~41_sumout  & ( (!\Selector27~6_combout ) # ((\Selector27~0_combout ) # (\Selector36~0_combout )) ) ) ) # ( !\Add4~41_sumout  & ( 
// !\Add3~41_sumout  & ( (!\Selector27~6_combout ) # (\Selector27~0_combout ) ) ) )

	.dataa(!\Selector27~6_combout ),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\Add4~41_sumout ),
	.dataf(!\Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~7 .extended_lut = "off";
defparam \Selector27~7 .lut_mask = 64'hAFAFBFBFAFFFBFFF;
defparam \Selector27~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N37
dffeas \memaddr_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N57
cyclonev_lcell_comb \wregval_M[29]~89 (
// Equation(s):
// \wregval_M[29]~89_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[29]))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\dmem~7_combout  & ((!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((\wregval_M[29]~29_combout ))))) # 
// (\dmem~7_combout  & (((dmem_rtl_0_bypass[87])))))) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[88]),
	.datac(!\WideNor0~combout ),
	.datad(!dmem_rtl_0_bypass[87]),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[29]~29_combout ),
	.datag(!memaddr_M[29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~89 .extended_lut = "on";
defparam \wregval_M[29]~89 .lut_mask = 64'h0F0F00D00F0F20F0;
defparam \wregval_M[29]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \regs[10][29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[29]~89_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \regs[14][29]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][29]~q ))) # (\imem~15_combout  & (\regs[2][29]~q )) ) ) ) # ( !\regs[14][29]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[6][29]~q ))) # 
// (\imem~15_combout  & (\regs[2][29]~q )) ) ) ) # ( \regs[14][29]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][29]~q ) ) ) ) # ( !\regs[14][29]~q  & ( !\imem~18_combout  & ( (\regs[10][29]~q  & \imem~15_combout ) ) ) )

	.dataa(!\regs[10][29]~q ),
	.datab(!\regs[2][29]~q ),
	.datac(!\regs[6][29]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \regs[11][29]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[7][29]~q ))) # (\imem~15_combout  & (\regs[3][29]~q )) ) ) ) # ( !\regs[11][29]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & ((\regs[7][29]~q ))) # 
// (\imem~15_combout  & (\regs[3][29]~q )) ) ) ) # ( \regs[11][29]~q  & ( !\imem~18_combout  & ( (\imem~15_combout ) # (\regs[15][29]~q ) ) ) ) # ( !\regs[11][29]~q  & ( !\imem~18_combout  & ( (\regs[15][29]~q  & !\imem~15_combout ) ) ) )

	.dataa(!\regs[15][29]~q ),
	.datab(!\regs[3][29]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[7][29]~q ),
	.datae(!\regs[11][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N51
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[5][29]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][29]~q ) ) ) ) # ( !\regs[5][29]~q  & ( \imem~18_combout  & ( (\regs[1][29]~q  & \imem~15_combout ) ) ) ) # ( \regs[5][29]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & ((\regs[13][29]~q ))) # (\imem~15_combout  & (\regs[9][29]~q )) ) ) ) # ( !\regs[5][29]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & ((\regs[13][29]~q ))) # (\imem~15_combout  & (\regs[9][29]~q )) ) ) )

	.dataa(!\regs[9][29]~q ),
	.datab(!\regs[1][29]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[13][29]~q ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[4][29]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[8][29]~q ))) # (\imem~18_combout  & (\regs[0][29]~q )) ) ) ) # ( !\regs[4][29]~q  & ( \imem~15_combout  & ( (!\imem~18_combout  & ((\regs[8][29]~q ))) # 
// (\imem~18_combout  & (\regs[0][29]~q )) ) ) ) # ( \regs[4][29]~q  & ( !\imem~15_combout  & ( (\imem~18_combout ) # (\regs[12][29]~q ) ) ) ) # ( !\regs[4][29]~q  & ( !\imem~15_combout  & ( (\regs[12][29]~q  & !\imem~18_combout ) ) ) )

	.dataa(!\regs[0][29]~q ),
	.datab(!\regs[12][29]~q ),
	.datac(!\imem~18_combout ),
	.datad(!\regs[8][29]~q ),
	.datae(!\regs[4][29]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \Mux34~1_combout  & ( \Mux34~0_combout  & ( (!\imem~12_combout ) # ((!\imem~6_combout  & ((\Mux34~3_combout ))) # (\imem~6_combout  & (\Mux34~2_combout ))) ) ) ) # ( !\Mux34~1_combout  & ( \Mux34~0_combout  & ( (!\imem~6_combout  & 
// (((\Mux34~3_combout  & \imem~12_combout )))) # (\imem~6_combout  & (((!\imem~12_combout )) # (\Mux34~2_combout ))) ) ) ) # ( \Mux34~1_combout  & ( !\Mux34~0_combout  & ( (!\imem~6_combout  & (((!\imem~12_combout ) # (\Mux34~3_combout )))) # 
// (\imem~6_combout  & (\Mux34~2_combout  & ((\imem~12_combout )))) ) ) ) # ( !\Mux34~1_combout  & ( !\Mux34~0_combout  & ( (\imem~12_combout  & ((!\imem~6_combout  & ((\Mux34~3_combout ))) # (\imem~6_combout  & (\Mux34~2_combout )))) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\Mux34~2_combout ),
	.datac(!\Mux34~3_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\Mux34~1_combout ),
	.dataf(!\Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \imem~49_combout  & ( \Mux34~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux34~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\stall~combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0])) # (\mispred~combout )) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux34~4_combout  & ( (\aluimm_D~1_combout  & (!\mispred~combout  & (\stall~combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\mispred~combout ),
	.datac(!\stall~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h00000004FFFBFFFF;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N44
dffeas \aluin2_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29] .is_wysiwyg = "true";
defparam \aluin2_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N30
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \aluin2_A[30]~DUPLICATE_q  ) + ( \aluin1_A[30]~DUPLICATE_q  ) + ( \Add3~42  ))
// \Add3~30  = CARRY(( \aluin2_A[30]~DUPLICATE_q  ) + ( \aluin1_A[30]~DUPLICATE_q  ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(!\aluin1_A[30]~DUPLICATE_q ),
	.datac(!\aluin2_A[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \aluin2_A[30]~DUPLICATE_q  & ( (\Selector35~0_combout  & (!alufunc_A[3] $ (((!aluin1_A[30] & !\alufunc_A[0]~DUPLICATE_q ))))) ) ) # ( !\aluin2_A[30]~DUPLICATE_q  & ( (\Selector35~0_combout  & (!alufunc_A[3] $ (((!aluin1_A[30]) # 
// (!\alufunc_A[0]~DUPLICATE_q ))))) ) )

	.dataa(!aluin1_A[30]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h001E001E00780078;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( pcpred_A[30] ) + ( sxtimm_A[29] ) + ( \Add0~74  ))
// \Add0~62  = CARRY(( pcpred_A[30] ) + ( sxtimm_A[29] ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!pcpred_A[30]),
	.datac(!sxtimm_A[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( aluin1_A[30] ) + ( sxtimm_A[29] ) + ( \Add1~74  ))
// \Add1~62  = CARRY(( aluin1_A[30] ) + ( sxtimm_A[29] ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(gnd),
	.datad(!aluin1_A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \Selector56~10_combout  & ( \Add1~61_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((\Add0~61_sumout ))) ) ) ) # ( !\Selector56~10_combout  & ( \Add1~61_sumout  & ( \dojump~combout  ) ) ) # ( 
// \Selector56~10_combout  & ( !\Add1~61_sumout  & ( (\dobranch~0_combout  & \Add0~61_sumout ) ) ) )

	.dataa(!\dobranch~0_combout ),
	.datab(!\dojump~combout ),
	.datac(gnd),
	.datad(!\Add0~61_sumout ),
	.datae(!\Selector56~10_combout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0000005533332277;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( PC[30] & ( \stall~combout  & ( ((\Add2~21_sumout  & !\mispred~combout )) # (\PC~30_combout ) ) ) ) # ( !PC[30] & ( \stall~combout  & ( ((\Add2~21_sumout  & !\mispred~combout )) # (\PC~30_combout ) ) ) ) # ( PC[30] & ( !\stall~combout  
// & ( (!\mispred~combout ) # (\PC~30_combout ) ) ) ) # ( !PC[30] & ( !\stall~combout  & ( \PC~30_combout  ) ) )

	.dataa(gnd),
	.datab(!\Add2~21_sumout ),
	.datac(!\PC~30_combout ),
	.datad(!\mispred~combout ),
	.datae(!PC[30]),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h0F0FFF0F3F0F3F0F;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N8
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add2~34  ))
// \Add2~22  = CARRY(( PC[30] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N26
dffeas \pcpred_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[30] .is_wysiwyg = "true";
defparam \pcpred_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( alufunc_A[3] & ( \Selector38~1_combout  & ( ((\Selector25~1_combout  & (!aluin1_A[30] $ (\aluin2_A[30]~DUPLICATE_q )))) # (pcpred_A[30]) ) ) ) # ( !alufunc_A[3] & ( \Selector38~1_combout  & ( ((\Selector25~1_combout  & 
// (!aluin1_A[30] $ (!\aluin2_A[30]~DUPLICATE_q )))) # (pcpred_A[30]) ) ) ) # ( alufunc_A[3] & ( !\Selector38~1_combout  & ( (\Selector25~1_combout  & (!aluin1_A[30] $ (\aluin2_A[30]~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[3] & ( !\Selector38~1_combout  & ( 
// (\Selector25~1_combout  & (!aluin1_A[30] $ (!\aluin2_A[30]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin1_A[30]),
	.datab(!\aluin2_A[30]~DUPLICATE_q ),
	.datac(!\Selector25~1_combout ),
	.datad(!pcpred_A[30]),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h0606090906FF09FF;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~18_combout  & ( \ShiftLeft0~4_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (((!aluin2_A[3]) # (\ShiftLeft0~3_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (((aluin2_A[3])) # (\ShiftLeft0~19_combout ))) ) ) ) # ( 
// !\ShiftLeft0~18_combout  & ( \ShiftLeft0~4_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (((\ShiftLeft0~3_combout  & aluin2_A[3])))) # (\aluin2_A[2]~DUPLICATE_q  & (((aluin2_A[3])) # (\ShiftLeft0~19_combout ))) ) ) ) # ( \ShiftLeft0~18_combout  & ( 
// !\ShiftLeft0~4_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (((!aluin2_A[3]) # (\ShiftLeft0~3_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~19_combout  & ((!aluin2_A[3])))) ) ) ) # ( !\ShiftLeft0~18_combout  & ( !\ShiftLeft0~4_combout  & ( 
// (!\aluin2_A[2]~DUPLICATE_q  & (((\ShiftLeft0~3_combout  & aluin2_A[3])))) # (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~19_combout  & ((!aluin2_A[3])))) ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~19_combout ),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftLeft0~18_combout ),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( !aluin2_A[4] & ( \ShiftLeft0~7_combout  & ( (!aluin2_A[0] & (!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[0]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h00000000C0000000;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( \Selector55~0_combout  & ( (!\ShiftRight0~5_combout  & ((!\Selector26~2_combout  & ((\Selector31~1_combout ))) # (\Selector26~2_combout  & (aluin1_A[30])))) # (\ShiftRight0~5_combout  & (((\Selector31~1_combout )))) ) ) # ( 
// !\Selector55~0_combout  & ( (\Selector31~1_combout  & ((!\Selector26~2_combout ) # (\ShiftRight0~5_combout ))) ) )

	.dataa(!aluin1_A[30]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\Selector31~1_combout ),
	.datad(!\Selector26~2_combout ),
	.datae(!\Selector55~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h0F030F470F030F47;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( \aluin1_A[29]~DUPLICATE_q  & ( ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[28]~DUPLICATE_q )))) # (aluin2_A[0]) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  
// & ( \aluin1_A[29]~DUPLICATE_q  & ( (!aluin2_A[0] & ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[28]~DUPLICATE_q ))))) # (aluin2_A[0] & (((!\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( \aluin1_A[27]~DUPLICATE_q  & ( 
// !\aluin1_A[29]~DUPLICATE_q  & ( (!aluin2_A[0] & ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[28]~DUPLICATE_q ))))) # (aluin2_A[0] & (((\aluin2_A[1]~DUPLICATE_q )))) ) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( 
// !\aluin1_A[29]~DUPLICATE_q  & ( (!aluin2_A[0] & ((!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30])) # (\aluin2_A[1]~DUPLICATE_q  & ((\aluin1_A[28]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin1_A[30]),
	.datab(!aluin2_A[0]),
	.datac(!\aluin1_A[28]~DUPLICATE_q ),
	.datad(!\aluin2_A[1]~DUPLICATE_q ),
	.datae(!\aluin1_A[27]~DUPLICATE_q ),
	.dataf(!\aluin1_A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h440C443F770C773F;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N6
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( \aluin2_A[2]~DUPLICATE_q  & ( \ShiftLeft0~24_combout  & ( (\ShiftLeft0~22_combout ) # (aluin2_A[3]) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( \ShiftLeft0~24_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~21_combout ))) # 
// (aluin2_A[3] & (\ShiftLeft0~23_combout )) ) ) ) # ( \aluin2_A[2]~DUPLICATE_q  & ( !\ShiftLeft0~24_combout  & ( (!aluin2_A[3] & \ShiftLeft0~22_combout ) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( !\ShiftLeft0~24_combout  & ( (!aluin2_A[3] & 
// ((\ShiftLeft0~21_combout ))) # (aluin2_A[3] & (\ShiftLeft0~23_combout )) ) ) )

	.dataa(!\ShiftLeft0~23_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(!\aluin2_A[2]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \Selector26~5 (
// Equation(s):
// \Selector26~5_combout  = ( !aluin2_A[4] & ( ((((\ShiftLeft0~25_combout  & \Selector35~1_combout )) # (\Selector26~3_combout )) # (\Selector26~1_combout )) # (\Selector26~0_combout ) ) ) # ( aluin2_A[4] & ( ((((\ShiftLeft0~20_combout  & 
// \Selector35~1_combout )) # (\Selector26~3_combout )) # (\Selector26~1_combout )) # (\Selector26~0_combout ) ) )

	.dataa(!\Selector26~0_combout ),
	.datab(!\Selector26~1_combout ),
	.datac(!\ShiftLeft0~20_combout ),
	.datad(!\Selector35~1_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\Selector26~3_combout ),
	.datag(!\ShiftLeft0~25_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~5 .extended_lut = "on";
defparam \Selector26~5 .lut_mask = 64'h777F777FFFFFFFFF;
defparam \Selector26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N4
dffeas \aluin2_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30] .is_wysiwyg = "true";
defparam \aluin2_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !aluin2_A[30] $ (\aluin1_A[30]~DUPLICATE_q ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~30  = CARRY(( !aluin2_A[30] $ (\aluin1_A[30]~DUPLICATE_q ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~31  = SHARE((!aluin2_A[30] & \aluin1_A[30]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!aluin2_A[30]),
	.datac(gnd),
	.datad(!\aluin1_A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(\Add4~43 ),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N3
cyclonev_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = ( \Add4~29_sumout  & ( (((\Selector36~1_combout  & \Add3~29_sumout )) # (\Selector26~5_combout )) # (\Selector36~0_combout ) ) ) # ( !\Add4~29_sumout  & ( ((\Selector36~1_combout  & \Add3~29_sumout )) # (\Selector26~5_combout ) ) 
// )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Add3~29_sumout ),
	.datad(!\Selector26~5_combout ),
	.datae(gnd),
	.dataf(!\Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~4 .extended_lut = "off";
defparam \Selector26~4 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \memaddr_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N44
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N28
dffeas \RTval_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[30] .is_wysiwyg = "true";
defparam \RTval_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \wmemval_M[30]~feeder (
// Equation(s):
// \wmemval_M[30]~feeder_combout  = ( RTval_A[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[30]~feeder .extended_lut = "off";
defparam \wmemval_M[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N2
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549629842C1160000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N36
cyclonev_lcell_comb \wregval_M[30]~27 (
// Equation(s):
// \wregval_M[30]~27_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!dmem_rtl_0_bypass[90]) # ((\dmem~7_combout ) # 
// (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (dmem_rtl_0_bypass[90] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!dmem_rtl_0_bypass[90]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[90] & 
// (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[90]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~27 .extended_lut = "off";
defparam \wregval_M[30]~27 .lut_mask = 64'h0100CDFF2300EFFF;
defparam \wregval_M[30]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \wregval_M[30]~28 (
// Equation(s):
// \wregval_M[30]~28_combout  = ( \wregval_M[30]~27_combout  & ( (((!\ldmem_M~q  & memaddr_M[30])) # (\wregval_M[31]~25_combout )) # (\wregval_M[29]~1_combout ) ) ) # ( !\wregval_M[30]~27_combout  & ( ((!\ldmem_M~q  & memaddr_M[30])) # 
// (\wregval_M[31]~25_combout ) ) )

	.dataa(!\wregval_M[29]~1_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[30]),
	.datad(!\wregval_M[31]~25_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[30]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[30]~28 .extended_lut = "off";
defparam \wregval_M[30]~28 .lut_mask = 64'h0CFF0CFF5DFF5DFF;
defparam \wregval_M[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N8
dffeas \regs[13][30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[30]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[14][30]~q  & ( \imem~6_combout  & ( (\imem~12_combout ) # (\regs[12][30]~q ) ) ) ) # ( !\regs[14][30]~q  & ( \imem~6_combout  & ( (\regs[12][30]~q  & !\imem~12_combout ) ) ) ) # ( \regs[14][30]~q  & ( !\imem~6_combout  & ( 
// (!\imem~12_combout  & (\regs[13][30]~q )) # (\imem~12_combout  & ((\regs[15][30]~q ))) ) ) ) # ( !\regs[14][30]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & (\regs[13][30]~q )) # (\imem~12_combout  & ((\regs[15][30]~q ))) ) ) )

	.dataa(!\regs[13][30]~q ),
	.datab(!\regs[15][30]~q ),
	.datac(!\regs[12][30]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \regs[9][30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \regs[11][30]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[8][30]~q )) # (\imem~12_combout  & ((\regs[10][30]~q ))) ) ) ) # ( !\regs[11][30]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[8][30]~q )) # 
// (\imem~12_combout  & ((\regs[10][30]~q ))) ) ) ) # ( \regs[11][30]~q  & ( !\imem~6_combout  & ( (\regs[9][30]~DUPLICATE_q ) # (\imem~12_combout ) ) ) ) # ( !\regs[11][30]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & \regs[9][30]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\regs[9][30]~DUPLICATE_q ),
	.datac(!\regs[8][30]~q ),
	.datad(!\regs[10][30]~q ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \regs[5][30]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[7][30]~q ))) # (\imem~6_combout  & (\regs[6][30]~q )) ) ) ) # ( !\regs[5][30]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[7][30]~q ))) # 
// (\imem~6_combout  & (\regs[6][30]~q )) ) ) ) # ( \regs[5][30]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][30]~q ) ) ) ) # ( !\regs[5][30]~q  & ( !\imem~12_combout  & ( (\regs[4][30]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[6][30]~q ),
	.datab(!\regs[4][30]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[7][30]~q ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \regs[1][30]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][30]~q ))) # (\imem~6_combout  & (\regs[2][30]~q )) ) ) ) # ( !\regs[1][30]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][30]~q ))) # 
// (\imem~6_combout  & (\regs[2][30]~q )) ) ) ) # ( \regs[1][30]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][30]~q ) ) ) ) # ( !\regs[1][30]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[0][30]~q ) ) ) )

	.dataa(!\regs[2][30]~q ),
	.datab(!\regs[3][30]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[0][30]~q ),
	.datae(!\regs[1][30]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N27
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~1_combout  & ( \Mux33~0_combout  & ( ((!\imem~15_combout  & (\Mux33~3_combout )) # (\imem~15_combout  & ((\Mux33~2_combout )))) # (\imem~18_combout ) ) ) ) # ( !\Mux33~1_combout  & ( \Mux33~0_combout  & ( (!\imem~18_combout  & 
// ((!\imem~15_combout  & (\Mux33~3_combout )) # (\imem~15_combout  & ((\Mux33~2_combout ))))) # (\imem~18_combout  & (\imem~15_combout )) ) ) ) # ( \Mux33~1_combout  & ( !\Mux33~0_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout  & (\Mux33~3_combout 
// )) # (\imem~15_combout  & ((\Mux33~2_combout ))))) # (\imem~18_combout  & (!\imem~15_combout )) ) ) ) # ( !\Mux33~1_combout  & ( !\Mux33~0_combout  & ( (!\imem~18_combout  & ((!\imem~15_combout  & (\Mux33~3_combout )) # (\imem~15_combout  & 
// ((\Mux33~2_combout ))))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux33~3_combout ),
	.datad(!\Mux33~2_combout ),
	.datae(!\Mux33~1_combout ),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N3
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \imem~49_combout  & ( \Mux33~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux33~4_combout  & ( (!\aluimm_D~1_combout ) # (((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\stall~combout )) # (\mispred~combout )) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux33~4_combout  & ( (\aluimm_D~1_combout  & (!\mispred~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \stall~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\mispred~combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h00000004FFFBFFFF;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \aluin2_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !\aluin2_A[26]~DUPLICATE_q  & ( !aluin2_A[27] & ( (!\aluin2_A[30]~DUPLICATE_q  & (!\aluin2_A[28]~DUPLICATE_q  & (!aluin2_A[31] & !aluin2_A[29]))) ) ) )

	.dataa(!\aluin2_A[30]~DUPLICATE_q ),
	.datab(!\aluin2_A[28]~DUPLICATE_q ),
	.datac(!aluin2_A[31]),
	.datad(!aluin2_A[29]),
	.datae(!\aluin2_A[26]~DUPLICATE_q ),
	.dataf(!aluin2_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N20
dffeas \aluin2_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !\aluin2_A[14]~DUPLICATE_q  & ( !\aluin2_A[15]~DUPLICATE_q  & ( (!\aluin2_A[17]~DUPLICATE_q  & (!\aluin2_A[19]~DUPLICATE_q  & (!aluin2_A[16] & !\aluin2_A[18]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin2_A[17]~DUPLICATE_q ),
	.datab(!\aluin2_A[19]~DUPLICATE_q ),
	.datac(!aluin2_A[16]),
	.datad(!\aluin2_A[18]~DUPLICATE_q ),
	.datae(!\aluin2_A[14]~DUPLICATE_q ),
	.dataf(!\aluin2_A[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N20
dffeas \aluin2_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11] .is_wysiwyg = "true";
defparam \aluin2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !\aluin2_A[8]~DUPLICATE_q  & ( !\aluin2_A[13]~DUPLICATE_q  & ( (!aluin2_A[11] & (!aluin2_A[10] & (!aluin2_A[12] & !\aluin2_A[9]~DUPLICATE_q ))) ) ) )

	.dataa(!aluin2_A[11]),
	.datab(!aluin2_A[10]),
	.datac(!aluin2_A[12]),
	.datad(!\aluin2_A[9]~DUPLICATE_q ),
	.datae(!\aluin2_A[8]~DUPLICATE_q ),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \ShiftRight0~4_combout  & ( (\ShiftRight0~1_combout  & (\ShiftRight0~3_combout  & \ShiftRight0~2_combout )) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~3_combout ),
	.datad(!\ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h0000000000050005;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N54
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( \ShiftRight0~8_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~7_combout )) # (aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~8_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// (!aluin2_A[2] & ((\ShiftRight0~7_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'h03A303A353F353F3;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~11_combout ))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~6_combout )))) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( \ShiftRight0~13_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~11_combout ))) # (aluin2_A[2] & (((\ShiftRight0~6_combout  & \aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~12_combout  & ( 
// !\ShiftRight0~13_combout  & ( (!aluin2_A[2] & (\ShiftRight0~11_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~6_combout )))) ) ) ) # ( !\ShiftRight0~12_combout  & ( !\ShiftRight0~13_combout  & ( 
// (!aluin2_A[2] & (\ShiftRight0~11_combout  & ((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\ShiftRight0~6_combout  & \aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h50035F0350F35FF3;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \Selector47~6 (
// Equation(s):
// \Selector47~6_combout  = ( \ShiftRight0~53_combout  & ( (\ShiftRight0~51_combout  & (\Selector47~0_combout  & ((!aluin2_A[4]) # (\Selector47~1_combout )))) ) ) # ( !\ShiftRight0~53_combout  & ( (aluin2_A[4] & (\ShiftRight0~51_combout  & 
// (\Selector47~1_combout  & \Selector47~0_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~51_combout ),
	.datac(!\Selector47~1_combout ),
	.datad(!\Selector47~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~6 .extended_lut = "off";
defparam \Selector47~6 .lut_mask = 64'h0001000100230023;
defparam \Selector47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( \ShiftLeft0~50_combout  & ( (!\ShiftRight0~5_combout  & (!aluin2_A[4] & ((\alufunc_A[0]~DUPLICATE_q )))) # (\ShiftRight0~5_combout  & (((aluin1_A[31] & !\alufunc_A[0]~DUPLICATE_q )))) ) ) # ( !\ShiftLeft0~50_combout  & ( 
// (\ShiftRight0~5_combout  & (aluin1_A[31] & !\alufunc_A[0]~DUPLICATE_q )) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'h0300030003880388;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \Selector47~7 (
// Equation(s):
// \Selector47~7_combout  = ( \Selector47~2_combout  & ( (!\Selector55~0_combout  & ((!\Selector47~4_combout ) # (\alufunc_A[4]~DUPLICATE_q ))) ) ) # ( !\Selector47~2_combout  & ( (!\alufunc_A[4]~DUPLICATE_q  & (!\Selector47~4_combout  & 
// ((!\Selector55~0_combout ) # (!\Selector47~6_combout )))) # (\alufunc_A[4]~DUPLICATE_q  & ((!\Selector55~0_combout ) # ((!\Selector47~6_combout )))) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!\Selector55~0_combout ),
	.datac(!\Selector47~4_combout ),
	.datad(!\Selector47~6_combout ),
	.datae(gnd),
	.dataf(!\Selector47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~7 .extended_lut = "off";
defparam \Selector47~7 .lut_mask = 64'hF5C4F5C4C4C4C4C4;
defparam \Selector47~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \Selector47~5 (
// Equation(s):
// \Selector47~5_combout  = ( \Selector39~0_combout  & ( \Add4~81_sumout  & ( (!\Selector47~7_combout ) # ((!\alufunc_A[4]~DUPLICATE_q  & ((\Add3~81_sumout ) # (alufunc_A[3])))) ) ) ) # ( !\Selector39~0_combout  & ( \Add4~81_sumout  & ( 
// !\Selector47~7_combout  ) ) ) # ( \Selector39~0_combout  & ( !\Add4~81_sumout  & ( (!\Selector47~7_combout ) # ((!\alufunc_A[4]~DUPLICATE_q  & (!alufunc_A[3] & \Add3~81_sumout ))) ) ) ) # ( !\Selector39~0_combout  & ( !\Add4~81_sumout  & ( 
// !\Selector47~7_combout  ) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector47~7_combout ),
	.datad(!\Add3~81_sumout ),
	.datae(!\Selector39~0_combout ),
	.dataf(!\Add4~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~5 .extended_lut = "off";
defparam \Selector47~5 .lut_mask = 64'hF0F0F0F8F0F0F2FA;
defparam \Selector47~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \memaddr_M[9]~feeder (
// Equation(s):
// \memaddr_M[9]~feeder_combout  = ( \Selector47~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[9]~feeder .extended_lut = "off";
defparam \memaddr_M[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \memaddr_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \wregval_M[9]~64 (
// Equation(s):
// \wregval_M[9]~64_combout  = ( \SW[9]~input_o  & ( (\wregval_M[5]~2_combout  & (\Equal7~8_combout  & (!memaddr_M[4] & \Equal7~7_combout ))) ) ) # ( !\SW[9]~input_o  & ( (\wregval_M[5]~2_combout  & (\Equal7~8_combout  & \Equal7~7_combout )) ) )

	.dataa(!\wregval_M[5]~2_combout ),
	.datab(!\Equal7~8_combout ),
	.datac(!memaddr_M[4]),
	.datad(!\Equal7~7_combout ),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~64 .extended_lut = "off";
defparam \wregval_M[9]~64 .lut_mask = 64'h0011001100100010;
defparam \wregval_M[9]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N10
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N2
dffeas \RTval_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux54~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[9] .is_wysiwyg = "true";
defparam \RTval_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~10_combout  = ( !wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N8
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF044A40A1D00501098678432A0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \wregval_M[9]~63 (
// Equation(s):
// \wregval_M[9]~63_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!dmem_rtl_0_bypass[47]) # ((dmem_rtl_0_bypass[48] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!dmem_rtl_0_bypass[48] & (!dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((!\dmem~7_combout  & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[47])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!dmem_rtl_0_bypass[48] & 
// (!dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[47])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( (!dmem_rtl_0_bypass[47] & ((!dmem_rtl_0_bypass[48]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[48]),
	.datab(!dmem_rtl_0_bypass[47]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~63 .extended_lut = "off";
defparam \wregval_M[9]~63 .lut_mask = 64'h88CCD8CC8DCCDDCC;
defparam \wregval_M[9]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \wregval_M[9]~65 (
// Equation(s):
// \wregval_M[9]~65_combout  = ( !\wregval_M[9]~64_combout  & ( \wregval_M[9]~63_combout  & ( (memaddr_M[9]) # (\ldmem_M~q ) ) ) ) # ( !\wregval_M[9]~64_combout  & ( !\wregval_M[9]~63_combout  & ( (!\wregval_M[29]~1_combout  & ((memaddr_M[9]) # (\ldmem_M~q 
// ))) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(!memaddr_M[9]),
	.datad(gnd),
	.datae(!\wregval_M[9]~64_combout ),
	.dataf(!\wregval_M[9]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[9]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[9]~65 .extended_lut = "off";
defparam \wregval_M[9]~65 .lut_mask = 64'h4C4C00005F5F0000;
defparam \wregval_M[9]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N48
cyclonev_lcell_comb \regs[0][9]~feeder (
// Equation(s):
// \regs[0][9]~feeder_combout  = ( \wregval_M[9]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[9]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][9]~feeder .extended_lut = "off";
defparam \regs[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N49
dffeas \regs[0][9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[1][9]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[0][9]~q ) ) ) ) # ( !\regs[1][9]~q  & ( \imem~75_combout  & ( (\regs[0][9]~q  & !\imem~67_combout ) ) ) ) # ( \regs[1][9]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[2][9]~q ))) # (\imem~67_combout  & (\regs[3][9]~q )) ) ) ) # ( !\regs[1][9]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[2][9]~q ))) # (\imem~67_combout  & (\regs[3][9]~q )) ) ) )

	.dataa(!\regs[0][9]~q ),
	.datab(!\regs[3][9]~q ),
	.datac(!\regs[2][9]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[1][9]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N6
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \regs[13][9]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][9]~q ) ) ) ) # ( !\regs[13][9]~q  & ( \imem~75_combout  & ( (\regs[12][9]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][9]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[14][9]~q )) # (\imem~67_combout  & ((\regs[15][9]~q ))) ) ) ) # ( !\regs[13][9]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[14][9]~q )) # (\imem~67_combout  & ((\regs[15][9]~q ))) ) ) )

	.dataa(!\regs[12][9]~q ),
	.datab(!\regs[14][9]~q ),
	.datac(!\regs[15][9]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][9]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[10][9]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][9]~q )) # (\imem~67_combout  & ((\regs[9][9]~q ))) ) ) ) # ( !\regs[10][9]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][9]~q )) # 
// (\imem~67_combout  & ((\regs[9][9]~q ))) ) ) ) # ( \regs[10][9]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][9]~q ) ) ) ) # ( !\regs[10][9]~q  & ( !\imem~75_combout  & ( (\regs[11][9]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[9][9]~q ),
	.datac(!\regs[11][9]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \regs[7][9]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][9]~q ))) # (\imem~67_combout  & (\regs[5][9]~q )) ) ) ) # ( !\regs[7][9]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][9]~q ))) # 
// (\imem~67_combout  & (\regs[5][9]~q )) ) ) ) # ( \regs[7][9]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][9]~q ) ) ) ) # ( !\regs[7][9]~q  & ( !\imem~75_combout  & ( (\regs[6][9]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[6][9]~q ),
	.datab(!\regs[5][9]~q ),
	.datac(!\regs[4][9]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[7][9]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Mux22~2_combout  & ( \Mux22~1_combout  & ( (!\imem~80_combout  & ((!\imem~87_combout ) # ((\Mux22~0_combout )))) # (\imem~80_combout  & (((\Mux22~3_combout )) # (\imem~87_combout ))) ) ) ) # ( !\Mux22~2_combout  & ( \Mux22~1_combout 
//  & ( (!\imem~80_combout  & (\imem~87_combout  & (\Mux22~0_combout ))) # (\imem~80_combout  & (((\Mux22~3_combout )) # (\imem~87_combout ))) ) ) ) # ( \Mux22~2_combout  & ( !\Mux22~1_combout  & ( (!\imem~80_combout  & ((!\imem~87_combout ) # 
// ((\Mux22~0_combout )))) # (\imem~80_combout  & (!\imem~87_combout  & ((\Mux22~3_combout )))) ) ) ) # ( !\Mux22~2_combout  & ( !\Mux22~1_combout  & ( (!\imem~80_combout  & (\imem~87_combout  & (\Mux22~0_combout ))) # (\imem~80_combout  & (!\imem~87_combout 
//  & ((\Mux22~3_combout )))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux22~0_combout ),
	.datad(!\Mux22~3_combout ),
	.datae(!\Mux22~2_combout ),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \aluin1_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9] .is_wysiwyg = "true";
defparam \aluin1_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[11] & ( (!aluin2_A[1] & (\aluin1_A[10]~DUPLICATE_q )) # (aluin2_A[1] & ((aluin1_A[12]))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( aluin1_A[11] & ( (aluin2_A[1]) # (aluin1_A[9]) ) ) ) # ( 
// \aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[11] & ( (!aluin2_A[1] & (\aluin1_A[10]~DUPLICATE_q )) # (aluin2_A[1] & ((aluin1_A[12]))) ) ) ) # ( !\aluin2_A[0]~DUPLICATE_q  & ( !aluin1_A[11] & ( (aluin1_A[9] & !aluin2_A[1]) ) ) )

	.dataa(!aluin1_A[9]),
	.datab(!aluin2_A[1]),
	.datac(!\aluin1_A[10]~DUPLICATE_q ),
	.datad(!aluin1_A[12]),
	.datae(!\aluin2_A[0]~DUPLICATE_q ),
	.dataf(!aluin1_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h44440C3F77770C3F;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( aluin2_A[0] & ( \aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q ) # (aluin1_A[4]) ) ) ) # ( !aluin2_A[0] & ( \aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[1]))) # (\aluin2_A[1]~DUPLICATE_q  & 
// (aluin1_A[3])) ) ) ) # ( aluin2_A[0] & ( !\aluin1_A[2]~DUPLICATE_q  & ( (aluin1_A[4] & \aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[0] & ( !\aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[1]))) # (\aluin2_A[1]~DUPLICATE_q  & 
// (aluin1_A[3])) ) ) )

	.dataa(!aluin1_A[4]),
	.datab(!aluin1_A[3]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin1_A[1]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin1_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h03F3050503F3F5F5;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~12_combout  & ( \ShiftRight0~10_combout  & ( ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~37_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout ))) # (aluin2_A[2]) ) ) ) # ( 
// !\ShiftRight0~12_combout  & ( \ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~37_combout ) # (aluin2_A[2])))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout  & (!aluin2_A[2]))) ) ) ) # ( \ShiftRight0~12_combout  & ( 
// !\ShiftRight0~10_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2] & \ShiftRight0~37_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~11_combout ))) ) ) ) # ( !\ShiftRight0~12_combout  & ( !\ShiftRight0~10_combout  & ( 
// (!aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~37_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~11_combout )))) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~37_combout ),
	.datae(!\ShiftRight0~12_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N27
cyclonev_lcell_comb \Selector55~5 (
// Equation(s):
// \Selector55~5_combout  = ( \ShiftRight0~36_combout  & ( (!\ShiftRight0~5_combout  & (((\ShiftRight0~38_combout )) # (aluin2_A[4]))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~36_combout  & ( (!\ShiftRight0~5_combout  & 
// (!aluin2_A[4] & (\ShiftRight0~38_combout ))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~5 .extended_lut = "off";
defparam \Selector55~5 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \Selector55~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N21
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( \Add4~17_sumout  & ( (\Selector39~0_combout  & ((alufunc_A[3]) # (\Add3~17_sumout ))) ) ) # ( !\Add4~17_sumout  & ( (\Add3~17_sumout  & (\Selector39~0_combout  & !alufunc_A[3])) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(gnd),
	.datac(!\Selector39~0_combout ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!\Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'h05000500050F050F;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \destination[1]~0 (
// Equation(s):
// \destination[1]~0_combout  = ( \dojump~combout  & ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & ((aluin1_A[1]))) # (\dobranch~0_combout  & (pcpred_A[1])) ) ) ) # ( !\dojump~combout  & ( \Selector56~10_combout  & ( pcpred_A[1] ) ) ) # ( 
// \dojump~combout  & ( !\Selector56~10_combout  & ( aluin1_A[1] ) ) ) # ( !\dojump~combout  & ( !\Selector56~10_combout  & ( pcpred_A[1] ) ) )

	.dataa(!pcpred_A[1]),
	.datab(!\dobranch~0_combout ),
	.datac(!aluin1_A[1]),
	.datad(gnd),
	.datae(!\dojump~combout ),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destination[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destination[1]~0 .extended_lut = "off";
defparam \destination[1]~0 .lut_mask = 64'h55550F0F55551D1D;
defparam \destination[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N7
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\destination[1]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mispred~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N43
dffeas \pcpred_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[1] .is_wysiwyg = "true";
defparam \pcpred_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( aluin1_A[1] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!\aluin2_A[1]~DUPLICATE_q  $ (alufunc_A[3])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & ((!alufunc_A[3])))) ) ) # ( !aluin1_A[1] & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (((!alufunc_A[1]) # (!\aluin2_A[1]~DUPLICATE_q ))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!\aluin2_A[1]~DUPLICATE_q  $ (!alufunc_A[3])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \Selector55~4 (
// Equation(s):
// \Selector55~4_combout  = ( \Selector55~2_combout  & ( (!\Selector39~1_combout  & (!\Selector55~3_combout  & ((!\Selector38~0_combout ) # (!pcpred_A[1])))) ) ) # ( !\Selector55~2_combout  & ( (!\Selector55~3_combout  & ((!\Selector38~0_combout ) # 
// (!pcpred_A[1]))) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(!\Selector55~3_combout ),
	.datad(!pcpred_A[1]),
	.datae(gnd),
	.dataf(!\Selector55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~4 .extended_lut = "off";
defparam \Selector55~4 .lut_mask = 64'hF0A0F0A0C080C080;
defparam \Selector55~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N33
cyclonev_lcell_comb \Selector55~6 (
// Equation(s):
// \Selector55~6_combout  = ( !\ShiftRight0~5_combout  & ( (\Selector55~1_combout  & \ShiftLeft0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector55~1_combout ),
	.datac(gnd),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~6 .extended_lut = "off";
defparam \Selector55~6 .lut_mask = 64'h0033003300000000;
defparam \Selector55~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \Selector55~7 (
// Equation(s):
// \Selector55~7_combout  = ( \Selector55~6_combout  ) # ( !\Selector55~6_combout  & ( (!\Selector31~0_combout  & (!\alufunc_A[4]~DUPLICATE_q  & ((!\Selector55~4_combout )))) # (\Selector31~0_combout  & (((!\alufunc_A[4]~DUPLICATE_q  & !\Selector55~4_combout 
// )) # (\Selector55~5_combout ))) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\Selector55~5_combout ),
	.datad(!\Selector55~4_combout ),
	.datae(gnd),
	.dataf(!\Selector55~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~7 .extended_lut = "off";
defparam \Selector55~7 .lut_mask = 64'hCD05CD05FFFFFFFF;
defparam \Selector55~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N20
dffeas \memaddr_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector55~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \wregval_M[1]~15 (
// Equation(s):
// \wregval_M[1]~15_combout  = ( \KEY[1]~input_o  & ( \SW[1]~input_o  & ( !\memaddr_M[4]~DUPLICATE_q  ) ) ) # ( \KEY[1]~input_o  & ( !\SW[1]~input_o  ) ) # ( !\KEY[1]~input_o  & ( !\SW[1]~input_o  & ( \memaddr_M[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~15 .extended_lut = "off";
defparam \wregval_M[1]~15 .lut_mask = 64'h3333FFFF0000CCCC;
defparam \wregval_M[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N26
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N52
dffeas \RTval_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[1] .is_wysiwyg = "true";
defparam \RTval_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \wmemval_M[1]~feeder (
// Equation(s):
// \wmemval_M[1]~feeder_combout  = ( RTval_A[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[1]~feeder .extended_lut = "off";
defparam \wmemval_M[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DECEF6CEDDEAB82035A18120000000000000000";
// synopsys translate_on

// Location: FF_X29_Y22_N14
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y28_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \wregval_M[1]~14 (
// Equation(s):
// \wregval_M[1]~14_combout  = ( dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!dmem_rtl_0_bypass[32]) # (((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (dmem_rtl_0_bypass[32] & (!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!dmem_rtl_0_bypass[32]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (dmem_rtl_0_bypass[32] & (!\dmem~7_combout  & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[32]),
	.datab(!\dmem~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~14 .extended_lut = "off";
defparam \wregval_M[1]~14 .lut_mask = 64'h0040BBFB0444BFFF;
defparam \wregval_M[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N3
cyclonev_lcell_comb \wregval_M[1]~16 (
// Equation(s):
// \wregval_M[1]~16_combout  = ( \wregval_M[1]~15_combout  & ( \wregval_M[1]~14_combout  & ( (!\ldmem_M~q  & (memaddr_M[1])) # (\ldmem_M~q  & ((!\WideNor0~combout ))) ) ) ) # ( !\wregval_M[1]~15_combout  & ( \wregval_M[1]~14_combout  & ( (!\ldmem_M~q  & 
// (memaddr_M[1])) # (\ldmem_M~q  & (((!\WideNor0~combout ) # (\Equal7~9_combout )))) ) ) ) # ( \wregval_M[1]~15_combout  & ( !\wregval_M[1]~14_combout  & ( (!\ldmem_M~q  & memaddr_M[1]) ) ) ) # ( !\wregval_M[1]~15_combout  & ( !\wregval_M[1]~14_combout  & ( 
// (!\ldmem_M~q  & (memaddr_M[1])) # (\ldmem_M~q  & (((\WideNor0~combout  & \Equal7~9_combout )))) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!memaddr_M[1]),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal7~9_combout ),
	.datae(!\wregval_M[1]~15_combout ),
	.dataf(!\wregval_M[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[1]~16 .extended_lut = "off";
defparam \wregval_M[1]~16 .lut_mask = 64'h2227222272777272;
defparam \wregval_M[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N34
dffeas \regs[9][1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[10][1]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[8][1]~q ))) # (\imem~67_combout  & (\regs[9][1]~q )) ) ) ) # ( !\regs[10][1]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[8][1]~q ))) # 
// (\imem~67_combout  & (\regs[9][1]~q )) ) ) ) # ( \regs[10][1]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][1]~q ) ) ) ) # ( !\regs[10][1]~q  & ( !\imem~75_combout  & ( (\regs[11][1]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[9][1]~q ),
	.datab(!\regs[11][1]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[8][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \regs[13][1]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][1]~q ) ) ) ) # ( !\regs[13][1]~q  & ( \imem~75_combout  & ( (\regs[12][1]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][1]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[14][1]~q )) # (\imem~67_combout  & ((\regs[15][1]~q ))) ) ) ) # ( !\regs[13][1]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[14][1]~q )) # (\imem~67_combout  & ((\regs[15][1]~q ))) ) ) )

	.dataa(!\regs[14][1]~q ),
	.datab(!\regs[15][1]~q ),
	.datac(!\regs[12][1]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][1]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[1][1]~q  & ( \imem~67_combout  & ( (\imem~75_combout ) # (\regs[3][1]~q ) ) ) ) # ( !\regs[1][1]~q  & ( \imem~67_combout  & ( (\regs[3][1]~q  & !\imem~75_combout ) ) ) ) # ( \regs[1][1]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & (\regs[2][1]~q )) # (\imem~75_combout  & ((\regs[0][1]~q ))) ) ) ) # ( !\regs[1][1]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[2][1]~q )) # (\imem~75_combout  & ((\regs[0][1]~q ))) ) ) )

	.dataa(!\regs[3][1]~q ),
	.datab(!\regs[2][1]~q ),
	.datac(!\regs[0][1]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \imem~67_combout  & ( \imem~75_combout  & ( \regs[5][1]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~75_combout  & ( \regs[4][1]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~75_combout  & ( \regs[7][1]~q  ) ) ) # ( !\imem~67_combout  & ( 
// !\imem~75_combout  & ( \regs[6][1]~q  ) ) )

	.dataa(!\regs[4][1]~q ),
	.datab(!\regs[5][1]~q ),
	.datac(!\regs[6][1]~q ),
	.datad(!\regs[7][1]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N24
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \Mux30~0_combout  & ( \Mux30~1_combout  & ( ((!\imem~80_combout  & (\Mux30~2_combout )) # (\imem~80_combout  & ((\Mux30~3_combout )))) # (\imem~87_combout ) ) ) ) # ( !\Mux30~0_combout  & ( \Mux30~1_combout  & ( (!\imem~87_combout  & 
// ((!\imem~80_combout  & (\Mux30~2_combout )) # (\imem~80_combout  & ((\Mux30~3_combout ))))) # (\imem~87_combout  & (((\imem~80_combout )))) ) ) ) # ( \Mux30~0_combout  & ( !\Mux30~1_combout  & ( (!\imem~87_combout  & ((!\imem~80_combout  & 
// (\Mux30~2_combout )) # (\imem~80_combout  & ((\Mux30~3_combout ))))) # (\imem~87_combout  & (((!\imem~80_combout )))) ) ) ) # ( !\Mux30~0_combout  & ( !\Mux30~1_combout  & ( (!\imem~87_combout  & ((!\imem~80_combout  & (\Mux30~2_combout )) # 
// (\imem~80_combout  & ((\Mux30~3_combout ))))) ) ) )

	.dataa(!\imem~87_combout ),
	.datab(!\Mux30~2_combout ),
	.datac(!\Mux30~3_combout ),
	.datad(!\imem~80_combout ),
	.datae(!\Mux30~0_combout ),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h220A770A225F775F;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N26
dffeas \aluin1_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( aluin1_A[0] & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[2]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[1]~DUPLICATE_q )))) # (aluin2_A[1] & (((!\aluin2_A[0]~DUPLICATE_q )))) ) ) # ( !aluin1_A[0] 
// & ( (!aluin2_A[1] & ((!\aluin2_A[0]~DUPLICATE_q  & ((\aluin1_A[2]~DUPLICATE_q ))) # (\aluin2_A[0]~DUPLICATE_q  & (\aluin1_A[1]~DUPLICATE_q )))) ) )

	.dataa(!\aluin1_A[1]~DUPLICATE_q ),
	.datab(!\aluin1_A[2]~DUPLICATE_q ),
	.datac(!aluin2_A[1]),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h305030503F503F50;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \Selector54~3 (
// Equation(s):
// \Selector54~3_combout  = ( \aluin2_A[2]~DUPLICATE_q  & ( \Selector38~1_combout  & ( ((\Selector25~1_combout  & (!\aluin1_A[2]~DUPLICATE_q  $ (alufunc_A[3])))) # (pcpred_A[2]) ) ) ) # ( !\aluin2_A[2]~DUPLICATE_q  & ( \Selector38~1_combout  & ( 
// ((\Selector25~1_combout  & (!\aluin1_A[2]~DUPLICATE_q  $ (!alufunc_A[3])))) # (pcpred_A[2]) ) ) ) # ( \aluin2_A[2]~DUPLICATE_q  & ( !\Selector38~1_combout  & ( (\Selector25~1_combout  & (!\aluin1_A[2]~DUPLICATE_q  $ (alufunc_A[3]))) ) ) ) # ( 
// !\aluin2_A[2]~DUPLICATE_q  & ( !\Selector38~1_combout  & ( (\Selector25~1_combout  & (!\aluin1_A[2]~DUPLICATE_q  $ (!alufunc_A[3]))) ) ) )

	.dataa(!pcpred_A[2]),
	.datab(!\Selector25~1_combout ),
	.datac(!\aluin1_A[2]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\aluin2_A[2]~DUPLICATE_q ),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~3 .extended_lut = "off";
defparam \Selector54~3 .lut_mask = 64'h0330300357757557;
defparam \Selector54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( \Selector35~0_combout  & ( alufunc_A[3] & ( (!\aluin1_A[2]~DUPLICATE_q  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\aluin2_A[2]~DUPLICATE_q ))) # (\aluin1_A[2]~DUPLICATE_q  & (!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[2]~DUPLICATE_q )) 
// ) ) ) # ( \Selector35~0_combout  & ( !alufunc_A[3] & ( (!\aluin1_A[2]~DUPLICATE_q  & (\alufunc_A[0]~DUPLICATE_q  & \aluin2_A[2]~DUPLICATE_q )) # (\aluin1_A[2]~DUPLICATE_q  & ((\aluin2_A[2]~DUPLICATE_q ) # (\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin1_A[2]~DUPLICATE_q ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Selector35~0_combout ),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h000017170000E8E8;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \Selector54~4 (
// Equation(s):
// \Selector54~4_combout  = ( !\Selector54~2_combout  & ( \Selector55~1_combout  & ( (!\Selector54~3_combout  & ((!\ShiftLeft0~4_combout ) # (\ShiftRight0~5_combout ))) ) ) ) # ( !\Selector54~2_combout  & ( !\Selector55~1_combout  & ( !\Selector54~3_combout  
// ) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\Selector54~3_combout ),
	.datae(!\Selector54~2_combout ),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~4 .extended_lut = "off";
defparam \Selector54~4 .lut_mask = 64'hFF000000AF000000;
defparam \Selector54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( \Selector25~0_combout  & ( (!alufunc_A[3] & ((\Add3~13_sumout ))) # (alufunc_A[3] & (\Add4~13_sumout )) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\Add4~13_sumout ),
	.datad(!\Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h0000000005AF05AF;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N48
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( aluin1_A[4] & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((aluin1_A[3]))) # (aluin2_A[1] & (\aluin1_A[5]~DUPLICATE_q )) ) ) ) # ( !aluin1_A[4] & ( \aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & ((aluin1_A[3]))) # 
// (aluin2_A[1] & (\aluin1_A[5]~DUPLICATE_q )) ) ) ) # ( aluin1_A[4] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (\aluin1_A[2]~DUPLICATE_q ) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[4] & ( !\aluin2_A[0]~DUPLICATE_q  & ( (!aluin2_A[1] & \aluin1_A[2]~DUPLICATE_q ) ) ) )

	.dataa(!\aluin1_A[5]~DUPLICATE_q ),
	.datab(!aluin1_A[3]),
	.datac(!aluin2_A[1]),
	.datad(!\aluin1_A[2]~DUPLICATE_q ),
	.datae(!aluin1_A[4]),
	.dataf(!\aluin2_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h00F00FFF35353535;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~34_combout  & ( (!aluin2_A[3]) # ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout )))) ) ) ) # ( 
// !\ShiftRight0~19_combout  & ( \ShiftRight0~34_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout ))))) ) ) ) # 
// ( \ShiftRight0~19_combout  & ( !\ShiftRight0~34_combout  & ( (!aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout ))))) ) ) ) 
// # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~34_combout  & ( (aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftRight0~20_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftRight0~21_combout ))))) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( \ShiftRight0~35_combout  & ( (!\ShiftRight0~5_combout  & ((!aluin2_A[4]) # ((\ShiftRight0~33_combout )))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~35_combout  & ( (!\ShiftRight0~5_combout  & 
// (aluin2_A[4] & ((\ShiftRight0~33_combout )))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~33_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N45
cyclonev_lcell_comb \Selector54~5 (
// Equation(s):
// \Selector54~5_combout  = ( \Selector54~0_combout  & ( ((!\Selector54~4_combout ) # (\Selector54~1_combout )) # (\Selector31~0_combout ) ) ) # ( !\Selector54~0_combout  & ( (!\Selector54~4_combout ) # (\Selector54~1_combout ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(gnd),
	.datac(!\Selector54~4_combout ),
	.datad(!\Selector54~1_combout ),
	.datae(gnd),
	.dataf(!\Selector54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~5 .extended_lut = "off";
defparam \Selector54~5 .lut_mask = 64'hF0FFF0FFF5FFF5FF;
defparam \Selector54~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N24
cyclonev_lcell_comb \memaddr_M[2]~feeder (
// Equation(s):
// \memaddr_M[2]~feeder_combout  = ( \Selector54~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector54~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[2]~feeder .extended_lut = "off";
defparam \memaddr_M[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N26
dffeas \memaddr_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N15
cyclonev_lcell_comb \wregval_M[24]~49 (
// Equation(s):
// \wregval_M[24]~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~49 .extended_lut = "off";
defparam \wregval_M[24]~49 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \wregval_M[24]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N51
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\aluin2_A[24]~DUPLICATE_q  & !aluin1_A[24]))) ) ) # ( !\alufunc_A[0]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!\aluin2_A[24]~DUPLICATE_q ) # (!aluin1_A[24]))) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\aluin2_A[24]~DUPLICATE_q ),
	.datad(!aluin1_A[24]),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h555A555A5AAA5AAA;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N18
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Selector32~2_combout  & ( ((\Selector38~1_combout  & pcpred_A[24])) # (\Selector35~0_combout ) ) ) # ( !\Selector32~2_combout  & ( (\Selector38~1_combout  & pcpred_A[24]) ) )

	.dataa(gnd),
	.datab(!\Selector38~1_combout ),
	.datac(!pcpred_A[24]),
	.datad(!\Selector35~0_combout ),
	.datae(gnd),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h0303030303FF03FF;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \aluin2_A[24]~DUPLICATE_q  & ( \Selector35~2_combout  & ( (!alufunc_A[2] & (\Selector35~3_combout  & ((!alufunc_A[1])))) # (alufunc_A[2] & (alufunc_A[1] & ((\aluin1_A[24]~DUPLICATE_q ) # (\Selector35~3_combout )))) ) ) ) # ( 
// !\aluin2_A[24]~DUPLICATE_q  & ( \Selector35~2_combout  & ( (!alufunc_A[2] & (\Selector35~3_combout  & ((!alufunc_A[1])))) # (alufunc_A[2] & (alufunc_A[1] & ((!\aluin1_A[24]~DUPLICATE_q ) # (\Selector35~3_combout )))) ) ) ) # ( \aluin2_A[24]~DUPLICATE_q  & 
// ( !\Selector35~2_combout  & ( (\Selector35~3_combout  & ((!alufunc_A[2] & ((!alufunc_A[1]))) # (alufunc_A[2] & (!\aluin1_A[24]~DUPLICATE_q  & alufunc_A[1])))) ) ) ) # ( !\aluin2_A[24]~DUPLICATE_q  & ( !\Selector35~2_combout  & ( (\Selector35~3_combout  & 
// ((!alufunc_A[2] & ((!alufunc_A[1]))) # (alufunc_A[2] & (\aluin1_A[24]~DUPLICATE_q  & alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector35~3_combout ),
	.datac(!\aluin1_A[24]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!\aluin2_A[24]~DUPLICATE_q ),
	.dataf(!\Selector35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'h2201221022512215;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N6
cyclonev_lcell_comb \Selector32~7 (
// Equation(s):
// \Selector32~7_combout  = ( !\Selector31~2_combout  & ( (!\Selector32~3_combout  & ((!\Selector32~5_combout ) # (!alufunc_A[1]))) ) )

	.dataa(gnd),
	.datab(!\Selector32~3_combout ),
	.datac(!\Selector32~5_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~7 .extended_lut = "off";
defparam \Selector32~7 .lut_mask = 64'hCCC0CCC000000000;
defparam \Selector32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N3
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \ShiftRight0~42_combout  & ( (\ShiftRight0~41_combout ) # (\aluin2_A[2]~DUPLICATE_q ) ) ) # ( !\ShiftRight0~42_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & \ShiftRight0~41_combout ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h2222222277777777;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( aluin1_A[19] & ( aluin1_A[20] & ( (!aluin2_A[1]) # ((!aluin2_A[0] & ((\aluin1_A[18]~DUPLICATE_q ))) # (aluin2_A[0] & (\aluin1_A[17]~DUPLICATE_q ))) ) ) ) # ( !aluin1_A[19] & ( aluin1_A[20] & ( (!aluin2_A[0] & ((!aluin2_A[1]) # 
// ((\aluin1_A[18]~DUPLICATE_q )))) # (aluin2_A[0] & (aluin2_A[1] & (\aluin1_A[17]~DUPLICATE_q ))) ) ) ) # ( aluin1_A[19] & ( !aluin1_A[20] & ( (!aluin2_A[0] & (aluin2_A[1] & ((\aluin1_A[18]~DUPLICATE_q )))) # (aluin2_A[0] & ((!aluin2_A[1]) # 
// ((\aluin1_A[17]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[19] & ( !aluin1_A[20] & ( (aluin2_A[1] & ((!aluin2_A[0] & ((\aluin1_A[18]~DUPLICATE_q ))) # (aluin2_A[0] & (\aluin1_A[17]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin2_A[1]),
	.datac(!\aluin1_A[17]~DUPLICATE_q ),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(!aluin1_A[19]),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h0123456789ABCDEF;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \aluin1_A[24]~DUPLICATE_q  & ( aluin1_A[21] & ( (!aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[22])))) # (aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[23]))) ) ) ) # ( !\aluin1_A[24]~DUPLICATE_q  & ( aluin1_A[21] & ( (!aluin2_A[0] 
// & (((aluin1_A[22] & aluin2_A[1])))) # (aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[23]))) ) ) ) # ( \aluin1_A[24]~DUPLICATE_q  & ( !aluin1_A[21] & ( (!aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[22])))) # (aluin2_A[0] & (aluin1_A[23] & ((!aluin2_A[1])))) ) 
// ) ) # ( !\aluin1_A[24]~DUPLICATE_q  & ( !aluin1_A[21] & ( (!aluin2_A[0] & (((aluin1_A[22] & aluin2_A[1])))) # (aluin2_A[0] & (aluin1_A[23] & ((!aluin2_A[1])))) ) ) )

	.dataa(!aluin1_A[23]),
	.datab(!aluin1_A[22]),
	.datac(!aluin2_A[0]),
	.datad(!aluin2_A[1]),
	.datae(!\aluin1_A[24]~DUPLICATE_q ),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N12
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~42_combout  & ( \ShiftLeft0~37_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~43_combout )))) # (aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )) # (\ShiftLeft0~44_combout ))) ) ) ) # ( 
// !\ShiftLeft0~42_combout  & ( \ShiftLeft0~37_combout  & ( (!aluin2_A[3] & (((\ShiftLeft0~43_combout  & \aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )) # (\ShiftLeft0~44_combout ))) ) ) ) # ( \ShiftLeft0~42_combout  & ( 
// !\ShiftLeft0~37_combout  & ( (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~43_combout )))) # (aluin2_A[3] & (\ShiftLeft0~44_combout  & ((!\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~42_combout  & ( !\ShiftLeft0~37_combout  & ( 
// (!aluin2_A[3] & (((\ShiftLeft0~43_combout  & \aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (\ShiftLeft0~44_combout  & ((!\aluin2_A[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftLeft0~44_combout ),
	.datab(!\ShiftLeft0~43_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~42_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N9
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \ShiftLeft0~53_combout  & ( (!aluin2_A[4]) # (\ShiftLeft0~52_combout ) ) ) # ( !\ShiftLeft0~53_combout  & ( (aluin2_A[4] & \ShiftLeft0~52_combout ) ) )

	.dataa(!aluin2_A[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftLeft0~52_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N30
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( \Selector33~1_combout  & ( \Add3~61_sumout  & ( (!\Selector32~0_combout  & (!\Selector32~5_combout  & ((!\Selector35~1_combout ) # (!\Selector32~1_combout )))) ) ) ) # ( !\Selector33~1_combout  & ( \Add3~61_sumout  & ( 
// (!\Selector32~5_combout  & ((!\Selector35~1_combout ) # (!\Selector32~1_combout ))) ) ) ) # ( \Selector33~1_combout  & ( !\Add3~61_sumout  & ( (!\Selector32~0_combout  & ((!\Selector35~1_combout ) # (!\Selector32~1_combout ))) ) ) ) # ( 
// !\Selector33~1_combout  & ( !\Add3~61_sumout  & ( (!\Selector35~1_combout ) # (!\Selector32~1_combout ) ) ) )

	.dataa(!\Selector32~0_combout ),
	.datab(!\Selector35~1_combout ),
	.datac(!\Selector32~5_combout ),
	.datad(!\Selector32~1_combout ),
	.datae(!\Selector33~1_combout ),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N51
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( alufunc_A[1] & ( \Selector32~6_combout  & ( !\Selector32~7_combout  ) ) ) # ( !alufunc_A[1] & ( \Selector32~6_combout  & ( (!\Selector32~7_combout ) # ((!alufunc_A[2] & (\Selector35~2_combout  & \Add4~61_sumout ))) ) ) ) # ( 
// alufunc_A[1] & ( !\Selector32~6_combout  ) ) # ( !alufunc_A[1] & ( !\Selector32~6_combout  ) )

	.dataa(!alufunc_A[2]),
	.datab(!\Selector32~7_combout ),
	.datac(!\Selector35~2_combout ),
	.datad(!\Add4~61_sumout ),
	.datae(!alufunc_A[1]),
	.dataf(!\Selector32~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'hFFFFFFFFCCCECCCC;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N53
dffeas \memaddr_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \wregval_M[24]~81 (
// Equation(s):
// \wregval_M[24]~81_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[24]))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!\dmem~7_combout  & ((!dmem_rtl_0_bypass[78] & (dmem_rtl_0_bypass[77])) # (dmem_rtl_0_bypass[78] & ((\wregval_M[24]~49_combout ))))) # 
// (\dmem~7_combout  & (((dmem_rtl_0_bypass[77])))))) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[78]),
	.datac(!\WideNor0~combout ),
	.datad(!dmem_rtl_0_bypass[77]),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[24]~49_combout ),
	.datag(!memaddr_M[24]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[24]~81 .extended_lut = "on";
defparam \wregval_M[24]~81 .lut_mask = 64'h0F0F00D00F0F20F0;
defparam \wregval_M[24]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N50
dffeas \regs[4][24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[24]~81_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N2
dffeas \regs[5][24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[5][24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[6][24]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[4][24]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[7][24]~q  ) ) ) # ( !\imem~12_combout  & ( 
// !\imem~6_combout  & ( \regs[5][24]~DUPLICATE_q  ) ) )

	.dataa(!\regs[4][24]~q ),
	.datab(!\regs[7][24]~q ),
	.datac(!\regs[5][24]~DUPLICATE_q ),
	.datad(!\regs[6][24]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \imem~12_combout  & ( \imem~6_combout  & ( \regs[14][24]~q  ) ) ) # ( !\imem~12_combout  & ( \imem~6_combout  & ( \regs[12][24]~q  ) ) ) # ( \imem~12_combout  & ( !\imem~6_combout  & ( \regs[15][24]~q  ) ) ) # ( !\imem~12_combout  & 
// ( !\imem~6_combout  & ( \regs[13][24]~q  ) ) )

	.dataa(!\regs[15][24]~q ),
	.datab(!\regs[14][24]~q ),
	.datac(!\regs[13][24]~q ),
	.datad(!\regs[12][24]~q ),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N0
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[1][24]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][24]~q ))) # (\imem~6_combout  & (\regs[2][24]~q )) ) ) ) # ( !\regs[1][24]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][24]~q ))) # 
// (\imem~6_combout  & (\regs[2][24]~q )) ) ) ) # ( \regs[1][24]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][24]~q ) ) ) ) # ( !\regs[1][24]~q  & ( !\imem~12_combout  & ( (\regs[0][24]~q  & \imem~6_combout ) ) ) )

	.dataa(!\regs[2][24]~q ),
	.datab(!\regs[0][24]~q ),
	.datac(!\regs[3][24]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[1][24]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[11][24]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[8][24]~q )) # (\imem~12_combout  & ((\regs[10][24]~q ))) ) ) ) # ( !\regs[11][24]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[8][24]~q )) # 
// (\imem~12_combout  & ((\regs[10][24]~q ))) ) ) ) # ( \regs[11][24]~q  & ( !\imem~6_combout  & ( (\regs[9][24]~q ) # (\imem~12_combout ) ) ) ) # ( !\regs[11][24]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & \regs[9][24]~q ) ) ) )

	.dataa(!\regs[8][24]~q ),
	.datab(!\regs[10][24]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[9][24]~q ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~0_combout  & ( \Mux39~2_combout  & ( ((!\imem~18_combout  & ((\Mux39~3_combout ))) # (\imem~18_combout  & (\Mux39~1_combout ))) # (\imem~15_combout ) ) ) ) # ( !\Mux39~0_combout  & ( \Mux39~2_combout  & ( (!\imem~18_combout  & 
// (((\Mux39~3_combout )) # (\imem~15_combout ))) # (\imem~18_combout  & (!\imem~15_combout  & (\Mux39~1_combout ))) ) ) ) # ( \Mux39~0_combout  & ( !\Mux39~2_combout  & ( (!\imem~18_combout  & (!\imem~15_combout  & ((\Mux39~3_combout )))) # 
// (\imem~18_combout  & (((\Mux39~1_combout )) # (\imem~15_combout ))) ) ) ) # ( !\Mux39~0_combout  & ( !\Mux39~2_combout  & ( (!\imem~15_combout  & ((!\imem~18_combout  & ((\Mux39~3_combout ))) # (\imem~18_combout  & (\Mux39~1_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux39~1_combout ),
	.datad(!\Mux39~3_combout ),
	.datae(!\Mux39~0_combout ),
	.dataf(!\Mux39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \aluin2_A~21 (
// Equation(s):
// \aluin2_A~21_combout  = ( \stall~combout  & ( \mispred~combout  & ( \Mux39~4_combout  ) ) ) # ( !\stall~combout  & ( \mispred~combout  & ( \Mux39~4_combout  ) ) ) # ( \stall~combout  & ( !\mispred~combout  & ( (!\aluimm_D~1_combout  & (((\Mux39~4_combout 
// )))) # (\aluimm_D~1_combout  & ((!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Mux39~4_combout )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\imem~49_combout ))))) ) ) ) # ( !\stall~combout  & ( !\mispred~combout  & ( \Mux39~4_combout  ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Mux39~4_combout ),
	.datad(!\imem~49_combout ),
	.datae(!\stall~combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~21 .extended_lut = "off";
defparam \aluin2_A~21 .lut_mask = 64'h0F0F0E1F0F0F0F0F;
defparam \aluin2_A~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N2
dffeas \aluin2_A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N59
dffeas \aluin2_A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N56
dffeas \aluin2_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[21] .is_wysiwyg = "true";
defparam \aluin2_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N50
dffeas \aluin2_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !aluin2_A[21] & ( !\aluin2_A[20]~DUPLICATE_q  & ( (!\aluin2_A[24]~DUPLICATE_q  & (!\aluin2_A[25]~DUPLICATE_q  & (!aluin2_A[23] & !aluin2_A[22]))) ) ) )

	.dataa(!\aluin2_A[24]~DUPLICATE_q ),
	.datab(!\aluin2_A[25]~DUPLICATE_q ),
	.datac(!aluin2_A[23]),
	.datad(!aluin2_A[22]),
	.datae(!aluin2_A[21]),
	.dataf(!\aluin2_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !\aluin2_A[5]~DUPLICATE_q  & ( (!\aluin2_A[7]~DUPLICATE_q  & !\aluin2_A[6]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[7]~DUPLICATE_q ),
	.datac(!\aluin2_A[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~2_combout  & ( \ShiftRight0~4_combout  & ( (!\ShiftRight0~3_combout ) # ((!\ShiftRight0~1_combout ) # (!\ShiftRight0~0_combout )) ) ) ) # ( !\ShiftRight0~2_combout  & ( \ShiftRight0~4_combout  ) ) # ( 
// \ShiftRight0~2_combout  & ( !\ShiftRight0~4_combout  ) ) # ( !\ShiftRight0~2_combout  & ( !\ShiftRight0~4_combout  ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~3_combout ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(!\ShiftRight0~2_combout ),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~24_combout  & ( \aluin2_A[3]~DUPLICATE_q  & ( (!aluin2_A[2]) # (\ShiftRight0~25_combout ) ) ) ) # ( !\ShiftRight0~24_combout  & ( \aluin2_A[3]~DUPLICATE_q  & ( (\ShiftRight0~25_combout  & aluin2_A[2]) ) ) ) # ( 
// \ShiftRight0~24_combout  & ( !\aluin2_A[3]~DUPLICATE_q  & ( (!aluin2_A[2] & ((\ShiftRight0~30_combout ))) # (aluin2_A[2] & (\ShiftRight0~31_combout )) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\aluin2_A[3]~DUPLICATE_q  & ( (!aluin2_A[2] & 
// ((\ShiftRight0~30_combout ))) # (aluin2_A[2] & (\ShiftRight0~31_combout )) ) ) )

	.dataa(!\ShiftRight0~25_combout ),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\aluin2_A[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h0F330F330055FF55;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( aluin2_A[11] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] $ (!aluin1_A[11] $ (alufunc_A[3])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & ((!alufunc_A[3])))) ) ) # ( !aluin2_A[11] & ( (!\alufunc_A[0]~DUPLICATE_q  & 
// (!alufunc_A[3] $ (((!alufunc_A[1]) # (!aluin1_A[11]))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!aluin1_A[11] $ (!alufunc_A[3])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[1]),
	.datac(!aluin1_A[11]),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h06E806E86C826C82;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( \Selector45~1_combout  & ( ((pcpred_A[11] & \Selector38~0_combout )) # (\Selector39~1_combout ) ) ) # ( !\Selector45~1_combout  & ( (pcpred_A[11] & \Selector38~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector39~1_combout ),
	.datac(!pcpred_A[11]),
	.datad(!\Selector38~0_combout ),
	.datae(gnd),
	.dataf(!\Selector45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h000F000F333F333F;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftRight0~5_combout  & ( (\Selector31~0_combout  & aluin1_A[31]) ) ) ) # ( !\ShiftLeft0~7_combout  & ( \ShiftRight0~5_combout  & ( (\Selector31~0_combout  & aluin1_A[31]) ) ) ) # ( 
// \ShiftLeft0~7_combout  & ( !\ShiftRight0~5_combout  & ( (\Selector31~0_combout  & ((!aluin2_A[4]) # (\ShiftRight0~26_combout ))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( !\ShiftRight0~5_combout  & ( (\Selector31~0_combout  & ((!aluin2_A[4]) # 
// (aluin1_A[31]))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~26_combout ),
	.datac(!\Selector31~0_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h0A0F0B0B000F000F;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N0
cyclonev_lcell_comb \Selector45~5 (
// Equation(s):
// \Selector45~5_combout  = ( \Selector45~2_combout  & ( \Selector45~4_combout  & ( (!\ShiftRight0~5_combout  & (\alufunc_A[4]~DUPLICATE_q  & (!\ShiftRight0~50_combout  & !aluin2_A[4]))) ) ) ) # ( !\Selector45~2_combout  & ( \Selector45~4_combout  & ( 
// (!\ShiftRight0~5_combout  & (!\ShiftRight0~50_combout  & !aluin2_A[4])) ) ) ) # ( \Selector45~2_combout  & ( !\Selector45~4_combout  & ( \alufunc_A[4]~DUPLICATE_q  ) ) ) # ( !\Selector45~2_combout  & ( !\Selector45~4_combout  ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\ShiftRight0~50_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\Selector45~2_combout ),
	.dataf(!\Selector45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~5 .extended_lut = "off";
defparam \Selector45~5 .lut_mask = 64'hFFFF3333A0002000;
defparam \Selector45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \Selector45~6 (
// Equation(s):
// \Selector45~6_combout  = ( alufunc_A[3] & ( \Add3~73_sumout  & ( (\ShiftLeft0~46_combout  & \Selector45~0_combout ) ) ) ) # ( !alufunc_A[3] & ( \Add3~73_sumout  & ( (!\ShiftLeft0~46_combout  & (\Selector39~0_combout  & ((!\alufunc_A[4]~DUPLICATE_q )))) # 
// (\ShiftLeft0~46_combout  & (((\Selector39~0_combout  & !\alufunc_A[4]~DUPLICATE_q )) # (\Selector45~0_combout ))) ) ) ) # ( alufunc_A[3] & ( !\Add3~73_sumout  & ( (\ShiftLeft0~46_combout  & \Selector45~0_combout ) ) ) ) # ( !alufunc_A[3] & ( 
// !\Add3~73_sumout  & ( (\ShiftLeft0~46_combout  & \Selector45~0_combout ) ) ) )

	.dataa(!\ShiftLeft0~46_combout ),
	.datab(!\Selector39~0_combout ),
	.datac(!\Selector45~0_combout ),
	.datad(!\alufunc_A[4]~DUPLICATE_q ),
	.datae(!alufunc_A[3]),
	.dataf(!\Add3~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~6 .extended_lut = "off";
defparam \Selector45~6 .lut_mask = 64'h0505050537050505;
defparam \Selector45~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( \Add4~73_sumout  & ( \Selector45~6_combout  ) ) # ( !\Add4~73_sumout  & ( \Selector45~6_combout  ) ) # ( \Add4~73_sumout  & ( !\Selector45~6_combout  & ( (!\Selector45~5_combout ) # ((alufunc_A[3] & (\Selector39~0_combout  & 
// !\alufunc_A[4]~DUPLICATE_q ))) ) ) ) # ( !\Add4~73_sumout  & ( !\Selector45~6_combout  & ( !\Selector45~5_combout  ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector39~0_combout ),
	.datac(!\Selector45~5_combout ),
	.datad(!\alufunc_A[4]~DUPLICATE_q ),
	.datae(!\Add4~73_sumout ),
	.dataf(!\Selector45~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'hF0F0F1F0FFFFFFFF;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N12
cyclonev_lcell_comb \memaddr_M[11]~feeder (
// Equation(s):
// \memaddr_M[11]~feeder_combout  = ( \Selector45~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[11]~feeder .extended_lut = "off";
defparam \memaddr_M[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \memaddr_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memaddr_M[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N56
dffeas \RTval_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[11] .is_wysiwyg = "true";
defparam \RTval_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N59
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~8_combout  = ( !wmemval_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N55
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N55
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00020804512000A8246523812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \wregval_M[11]~59 (
// Equation(s):
// \wregval_M[11]~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!dmem_rtl_0_bypass[51]) # ((dmem_rtl_0_bypass[52] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!dmem_rtl_0_bypass[52] & (!dmem_rtl_0_bypass[51])) # (dmem_rtl_0_bypass[52] & ((!\dmem~7_combout  & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[51])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!dmem_rtl_0_bypass[52] & 
// (!dmem_rtl_0_bypass[51])) # (dmem_rtl_0_bypass[52] & ((!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[51])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( (!dmem_rtl_0_bypass[51] & ((!dmem_rtl_0_bypass[52]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!dmem_rtl_0_bypass[52]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~59 .extended_lut = "off";
defparam \wregval_M[11]~59 .lut_mask = 64'h88AAB8AA8BAABBAA;
defparam \wregval_M[11]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \wregval_M[11]~60 (
// Equation(s):
// \wregval_M[11]~60_combout  = ( \wregval_M[29]~1_combout  & ( \wregval_M[11]~59_combout  ) ) # ( !\wregval_M[29]~1_combout  & ( \wregval_M[11]~59_combout  & ( ((!\ldmem_M~q  & memaddr_M[11])) # (\wregval_M[31]~25_combout ) ) ) ) # ( 
// \wregval_M[29]~1_combout  & ( !\wregval_M[11]~59_combout  & ( ((!\ldmem_M~q  & memaddr_M[11])) # (\wregval_M[31]~25_combout ) ) ) ) # ( !\wregval_M[29]~1_combout  & ( !\wregval_M[11]~59_combout  & ( ((!\ldmem_M~q  & memaddr_M[11])) # 
// (\wregval_M[31]~25_combout ) ) ) )

	.dataa(!\wregval_M[31]~25_combout ),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(!memaddr_M[11]),
	.datae(!\wregval_M[29]~1_combout ),
	.dataf(!\wregval_M[11]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[11]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[11]~60 .extended_lut = "off";
defparam \wregval_M[11]~60 .lut_mask = 64'h55F555F555F5FFFF;
defparam \wregval_M[11]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \regs[10][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N56
dffeas \regs[2][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N33
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[14][11]~q  & ( \regs[6][11]~q  & ( (!\imem~15_combout ) # ((!\imem~18_combout  & (\regs[10][11]~q )) # (\imem~18_combout  & ((\regs[2][11]~q )))) ) ) ) # ( !\regs[14][11]~q  & ( \regs[6][11]~q  & ( (!\imem~15_combout  & 
// (((\imem~18_combout )))) # (\imem~15_combout  & ((!\imem~18_combout  & (\regs[10][11]~q )) # (\imem~18_combout  & ((\regs[2][11]~q ))))) ) ) ) # ( \regs[14][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~15_combout  & (((!\imem~18_combout )))) # 
// (\imem~15_combout  & ((!\imem~18_combout  & (\regs[10][11]~q )) # (\imem~18_combout  & ((\regs[2][11]~q ))))) ) ) ) # ( !\regs[14][11]~q  & ( !\regs[6][11]~q  & ( (\imem~15_combout  & ((!\imem~18_combout  & (\regs[10][11]~q )) # (\imem~18_combout  & 
// ((\regs[2][11]~q ))))) ) ) )

	.dataa(!\regs[10][11]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[2][11]~q ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[14][11]~q ),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[4][11]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][11]~q ) ) ) ) # ( !\regs[4][11]~q  & ( \imem~18_combout  & ( (\regs[0][11]~q  & \imem~15_combout ) ) ) ) # ( \regs[4][11]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[12][11]~q )) # (\imem~15_combout  & ((\regs[8][11]~q ))) ) ) ) # ( !\regs[4][11]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][11]~q )) # (\imem~15_combout  & ((\regs[8][11]~q ))) ) ) )

	.dataa(!\regs[12][11]~q ),
	.datab(!\regs[8][11]~q ),
	.datac(!\regs[0][11]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[4][11]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \regs[3][11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[11]~60_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \regs[11][11]~q  & ( \regs[3][11]~q  & ( ((!\imem~18_combout  & (\regs[15][11]~q )) # (\imem~18_combout  & ((\regs[7][11]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[11][11]~q  & ( \regs[3][11]~q  & ( (!\imem~18_combout  & 
// (\regs[15][11]~q  & ((!\imem~15_combout )))) # (\imem~18_combout  & (((\imem~15_combout ) # (\regs[7][11]~q )))) ) ) ) # ( \regs[11][11]~q  & ( !\regs[3][11]~q  & ( (!\imem~18_combout  & (((\imem~15_combout )) # (\regs[15][11]~q ))) # (\imem~18_combout  & 
// (((\regs[7][11]~q  & !\imem~15_combout )))) ) ) ) # ( !\regs[11][11]~q  & ( !\regs[3][11]~q  & ( (!\imem~15_combout  & ((!\imem~18_combout  & (\regs[15][11]~q )) # (\imem~18_combout  & ((\regs[7][11]~q ))))) ) ) )

	.dataa(!\regs[15][11]~q ),
	.datab(!\imem~18_combout ),
	.datac(!\regs[7][11]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\regs[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h470047CC473347FF;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[5][11]~q  & ( \regs[13][11]~q  & ( (!\imem~15_combout ) # ((!\imem~18_combout  & (\regs[9][11]~q )) # (\imem~18_combout  & ((\regs[1][11]~q )))) ) ) ) # ( !\regs[5][11]~q  & ( \regs[13][11]~q  & ( (!\imem~15_combout  & 
// (((!\imem~18_combout )))) # (\imem~15_combout  & ((!\imem~18_combout  & (\regs[9][11]~q )) # (\imem~18_combout  & ((\regs[1][11]~q ))))) ) ) ) # ( \regs[5][11]~q  & ( !\regs[13][11]~q  & ( (!\imem~15_combout  & (((\imem~18_combout )))) # (\imem~15_combout 
//  & ((!\imem~18_combout  & (\regs[9][11]~q )) # (\imem~18_combout  & ((\regs[1][11]~q ))))) ) ) ) # ( !\regs[5][11]~q  & ( !\regs[13][11]~q  & ( (\imem~15_combout  & ((!\imem~18_combout  & (\regs[9][11]~q )) # (\imem~18_combout  & ((\regs[1][11]~q ))))) ) 
// ) )

	.dataa(!\regs[9][11]~q ),
	.datab(!\regs[1][11]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[5][11]~q ),
	.dataf(!\regs[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~3_combout  & ( \Mux52~1_combout  & ( (!\imem~6_combout ) # ((!\imem~12_combout  & ((\Mux52~0_combout ))) # (\imem~12_combout  & (\Mux52~2_combout ))) ) ) ) # ( !\Mux52~3_combout  & ( \Mux52~1_combout  & ( (!\imem~6_combout  & 
// (((!\imem~12_combout )))) # (\imem~6_combout  & ((!\imem~12_combout  & ((\Mux52~0_combout ))) # (\imem~12_combout  & (\Mux52~2_combout )))) ) ) ) # ( \Mux52~3_combout  & ( !\Mux52~1_combout  & ( (!\imem~6_combout  & (((\imem~12_combout )))) # 
// (\imem~6_combout  & ((!\imem~12_combout  & ((\Mux52~0_combout ))) # (\imem~12_combout  & (\Mux52~2_combout )))) ) ) ) # ( !\Mux52~3_combout  & ( !\Mux52~1_combout  & ( (\imem~6_combout  & ((!\imem~12_combout  & ((\Mux52~0_combout ))) # (\imem~12_combout  
// & (\Mux52~2_combout )))) ) ) )

	.dataa(!\Mux52~2_combout ),
	.datab(!\Mux52~0_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~12_combout ),
	.datae(!\Mux52~3_combout ),
	.dataf(!\Mux52~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \aluin2_A~28 (
// Equation(s):
// \aluin2_A~28_combout  = ( \stall~combout  & ( \mispred~combout  & ( \Mux52~4_combout  ) ) ) # ( !\stall~combout  & ( \mispred~combout  & ( \Mux52~4_combout  ) ) ) # ( \stall~combout  & ( !\mispred~combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & (((\Mux52~4_combout )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\aluimm_D~1_combout  & (\Mux52~4_combout )) # (\aluimm_D~1_combout  & ((\imem~61_combout ))))) ) ) ) # ( !\stall~combout  & ( !\mispred~combout  & ( \Mux52~4_combout  ) ) 
// )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\aluimm_D~1_combout ),
	.datac(!\Mux52~4_combout ),
	.datad(!\imem~61_combout ),
	.datae(!\stall~combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~28 .extended_lut = "off";
defparam \aluin2_A~28 .lut_mask = 64'h0F0F0E1F0F0F0F0F;
defparam \aluin2_A~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \aluin2_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( aluin2_A[12] & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!alufunc_A[1] $ (aluin1_A[12])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & (!alufunc_A[1]))) ) ) # ( !aluin2_A[12] & ( (!\alufunc_A[0]~DUPLICATE_q  & 
// (!alufunc_A[3] $ (((!alufunc_A[1]) # (!aluin1_A[12]))))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[1] & (!alufunc_A[3] $ (!aluin1_A[12])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[1]),
	.datad(!aluin1_A[12]),
	.datae(gnd),
	.dataf(!aluin2_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h3268326868C268C2;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( pcpred_A[12] & ( \Selector44~0_combout  & ( (\Selector38~0_combout ) # (\Selector39~1_combout ) ) ) ) # ( !pcpred_A[12] & ( \Selector44~0_combout  & ( \Selector39~1_combout  ) ) ) # ( pcpred_A[12] & ( !\Selector44~0_combout  & ( 
// \Selector38~0_combout  ) ) )

	.dataa(!\Selector39~1_combout ),
	.datab(gnd),
	.datac(!\Selector38~0_combout ),
	.datad(gnd),
	.datae(!pcpred_A[12]),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h00000F0F55555F5F;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~8_combout  & ( \ShiftLeft0~39_combout  & ( ((!aluin2_A[2] & ((\ShiftLeft0~37_combout ))) # (aluin2_A[2] & (\ShiftLeft0~38_combout ))) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftLeft0~8_combout  & ( 
// \ShiftLeft0~39_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~37_combout ))) # (aluin2_A[2] & (\ShiftLeft0~38_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (!aluin2_A[2])) ) ) ) # ( \ShiftLeft0~8_combout  & ( 
// !\ShiftLeft0~39_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~37_combout ))) # (aluin2_A[2] & (\ShiftLeft0~38_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (aluin2_A[2])) ) ) ) # ( !\ShiftLeft0~8_combout  & ( 
// !\ShiftLeft0~39_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftLeft0~37_combout ))) # (aluin2_A[2] & (\ShiftLeft0~38_combout )))) ) ) )

	.dataa(!\aluin2_A[3]~DUPLICATE_q ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(!\ShiftLeft0~8_combout ),
	.dataf(!\ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N0
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~40_combout  & ( (\Selector55~0_combout  & (!aluin2_A[4] & \alufunc_A[0]~DUPLICATE_q )) ) ) )

	.dataa(!\Selector55~0_combout ),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h0000000000500000;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~47_combout  & ( \ShiftRight0~40_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout )))) ) ) ) # ( 
// !\ShiftRight0~47_combout  & ( \ShiftRight0~40_combout  & ( (!aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))))) ) ) ) # 
// ( \ShiftRight0~47_combout  & ( !\ShiftRight0~40_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))))) ) ) ) 
// # ( !\ShiftRight0~47_combout  & ( !\ShiftRight0~40_combout  & ( (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~39_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~41_combout ))))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\ShiftRight0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N18
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \ShiftRight0~59_combout  & ( \ShiftRight0~42_combout  & ( ((!\ShiftRight0~5_combout  & ((!aluin2_A[4]) # (\ShiftLeft0~7_combout )))) # (aluin1_A[31]) ) ) ) # ( !\ShiftRight0~59_combout  & ( \ShiftRight0~42_combout  & ( 
// (!\ShiftRight0~5_combout  & (aluin2_A[4] & ((aluin1_A[31]) # (\ShiftLeft0~7_combout )))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) ) ) # ( \ShiftRight0~59_combout  & ( !\ShiftRight0~42_combout  & ( (!\ShiftRight0~5_combout  & ((!aluin2_A[4]) # 
// ((!\ShiftLeft0~7_combout  & aluin1_A[31])))) # (\ShiftRight0~5_combout  & (((aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~59_combout  & ( !\ShiftRight0~42_combout  & ( (aluin1_A[31] & (((!\ShiftLeft0~7_combout  & aluin2_A[4])) # (\ShiftRight0~5_combout ))) ) 
// ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~59_combout ),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h0233F2330733F733;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N57
cyclonev_lcell_comb \Selector44~5 (
// Equation(s):
// \Selector44~5_combout  = ( !\Selector44~2_combout  & ( \Selector44~4_combout  & ( (!\Selector31~0_combout  & ((!\Selector44~1_combout ) # (\alufunc_A[4]~DUPLICATE_q ))) ) ) ) # ( !\Selector44~2_combout  & ( !\Selector44~4_combout  & ( 
// (!\Selector44~1_combout ) # (\alufunc_A[4]~DUPLICATE_q ) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Selector44~1_combout ),
	.datae(!\Selector44~2_combout ),
	.dataf(!\Selector44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~5 .extended_lut = "off";
defparam \Selector44~5 .lut_mask = 64'hFF330000AA220000;
defparam \Selector44~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Selector44~5_combout  & ( \Add3~117_sumout  & ( (\Selector39~0_combout  & (!\alufunc_A[4]~DUPLICATE_q  & ((!alufunc_A[3]) # (\Add4~117_sumout )))) ) ) ) # ( !\Selector44~5_combout  & ( \Add3~117_sumout  ) ) # ( 
// \Selector44~5_combout  & ( !\Add3~117_sumout  & ( (\Selector39~0_combout  & (\Add4~117_sumout  & (!\alufunc_A[4]~DUPLICATE_q  & alufunc_A[3]))) ) ) ) # ( !\Selector44~5_combout  & ( !\Add3~117_sumout  ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!\Add4~117_sumout ),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\Selector44~5_combout ),
	.dataf(!\Add3~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'hFFFF0010FFFF5010;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \memaddr_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N53
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N52
dffeas \RTval_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[12] .is_wysiwyg = "true";
defparam \RTval_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~7_combout  = ( !wmemval_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[53]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X51_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000151848200024180840FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \wregval_M[12]~57 (
// Equation(s):
// \wregval_M[12]~57_combout  = ( \dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !dmem_rtl_0_bypass[53] ) ) ) # ( !\dmem~7_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!dmem_rtl_0_bypass[54] & 
// (!dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )))) ) ) ) # ( \dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !dmem_rtl_0_bypass[53] ) ) ) # ( !\dmem~7_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!dmem_rtl_0_bypass[54] & (!dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & (((\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[54]),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~7_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~57 .extended_lut = "off";
defparam \wregval_M[12]~57 .lut_mask = 64'h888DCCCCDD8DCCCC;
defparam \wregval_M[12]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \wregval_M[12]~58 (
// Equation(s):
// \wregval_M[12]~58_combout  = ( \wregval_M[12]~57_combout  & ( (((!\ldmem_M~q  & memaddr_M[12])) # (\wregval_M[29]~1_combout )) # (\wregval_M[31]~25_combout ) ) ) # ( !\wregval_M[12]~57_combout  & ( ((!\ldmem_M~q  & memaddr_M[12])) # 
// (\wregval_M[31]~25_combout ) ) )

	.dataa(!\wregval_M[31]~25_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[12]),
	.datad(!\wregval_M[29]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[12]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[12]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[12]~58 .extended_lut = "off";
defparam \wregval_M[12]~58 .lut_mask = 64'h5D5D5D5D5DFF5DFF;
defparam \wregval_M[12]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N24
cyclonev_lcell_comb \regs[4][12]~feeder (
// Equation(s):
// \regs[4][12]~feeder_combout  = ( \wregval_M[12]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[12]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][12]~feeder .extended_lut = "off";
defparam \regs[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N26
dffeas \regs[4][12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N48
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[8][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[0][12]~q ))) # (\imem~80_combout  & (\regs[4][12]~q )) ) ) ) # ( !\regs[8][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[0][12]~q ))) # 
// (\imem~80_combout  & (\regs[4][12]~q )) ) ) ) # ( \regs[8][12]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[12][12]~q ) ) ) ) # ( !\regs[8][12]~q  & ( !\imem~87_combout  & ( (\regs[12][12]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[4][12]~q ),
	.datab(!\regs[12][12]~q ),
	.datac(!\regs[0][12]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[8][12]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \regs[13][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][12]~q )) # (\imem~80_combout  & ((\regs[5][12]~q ))) ) ) ) # ( !\regs[13][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][12]~q )) # 
// (\imem~80_combout  & ((\regs[5][12]~q ))) ) ) ) # ( \regs[13][12]~q  & ( !\imem~87_combout  & ( (\imem~80_combout ) # (\regs[9][12]~q ) ) ) ) # ( !\regs[13][12]~q  & ( !\imem~87_combout  & ( (\regs[9][12]~q  & !\imem~80_combout ) ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\regs[1][12]~q ),
	.datac(!\regs[5][12]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[13][12]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h550055FF330F330F;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[7][12]~q  & ( \imem~87_combout  & ( (\regs[3][12]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[7][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[3][12]~q ) ) ) ) # ( \regs[7][12]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[11][12]~q )) # (\imem~80_combout  & ((\regs[15][12]~q ))) ) ) ) # ( !\regs[7][12]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[11][12]~q )) # (\imem~80_combout  & ((\regs[15][12]~q ))) ) ) )

	.dataa(!\regs[11][12]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[3][12]~q ),
	.datad(!\regs[15][12]~q ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[10][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][12]~q ))) # (\imem~80_combout  & (\regs[6][12]~q )) ) ) ) # ( !\regs[10][12]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][12]~q ))) # 
// (\imem~80_combout  & (\regs[6][12]~q )) ) ) ) # ( \regs[10][12]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][12]~q ) ) ) ) # ( !\regs[10][12]~q  & ( !\imem~87_combout  & ( (\imem~80_combout  & \regs[14][12]~q ) ) ) )

	.dataa(!\regs[6][12]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[14][12]~q ),
	.datad(!\regs[2][12]~q ),
	.datae(!\regs[10][12]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \Mux19~3_combout  & ( \Mux19~2_combout  & ( (!\imem~75_combout ) # ((!\imem~67_combout  & (\Mux19~0_combout )) # (\imem~67_combout  & ((\Mux19~1_combout )))) ) ) ) # ( !\Mux19~3_combout  & ( \Mux19~2_combout  & ( (!\imem~75_combout  
// & (!\imem~67_combout )) # (\imem~75_combout  & ((!\imem~67_combout  & (\Mux19~0_combout )) # (\imem~67_combout  & ((\Mux19~1_combout ))))) ) ) ) # ( \Mux19~3_combout  & ( !\Mux19~2_combout  & ( (!\imem~75_combout  & (\imem~67_combout )) # 
// (\imem~75_combout  & ((!\imem~67_combout  & (\Mux19~0_combout )) # (\imem~67_combout  & ((\Mux19~1_combout ))))) ) ) ) # ( !\Mux19~3_combout  & ( !\Mux19~2_combout  & ( (\imem~75_combout  & ((!\imem~67_combout  & (\Mux19~0_combout )) # (\imem~67_combout  
// & ((\Mux19~1_combout ))))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\imem~67_combout ),
	.datac(!\Mux19~0_combout ),
	.datad(!\Mux19~1_combout ),
	.datae(!\Mux19~3_combout ),
	.dataf(!\Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N55
dffeas \aluin1_A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~10  = CARRY(( \aluin1_A[2]~DUPLICATE_q  ) + ( sxtimm_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!sxtimm_A[0]),
	.datac(gnd),
	.datad(!\aluin1_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N3
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( aluin1_A[3] ) + ( sxtimm_A[1] ) + ( \Add1~10  ))
// \Add1~18  = CARRY(( aluin1_A[3] ) + ( sxtimm_A[1] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[1]),
	.datad(!aluin1_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( sxtimm_A[2] ) + ( aluin1_A[4] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( sxtimm_A[2] ) + ( aluin1_A[4] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[4]),
	.datad(!sxtimm_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( sxtimm_A[3] ) + ( aluin1_A[5] ) + ( \Add1~22  ))
// \Add1~14  = CARRY(( sxtimm_A[3] ) + ( aluin1_A[5] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[5]),
	.datad(!sxtimm_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( sxtimm_A[4] ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add1~14  ))
// \Add1~6  = CARRY(( sxtimm_A[4] ) + ( \aluin1_A[6]~DUPLICATE_q  ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\aluin1_A[6]~DUPLICATE_q ),
	.datac(!sxtimm_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( aluin1_A[7] ) + ( sxtimm_A[5] ) + ( \Add1~6  ))
// \Add1~30  = CARRY(( aluin1_A[7] ) + ( sxtimm_A[5] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[5]),
	.datad(!aluin1_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \aluin1_A[8]~DUPLICATE_q  ) + ( sxtimm_A[6] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( \aluin1_A[8]~DUPLICATE_q  ) + ( sxtimm_A[6] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[6]),
	.datad(!\aluin1_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N21
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( aluin1_A[9] ) + ( sxtimm_A[7] ) + ( \Add1~26  ))
// \Add1~2  = CARRY(( aluin1_A[9] ) + ( sxtimm_A[7] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[7]),
	.datad(!aluin1_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( sxtimm_A[8] ) + ( \aluin1_A[10]~DUPLICATE_q  ) + ( \Add1~2  ))
// \Add1~54  = CARRY(( sxtimm_A[8] ) + ( \aluin1_A[10]~DUPLICATE_q  ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin1_A[10]~DUPLICATE_q ),
	.datad(!sxtimm_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \aluin1_A[11]~DUPLICATE_q  ) + ( sxtimm_A[9] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( \aluin1_A[11]~DUPLICATE_q  ) + ( sxtimm_A[9] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[9]),
	.datad(!\aluin1_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \aluin1_A[12]~DUPLICATE_q  ) + ( sxtimm_A[10] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( \aluin1_A[12]~DUPLICATE_q  ) + ( sxtimm_A[10] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!sxtimm_A[10]),
	.datad(!\aluin1_A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( sxtimm_A[11] ) + ( aluin1_A[13] ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( sxtimm_A[11] ) + ( aluin1_A[13] ) + ( \Add1~46  ))

	.dataa(!aluin1_A[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!sxtimm_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \aluin1_A[14]~DUPLICATE_q  ) + ( sxtimm_A[12] ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( \aluin1_A[14]~DUPLICATE_q  ) + ( sxtimm_A[12] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!sxtimm_A[12]),
	.datac(gnd),
	.datad(!\aluin1_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N51
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & ((\Add1~33_sumout )))) # (\dobranch~0_combout  & (((\Add0~33_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~33_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~33_sumout ),
	.datad(!\Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h0055005503470347;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N21
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \PC~16_combout  ) # ( !\PC~16_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[15]))) # (\stall~combout  & (\Add2~89_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~89_sumout ),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(!\PC~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N53
dffeas \pcpred_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[15] .is_wysiwyg = "true";
defparam \pcpred_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N27
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( alufunc_A[3] & ( !aluin1_A[15] $ (aluin2_A[15]) ) ) # ( !alufunc_A[3] & ( !aluin1_A[15] $ (!aluin2_A[15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[15]),
	.datad(!aluin2_A[15]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N21
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( alufunc_A[3] & ( (!alufunc_A[0] & ((!aluin2_A[15]) # (!aluin1_A[15]))) # (alufunc_A[0] & (!aluin2_A[15] & !aluin1_A[15])) ) ) # ( !alufunc_A[3] & ( (!alufunc_A[0] & (aluin2_A[15] & aluin1_A[15])) # (alufunc_A[0] & 
// ((aluin1_A[15]) # (aluin2_A[15]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(gnd),
	.datac(!aluin2_A[15]),
	.datad(!aluin1_A[15]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'h055F055FFAA0FAA0;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Selector41~2_combout  & ( \Selector41~1_combout  & ( (!\Selector25~1_combout  & (!\Selector35~0_combout  & ((!pcpred_A[15]) # (!\Selector38~1_combout )))) ) ) ) # ( !\Selector41~2_combout  & ( \Selector41~1_combout  & ( 
// (!\Selector35~0_combout  & ((!pcpred_A[15]) # (!\Selector38~1_combout ))) ) ) ) # ( \Selector41~2_combout  & ( !\Selector41~1_combout  & ( (!\Selector25~1_combout  & ((!pcpred_A[15]) # (!\Selector38~1_combout ))) ) ) ) # ( !\Selector41~2_combout  & ( 
// !\Selector41~1_combout  & ( (!pcpred_A[15]) # (!\Selector38~1_combout ) ) ) )

	.dataa(!pcpred_A[15]),
	.datab(!\Selector25~1_combout ),
	.datac(!\Selector38~1_combout ),
	.datad(!\Selector35~0_combout ),
	.datae(!\Selector41~2_combout ),
	.dataf(!\Selector41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~11_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~9_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (((!\aluin2_A[3]~DUPLICATE_q ) # 
// (\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( \ShiftLeft0~11_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (((\aluin2_A[3]~DUPLICATE_q )) # (\ShiftLeft0~9_combout ))) # (\aluin2_A[2]~DUPLICATE_q  & (((\aluin2_A[3]~DUPLICATE_q  & 
// \ShiftLeft0~6_combout )))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~11_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~9_combout  & (!\aluin2_A[3]~DUPLICATE_q ))) # (\aluin2_A[2]~DUPLICATE_q  & (((!\aluin2_A[3]~DUPLICATE_q ) # 
// (\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~11_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~9_combout  & (!\aluin2_A[3]~DUPLICATE_q ))) # (\aluin2_A[2]~DUPLICATE_q  & (((\aluin2_A[3]~DUPLICATE_q  & 
// \ShiftLeft0~6_combout )))) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\aluin2_A[2]~DUPLICATE_q ),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h404370734C4F7C7F;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( \ShiftRight0~5_combout  & ( \ShiftLeft0~12_combout  & ( \Selector41~3_combout  ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~12_combout  & ( (\Selector41~3_combout  & ((!\alufunc_A[0]~DUPLICATE_q ) # 
// ((!\Selector55~0_combout ) # (aluin2_A[4])))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftLeft0~12_combout  & ( \Selector41~3_combout  ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftLeft0~12_combout  & ( \Selector41~3_combout  ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!aluin2_A[4]),
	.datac(!\Selector41~3_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'h0F0F0F0F0F0B0F0F;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N56
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \Selector41~6 (
// Equation(s):
// \Selector41~6_combout  = ( \Add3~97_sumout  & ( ((\Selector36~0_combout  & \Add4~97_sumout )) # (\Selector36~1_combout ) ) ) # ( !\Add3~97_sumout  & ( (\Selector36~0_combout  & \Add4~97_sumout ) ) )

	.dataa(gnd),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector36~0_combout ),
	.datad(!\Add4~97_sumout ),
	.datae(gnd),
	.dataf(!\Add3~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~6 .extended_lut = "off";
defparam \Selector41~6 .lut_mask = 64'h000F000F333F333F;
defparam \Selector41~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Selector41~6_combout  ) ) # ( !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Selector41~6_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) 
// # ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( !\Selector41~6_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\Selector41~4_combout ) # (\Selector41~0_combout )) ) ) ) # ( !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( 
// !\Selector41~6_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Selector41~4_combout ) # (\Selector41~0_combout ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\Selector41~0_combout ),
	.datad(!\Selector41~4_combout ),
	.datae(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.dataf(!\Selector41~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h5505FFAF5555FFFF;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001291450541BC21C88D0000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \wregval_M[20]~55 (
// Equation(s):
// \wregval_M[20]~55_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~55 .extended_lut = "off";
defparam \wregval_M[20]~55 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \wregval_M[20]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \memaddr_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \wregval_M[20]~73 (
// Equation(s):
// \wregval_M[20]~73_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[20]))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[70] & (dmem_rtl_0_bypass[69])) # (dmem_rtl_0_bypass[70] & ((!\dmem~7_combout  & ((\wregval_M[20]~55_combout ))) # 
// (\dmem~7_combout  & (dmem_rtl_0_bypass[69])))))) ) )

	.dataa(!dmem_rtl_0_bypass[70]),
	.datab(!dmem_rtl_0_bypass[69]),
	.datac(!\WideNor0~combout ),
	.datad(!\dmem~7_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[20]~55_combout ),
	.datag(!memaddr_M[20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[20]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[20]~73 .extended_lut = "on";
defparam \wregval_M[20]~73 .lut_mask = 64'h0F0F20300F0F7030;
defparam \wregval_M[20]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N18
cyclonev_lcell_comb \regs[3][20]~feeder (
// Equation(s):
// \regs[3][20]~feeder_combout  = ( \wregval_M[20]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[20]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][20]~feeder .extended_lut = "off";
defparam \regs[3][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \regs[3][20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[7][20]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[3][20]~q ) ) ) ) # ( !\regs[7][20]~q  & ( \imem~87_combout  & ( (\regs[3][20]~q  & !\imem~80_combout ) ) ) ) # ( \regs[7][20]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[11][20]~q )) # (\imem~80_combout  & ((\regs[15][20]~q ))) ) ) ) # ( !\regs[7][20]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[11][20]~q )) # (\imem~80_combout  & ((\regs[15][20]~q ))) ) ) )

	.dataa(!\regs[3][20]~q ),
	.datab(!\regs[11][20]~q ),
	.datac(!\regs[15][20]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \regs[1][20]~q  & ( \imem~87_combout  & ( (!\imem~80_combout ) # (\regs[5][20]~q ) ) ) ) # ( !\regs[1][20]~q  & ( \imem~87_combout  & ( (\regs[5][20]~q  & \imem~80_combout ) ) ) ) # ( \regs[1][20]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & (\regs[9][20]~q )) # (\imem~80_combout  & ((\regs[13][20]~q ))) ) ) ) # ( !\regs[1][20]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & (\regs[9][20]~q )) # (\imem~80_combout  & ((\regs[13][20]~q ))) ) ) )

	.dataa(!\regs[5][20]~q ),
	.datab(!\regs[9][20]~q ),
	.datac(!\regs[13][20]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[1][20]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \imem~80_combout  & ( \imem~87_combout  & ( \regs[4][20]~q  ) ) ) # ( !\imem~80_combout  & ( \imem~87_combout  & ( \regs[0][20]~q  ) ) ) # ( \imem~80_combout  & ( !\imem~87_combout  & ( \regs[12][20]~q  ) ) ) # ( !\imem~80_combout  & 
// ( !\imem~87_combout  & ( \regs[8][20]~q  ) ) )

	.dataa(!\regs[4][20]~q ),
	.datab(!\regs[12][20]~q ),
	.datac(!\regs[0][20]~q ),
	.datad(!\regs[8][20]~q ),
	.datae(!\imem~80_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[10][20]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][20]~q ))) # (\imem~80_combout  & (\regs[6][20]~q )) ) ) ) # ( !\regs[10][20]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][20]~q ))) # 
// (\imem~80_combout  & (\regs[6][20]~q )) ) ) ) # ( \regs[10][20]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][20]~q ) ) ) ) # ( !\regs[10][20]~q  & ( !\imem~87_combout  & ( (\regs[14][20]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[14][20]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[6][20]~q ),
	.datad(!\regs[2][20]~q ),
	.datae(!\regs[10][20]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N45
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \Mux11~0_combout  & ( \Mux11~2_combout  & ( (!\imem~67_combout ) # ((!\imem~75_combout  & (\Mux11~3_combout )) # (\imem~75_combout  & ((\Mux11~1_combout )))) ) ) ) # ( !\Mux11~0_combout  & ( \Mux11~2_combout  & ( (!\imem~75_combout  
// & (((!\imem~67_combout )) # (\Mux11~3_combout ))) # (\imem~75_combout  & (((\imem~67_combout  & \Mux11~1_combout )))) ) ) ) # ( \Mux11~0_combout  & ( !\Mux11~2_combout  & ( (!\imem~75_combout  & (\Mux11~3_combout  & (\imem~67_combout ))) # 
// (\imem~75_combout  & (((!\imem~67_combout ) # (\Mux11~1_combout )))) ) ) ) # ( !\Mux11~0_combout  & ( !\Mux11~2_combout  & ( (\imem~67_combout  & ((!\imem~75_combout  & (\Mux11~3_combout )) # (\imem~75_combout  & ((\Mux11~1_combout ))))) ) ) )

	.dataa(!\Mux11~3_combout ),
	.datab(!\imem~75_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux11~1_combout ),
	.datae(!\Mux11~0_combout ),
	.dataf(!\Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N47
dffeas \aluin1_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N57
cyclonev_lcell_comb \Selector36~5 (
// Equation(s):
// \Selector36~5_combout  = ( aluin2_A[20] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !\aluin1_A[20]~DUPLICATE_q ))) ) ) # ( !aluin2_A[20] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!\aluin1_A[20]~DUPLICATE_q ))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[20]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~5 .extended_lut = "off";
defparam \Selector36~5 .lut_mask = 64'h05FA05FA5FA05FA0;
defparam \Selector36~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N15
cyclonev_lcell_comb \Selector36~6 (
// Equation(s):
// \Selector36~6_combout  = ( \aluin1_A[20]~DUPLICATE_q  & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (\aluin2_A[20]~DUPLICATE_q ))) ) ) # ( !\aluin1_A[20]~DUPLICATE_q  & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (!\aluin2_A[20]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\Selector25~1_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\aluin2_A[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin1_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~6 .extended_lut = "off";
defparam \Selector36~6 .lut_mask = 64'h0330033030033003;
defparam \Selector36~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \Selector36~7 (
// Equation(s):
// \Selector36~7_combout  = ( \Selector38~1_combout  & ( (!pcpred_A[20] & (!\Selector36~6_combout  & ((!\Selector35~0_combout ) # (!\Selector36~5_combout )))) ) ) # ( !\Selector38~1_combout  & ( (!\Selector36~6_combout  & ((!\Selector35~0_combout ) # 
// (!\Selector36~5_combout ))) ) )

	.dataa(!\Selector35~0_combout ),
	.datab(!\Selector36~5_combout ),
	.datac(!pcpred_A[20]),
	.datad(!\Selector36~6_combout ),
	.datae(!\Selector38~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~7 .extended_lut = "off";
defparam \Selector36~7 .lut_mask = 64'hEE00E000EE00E000;
defparam \Selector36~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \ShiftRight0~41_combout  & ( \ShiftRight0~42_combout  & ( (!aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q ) # (\ShiftRight0~40_combout )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (aluin1_A[31]))) ) ) ) # ( 
// !\ShiftRight0~41_combout  & ( \ShiftRight0~42_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~40_combout  & !\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (aluin1_A[31]))) ) ) ) # ( \ShiftRight0~41_combout  & ( 
// !\ShiftRight0~42_combout  & ( (!aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q ) # (\ShiftRight0~40_combout )))) # (aluin2_A[3] & (aluin1_A[31] & ((\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~41_combout  & ( !\ShiftRight0~42_combout  & ( 
// (!aluin2_A[3] & (((\ShiftRight0~40_combout  & !\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (aluin1_A[31] & ((\aluin2_A[2]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~41_combout ),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N15
cyclonev_lcell_comb \Selector36~3 (
// Equation(s):
// \Selector36~3_combout  = ( \ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) # ( !\ShiftRight0~5_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & ((!aluin2_A[4] & (\ShiftRight0~49_combout )) # (aluin2_A[4] & ((aluin1_A[31]))))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~49_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~3 .extended_lut = "off";
defparam \Selector36~3 .lut_mask = 64'h084C084C00CC00CC;
defparam \Selector36~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \ShiftLeft0~43_combout  & ( \ShiftLeft0~37_combout  & ( (!\aluin2_A[2]~DUPLICATE_q ) # ((!aluin2_A[3] & (\ShiftLeft0~44_combout )) # (aluin2_A[3] & ((\ShiftLeft0~38_combout )))) ) ) ) # ( !\ShiftLeft0~43_combout  & ( 
// \ShiftLeft0~37_combout  & ( (!aluin2_A[3] & (\ShiftLeft0~44_combout  & ((\aluin2_A[2]~DUPLICATE_q )))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q ) # (\ShiftLeft0~38_combout )))) ) ) ) # ( \ShiftLeft0~43_combout  & ( !\ShiftLeft0~37_combout  & ( 
// (!aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )) # (\ShiftLeft0~44_combout ))) # (aluin2_A[3] & (((\ShiftLeft0~38_combout  & \aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~43_combout  & ( !\ShiftLeft0~37_combout  & ( (\aluin2_A[2]~DUPLICATE_q  & 
// ((!aluin2_A[3] & (\ShiftLeft0~44_combout )) # (aluin2_A[3] & ((\ShiftLeft0~38_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftLeft0~44_combout ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~43_combout ),
	.dataf(!\ShiftLeft0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N39
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \ShiftLeft0~8_combout  & ( (!aluin2_A[3] & ((\ShiftLeft0~39_combout ) # (\aluin2_A[2]~DUPLICATE_q ))) ) ) # ( !\ShiftLeft0~8_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~39_combout  & !aluin2_A[3])) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h0C000C003F003F00;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~55_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & ((aluin2_A[4]) # (\ShiftLeft0~56_combout ))) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftLeft0~55_combout  & ( (\ShiftLeft0~56_combout  & 
// (!aluin2_A[4] & \alufunc_A[0]~DUPLICATE_q )) ) ) )

	.dataa(!\ShiftLeft0~56_combout ),
	.datab(!aluin2_A[4]),
	.datac(gnd),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'h0044000000770000;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \Selector36~4 (
// Equation(s):
// \Selector36~4_combout  = ( \Add3~69_sumout  & ( \Selector36~2_combout  & ( (!\Selector36~1_combout  & !\Selector55~0_combout ) ) ) ) # ( !\Add3~69_sumout  & ( \Selector36~2_combout  & ( !\Selector55~0_combout  ) ) ) # ( \Add3~69_sumout  & ( 
// !\Selector36~2_combout  & ( (!\Selector36~1_combout  & ((!\Selector36~3_combout ) # (!\Selector55~0_combout ))) ) ) ) # ( !\Add3~69_sumout  & ( !\Selector36~2_combout  & ( (!\Selector36~3_combout ) # (!\Selector55~0_combout ) ) ) )

	.dataa(!\Selector36~1_combout ),
	.datab(!\Selector36~3_combout ),
	.datac(!\Selector55~0_combout ),
	.datad(gnd),
	.datae(!\Add3~69_sumout ),
	.dataf(!\Selector36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~4 .extended_lut = "off";
defparam \Selector36~4 .lut_mask = 64'hFCFCA8A8F0F0A0A0;
defparam \Selector36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \Selector36~8 (
// Equation(s):
// \Selector36~8_combout  = ( \Add4~69_sumout  & ( \Selector36~4_combout  & ( (!\Selector36~7_combout ) # (\Selector36~0_combout ) ) ) ) # ( !\Add4~69_sumout  & ( \Selector36~4_combout  & ( !\Selector36~7_combout  ) ) ) # ( \Add4~69_sumout  & ( 
// !\Selector36~4_combout  ) ) # ( !\Add4~69_sumout  & ( !\Selector36~4_combout  ) )

	.dataa(gnd),
	.datab(!\Selector36~0_combout ),
	.datac(!\Selector36~7_combout ),
	.datad(gnd),
	.datae(!\Add4~69_sumout ),
	.dataf(!\Selector36~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~8 .extended_lut = "off";
defparam \Selector36~8 .lut_mask = 64'hFFFFFFFFF0F0F3F3;
defparam \Selector36~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N20
dffeas \memaddr_M[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !memaddr_M[23] & ( !memaddr_M[22] & ( (!\memaddr_M[20]~DUPLICATE_q  & !memaddr_M[21]) ) ) )

	.dataa(!\memaddr_M[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!memaddr_M[21]),
	.datad(gnd),
	.datae(!memaddr_M[23]),
	.dataf(!memaddr_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( aluin2_A[0] & ( \aluin1_A[28]~DUPLICATE_q  & ( (aluin1_A[30]) # (\aluin2_A[1]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[0] & ( \aluin1_A[28]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[31]))) # (\aluin2_A[1]~DUPLICATE_q  
// & (\aluin1_A[29]~DUPLICATE_q )) ) ) ) # ( aluin2_A[0] & ( !\aluin1_A[28]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & aluin1_A[30]) ) ) ) # ( !aluin2_A[0] & ( !\aluin1_A[28]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[31]))) # 
// (\aluin2_A[1]~DUPLICATE_q  & (\aluin1_A[29]~DUPLICATE_q )) ) ) )

	.dataa(!\aluin1_A[29]~DUPLICATE_q ),
	.datab(!aluin1_A[31]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin1_A[30]),
	.datae(!aluin2_A[0]),
	.dataf(!\aluin1_A[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h353500F035350FFF;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N42
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~15_combout  & ( \ShiftLeft0~13_combout  & ( (!\aluin2_A[2]~DUPLICATE_q ) # ((!aluin2_A[3] & (\ShiftLeft0~14_combout )) # (aluin2_A[3] & ((\ShiftLeft0~16_combout )))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( 
// \ShiftLeft0~13_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q ) # ((\ShiftLeft0~14_combout )))) # (aluin2_A[3] & (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~16_combout )))) ) ) ) # ( \ShiftLeft0~15_combout  & ( !\ShiftLeft0~13_combout  & ( 
// (!aluin2_A[3] & (\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~14_combout ))) # (aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q ) # ((\ShiftLeft0~16_combout )))) ) ) ) # ( !\ShiftLeft0~15_combout  & ( !\ShiftLeft0~13_combout  & ( (\aluin2_A[2]~DUPLICATE_q  & 
// ((!aluin2_A[3] & (\ShiftLeft0~14_combout )) # (aluin2_A[3] & ((\ShiftLeft0~16_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\aluin2_A[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!\ShiftLeft0~15_combout ),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( sxtimm_A[29] ) + ( aluin1_A[31] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!sxtimm_A[29]),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( sxtimm_A[29] ) + ( pcpred_A[31] ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcpred_A[31]),
	.datad(!sxtimm_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \Add0~57_sumout  & ( (!\dojump~combout  & (\dobranch~0_combout  & (\Selector56~10_combout ))) # (\dojump~combout  & (((\dobranch~0_combout  & \Selector56~10_combout )) # (\Add1~57_sumout ))) ) ) # ( !\Add0~57_sumout  & ( 
// (\dojump~combout  & (\Add1~57_sumout  & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Selector56~10_combout ),
	.datad(!\Add1~57_sumout ),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h0054005403570357;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \Add2~17_sumout  & ( ((!\mispred~combout  & ((PC[31]) # (\stall~combout )))) # (\PC~28_combout ) ) ) # ( !\Add2~17_sumout  & ( ((!\stall~combout  & (!\mispred~combout  & PC[31]))) # (\PC~28_combout ) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\PC~28_combout ),
	.datad(!PC[31]),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h0F8F0F8F4FCF4FCF;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N56
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N27
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add2~22  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \pcpred_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[31] .is_wysiwyg = "true";
defparam \pcpred_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N55
dffeas \aluin2_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( \aluin2_A[31]~DUPLICATE_q  & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (aluin1_A[31]))) ) ) # ( !\aluin2_A[31]~DUPLICATE_q  & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (!aluin1_A[31]))) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!aluin1_A[31]),
	.datad(!\Selector25~1_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h003C003C00C300C3;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Selector35~0_combout  & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & ((!\aluin2_A[31]~DUPLICATE_q ) # (!aluin1_A[31]))) # (\alufunc_A[0]~DUPLICATE_q  & (!\aluin2_A[31]~DUPLICATE_q  & !aluin1_A[31])))) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\aluin2_A[31]~DUPLICATE_q ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h00000000366C366C;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = ( !\Selector31~1_combout  & ( (!\Selector25~3_combout  & (!\Selector25~2_combout  & ((!\Selector38~1_combout ) # (!pcpred_A[31])))) ) )

	.dataa(!\Selector38~1_combout ),
	.datab(!pcpred_A[31]),
	.datac(!\Selector25~3_combout ),
	.datad(!\Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\Selector31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~4 .extended_lut = "off";
defparam \Selector25~4 .lut_mask = 64'hE000E00000000000;
defparam \Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = ( \Selector25~4_combout  & ( (!\Selector45~0_combout  & (((!\ShiftLeft0~12_combout ) # (!\Selector30~0_combout )))) # (\Selector45~0_combout  & (!\ShiftLeft0~17_combout  & ((!\ShiftLeft0~12_combout ) # (!\Selector30~0_combout )))) 
// ) )

	.dataa(!\Selector45~0_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\Selector25~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~5 .extended_lut = "off";
defparam \Selector25~5 .lut_mask = 64'h00000000EEE0EEE0;
defparam \Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N33
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !aluin1_A[31] $ (\aluin2_A[31]~DUPLICATE_q ) ) + ( \Add4~31  ) + ( \Add4~30  ))

	.dataa(!aluin1_A[31]),
	.datab(gnd),
	.datac(!\aluin2_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(\Add4~31 ),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h000000000000A5A5;
defparam \Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N33
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \aluin2_A[31]~DUPLICATE_q  ) + ( aluin1_A[31] ) + ( \Add3~30  ))

	.dataa(!aluin1_A[31]),
	.datab(gnd),
	.datac(!\aluin2_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \Selector25~6 (
// Equation(s):
// \Selector25~6_combout  = ( \Add3~25_sumout  & ( ((!\Selector25~5_combout ) # ((\Selector36~0_combout  & \Add4~25_sumout ))) # (\Selector36~1_combout ) ) ) # ( !\Add3~25_sumout  & ( (!\Selector25~5_combout ) # ((\Selector36~0_combout  & \Add4~25_sumout )) 
// ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector25~5_combout ),
	.datad(!\Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~6 .extended_lut = "off";
defparam \Selector25~6 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N2
dffeas \memaddr_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !memaddr_M[24] & ( !\memaddr_M[25]~DUPLICATE_q  & ( (!memaddr_M[30] & !memaddr_M[31]) ) ) )

	.dataa(!memaddr_M[30]),
	.datab(gnd),
	.datac(!memaddr_M[31]),
	.datad(gnd),
	.datae(!memaddr_M[24]),
	.dataf(!\memaddr_M[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hA0A0000000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !memaddr_M[17] & ( !memaddr_M[19] & ( (!memaddr_M[16] & !memaddr_M[18]) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[16]),
	.datac(!memaddr_M[18]),
	.datad(gnd),
	.datae(!memaddr_M[17]),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hC0C0000000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \aluimm_D~3 (
// Equation(s):
// \aluimm_D~3_combout  = (!\imem~52_combout  & (\imem~28_combout  & (\imem~5_combout  & \ldmem_D~0_combout )))

	.dataa(!\imem~52_combout ),
	.datab(!\imem~28_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\ldmem_D~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~3 .extended_lut = "off";
defparam \aluimm_D~3 .lut_mask = 64'h0002000200020002;
defparam \aluimm_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( \aluimm_D~3_combout  & ( \stall~combout  & ( (!\dojump~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\dobranch~0_combout ),
	.datad(!\Selector56~10_combout ),
	.datae(!\aluimm_D~3_combout ),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h0000000000002220;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N32
dffeas wrmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N32
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N21
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \wrmem_M~q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \isnop_M~q ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\isnop_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000003030303;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \MemWE~0_combout  & ( (\WideNor0~1_combout  & (\WideNor0~2_combout  & (\WideNor0~3_combout  & \WideNor0~0_combout ))) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\MemWE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000010001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N45
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~combout  & ( memaddr_M[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016104E0380F61098040000000000000000";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \wregval_M[13]~56 (
// Equation(s):
// \wregval_M[13]~56_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~56 .extended_lut = "off";
defparam \wregval_M[13]~56 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \wregval_M[13]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \wregval_M[13]~69 (
// Equation(s):
// \wregval_M[13]~69_combout  = ( !\ldmem_M~q  & ( (((memaddr_M[13]))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[56] & (((dmem_rtl_0_bypass[55])))) # (dmem_rtl_0_bypass[56] & ((!\dmem~7_combout  & ((\wregval_M[13]~56_combout ))) # 
// (\dmem~7_combout  & (dmem_rtl_0_bypass[55])))))) ) )

	.dataa(!dmem_rtl_0_bypass[56]),
	.datab(!\dmem~7_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!dmem_rtl_0_bypass[55]),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[13]~56_combout ),
	.datag(!memaddr_M[13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[13]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[13]~69 .extended_lut = "on";
defparam \wregval_M[13]~69 .lut_mask = 64'h0F0F00B00F0F40F0;
defparam \wregval_M[13]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \regs[6][13]~feeder (
// Equation(s):
// \regs[6][13]~feeder_combout  = ( \wregval_M[13]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[13]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][13]~feeder .extended_lut = "off";
defparam \regs[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N37
dffeas \regs[6][13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N9
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \regs[7][13]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][13]~q ))) # (\imem~67_combout  & (\regs[5][13]~q )) ) ) ) # ( !\regs[7][13]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][13]~q ))) # 
// (\imem~67_combout  & (\regs[5][13]~q )) ) ) ) # ( \regs[7][13]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][13]~q ) ) ) ) # ( !\regs[7][13]~q  & ( !\imem~75_combout  & ( (\regs[6][13]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[6][13]~q ),
	.datab(!\regs[5][13]~q ),
	.datac(!\regs[4][13]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[7][13]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[10][13]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][13]~q )) # (\imem~67_combout  & ((\regs[9][13]~q ))) ) ) ) # ( !\regs[10][13]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & (\regs[8][13]~q )) # 
// (\imem~67_combout  & ((\regs[9][13]~q ))) ) ) ) # ( \regs[10][13]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][13]~q ) ) ) ) # ( !\regs[10][13]~q  & ( !\imem~75_combout  & ( (\regs[11][13]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[8][13]~q ),
	.datab(!\regs[11][13]~q ),
	.datac(!\imem~67_combout ),
	.datad(!\regs[9][13]~q ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N54
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[1][13]~q  & ( \imem~75_combout  & ( (\regs[0][13]~q ) # (\imem~67_combout ) ) ) ) # ( !\regs[1][13]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & \regs[0][13]~q ) ) ) ) # ( \regs[1][13]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[2][13]~q )) # (\imem~67_combout  & ((\regs[3][13]~q ))) ) ) ) # ( !\regs[1][13]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[2][13]~q )) # (\imem~67_combout  & ((\regs[3][13]~q ))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\regs[0][13]~q ),
	.datac(!\regs[2][13]~q ),
	.datad(!\regs[3][13]~q ),
	.datae(!\regs[1][13]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \regs[13][13]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][13]~q ) ) ) ) # ( !\regs[13][13]~q  & ( \imem~75_combout  & ( (\regs[12][13]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][13]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[14][13]~q )) # (\imem~67_combout  & ((\regs[15][13]~q ))) ) ) ) # ( !\regs[13][13]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[14][13]~q )) # (\imem~67_combout  & ((\regs[15][13]~q ))) ) ) )

	.dataa(!\regs[14][13]~q ),
	.datab(!\regs[15][13]~q ),
	.datac(!\regs[12][13]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][13]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \Mux18~0_combout  & ( \Mux18~3_combout  & ( (!\imem~80_combout  & (((\Mux18~2_combout )) # (\imem~87_combout ))) # (\imem~80_combout  & ((!\imem~87_combout ) # ((\Mux18~1_combout )))) ) ) ) # ( !\Mux18~0_combout  & ( \Mux18~3_combout 
//  & ( (!\imem~80_combout  & (!\imem~87_combout  & ((\Mux18~2_combout )))) # (\imem~80_combout  & ((!\imem~87_combout ) # ((\Mux18~1_combout )))) ) ) ) # ( \Mux18~0_combout  & ( !\Mux18~3_combout  & ( (!\imem~80_combout  & (((\Mux18~2_combout )) # 
// (\imem~87_combout ))) # (\imem~80_combout  & (\imem~87_combout  & (\Mux18~1_combout ))) ) ) ) # ( !\Mux18~0_combout  & ( !\Mux18~3_combout  & ( (!\imem~80_combout  & (!\imem~87_combout  & ((\Mux18~2_combout )))) # (\imem~80_combout  & (\imem~87_combout  & 
// (\Mux18~1_combout ))) ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux18~1_combout ),
	.datad(!\Mux18~2_combout ),
	.datae(!\Mux18~0_combout ),
	.dataf(!\Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N43
dffeas \aluin1_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13] .is_wysiwyg = "true";
defparam \aluin1_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \aluin2_A[13]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!alufunc_A[1] $ (aluin1_A[13])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] & (!alufunc_A[1]))) ) ) # ( !\aluin2_A[13]~DUPLICATE_q  & ( 
// (!alufunc_A[1] & (!alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin1_A[13]))))) # (alufunc_A[1] & (!\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[3] $ (!aluin1_A[13])))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!aluin1_A[13]),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h5468546868986898;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N57
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \Selector43~0_combout  & ( ((\Selector38~0_combout  & pcpred_A[13])) # (\Selector39~1_combout ) ) ) # ( !\Selector43~0_combout  & ( (\Selector38~0_combout  & pcpred_A[13]) ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(!pcpred_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h0505050537373737;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftRight0~13_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~6_combout ))) ) ) ) # ( 
// !\ShiftRight0~7_combout  & ( \ShiftRight0~12_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftRight0~13_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~6_combout  & (!aluin2_A[2]))) ) ) ) # ( \ShiftRight0~7_combout  & ( 
// !\ShiftRight0~12_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & \ShiftRight0~13_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])) # (\ShiftRight0~6_combout ))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\ShiftRight0~12_combout  & ( 
// (!\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & \ShiftRight0~13_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~6_combout  & (!aluin2_A[2]))) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~13_combout ),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( aluin1_A[29] & ( \ShiftLeft0~7_combout  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0])) # (aluin1_A[30]))) # (\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) ) # ( !aluin1_A[29] & ( \ShiftLeft0~7_combout  & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[30] & ((aluin2_A[0])))) # (\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) ) # ( aluin1_A[29] & ( !\ShiftLeft0~7_combout  & ( aluin1_A[31] ) ) ) # ( !aluin1_A[29] & ( !\ShiftLeft0~7_combout  & ( aluin1_A[31] ) ) 
// )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin1_A[30]),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[29]),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h0F0F0F0F0527AF27;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( \Selector43~2_combout  & ( \Selector55~0_combout  & ( (!\ShiftRight0~58_combout  & (!aluin2_A[4] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\ShiftLeft0~31_combout )))) ) ) ) # ( !\Selector43~2_combout  & ( \Selector55~0_combout  & ( 
// ((!\ShiftRight0~58_combout  & ((!\alufunc_A[0]~DUPLICATE_q ) # (!\ShiftLeft0~31_combout )))) # (aluin2_A[4]) ) ) ) # ( \Selector43~2_combout  & ( !\Selector55~0_combout  & ( (!\ShiftRight0~58_combout  & !aluin2_A[4]) ) ) ) # ( !\Selector43~2_combout  & ( 
// !\Selector55~0_combout  & ( (!\ShiftRight0~58_combout ) # (aluin2_A[4]) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\ShiftRight0~58_combout ),
	.datac(!\ShiftLeft0~31_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\Selector43~2_combout ),
	.dataf(!\Selector55~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "off";
defparam \Selector43~4 .lut_mask = 64'hCCFFCC00C8FFC800;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \Selector43~5 (
// Equation(s):
// \Selector43~5_combout  = ( \ShiftRight0~5_combout  & ( \ShiftLeft0~31_combout  & ( !\Selector31~0_combout  ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~31_combout  & ( (!\Selector31~0_combout  & ((!\alufunc_A[0]~DUPLICATE_q ) # 
// ((!\Selector55~0_combout ) # (aluin2_A[4])))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftLeft0~31_combout  & ( !\Selector31~0_combout  ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftLeft0~31_combout  & ( !\Selector31~0_combout  ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!\Selector55~0_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~5 .extended_lut = "off";
defparam \Selector43~5 .lut_mask = 64'hAAAAAAAAA8AAAAAA;
defparam \Selector43~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N45
cyclonev_lcell_comb \Selector43~6 (
// Equation(s):
// \Selector43~6_combout  = ( \ShiftRight0~5_combout  & ( \Selector43~5_combout  & ( (!\alufunc_A[4]~DUPLICATE_q  & \Selector43~1_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( \Selector43~5_combout  & ( (!\alufunc_A[4]~DUPLICATE_q  & \Selector43~1_combout 
// ) ) ) ) # ( \ShiftRight0~5_combout  & ( !\Selector43~5_combout  & ( ((!\alufunc_A[4]~DUPLICATE_q  & \Selector43~1_combout )) # (aluin1_A[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\Selector43~5_combout  & ( (!\Selector43~4_combout ) # 
// ((!\alufunc_A[4]~DUPLICATE_q  & \Selector43~1_combout )) ) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!\Selector43~1_combout ),
	.datac(!\Selector43~4_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\Selector43~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~6 .extended_lut = "off";
defparam \Selector43~6 .lut_mask = 64'hF2F222FF22222222;
defparam \Selector43~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Add3~113_sumout  & ( \Add4~113_sumout  & ( ((!\alufunc_A[4]~DUPLICATE_q  & \Selector39~0_combout )) # (\Selector43~6_combout ) ) ) ) # ( !\Add3~113_sumout  & ( \Add4~113_sumout  & ( ((!\alufunc_A[4]~DUPLICATE_q  & (alufunc_A[3] 
// & \Selector39~0_combout ))) # (\Selector43~6_combout ) ) ) ) # ( \Add3~113_sumout  & ( !\Add4~113_sumout  & ( ((!\alufunc_A[4]~DUPLICATE_q  & (!alufunc_A[3] & \Selector39~0_combout ))) # (\Selector43~6_combout ) ) ) ) # ( !\Add3~113_sumout  & ( 
// !\Add4~113_sumout  & ( \Selector43~6_combout  ) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector39~0_combout ),
	.datad(!\Selector43~6_combout ),
	.datae(!\Add3~113_sumout ),
	.dataf(!\Add4~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h00FF08FF02FF0AFF;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N22
dffeas \memaddr_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N35
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N50
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N8
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N35
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[24] & ( (dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[24] & ( 
// (!dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) ) # ( dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[24] & ( (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[25] $ 
// (dmem_rtl_0_bypass[26])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[24] & ( (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[25] $ (dmem_rtl_0_bypass[26])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[27]),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[23]),
	.datad(!dmem_rtl_0_bypass[26]),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!dmem_rtl_0_bypass[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'h8020401008020401;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N43
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector47~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N32
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N47
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[22] & ( (dmem_rtl_0_bypass[21] & (!dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15]))) ) ) # ( !dmem_rtl_0_bypass[22] & ( (!dmem_rtl_0_bypass[21] & (!dmem_rtl_0_bypass[16] $ (dmem_rtl_0_bypass[15]))) ) )

	.dataa(!dmem_rtl_0_bypass[16]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[15]),
	.datad(!dmem_rtl_0_bypass[21]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'hA500A50000A500A5;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N50
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N58
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N56
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N44
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \dmem~6 (
// Equation(s):
// \dmem~6_combout  = ( dmem_rtl_0_bypass[18] & ( dmem_rtl_0_bypass[17] & ( !dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20]) ) ) ) # ( !dmem_rtl_0_bypass[18] & ( !dmem_rtl_0_bypass[17] & ( !dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20]) ) ) )

	.dataa(!dmem_rtl_0_bypass[19]),
	.datab(!dmem_rtl_0_bypass[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[18]),
	.dataf(!dmem_rtl_0_bypass[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~6 .extended_lut = "off";
defparam \dmem~6 .lut_mask = 64'h9999000000009999;
defparam \dmem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N53
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memaddr_M[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N38
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N14
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( dmem_rtl_0_bypass[14] & ( dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[13] & dmem_rtl_0_bypass[11]) ) ) ) # ( !dmem_rtl_0_bypass[14] & ( dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[13] & dmem_rtl_0_bypass[11]) ) ) ) # ( 
// dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[13] & !dmem_rtl_0_bypass[11]) ) ) ) # ( !dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[13] & !dmem_rtl_0_bypass[11]) ) ) )

	.dataa(!dmem_rtl_0_bypass[13]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[14]),
	.dataf(!dmem_rtl_0_bypass[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'hA0A050500A0A0505;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N56
dffeas \memaddr_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N50
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N28
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[6]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[6]~feeder_combout  = ( \Selector52~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector52~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N41
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[5]~feeder_combout  = ( \memaddr_M[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memaddr_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N44
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N35
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N57
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[8] & ( (dmem_rtl_0_bypass[7] & (!dmem_rtl_0_bypass[6] $ (dmem_rtl_0_bypass[5]))) ) ) # ( !dmem_rtl_0_bypass[8] & ( (!dmem_rtl_0_bypass[7] & (!dmem_rtl_0_bypass[6] $ (dmem_rtl_0_bypass[5]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[6]),
	.datac(!dmem_rtl_0_bypass[5]),
	.datad(!dmem_rtl_0_bypass[7]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'hC300C30000C300C3;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N20
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N47
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemWE~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[4]~feeder_combout  = ( \Selector53~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector53~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N38
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N40
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector54~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[3] $ (dmem_rtl_0_bypass[4])))) ) ) # ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[1] & (!dmem_rtl_0_bypass[3] $ 
// (dmem_rtl_0_bypass[4])))) ) )

	.dataa(!dmem_rtl_0_bypass[3]),
	.datab(!dmem_rtl_0_bypass[0]),
	.datac(!dmem_rtl_0_bypass[1]),
	.datad(!dmem_rtl_0_bypass[4]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'h2010201002010201;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( \dmem~2_combout  & ( \dmem~1_combout  & ( !dmem_rtl_0_bypass[9] $ (dmem_rtl_0_bypass[10]) ) ) )

	.dataa(!dmem_rtl_0_bypass[9]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[10]),
	.datad(gnd),
	.datae(!\dmem~2_combout ),
	.dataf(!\dmem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'h000000000000A5A5;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \dmem~7 (
// Equation(s):
// \dmem~7_combout  = ( \dmem~5_combout  & ( \dmem~3_combout  & ( (\dmem~0_combout  & (\dmem~4_combout  & \dmem~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_combout ),
	.datac(!\dmem~4_combout ),
	.datad(!\dmem~6_combout ),
	.datae(!\dmem~5_combout ),
	.dataf(!\dmem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~7 .extended_lut = "off";
defparam \dmem~7 .lut_mask = 64'h0000000000000003;
defparam \dmem~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000014104A020026101800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \wregval_M[14]~45 (
// Equation(s):
// \wregval_M[14]~45_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!dmem_rtl_0_bypass[58] & (!dmem_rtl_0_bypass[57])) # (dmem_rtl_0_bypass[58] & ((!\dmem~7_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[57])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!dmem_rtl_0_bypass[57]) # 
// ((dmem_rtl_0_bypass[58] & !\dmem~7_combout )) ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!dmem_rtl_0_bypass[58] & (!dmem_rtl_0_bypass[57])) # (dmem_rtl_0_bypass[58] & 
// ((!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[57])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!dmem_rtl_0_bypass[57] & ((!dmem_rtl_0_bypass[58]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[57]),
	.datab(!dmem_rtl_0_bypass[58]),
	.datac(!\dmem~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~45 .extended_lut = "off";
defparam \wregval_M[14]~45 .lut_mask = 64'h8A8A8ABABABA8ABA;
defparam \wregval_M[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \wregval_M[14]~46 (
// Equation(s):
// \wregval_M[14]~46_combout  = ( \wregval_M[14]~45_combout  & ( (((!\ldmem_M~q  & \memaddr_M[14]~DUPLICATE_q )) # (\wregval_M[29]~1_combout )) # (\wregval_M[31]~25_combout ) ) ) # ( !\wregval_M[14]~45_combout  & ( ((!\ldmem_M~q  & \memaddr_M[14]~DUPLICATE_q 
// )) # (\wregval_M[31]~25_combout ) ) )

	.dataa(!\wregval_M[31]~25_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\memaddr_M[14]~DUPLICATE_q ),
	.datad(!\wregval_M[29]~1_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[14]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[14]~46 .extended_lut = "off";
defparam \wregval_M[14]~46 .lut_mask = 64'h5D5D5D5D5DFF5DFF;
defparam \wregval_M[14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N27
cyclonev_lcell_comb \regs[2][14]~feeder (
// Equation(s):
// \regs[2][14]~feeder_combout  = ( \wregval_M[14]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[14]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][14]~feeder .extended_lut = "off";
defparam \regs[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \regs[2][14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[1][14]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][14]~q ))) # (\imem~6_combout  & (\regs[2][14]~q )) ) ) ) # ( !\regs[1][14]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][14]~q ))) # 
// (\imem~6_combout  & (\regs[2][14]~q )) ) ) ) # ( \regs[1][14]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][14]~q ) ) ) ) # ( !\regs[1][14]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[0][14]~q ) ) ) )

	.dataa(!\regs[2][14]~q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[3][14]~q ),
	.datad(!\regs[0][14]~q ),
	.datae(!\regs[1][14]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[5][14]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][14]~q )) # (\imem~12_combout  & ((\regs[6][14]~q ))) ) ) ) # ( !\regs[5][14]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][14]~q )) # 
// (\imem~12_combout  & ((\regs[6][14]~q ))) ) ) ) # ( \regs[5][14]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][14]~q ) ) ) ) # ( !\regs[5][14]~q  & ( !\imem~6_combout  & ( (\regs[7][14]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[4][14]~q ),
	.datab(!\regs[7][14]~q ),
	.datac(!\regs[6][14]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[5][14]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N33
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[11][14]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][14]~q ) ) ) ) # ( !\regs[11][14]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[10][14]~q ) ) ) ) # ( \regs[11][14]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[9][14]~q ))) # (\imem~6_combout  & (\regs[8][14]~q )) ) ) ) # ( !\regs[11][14]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[9][14]~q ))) # (\imem~6_combout  & (\regs[8][14]~q )) ) ) )

	.dataa(!\regs[8][14]~q ),
	.datab(!\regs[9][14]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[10][14]~q ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N22
dffeas \regs[13][14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[14]~46_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \regs[14][14]~q  & ( \imem~12_combout  & ( (\imem~6_combout ) # (\regs[15][14]~q ) ) ) ) # ( !\regs[14][14]~q  & ( \imem~12_combout  & ( (\regs[15][14]~q  & !\imem~6_combout ) ) ) ) # ( \regs[14][14]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[13][14]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[12][14]~q ))) ) ) ) # ( !\regs[14][14]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[13][14]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[12][14]~q ))) ) ) )

	.dataa(!\regs[13][14]~DUPLICATE_q ),
	.datab(!\regs[15][14]~q ),
	.datac(!\regs[12][14]~q ),
	.datad(!\imem~6_combout ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h550F550F330033FF;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~2_combout  & ( \Mux49~3_combout  & ( (!\imem~18_combout ) # ((!\imem~15_combout  & ((\Mux49~1_combout ))) # (\imem~15_combout  & (\Mux49~0_combout ))) ) ) ) # ( !\Mux49~2_combout  & ( \Mux49~3_combout  & ( (!\imem~15_combout  
// & (((!\imem~18_combout ) # (\Mux49~1_combout )))) # (\imem~15_combout  & (\Mux49~0_combout  & ((\imem~18_combout )))) ) ) ) # ( \Mux49~2_combout  & ( !\Mux49~3_combout  & ( (!\imem~15_combout  & (((\Mux49~1_combout  & \imem~18_combout )))) # 
// (\imem~15_combout  & (((!\imem~18_combout )) # (\Mux49~0_combout ))) ) ) ) # ( !\Mux49~2_combout  & ( !\Mux49~3_combout  & ( (\imem~18_combout  & ((!\imem~15_combout  & ((\Mux49~1_combout ))) # (\imem~15_combout  & (\Mux49~0_combout )))) ) ) )

	.dataa(!\Mux49~0_combout ),
	.datab(!\Mux49~1_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\Mux49~2_combout ),
	.dataf(!\Mux49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \aluin2_A~19 (
// Equation(s):
// \aluin2_A~19_combout  = ( \stall~combout  & ( \mispred~combout  & ( \Mux49~4_combout  ) ) ) # ( !\stall~combout  & ( \mispred~combout  & ( \Mux49~4_combout  ) ) ) # ( \stall~combout  & ( !\mispred~combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & (((\Mux49~4_combout )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\aluimm_D~1_combout  & ((\Mux49~4_combout ))) # (\aluimm_D~1_combout  & (\imem~33_combout )))) ) ) ) # ( !\stall~combout  & ( !\mispred~combout  & ( \Mux49~4_combout  ) ) 
// )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\imem~33_combout ),
	.datac(!\Mux49~4_combout ),
	.datad(!\aluimm_D~1_combout ),
	.datae(!\stall~combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~19 .extended_lut = "off";
defparam \aluin2_A~19 .lut_mask = 64'h0F0F0F1B0F0F0F0F;
defparam \aluin2_A~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N14
dffeas \aluin2_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14] .is_wysiwyg = "true";
defparam \aluin2_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( !aluin2_A[1] & ( (!aluin2_A[2] & (!\aluin2_A[3]~DUPLICATE_q  & !\aluin2_A[0]~DUPLICATE_q )) ) )

	.dataa(!aluin2_A[2]),
	.datab(gnd),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\aluin2_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~16_combout  & ( \ShiftRight0~21_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~15_combout ))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~22_combout )))) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( \ShiftRight0~21_combout  & ( (!aluin2_A[2] & (((!\aluin2_A[3]~DUPLICATE_q )) # (\ShiftRight0~15_combout ))) # (aluin2_A[2] & (((\ShiftRight0~22_combout  & !\aluin2_A[3]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~16_combout  & ( 
// !\ShiftRight0~21_combout  & ( (!aluin2_A[2] & (\ShiftRight0~15_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~22_combout )))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\ShiftRight0~21_combout  & ( 
// (!aluin2_A[2] & (\ShiftRight0~15_combout  & ((\aluin2_A[3]~DUPLICATE_q )))) # (aluin2_A[2] & (((\ShiftRight0~22_combout  & !\aluin2_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~15_combout ),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\aluin2_A[3]~DUPLICATE_q ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h05220577AF22AF77;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~57_combout  & ( aluin1_A[31] ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~57_combout  & ( (!aluin2_A[4]) # ((!\ShiftRight0~56_combout  & (aluin1_A[31])) # (\ShiftRight0~56_combout  
// & ((\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~57_combout  & ( aluin1_A[31] ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~57_combout  & ( (aluin2_A[4] & ((!\ShiftRight0~56_combout  & (aluin1_A[31])) # 
// (\ShiftRight0~56_combout  & ((\aluin1_A[30]~DUPLICATE_q ))))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~56_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\aluin1_A[30]~DUPLICATE_q ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'h04150F0FAEBF0F0F;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( alufunc_A[1] & ( \aluin1_A[14]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[14] $ (alufunc_A[3]))) ) ) ) # ( !alufunc_A[1] & ( \aluin1_A[14]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!aluin2_A[14] & 
// !\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( alufunc_A[1] & ( !\aluin1_A[14]~DUPLICATE_q  & ( (!\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[14] $ (!alufunc_A[3]))) ) ) ) # ( !alufunc_A[1] & ( !\aluin1_A[14]~DUPLICATE_q  & ( !alufunc_A[3] $ (((!aluin2_A[14]) # 
// (!\alufunc_A[0]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[14]),
	.datac(!alufunc_A[3]),
	.datad(!\alufunc_A[0]~DUPLICATE_q ),
	.datae(!alufunc_A[1]),
	.dataf(!\aluin1_A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h0F3C3C003CF0C300;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \Selector38~0_combout  & ( \Selector42~0_combout  & ( (\Selector39~1_combout ) # (pcpred_A[14]) ) ) ) # ( !\Selector38~0_combout  & ( \Selector42~0_combout  & ( \Selector39~1_combout  ) ) ) # ( \Selector38~0_combout  & ( 
// !\Selector42~0_combout  & ( pcpred_A[14] ) ) )

	.dataa(!pcpred_A[14]),
	.datab(gnd),
	.datac(!\Selector39~1_combout ),
	.datad(gnd),
	.datae(!\Selector38~0_combout ),
	.dataf(!\Selector42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h000055550F0F5F5F;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( !\ShiftLeft0~20_combout  & ( \Selector45~0_combout  & ( (!\Selector31~0_combout  & (((!\Selector42~1_combout )) # (\alufunc_A[4]~DUPLICATE_q ))) # (\Selector31~0_combout  & (!\Selector42~3_combout  & ((!\Selector42~1_combout ) # 
// (\alufunc_A[4]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~20_combout  & ( !\Selector45~0_combout  & ( (!\Selector31~0_combout  & (((!\Selector42~1_combout )) # (\alufunc_A[4]~DUPLICATE_q ))) # (\Selector31~0_combout  & (!\Selector42~3_combout  & 
// ((!\Selector42~1_combout ) # (\alufunc_A[4]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( !\Selector45~0_combout  & ( (!\Selector31~0_combout  & (((!\Selector42~1_combout )) # (\alufunc_A[4]~DUPLICATE_q ))) # (\Selector31~0_combout  & 
// (!\Selector42~3_combout  & ((!\Selector42~1_combout ) # (\alufunc_A[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\Selector42~3_combout ),
	.datad(!\Selector42~1_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'hFA32FA32FA320000;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \Selector42~4_combout  & ( \Add4~101_sumout  & ( (!\alufunc_A[4]~DUPLICATE_q  & (\Selector39~0_combout  & ((\Add3~101_sumout ) # (alufunc_A[3])))) ) ) ) # ( !\Selector42~4_combout  & ( \Add4~101_sumout  ) ) # ( 
// \Selector42~4_combout  & ( !\Add4~101_sumout  & ( (!alufunc_A[3] & (!\alufunc_A[4]~DUPLICATE_q  & (\Selector39~0_combout  & \Add3~101_sumout ))) ) ) ) # ( !\Selector42~4_combout  & ( !\Add4~101_sumout  ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[4]~DUPLICATE_q ),
	.datac(!\Selector39~0_combout ),
	.datad(!\Add3~101_sumout ),
	.datae(!\Selector42~4_combout ),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'hFFFF0008FFFF040C;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N41
dffeas \memaddr_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \Equal7~5 (
// Equation(s):
// \Equal7~5_combout  = ( memaddr_M[15] & ( memaddr_M[16] & ( (memaddr_M[14] & memaddr_M[17]) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[14]),
	.datac(gnd),
	.datad(!memaddr_M[17]),
	.datae(!memaddr_M[15]),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~5 .extended_lut = "off";
defparam \Equal7~5 .lut_mask = 64'h0000000000000033;
defparam \Equal7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N41
dffeas \memaddr_M[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N2
dffeas \memaddr_M[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \memaddr_M[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N42
cyclonev_lcell_comb \Equal7~6 (
// Equation(s):
// \Equal7~6_combout  = ( \memaddr_M[13]~DUPLICATE_q  & ( memaddr_M[19] & ( (\memaddr_M[18]~DUPLICATE_q  & \memaddr_M[12]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[18]~DUPLICATE_q ),
	.datac(!\memaddr_M[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memaddr_M[13]~DUPLICATE_q ),
	.dataf(!memaddr_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~6 .extended_lut = "off";
defparam \Equal7~6 .lut_mask = 64'h0000000000000303;
defparam \Equal7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \Equal7~4 (
// Equation(s):
// \Equal7~4_combout  = ( !memaddr_M[11] & ( (!memaddr_M[8] & (!memaddr_M[9] & !memaddr_M[10])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[8]),
	.datac(!memaddr_M[9]),
	.datad(!memaddr_M[10]),
	.datae(gnd),
	.dataf(!memaddr_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~4 .extended_lut = "off";
defparam \Equal7~4 .lut_mask = 64'hC000C00000000000;
defparam \Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ( memaddr_M[27] & ( (memaddr_M[28] & (memaddr_M[29] & memaddr_M[26])) ) )

	.dataa(!memaddr_M[28]),
	.datab(gnd),
	.datac(!memaddr_M[29]),
	.datad(!memaddr_M[26]),
	.datae(gnd),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1 .extended_lut = "off";
defparam \Equal7~1 .lut_mask = 64'h0000000000050005;
defparam \Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \memaddr_M[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N2
dffeas \memaddr_M[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector34~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N52
dffeas \memaddr_M[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N43
dffeas \memaddr_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector31~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N45
cyclonev_lcell_comb \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = ( memaddr_M[21] & ( (\memaddr_M[20]~DUPLICATE_q  & (\memaddr_M[24]~DUPLICATE_q  & memaddr_M[25])) ) )

	.dataa(!\memaddr_M[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memaddr_M[24]~DUPLICATE_q ),
	.datad(!memaddr_M[25]),
	.datae(gnd),
	.dataf(!memaddr_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~2 .extended_lut = "off";
defparam \Equal7~2 .lut_mask = 64'h0000000000050005;
defparam \Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \Equal7~3 (
// Equation(s):
// \Equal7~3_combout  = ( memaddr_M[23] & ( \Equal7~2_combout  & ( (memaddr_M[30] & (\Equal7~1_combout  & (\memaddr_M[31]~DUPLICATE_q  & \memaddr_M[22]~DUPLICATE_q ))) ) ) )

	.dataa(!memaddr_M[30]),
	.datab(!\Equal7~1_combout ),
	.datac(!\memaddr_M[31]~DUPLICATE_q ),
	.datad(!\memaddr_M[22]~DUPLICATE_q ),
	.datae(!memaddr_M[23]),
	.dataf(!\Equal7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~3 .extended_lut = "off";
defparam \Equal7~3 .lut_mask = 64'h0000000000000001;
defparam \Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \Equal7~7 (
// Equation(s):
// \Equal7~7_combout  = ( \Equal7~4_combout  & ( \Equal7~3_combout  & ( (\Equal7~5_combout  & \Equal7~6_combout ) ) ) )

	.dataa(!\Equal7~5_combout ),
	.datab(gnd),
	.datac(!\Equal7~6_combout ),
	.datad(gnd),
	.datae(!\Equal7~4_combout ),
	.dataf(!\Equal7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~7 .extended_lut = "off";
defparam \Equal7~7 .lut_mask = 64'h0000000000000505;
defparam \Equal7~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N9
cyclonev_lcell_comb \wregval_M[3]~9 (
// Equation(s):
// \wregval_M[3]~9_combout  = ( \KEY[3]~input_o  & ( \SW[3]~input_o  & ( (!memaddr_M[4] & (\Equal7~7_combout  & (\Equal7~8_combout  & \wregval_M[5]~2_combout ))) ) ) ) # ( \KEY[3]~input_o  & ( !\SW[3]~input_o  & ( (\Equal7~7_combout  & (\Equal7~8_combout  & 
// \wregval_M[5]~2_combout )) ) ) ) # ( !\KEY[3]~input_o  & ( !\SW[3]~input_o  & ( (memaddr_M[4] & (\Equal7~7_combout  & (\Equal7~8_combout  & \wregval_M[5]~2_combout ))) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\Equal7~7_combout ),
	.datac(!\Equal7~8_combout ),
	.datad(!\wregval_M[5]~2_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~9 .extended_lut = "off";
defparam \wregval_M[3]~9 .lut_mask = 64'h0001000300000002;
defparam \wregval_M[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N32
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N32
dffeas \RTval_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[3] .is_wysiwyg = "true";
defparam \RTval_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N20
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~2_combout  = ( !wmemval_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3400C8024008802001F18F342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \wregval_M[3]~8 (
// Equation(s):
// \wregval_M[3]~8_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!dmem_rtl_0_bypass[35]) # ((!\dmem~7_combout  & dmem_rtl_0_bypass[36])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~7_combout  & ((!dmem_rtl_0_bypass[36] & (!dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~7_combout  & (((!dmem_rtl_0_bypass[35])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~7_combout  & 
// ((!dmem_rtl_0_bypass[36] & (!dmem_rtl_0_bypass[35])) # (dmem_rtl_0_bypass[36] & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~7_combout  & (((!dmem_rtl_0_bypass[35])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!dmem_rtl_0_bypass[35] & ((!dmem_rtl_0_bypass[36]) # (\dmem~7_combout ))) ) ) )

	.dataa(!\dmem~7_combout ),
	.datab(!dmem_rtl_0_bypass[36]),
	.datac(!dmem_rtl_0_bypass[35]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~8 .extended_lut = "off";
defparam \wregval_M[3]~8 .lut_mask = 64'hD0D0D0F2F2D0F2F2;
defparam \wregval_M[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb \wregval_M[3]~10 (
// Equation(s):
// \wregval_M[3]~10_combout  = ( \wregval_M[3]~8_combout  & ( (!\wregval_M[3]~9_combout  & ((memaddr_M[3]) # (\ldmem_M~q ))) ) ) # ( !\wregval_M[3]~8_combout  & ( (!\wregval_M[29]~1_combout  & (!\wregval_M[3]~9_combout  & ((memaddr_M[3]) # (\ldmem_M~q )))) ) 
// )

	.dataa(!\wregval_M[29]~1_combout ),
	.datab(!\ldmem_M~q ),
	.datac(!\wregval_M[3]~9_combout ),
	.datad(!memaddr_M[3]),
	.datae(gnd),
	.dataf(!\wregval_M[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[3]~10 .extended_lut = "off";
defparam \wregval_M[3]~10 .lut_mask = 64'h20A020A030F030F0;
defparam \wregval_M[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \regs[5][3]~feeder (
// Equation(s):
// \regs[5][3]~feeder_combout  = ( \wregval_M[3]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][3]~feeder .extended_lut = "off";
defparam \regs[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N55
dffeas \regs[5][3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \regs[7][3]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][3]~q ))) # (\imem~67_combout  & (\regs[5][3]~q )) ) ) ) # ( !\regs[7][3]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][3]~q ))) # 
// (\imem~67_combout  & (\regs[5][3]~q )) ) ) ) # ( \regs[7][3]~q  & ( !\imem~75_combout  & ( (\imem~67_combout ) # (\regs[6][3]~q ) ) ) ) # ( !\regs[7][3]~q  & ( !\imem~75_combout  & ( (\regs[6][3]~q  & !\imem~67_combout ) ) ) )

	.dataa(!\regs[5][3]~q ),
	.datab(!\regs[6][3]~q ),
	.datac(!\regs[4][3]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h330033FF0F550F55;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[1][3]~q  & ( \regs[0][3]~q  & ( ((!\imem~67_combout  & ((\regs[2][3]~q ))) # (\imem~67_combout  & (\regs[3][3]~q ))) # (\imem~75_combout ) ) ) ) # ( !\regs[1][3]~q  & ( \regs[0][3]~q  & ( (!\imem~67_combout  & (((\regs[2][3]~q 
// )) # (\imem~75_combout ))) # (\imem~67_combout  & (!\imem~75_combout  & (\regs[3][3]~q ))) ) ) ) # ( \regs[1][3]~q  & ( !\regs[0][3]~q  & ( (!\imem~67_combout  & (!\imem~75_combout  & ((\regs[2][3]~q )))) # (\imem~67_combout  & (((\regs[3][3]~q )) # 
// (\imem~75_combout ))) ) ) ) # ( !\regs[1][3]~q  & ( !\regs[0][3]~q  & ( (!\imem~75_combout  & ((!\imem~67_combout  & ((\regs[2][3]~q ))) # (\imem~67_combout  & (\regs[3][3]~q )))) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\imem~75_combout ),
	.datac(!\regs[3][3]~q ),
	.datad(!\regs[2][3]~q ),
	.datae(!\regs[1][3]~q ),
	.dataf(!\regs[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[13][3]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][3]~q ) ) ) ) # ( !\regs[13][3]~q  & ( \imem~75_combout  & ( (\regs[12][3]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][3]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & (\regs[14][3]~q )) # (\imem~67_combout  & ((\regs[15][3]~q ))) ) ) ) # ( !\regs[13][3]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & (\regs[14][3]~q )) # (\imem~67_combout  & ((\regs[15][3]~q ))) ) ) )

	.dataa(!\regs[12][3]~q ),
	.datab(!\regs[14][3]~q ),
	.datac(!\regs[15][3]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][3]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[10][3]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][3]~q ))) # (\imem~75_combout  & (\regs[9][3]~q )) ) ) ) # ( !\regs[10][3]~q  & ( \imem~67_combout  & ( (!\imem~75_combout  & ((\regs[11][3]~q ))) # 
// (\imem~75_combout  & (\regs[9][3]~q )) ) ) ) # ( \regs[10][3]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout ) # (\regs[8][3]~q ) ) ) ) # ( !\regs[10][3]~q  & ( !\imem~67_combout  & ( (\regs[8][3]~q  & \imem~75_combout ) ) ) )

	.dataa(!\regs[8][3]~q ),
	.datab(!\regs[9][3]~q ),
	.datac(!\regs[11][3]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~3_combout  & ( \Mux28~2_combout  & ( (!\imem~87_combout ) # ((!\imem~80_combout  & ((\Mux28~0_combout ))) # (\imem~80_combout  & (\Mux28~1_combout ))) ) ) ) # ( !\Mux28~3_combout  & ( \Mux28~2_combout  & ( (!\imem~87_combout  
// & (((!\imem~80_combout )))) # (\imem~87_combout  & ((!\imem~80_combout  & ((\Mux28~0_combout ))) # (\imem~80_combout  & (\Mux28~1_combout )))) ) ) ) # ( \Mux28~3_combout  & ( !\Mux28~2_combout  & ( (!\imem~87_combout  & (((\imem~80_combout )))) # 
// (\imem~87_combout  & ((!\imem~80_combout  & ((\Mux28~0_combout ))) # (\imem~80_combout  & (\Mux28~1_combout )))) ) ) ) # ( !\Mux28~3_combout  & ( !\Mux28~2_combout  & ( (\imem~87_combout  & ((!\imem~80_combout  & ((\Mux28~0_combout ))) # (\imem~80_combout 
//  & (\Mux28~1_combout )))) ) ) )

	.dataa(!\Mux28~1_combout ),
	.datab(!\Mux28~0_combout ),
	.datac(!\imem~87_combout ),
	.datad(!\imem~80_combout ),
	.datae(!\Mux28~3_combout ),
	.dataf(!\Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N56
dffeas \aluin1_A[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( aluin1_A[7] & ( aluin1_A[4] & ( (!\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0])) # (aluin1_A[5]))) # (\aluin2_A[1]~DUPLICATE_q  & (((aluin2_A[0]) # (aluin1_A[6])))) ) ) ) # ( !aluin1_A[7] & ( aluin1_A[4] & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (((!aluin2_A[0])) # (aluin1_A[5]))) # (\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[6] & !aluin2_A[0])))) ) ) ) # ( aluin1_A[7] & ( !aluin1_A[4] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[5] & ((aluin2_A[0])))) # 
// (\aluin2_A[1]~DUPLICATE_q  & (((aluin2_A[0]) # (aluin1_A[6])))) ) ) ) # ( !aluin1_A[7] & ( !aluin1_A[4] & ( (!\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[5] & ((aluin2_A[0])))) # (\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[6] & !aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!aluin1_A[6]),
	.datac(!\aluin2_A[1]~DUPLICATE_q ),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( \ShiftRight0~45_combout  & ( \ShiftRight0~47_combout  & ( (!aluin2_A[2]) # ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~46_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~39_combout )))) ) ) ) # ( 
// !\ShiftRight0~45_combout  & ( \ShiftRight0~47_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~46_combout  & (aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2]) # (\ShiftRight0~39_combout )))) ) ) ) # ( \ShiftRight0~45_combout  & ( 
// !\ShiftRight0~47_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])) # (\ShiftRight0~46_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2] & \ShiftRight0~39_combout )))) ) ) ) # ( !\ShiftRight0~45_combout  & ( !\ShiftRight0~47_combout  & ( 
// (aluin2_A[2] & ((!\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~46_combout )) # (\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~39_combout ))))) ) ) )

	.dataa(!\ShiftRight0~46_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~39_combout ),
	.datae(!\ShiftRight0~45_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h0407C4C73437F4F7;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( \ShiftRight0~5_combout  & ( \Selector31~0_combout  & ( aluin1_A[31] ) ) ) # ( !\ShiftRight0~5_combout  & ( \Selector31~0_combout  & ( (!aluin2_A[4] & (\ShiftRight0~61_combout )) # (aluin2_A[4] & ((\ShiftRight0~49_combout ))) ) ) 
// )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~61_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~49_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'h0000000022770F0F;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( aluin2_A[4] & ( \Selector38~1_combout  & ( ((\Selector25~1_combout  & (!aluin1_A[4] $ (alufunc_A[3])))) # (pcpred_A[4]) ) ) ) # ( !aluin2_A[4] & ( \Selector38~1_combout  & ( ((\Selector25~1_combout  & (!aluin1_A[4] $ 
// (!alufunc_A[3])))) # (pcpred_A[4]) ) ) ) # ( aluin2_A[4] & ( !\Selector38~1_combout  & ( (\Selector25~1_combout  & (!aluin1_A[4] $ (alufunc_A[3]))) ) ) ) # ( !aluin2_A[4] & ( !\Selector38~1_combout  & ( (\Selector25~1_combout  & (!aluin1_A[4] $ 
// (!alufunc_A[3]))) ) ) )

	.dataa(!pcpred_A[4]),
	.datab(!\Selector25~1_combout ),
	.datac(!aluin1_A[4]),
	.datad(!alufunc_A[3]),
	.datae(!aluin2_A[4]),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'h0330300357757557;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ( \Selector35~0_combout  & ( aluin2_A[4] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q  & !aluin1_A[4]))) ) ) ) # ( \Selector35~0_combout  & ( !aluin2_A[4] & ( !alufunc_A[3] $ (((!\alufunc_A[0]~DUPLICATE_q ) # (!aluin1_A[4]))) 
// ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin1_A[4]),
	.datae(!\Selector35~0_combout ),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h00005566000066AA;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Selector45~0_combout  & ( (!\ShiftLeft0~55_combout  & (!\Selector52~1_combout  & !\Selector52~0_combout )) ) ) # ( !\Selector45~0_combout  & ( (!\Selector52~1_combout  & !\Selector52~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~55_combout ),
	.datac(!\Selector52~1_combout ),
	.datad(!\Selector52~0_combout ),
	.datae(gnd),
	.dataf(!\Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'hF000F000C000C000;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( \Selector52~3_combout  & ( \Selector52~4_combout  ) ) # ( !\Selector52~3_combout  & ( \Selector52~4_combout  & ( (\Selector25~0_combout  & ((!alufunc_A[3] & (\Add3~125_sumout )) # (alufunc_A[3] & ((\Add4~125_sumout ))))) ) ) ) # 
// ( \Selector52~3_combout  & ( !\Selector52~4_combout  ) ) # ( !\Selector52~3_combout  & ( !\Selector52~4_combout  ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!\Add3~125_sumout ),
	.datac(!alufunc_A[3]),
	.datad(!\Add4~125_sumout ),
	.datae(!\Selector52~3_combout ),
	.dataf(!\Selector52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'hFFFFFFFF1015FFFF;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N22
dffeas \memaddr_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector52~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N43
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N34
dffeas \RTval_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[4] .is_wysiwyg = "true";
defparam \RTval_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \wmemval_M[4]~feeder (
// Equation(s):
// \wmemval_M[4]~feeder_combout  = ( RTval_A[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTval_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[4]~feeder .extended_lut = "off";
defparam \wmemval_M[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N49
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y21_N8
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y31_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002917B5FE874F0C00000000D000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \wregval_M[4]~17 (
// Equation(s):
// \wregval_M[4]~17_combout  = ( dmem_rtl_0_bypass[37] & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!dmem_rtl_0_bypass[38]) # ((\dmem~7_combout ) # 
// (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (dmem_rtl_0_bypass[38] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!dmem_rtl_0_bypass[38]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (dmem_rtl_0_bypass[38] & 
// (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & !\dmem~7_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!dmem_rtl_0_bypass[38]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\dmem~7_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~17 .extended_lut = "off";
defparam \wregval_M[4]~17 .lut_mask = 64'h0100CDFF2300EFFF;
defparam \wregval_M[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \wregval_M[4]~18 (
// Equation(s):
// \wregval_M[4]~18_combout  = ( \SW[4]~input_o  & ( \wregval_M[4]~17_combout  & ( (!\ldmem_M~q  & (((\memaddr_M[4]~DUPLICATE_q )))) # (\ldmem_M~q  & ((!\WideNor0~combout ) # ((\memaddr_M[4]~DUPLICATE_q  & \Equal7~9_combout )))) ) ) ) # ( !\SW[4]~input_o  & 
// ( \wregval_M[4]~17_combout  & ( (!\ldmem_M~q  & ((\memaddr_M[4]~DUPLICATE_q ))) # (\ldmem_M~q  & (!\WideNor0~combout )) ) ) ) # ( \SW[4]~input_o  & ( !\wregval_M[4]~17_combout  & ( (\memaddr_M[4]~DUPLICATE_q  & ((!\ldmem_M~q ) # ((\WideNor0~combout  & 
// \Equal7~9_combout )))) ) ) ) # ( !\SW[4]~input_o  & ( !\wregval_M[4]~17_combout  & ( (\memaddr_M[4]~DUPLICATE_q  & !\ldmem_M~q ) ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\memaddr_M[4]~DUPLICATE_q ),
	.datac(!\ldmem_M~q ),
	.datad(!\Equal7~9_combout ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\wregval_M[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[4]~18 .extended_lut = "off";
defparam \wregval_M[4]~18 .lut_mask = 64'h303030313A3A3A3B;
defparam \wregval_M[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \regs[3][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[1][4]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][4]~q ))) # (\imem~12_combout  & (\regs[2][4]~q )) ) ) ) # ( !\regs[1][4]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & ((\regs[0][4]~q ))) # 
// (\imem~12_combout  & (\regs[2][4]~q )) ) ) ) # ( \regs[1][4]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[3][4]~q ) ) ) ) # ( !\regs[1][4]~q  & ( !\imem~6_combout  & ( (\regs[3][4]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[3][4]~q ),
	.datab(!\regs[2][4]~q ),
	.datac(!\regs[0][4]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[1][4]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \regs[15][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[14][4]~q  & ( \imem~6_combout  & ( (\imem~12_combout ) # (\regs[12][4]~q ) ) ) ) # ( !\regs[14][4]~q  & ( \imem~6_combout  & ( (\regs[12][4]~q  & !\imem~12_combout ) ) ) ) # ( \regs[14][4]~q  & ( !\imem~6_combout  & ( 
// (!\imem~12_combout  & ((\regs[13][4]~q ))) # (\imem~12_combout  & (\regs[15][4]~q )) ) ) ) # ( !\regs[14][4]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout  & ((\regs[13][4]~q ))) # (\imem~12_combout  & (\regs[15][4]~q )) ) ) )

	.dataa(!\regs[15][4]~q ),
	.datab(!\regs[13][4]~q ),
	.datac(!\regs[12][4]~q ),
	.datad(!\imem~12_combout ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h335533550F000FFF;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N33
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[5][4]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[7][4]~q ))) # (\imem~6_combout  & (\regs[6][4]~q )) ) ) ) # ( !\regs[5][4]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[7][4]~q ))) # (\imem~6_combout 
//  & (\regs[6][4]~q )) ) ) ) # ( \regs[5][4]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[4][4]~q ) ) ) ) # ( !\regs[5][4]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[4][4]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[6][4]~q ),
	.datac(!\regs[7][4]~q ),
	.datad(!\regs[4][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \regs[9][4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[4]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N10
dffeas \regs[8][4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N48
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[11][4]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][4]~q ) ) ) ) # ( !\regs[11][4]~q  & ( \imem~12_combout  & ( (\imem~6_combout  & \regs[10][4]~q ) ) ) ) # ( \regs[11][4]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][4]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[8][4]~q ))) ) ) ) # ( !\regs[11][4]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][4]~DUPLICATE_q )) # (\imem~6_combout  & ((\regs[8][4]~q ))) ) ) )

	.dataa(!\regs[9][4]~DUPLICATE_q ),
	.datab(!\imem~6_combout ),
	.datac(!\regs[10][4]~q ),
	.datad(!\regs[8][4]~q ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h447744770303CFCF;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N33
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \Mux59~1_combout  & ( \Mux59~2_combout  & ( (!\imem~15_combout  & (((\Mux59~3_combout ) # (\imem~18_combout )))) # (\imem~15_combout  & (((!\imem~18_combout )) # (\Mux59~0_combout ))) ) ) ) # ( !\Mux59~1_combout  & ( \Mux59~2_combout 
//  & ( (!\imem~15_combout  & (((!\imem~18_combout  & \Mux59~3_combout )))) # (\imem~15_combout  & (((!\imem~18_combout )) # (\Mux59~0_combout ))) ) ) ) # ( \Mux59~1_combout  & ( !\Mux59~2_combout  & ( (!\imem~15_combout  & (((\Mux59~3_combout ) # 
// (\imem~18_combout )))) # (\imem~15_combout  & (\Mux59~0_combout  & (\imem~18_combout ))) ) ) ) # ( !\Mux59~1_combout  & ( !\Mux59~2_combout  & ( (!\imem~15_combout  & (((!\imem~18_combout  & \Mux59~3_combout )))) # (\imem~15_combout  & (\Mux59~0_combout  
// & (\imem~18_combout ))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\Mux59~0_combout ),
	.datac(!\imem~18_combout ),
	.datad(!\Mux59~3_combout ),
	.datae(!\Mux59~1_combout ),
	.dataf(!\Mux59~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \aluimm_D~1_combout  & ( \mispred~combout  & ( \Mux59~4_combout  ) ) ) # ( !\aluimm_D~1_combout  & ( \mispred~combout  & ( \Mux59~4_combout  ) ) ) # ( \aluimm_D~1_combout  & ( !\mispred~combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Mux59~4_combout )) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\stall~combout  & (\Mux59~4_combout )) # (\stall~combout  & ((\imem~110_combout ))))) ) ) ) # ( !\aluimm_D~1_combout  & ( 
// !\mispred~combout  & ( \Mux59~4_combout  ) ) )

	.dataa(!\Mux59~4_combout ),
	.datab(!\imem~110_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\stall~combout ),
	.datae(!\aluimm_D~1_combout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h5555555355555555;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \aluin2_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4] .is_wysiwyg = "true";
defparam \aluin2_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N51
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftRight0~42_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4] & !\ShiftRight0~5_combout )) # (aluin1_A[31]))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( \ShiftRight0~42_combout  & ( 
// (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) ) # ( \ShiftLeft0~7_combout  & ( !\ShiftRight0~42_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((\ShiftRight0~5_combout ) # (aluin2_A[4])))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( 
// !\ShiftRight0~42_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & aluin1_A[31]) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\alufunc_A[0]~DUPLICATE_q ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0C0C040C0C0C8C0C;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N36
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( aluin2_A[28] & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (\aluin1_A[28]~DUPLICATE_q ))) ) ) # ( !aluin2_A[28] & ( (\Selector25~1_combout  & (!alufunc_A[3] $ (!\aluin1_A[28]~DUPLICATE_q ))) ) )

	.dataa(!\Selector25~1_combout ),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!\aluin1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h1144114444114411;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( aluin2_A[28] & ( !alufunc_A[3] $ (((!alufunc_A[0] & !\aluin1_A[28]~DUPLICATE_q ))) ) ) # ( !aluin2_A[28] & ( !alufunc_A[3] $ (((!alufunc_A[0]) # (!\aluin1_A[28]~DUPLICATE_q ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!\aluin1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h3366336666CC66CC;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \Selector28~4 (
// Equation(s):
// \Selector28~4_combout  = ( \Selector28~2_combout  & ( (!\Selector35~0_combout  & (!\Selector28~3_combout  & ((!\Selector38~1_combout ) # (!pcpred_A[28])))) ) ) # ( !\Selector28~2_combout  & ( (!\Selector28~3_combout  & ((!\Selector38~1_combout ) # 
// (!pcpred_A[28]))) ) )

	.dataa(!\Selector38~1_combout ),
	.datab(!\Selector35~0_combout ),
	.datac(!pcpred_A[28]),
	.datad(!\Selector28~3_combout ),
	.datae(gnd),
	.dataf(!\Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~4 .extended_lut = "off";
defparam \Selector28~4 .lut_mask = 64'hFA00FA00C800C800;
defparam \Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \aluin1_A[28]~DUPLICATE_q  & ( \aluin1_A[27]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q ) # ((!aluin2_A[0] & ((aluin1_A[26]))) # (aluin2_A[0] & (aluin1_A[25]))) ) ) ) # ( !\aluin1_A[28]~DUPLICATE_q  & ( 
// \aluin1_A[27]~DUPLICATE_q  & ( (!aluin2_A[0] & (\aluin2_A[1]~DUPLICATE_q  & ((aluin1_A[26])))) # (aluin2_A[0] & ((!\aluin2_A[1]~DUPLICATE_q ) # ((aluin1_A[25])))) ) ) ) # ( \aluin1_A[28]~DUPLICATE_q  & ( !\aluin1_A[27]~DUPLICATE_q  & ( (!aluin2_A[0] & 
// ((!\aluin2_A[1]~DUPLICATE_q ) # ((aluin1_A[26])))) # (aluin2_A[0] & (\aluin2_A[1]~DUPLICATE_q  & (aluin1_A[25]))) ) ) ) # ( !\aluin1_A[28]~DUPLICATE_q  & ( !\aluin1_A[27]~DUPLICATE_q  & ( (\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0] & ((aluin1_A[26]))) # 
// (aluin2_A[0] & (aluin1_A[25])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!\aluin2_A[1]~DUPLICATE_q ),
	.datac(!aluin1_A[25]),
	.datad(!aluin1_A[26]),
	.datae(!\aluin1_A[28]~DUPLICATE_q ),
	.dataf(!\aluin1_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h012389AB4567CDEF;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( \ShiftLeft0~44_combout  & ( \ShiftLeft0~43_combout  & ( ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~42_combout )))) # (aluin2_A[3]) ) ) ) # ( !\ShiftLeft0~44_combout  & 
// ( \ShiftLeft0~43_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~42_combout ))))) # (aluin2_A[3] & (((!\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~44_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~42_combout ))))) # (aluin2_A[3] & (((\aluin2_A[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~44_combout  & ( 
// !\ShiftLeft0~43_combout  & ( (!aluin2_A[3] & ((!\aluin2_A[2]~DUPLICATE_q  & (\ShiftLeft0~41_combout )) # (\aluin2_A[2]~DUPLICATE_q  & ((\ShiftLeft0~42_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftLeft0~41_combout ),
	.datac(!\ShiftLeft0~42_combout ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~44_combout ),
	.dataf(!\ShiftLeft0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N18
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \ShiftLeft0~45_combout  & ( \ShiftLeft0~40_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & !\ShiftRight0~5_combout ) ) ) ) # ( !\ShiftLeft0~45_combout  & ( \ShiftLeft0~40_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (aluin2_A[4] & 
// !\ShiftRight0~5_combout )) ) ) ) # ( \ShiftLeft0~45_combout  & ( !\ShiftLeft0~40_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (!aluin2_A[4] & !\ShiftRight0~5_combout )) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftLeft0~45_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h0000500005005500;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N9
cyclonev_lcell_comb \Selector28~5 (
// Equation(s):
// \Selector28~5_combout  = ( \Selector28~0_combout  & ( (!\Selector55~0_combout  & \Selector28~4_combout ) ) ) # ( !\Selector28~0_combout  & ( (\Selector28~4_combout  & ((!\Selector55~0_combout ) # (!\Selector28~1_combout ))) ) )

	.dataa(!\Selector55~0_combout ),
	.datab(gnd),
	.datac(!\Selector28~1_combout ),
	.datad(!\Selector28~4_combout ),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~5 .extended_lut = "off";
defparam \Selector28~5 .lut_mask = 64'h00FA00FA00AA00AA;
defparam \Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N27
cyclonev_lcell_comb \Selector28~6 (
// Equation(s):
// \Selector28~6_combout  = ( \Add4~45_sumout  & ( \Add3~45_sumout  & ( ((!\Selector28~5_combout ) # (\Selector36~1_combout )) # (\Selector36~0_combout ) ) ) ) # ( !\Add4~45_sumout  & ( \Add3~45_sumout  & ( (!\Selector28~5_combout ) # (\Selector36~1_combout 
// ) ) ) ) # ( \Add4~45_sumout  & ( !\Add3~45_sumout  & ( (!\Selector28~5_combout ) # (\Selector36~0_combout ) ) ) ) # ( !\Add4~45_sumout  & ( !\Add3~45_sumout  & ( !\Selector28~5_combout  ) ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\Selector28~5_combout ),
	.datad(gnd),
	.datae(!\Add4~45_sumout ),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~6 .extended_lut = "off";
defparam \Selector28~6 .lut_mask = 64'hF0F0F5F5F3F3F7F7;
defparam \Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N28
dffeas \memaddr_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !memaddr_M[27] & ( (!memaddr_M[28] & (!memaddr_M[26] & !memaddr_M[29])) ) )

	.dataa(!memaddr_M[28]),
	.datab(gnd),
	.datac(!memaddr_M[26]),
	.datad(!memaddr_M[29]),
	.datae(gnd),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N45
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~2_combout  & ( (!\WideNor0~1_combout ) # ((!\WideNor0~3_combout ) # (!\WideNor0~0_combout )) ) ) # ( !\WideNor0~2_combout  )

	.dataa(!\WideNor0~1_combout ),
	.datab(gnd),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hFFFFFFFFFFFAFFFA;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N57
cyclonev_lcell_comb \wregval_M[29]~1 (
// Equation(s):
// \wregval_M[29]~1_combout  = (\ldmem_M~q  & !\WideNor0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~q ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[29]~1 .extended_lut = "off";
defparam \wregval_M[29]~1 .lut_mask = 64'h0F000F000F000F00;
defparam \wregval_M[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N20
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N53
dffeas \regs[9][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N2
dffeas \regs[13][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N44
dffeas \regs[1][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \regs[5][31]~q  & ( \regs[1][31]~q  & ( ((!\imem~15_combout  & ((\regs[13][31]~q ))) # (\imem~15_combout  & (\regs[9][31]~q ))) # (\imem~18_combout ) ) ) ) # ( !\regs[5][31]~q  & ( \regs[1][31]~q  & ( (!\imem~15_combout  & 
// (((\regs[13][31]~q  & !\imem~18_combout )))) # (\imem~15_combout  & (((\imem~18_combout )) # (\regs[9][31]~q ))) ) ) ) # ( \regs[5][31]~q  & ( !\regs[1][31]~q  & ( (!\imem~15_combout  & (((\imem~18_combout ) # (\regs[13][31]~q )))) # (\imem~15_combout  & 
// (\regs[9][31]~q  & ((!\imem~18_combout )))) ) ) ) # ( !\regs[5][31]~q  & ( !\regs[1][31]~q  & ( (!\imem~18_combout  & ((!\imem~15_combout  & ((\regs[13][31]~q ))) # (\imem~15_combout  & (\regs[9][31]~q )))) ) ) )

	.dataa(!\regs[9][31]~q ),
	.datab(!\regs[13][31]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\imem~18_combout ),
	.datae(!\regs[5][31]~q ),
	.dataf(!\regs[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N38
dffeas \regs[6][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N12
cyclonev_lcell_comb \regs[14][31]~feeder (
// Equation(s):
// \regs[14][31]~feeder_combout  = ( \wregval_M[31]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][31]~feeder .extended_lut = "off";
defparam \regs[14][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N14
dffeas \regs[14][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \regs[10][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \regs[2][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N30
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \imem~15_combout  & ( \imem~18_combout  & ( \regs[2][31]~q  ) ) ) # ( !\imem~15_combout  & ( \imem~18_combout  & ( \regs[6][31]~q  ) ) ) # ( \imem~15_combout  & ( !\imem~18_combout  & ( \regs[10][31]~q  ) ) ) # ( !\imem~15_combout  & 
// ( !\imem~18_combout  & ( \regs[14][31]~q  ) ) )

	.dataa(!\regs[6][31]~q ),
	.datab(!\regs[14][31]~q ),
	.datac(!\regs[10][31]~q ),
	.datad(!\regs[2][31]~q ),
	.datae(!\imem~15_combout ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N59
dffeas \regs[15][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \regs[7][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \regs[3][31]~feeder (
// Equation(s):
// \regs[3][31]~feeder_combout  = ( \wregval_M[31]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][31]~feeder .extended_lut = "off";
defparam \regs[3][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N37
dffeas \regs[3][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N44
dffeas \regs[11][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[11][31]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][31]~q )) # (\imem~15_combout  & ((\regs[3][31]~q ))) ) ) ) # ( !\regs[11][31]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][31]~q )) # 
// (\imem~15_combout  & ((\regs[3][31]~q ))) ) ) ) # ( \regs[11][31]~q  & ( !\imem~18_combout  & ( (\imem~15_combout ) # (\regs[15][31]~q ) ) ) ) # ( !\regs[11][31]~q  & ( !\imem~18_combout  & ( (\regs[15][31]~q  & !\imem~15_combout ) ) ) )

	.dataa(!\regs[15][31]~q ),
	.datab(!\regs[7][31]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[3][31]~q ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \regs[12][31]~feeder (
// Equation(s):
// \regs[12][31]~feeder_combout  = ( \wregval_M[31]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[31]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][31]~feeder .extended_lut = "off";
defparam \regs[12][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \regs[12][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N43
dffeas \regs[8][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \regs[4][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N8
dffeas \regs[0][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[0][31]~q  & ( \imem~18_combout  & ( (\imem~15_combout ) # (\regs[4][31]~q ) ) ) ) # ( !\regs[0][31]~q  & ( \imem~18_combout  & ( (\regs[4][31]~q  & !\imem~15_combout ) ) ) ) # ( \regs[0][31]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[12][31]~q )) # (\imem~15_combout  & ((\regs[8][31]~q ))) ) ) ) # ( !\regs[0][31]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][31]~q )) # (\imem~15_combout  & ((\regs[8][31]~q ))) ) ) )

	.dataa(!\regs[12][31]~q ),
	.datab(!\regs[8][31]~q ),
	.datac(!\regs[4][31]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[0][31]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h553355330F000FFF;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N15
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \Mux32~3_combout  & ( \Mux32~0_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )) # (\Mux32~1_combout ))) # (\imem~12_combout  & (((!\imem~6_combout ) # (\Mux32~2_combout )))) ) ) ) # ( !\Mux32~3_combout  & ( \Mux32~0_combout  
// & ( (!\imem~12_combout  & (((\imem~6_combout )) # (\Mux32~1_combout ))) # (\imem~12_combout  & (((\Mux32~2_combout  & \imem~6_combout )))) ) ) ) # ( \Mux32~3_combout  & ( !\Mux32~0_combout  & ( (!\imem~12_combout  & (\Mux32~1_combout  & ((!\imem~6_combout 
// )))) # (\imem~12_combout  & (((!\imem~6_combout ) # (\Mux32~2_combout )))) ) ) ) # ( !\Mux32~3_combout  & ( !\Mux32~0_combout  & ( (!\imem~12_combout  & (\Mux32~1_combout  & ((!\imem~6_combout )))) # (\imem~12_combout  & (((\Mux32~2_combout  & 
// \imem~6_combout )))) ) ) )

	.dataa(!\Mux32~1_combout ),
	.datab(!\imem~12_combout ),
	.datac(!\Mux32~2_combout ),
	.datad(!\imem~6_combout ),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \RTval_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux32~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[31] .is_wysiwyg = "true";
defparam \RTval_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N20
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y29_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y22_N32
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322485442126480000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N30
cyclonev_lcell_comb \wregval_M[31]~24 (
// Equation(s):
// \wregval_M[31]~24_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )) # 
// (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (dmem_rtl_0_bypass[92] & (!\dmem~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!dmem_rtl_0_bypass[92]) # (((\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )) # (\dmem~7_combout )) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (dmem_rtl_0_bypass[92] & (!\dmem~7_combout  & 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!\dmem~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~24 .extended_lut = "off";
defparam \wregval_M[31]~24 .lut_mask = 64'h0004BBBF4044FBFF;
defparam \wregval_M[31]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \wregval_M[31]~26 (
// Equation(s):
// \wregval_M[31]~26_combout  = ( \memaddr_M[31]~DUPLICATE_q  & ( \wregval_M[31]~24_combout  & ( ((!\ldmem_M~q ) # (\wregval_M[31]~25_combout )) # (\wregval_M[29]~1_combout ) ) ) ) # ( !\memaddr_M[31]~DUPLICATE_q  & ( \wregval_M[31]~24_combout  & ( 
// (\wregval_M[31]~25_combout ) # (\wregval_M[29]~1_combout ) ) ) ) # ( \memaddr_M[31]~DUPLICATE_q  & ( !\wregval_M[31]~24_combout  & ( (!\ldmem_M~q ) # (\wregval_M[31]~25_combout ) ) ) ) # ( !\memaddr_M[31]~DUPLICATE_q  & ( !\wregval_M[31]~24_combout  & ( 
// \wregval_M[31]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\wregval_M[29]~1_combout ),
	.datac(!\wregval_M[31]~25_combout ),
	.datad(!\ldmem_M~q ),
	.datae(!\memaddr_M[31]~DUPLICATE_q ),
	.dataf(!\wregval_M[31]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~26 .extended_lut = "off";
defparam \wregval_M[31]~26 .lut_mask = 64'h0F0FFF0F3F3FFF3F;
defparam \wregval_M[31]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N43
dffeas \regs[5][31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \regs[7][31]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][31]~q ))) # (\imem~67_combout  & (\regs[5][31]~q )) ) ) ) # ( !\regs[7][31]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[4][31]~q ))) # 
// (\imem~67_combout  & (\regs[5][31]~q )) ) ) ) # ( \regs[7][31]~q  & ( !\imem~75_combout  & ( (\regs[6][31]~q ) # (\imem~67_combout ) ) ) ) # ( !\regs[7][31]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & \regs[6][31]~q ) ) ) )

	.dataa(!\imem~67_combout ),
	.datab(!\regs[5][31]~q ),
	.datac(!\regs[6][31]~q ),
	.datad(!\regs[4][31]~q ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \regs[14][31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \regs[13][31]~q  & ( \imem~75_combout  & ( (\imem~67_combout ) # (\regs[12][31]~q ) ) ) ) # ( !\regs[13][31]~q  & ( \imem~75_combout  & ( (\regs[12][31]~q  & !\imem~67_combout ) ) ) ) # ( \regs[13][31]~q  & ( !\imem~75_combout  & ( 
// (!\imem~67_combout  & ((\regs[14][31]~DUPLICATE_q ))) # (\imem~67_combout  & (\regs[15][31]~q )) ) ) ) # ( !\regs[13][31]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout  & ((\regs[14][31]~DUPLICATE_q ))) # (\imem~67_combout  & (\regs[15][31]~q )) ) ) )

	.dataa(!\regs[12][31]~q ),
	.datab(!\regs[15][31]~q ),
	.datac(!\regs[14][31]~DUPLICATE_q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[13][31]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N14
dffeas \regs[2][31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N42
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[1][31]~q  & ( \imem~67_combout  & ( (\imem~75_combout ) # (\regs[3][31]~q ) ) ) ) # ( !\regs[1][31]~q  & ( \imem~67_combout  & ( (\regs[3][31]~q  & !\imem~75_combout ) ) ) ) # ( \regs[1][31]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & (\regs[2][31]~DUPLICATE_q )) # (\imem~75_combout  & ((\regs[0][31]~q ))) ) ) ) # ( !\regs[1][31]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & (\regs[2][31]~DUPLICATE_q )) # (\imem~75_combout  & ((\regs[0][31]~q ))) ) ) )

	.dataa(!\regs[3][31]~q ),
	.datab(!\regs[2][31]~DUPLICATE_q ),
	.datac(!\regs[0][31]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[1][31]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h330F330F550055FF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N52
dffeas \regs[9][31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[31]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \regs[10][31]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[8][31]~q ))) # (\imem~67_combout  & (\regs[9][31]~DUPLICATE_q )) ) ) ) # ( !\regs[10][31]~q  & ( \imem~75_combout  & ( (!\imem~67_combout  & ((\regs[8][31]~q ))) 
// # (\imem~67_combout  & (\regs[9][31]~DUPLICATE_q )) ) ) ) # ( \regs[10][31]~q  & ( !\imem~75_combout  & ( (!\imem~67_combout ) # (\regs[11][31]~q ) ) ) ) # ( !\regs[10][31]~q  & ( !\imem~75_combout  & ( (\regs[11][31]~q  & \imem~67_combout ) ) ) )

	.dataa(!\regs[9][31]~DUPLICATE_q ),
	.datab(!\regs[11][31]~q ),
	.datac(!\regs[8][31]~q ),
	.datad(!\imem~67_combout ),
	.datae(!\regs[10][31]~q ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N39
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~2_combout  & ( (!\imem~80_combout ) # ((!\imem~87_combout  & ((\Mux0~3_combout ))) # (\imem~87_combout  & (\Mux0~1_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~2_combout  & ( (!\imem~80_combout  & 
// (!\imem~87_combout )) # (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux0~3_combout ))) # (\imem~87_combout  & (\Mux0~1_combout )))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~2_combout  & ( (!\imem~80_combout  & (\imem~87_combout )) # (\imem~80_combout  & 
// ((!\imem~87_combout  & ((\Mux0~3_combout ))) # (\imem~87_combout  & (\Mux0~1_combout )))) ) ) ) # ( !\Mux0~0_combout  & ( !\Mux0~2_combout  & ( (\imem~80_combout  & ((!\imem~87_combout  & ((\Mux0~3_combout ))) # (\imem~87_combout  & (\Mux0~1_combout )))) 
// ) ) )

	.dataa(!\imem~80_combout ),
	.datab(!\imem~87_combout ),
	.datac(!\Mux0~1_combout ),
	.datad(!\Mux0~3_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N41
dffeas \aluin1_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~24_combout  & ( aluin2_A[2] & ( (!\aluin2_A[3]~DUPLICATE_q ) # (\ShiftRight0~26_combout ) ) ) ) # ( !\ShiftRight0~24_combout  & ( aluin2_A[2] & ( (\aluin2_A[3]~DUPLICATE_q  & \ShiftRight0~26_combout ) ) ) ) # ( 
// \ShiftRight0~24_combout  & ( !aluin2_A[2] & ( (!\aluin2_A[3]~DUPLICATE_q  & ((\ShiftRight0~31_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~25_combout )) ) ) ) # ( !\ShiftRight0~24_combout  & ( !aluin2_A[2] & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// ((\ShiftRight0~31_combout ))) # (\aluin2_A[3]~DUPLICATE_q  & (\ShiftRight0~25_combout )) ) ) )

	.dataa(!\ShiftRight0~25_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~55_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & \Selector31~0_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~55_combout  & ( (\Selector31~0_combout  & ((!aluin2_A[4]) # 
// (\aluin1_A[31]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftRight0~55_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & \Selector31~0_combout ) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftRight0~55_combout  & ( (\aluin1_A[31]~DUPLICATE_q  & 
// (aluin2_A[4] & \Selector31~0_combout )) ) ) )

	.dataa(!\aluin1_A[31]~DUPLICATE_q ),
	.datab(!aluin2_A[4]),
	.datac(!\Selector31~0_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h010105050D0D0505;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \Selector41~5 (
// Equation(s):
// \Selector41~5_combout  = ( \Selector36~1_combout  & ( \Add3~97_sumout  ) ) # ( !\Selector36~1_combout  & ( \Add3~97_sumout  & ( ((!\Selector41~4_combout ) # ((\Selector36~0_combout  & \Add4~97_sumout ))) # (\Selector41~0_combout ) ) ) ) # ( 
// \Selector36~1_combout  & ( !\Add3~97_sumout  & ( ((!\Selector41~4_combout ) # ((\Selector36~0_combout  & \Add4~97_sumout ))) # (\Selector41~0_combout ) ) ) ) # ( !\Selector36~1_combout  & ( !\Add3~97_sumout  & ( ((!\Selector41~4_combout ) # 
// ((\Selector36~0_combout  & \Add4~97_sumout ))) # (\Selector41~0_combout ) ) ) )

	.dataa(!\Selector41~0_combout ),
	.datab(!\Selector41~4_combout ),
	.datac(!\Selector36~0_combout ),
	.datad(!\Add4~97_sumout ),
	.datae(!\Selector36~1_combout ),
	.dataf(!\Add3~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~5 .extended_lut = "off";
defparam \Selector41~5 .lut_mask = 64'hDDDFDDDFDDDFFFFF;
defparam \Selector41~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N28
dffeas \memaddr_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N56
dffeas \RTval_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux48~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[15] .is_wysiwyg = "true";
defparam \RTval_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N59
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~5_combout  = ( !wmemval_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N26
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dmem_rtl_0_bypass[59]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14004801012420882654A0812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N21
cyclonev_lcell_comb \wregval_M[15]~43 (
// Equation(s):
// \wregval_M[15]~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!dmem_rtl_0_bypass[59]) # ((!\dmem~7_combout  & dmem_rtl_0_bypass[60])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\dmem~7_combout  & ((!dmem_rtl_0_bypass[60] & (!dmem_rtl_0_bypass[59])) # (dmem_rtl_0_bypass[60] & 
// ((\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[59])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\dmem~7_combout  & 
// ((!dmem_rtl_0_bypass[60] & (!dmem_rtl_0_bypass[59])) # (dmem_rtl_0_bypass[60] & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[59])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!dmem_rtl_0_bypass[59] & ((!dmem_rtl_0_bypass[60]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[59]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_combout ),
	.datad(!dmem_rtl_0_bypass[60]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~43 .extended_lut = "off";
defparam \wregval_M[15]~43 .lut_mask = 64'hAA0AAACAAA3AAAFA;
defparam \wregval_M[15]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \wregval_M[15]~44 (
// Equation(s):
// \wregval_M[15]~44_combout  = ( \wregval_M[31]~25_combout  & ( \wregval_M[15]~43_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( \wregval_M[15]~43_combout  & ( ((memaddr_M[15] & !\ldmem_M~q )) # (\wregval_M[29]~1_combout ) ) ) ) # ( 
// \wregval_M[31]~25_combout  & ( !\wregval_M[15]~43_combout  ) ) # ( !\wregval_M[31]~25_combout  & ( !\wregval_M[15]~43_combout  & ( (memaddr_M[15] & !\ldmem_M~q ) ) ) )

	.dataa(!memaddr_M[15]),
	.datab(gnd),
	.datac(!\wregval_M[29]~1_combout ),
	.datad(!\ldmem_M~q ),
	.datae(!\wregval_M[31]~25_combout ),
	.dataf(!\wregval_M[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[15]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[15]~44 .extended_lut = "off";
defparam \wregval_M[15]~44 .lut_mask = 64'h5500FFFF5F0FFFFF;
defparam \wregval_M[15]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N37
dffeas \regs[10][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N39
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[14][15]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][15]~q )) # (\imem~15_combout  & ((\regs[2][15]~q ))) ) ) ) # ( !\regs[14][15]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[6][15]~q )) # 
// (\imem~15_combout  & ((\regs[2][15]~q ))) ) ) ) # ( \regs[14][15]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout ) # (\regs[10][15]~q ) ) ) ) # ( !\regs[14][15]~q  & ( !\imem~18_combout  & ( (\regs[10][15]~q  & \imem~15_combout ) ) ) )

	.dataa(!\regs[10][15]~q ),
	.datab(!\regs[6][15]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[2][15]~q ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N37
dffeas \regs[3][15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[15]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[11][15]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][15]~q )) # (\imem~15_combout  & ((\regs[3][15]~q ))) ) ) ) # ( !\regs[11][15]~q  & ( \imem~18_combout  & ( (!\imem~15_combout  & (\regs[7][15]~q )) # 
// (\imem~15_combout  & ((\regs[3][15]~q ))) ) ) ) # ( \regs[11][15]~q  & ( !\imem~18_combout  & ( (\regs[15][15]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[11][15]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & \regs[15][15]~q ) ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[15][15]~q ),
	.datad(!\regs[3][15]~q ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[4][15]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[0][15]~q ) ) ) ) # ( !\regs[4][15]~q  & ( \imem~18_combout  & ( (\imem~15_combout  & \regs[0][15]~q ) ) ) ) # ( \regs[4][15]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[12][15]~q )) # (\imem~15_combout  & ((\regs[8][15]~q ))) ) ) ) # ( !\regs[4][15]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[12][15]~q )) # (\imem~15_combout  & ((\regs[8][15]~q ))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[0][15]~q ),
	.datac(!\regs[12][15]~q ),
	.datad(!\regs[8][15]~q ),
	.datae(!\regs[4][15]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N30
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[5][15]~q  & ( \imem~18_combout  & ( (!\imem~15_combout ) # (\regs[1][15]~q ) ) ) ) # ( !\regs[5][15]~q  & ( \imem~18_combout  & ( (\imem~15_combout  & \regs[1][15]~q ) ) ) ) # ( \regs[5][15]~q  & ( !\imem~18_combout  & ( 
// (!\imem~15_combout  & (\regs[13][15]~q )) # (\imem~15_combout  & ((\regs[9][15]~q ))) ) ) ) # ( !\regs[5][15]~q  & ( !\imem~18_combout  & ( (!\imem~15_combout  & (\regs[13][15]~q )) # (\imem~15_combout  & ((\regs[9][15]~q ))) ) ) )

	.dataa(!\regs[13][15]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[9][15]~q ),
	.datad(!\regs[1][15]~q ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\imem~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h474747470033CCFF;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~0_combout  & ( \Mux48~1_combout  & ( (!\imem~12_combout ) # ((!\imem~6_combout  & ((\Mux48~3_combout ))) # (\imem~6_combout  & (\Mux48~2_combout ))) ) ) ) # ( !\Mux48~0_combout  & ( \Mux48~1_combout  & ( (!\imem~12_combout  & 
// (((!\imem~6_combout )))) # (\imem~12_combout  & ((!\imem~6_combout  & ((\Mux48~3_combout ))) # (\imem~6_combout  & (\Mux48~2_combout )))) ) ) ) # ( \Mux48~0_combout  & ( !\Mux48~1_combout  & ( (!\imem~12_combout  & (((\imem~6_combout )))) # 
// (\imem~12_combout  & ((!\imem~6_combout  & ((\Mux48~3_combout ))) # (\imem~6_combout  & (\Mux48~2_combout )))) ) ) ) # ( !\Mux48~0_combout  & ( !\Mux48~1_combout  & ( (\imem~12_combout  & ((!\imem~6_combout  & ((\Mux48~3_combout ))) # (\imem~6_combout  & 
// (\Mux48~2_combout )))) ) ) )

	.dataa(!\imem~12_combout ),
	.datab(!\Mux48~2_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\Mux48~3_combout ),
	.datae(!\Mux48~0_combout ),
	.dataf(!\Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \aluin2_A~18 (
// Equation(s):
// \aluin2_A~18_combout  = ( \Mux48~4_combout  & ( \stall~combout  & ( (((!\aluimm_D~1_combout ) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0])) # (\mispred~combout )) # (\imem~49_combout ) ) ) ) # ( !\Mux48~4_combout  & ( \stall~combout  & ( 
// (\imem~49_combout  & (!\mispred~combout  & (\aluimm_D~1_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) ) ) ) # ( \Mux48~4_combout  & ( !\stall~combout  ) )

	.dataa(!\imem~49_combout ),
	.datab(!\mispred~combout ),
	.datac(!\aluimm_D~1_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Mux48~4_combout ),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~18 .extended_lut = "off";
defparam \aluin2_A~18 .lut_mask = 64'h0000FFFF0004FFF7;
defparam \aluin2_A~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N32
dffeas \aluin2_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector41~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N45
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~1 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout  = ( \Selector41~0_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) # ( !\Selector41~0_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\dmem_rtl_0|auto_generated|addr_store_b [0]))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Selector41~4_combout )) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(gnd),
	.datac(!\Selector41~4_combout ),
	.datad(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datae(gnd),
	.dataf(!\Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~1 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~1 .lut_mask = 64'hAF05AF05AA00AA00;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout  & ( \Add3~97_sumout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\Selector36~0_combout  & \Add4~97_sumout )) # 
// (\Selector36~1_combout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout  & ( \Add3~97_sumout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout  & ( !\Add3~97_sumout  & ( (\Selector36~0_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Add4~97_sumout )) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout  & ( !\Add3~97_sumout  ) )

	.dataa(!\Selector36~0_combout ),
	.datab(!\Selector36~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Add4~97_sumout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b[0]~1_combout ),
	.dataf(!\Add3~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'hFFFF0005FFFF0307;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000800200080000024000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \wregval_M[7]~19 (
// Equation(s):
// \wregval_M[7]~19_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!dmem_rtl_0_bypass[43]) # ((dmem_rtl_0_bypass[44] & !\dmem~7_combout )) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!dmem_rtl_0_bypass[44] & (!dmem_rtl_0_bypass[43])) # (dmem_rtl_0_bypass[44] & ((!\dmem~7_combout  & 
// ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[43])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!dmem_rtl_0_bypass[44] & 
// (!dmem_rtl_0_bypass[43])) # (dmem_rtl_0_bypass[44] & ((!\dmem~7_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) # (\dmem~7_combout  & (!dmem_rtl_0_bypass[43])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!dmem_rtl_0_bypass[43] & ((!dmem_rtl_0_bypass[44]) # (\dmem~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!dmem_rtl_0_bypass[44]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~19 .extended_lut = "off";
defparam \wregval_M[7]~19 .lut_mask = 64'h88AA8BAAB8AABBAA;
defparam \wregval_M[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N33
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( !\memaddr_M[6]~DUPLICATE_q  & ( (!memaddr_M[0] & (!memaddr_M[1] & (!memaddr_M[2] & !memaddr_M[3]))) ) )

	.dataa(!memaddr_M[0]),
	.datab(!memaddr_M[1]),
	.datac(!memaddr_M[2]),
	.datad(!memaddr_M[3]),
	.datae(gnd),
	.dataf(!\memaddr_M[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h8000800000000000;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \wregval_M[7]~20 (
// Equation(s):
// \wregval_M[7]~20_combout  = ( \memaddr_M[7]~DUPLICATE_q  & ( \SW[7]~input_o  & ( (!memaddr_M[4] & (!memaddr_M[5] & \ldmem_M~q )) ) ) ) # ( \memaddr_M[7]~DUPLICATE_q  & ( !\SW[7]~input_o  & ( (!memaddr_M[5] & \ldmem_M~q ) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!memaddr_M[5]),
	.datac(gnd),
	.datad(!\ldmem_M~q ),
	.datae(!\memaddr_M[7]~DUPLICATE_q ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~20 .extended_lut = "off";
defparam \wregval_M[7]~20 .lut_mask = 64'h000000CC00000088;
defparam \wregval_M[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \wregval_M[7]~93 (
// Equation(s):
// \wregval_M[7]~93_combout  = ( !\ldmem_M~q  & ( ((\memaddr_M[7]~DUPLICATE_q  & ((!\Equal7~0_combout ) # ((!\Equal7~7_combout ) # (!\wregval_M[7]~20_combout ))))) ) ) # ( \ldmem_M~q  & ( (!\WideNor0~combout  & (\wregval_M[7]~19_combout )) # 
// (\WideNor0~combout  & (((!\Equal7~0_combout ) # ((!\Equal7~7_combout ) # (!\wregval_M[7]~20_combout ))))) ) )

	.dataa(!\wregval_M[7]~19_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal7~7_combout ),
	.datae(!\ldmem_M~q ),
	.dataf(!\wregval_M[7]~20_combout ),
	.datag(!\memaddr_M[7]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[7]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[7]~93 .extended_lut = "on";
defparam \wregval_M[7]~93 .lut_mask = 64'h0F0F5F5F0F0C5F5C;
defparam \wregval_M[7]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( \wregval_M[7]~93_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_M[7]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \regs[8][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[11][7]~q  & ( \imem~67_combout  & ( (!\imem~75_combout ) # (\regs[9][7]~q ) ) ) ) # ( !\regs[11][7]~q  & ( \imem~67_combout  & ( (\regs[9][7]~q  & \imem~75_combout ) ) ) ) # ( \regs[11][7]~q  & ( !\imem~67_combout  & ( 
// (!\imem~75_combout  & ((\regs[10][7]~q ))) # (\imem~75_combout  & (\regs[8][7]~q )) ) ) ) # ( !\regs[11][7]~q  & ( !\imem~67_combout  & ( (!\imem~75_combout  & ((\regs[10][7]~q ))) # (\imem~75_combout  & (\regs[8][7]~q )) ) ) )

	.dataa(!\regs[8][7]~q ),
	.datab(!\regs[10][7]~q ),
	.datac(!\regs[9][7]~q ),
	.datad(!\imem~75_combout ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \imem~67_combout  & ( \imem~75_combout  & ( \regs[13][7]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~75_combout  & ( \regs[12][7]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~75_combout  & ( \regs[15][7]~q  ) ) ) # ( !\imem~67_combout  & 
// ( !\imem~75_combout  & ( \regs[14][7]~q  ) ) )

	.dataa(!\regs[14][7]~q ),
	.datab(!\regs[12][7]~q ),
	.datac(!\regs[13][7]~q ),
	.datad(!\regs[15][7]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \imem~67_combout  & ( \imem~75_combout  & ( \regs[5][7]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~75_combout  & ( \regs[4][7]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~75_combout  & ( \regs[7][7]~q  ) ) ) # ( !\imem~67_combout  & ( 
// !\imem~75_combout  & ( \regs[6][7]~q  ) ) )

	.dataa(!\regs[5][7]~q ),
	.datab(!\regs[4][7]~q ),
	.datac(!\regs[7][7]~q ),
	.datad(!\regs[6][7]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \regs[1][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \regs[0][7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[7]~93_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \imem~67_combout  & ( \imem~75_combout  & ( \regs[1][7]~q  ) ) ) # ( !\imem~67_combout  & ( \imem~75_combout  & ( \regs[0][7]~q  ) ) ) # ( \imem~67_combout  & ( !\imem~75_combout  & ( \regs[3][7]~q  ) ) ) # ( !\imem~67_combout  & ( 
// !\imem~75_combout  & ( \regs[2][7]~q  ) ) )

	.dataa(!\regs[3][7]~q ),
	.datab(!\regs[1][7]~q ),
	.datac(!\regs[2][7]~q ),
	.datad(!\regs[0][7]~q ),
	.datae(!\imem~67_combout ),
	.dataf(!\imem~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~1_combout  & ( \Mux24~0_combout  & ( ((!\imem~80_combout  & (\Mux24~2_combout )) # (\imem~80_combout  & ((\Mux24~3_combout )))) # (\imem~87_combout ) ) ) ) # ( !\Mux24~1_combout  & ( \Mux24~0_combout  & ( (!\imem~87_combout  & 
// ((!\imem~80_combout  & (\Mux24~2_combout )) # (\imem~80_combout  & ((\Mux24~3_combout ))))) # (\imem~87_combout  & (((!\imem~80_combout )))) ) ) ) # ( \Mux24~1_combout  & ( !\Mux24~0_combout  & ( (!\imem~87_combout  & ((!\imem~80_combout  & 
// (\Mux24~2_combout )) # (\imem~80_combout  & ((\Mux24~3_combout ))))) # (\imem~87_combout  & (((\imem~80_combout )))) ) ) ) # ( !\Mux24~1_combout  & ( !\Mux24~0_combout  & ( (!\imem~87_combout  & ((!\imem~80_combout  & (\Mux24~2_combout )) # 
// (\imem~80_combout  & ((\Mux24~3_combout ))))) ) ) )

	.dataa(!\Mux24~2_combout ),
	.datab(!\Mux24~3_combout ),
	.datac(!\imem~87_combout ),
	.datad(!\imem~80_combout ),
	.datae(!\Mux24~1_combout ),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N8
dffeas \aluin1_A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( aluin1_A[7] & ( aluin2_A[7] & ( (!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & alufunc_A[1])) ) ) ) # ( !aluin1_A[7] & ( aluin2_A[7] & ( (!alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  $ 
// (!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & !alufunc_A[1])) ) ) ) # ( aluin1_A[7] & ( !aluin2_A[7] & ( (!alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  $ (!alufunc_A[1]))) # (alufunc_A[3] & (!\alufunc_A[0]~DUPLICATE_q  & 
// !alufunc_A[1])) ) ) ) # ( !aluin1_A[7] & ( !aluin2_A[7] & ( (alufunc_A[3] & ((!\alufunc_A[0]~DUPLICATE_q ) # (!alufunc_A[1]))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!alufunc_A[1]),
	.datae(!aluin1_A[7]),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h55505AA05AA0AA50;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( \Selector49~2_combout  & ( \Selector39~1_combout  ) ) # ( !\Selector49~2_combout  & ( \Selector39~1_combout  & ( (pcpred_A[7] & \Selector38~0_combout ) ) ) ) # ( \Selector49~2_combout  & ( !\Selector39~1_combout  & ( 
// (pcpred_A[7] & \Selector38~0_combout ) ) ) ) # ( !\Selector49~2_combout  & ( !\Selector39~1_combout  & ( (pcpred_A[7] & \Selector38~0_combout ) ) ) )

	.dataa(!pcpred_A[7]),
	.datab(gnd),
	.datac(!\Selector38~0_combout ),
	.datad(gnd),
	.datae(!\Selector49~2_combout ),
	.dataf(!\Selector39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h050505050505FFFF;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( \ShiftRight0~26_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & (((\ShiftRight0~25_combout )) # (aluin2_A[2]))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~26_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & 
// (!aluin2_A[2] & ((\ShiftRight0~25_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~25_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( \ShiftRight0~24_combout  & ( \ShiftRight0~31_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~29_combout ))) # (aluin2_A[2] & (\ShiftRight0~30_combout ))) # (\aluin2_A[3]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~24_combout  & ( 
// \ShiftRight0~31_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftRight0~29_combout ))) # (aluin2_A[2] & (\ShiftRight0~30_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((!aluin2_A[2])))) ) ) ) # ( \ShiftRight0~24_combout  & ( 
// !\ShiftRight0~31_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftRight0~29_combout ))) # (aluin2_A[2] & (\ShiftRight0~30_combout )))) # (\aluin2_A[3]~DUPLICATE_q  & (((aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~24_combout  & ( 
// !\ShiftRight0~31_combout  & ( (!\aluin2_A[3]~DUPLICATE_q  & ((!aluin2_A[2] & ((\ShiftRight0~29_combout ))) # (aluin2_A[2] & (\ShiftRight0~30_combout )))) ) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h04C407C734F437F7;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N3
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( \ShiftRight0~60_combout  & ( (\ShiftRight0~51_combout  & (\Selector47~0_combout  & ((!aluin2_A[4]) # (\Selector49~0_combout )))) ) ) # ( !\ShiftRight0~60_combout  & ( (aluin2_A[4] & (\ShiftRight0~51_combout  & 
// (\Selector49~0_combout  & \Selector47~0_combout ))) ) )

	.dataa(!aluin2_A[4]),
	.datab(!\ShiftRight0~51_combout ),
	.datac(!\Selector49~0_combout ),
	.datad(!\Selector47~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'h0001000100230023;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N39
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( \ShiftLeft0~26_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (aluin1_A[31] & ((\ShiftRight0~5_combout )))) # (\alufunc_A[0]~DUPLICATE_q  & (((!aluin2_A[4] & !\ShiftRight0~5_combout )))) ) ) # ( !\ShiftLeft0~26_combout  & ( 
// (aluin1_A[31] & (!\alufunc_A[0]~DUPLICATE_q  & \ShiftRight0~5_combout )) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h005000500C500C50;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N21
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( \Selector49~1_combout  & ( (!\Selector55~0_combout  & ((!\Selector49~3_combout ) # (\alufunc_A[4]~DUPLICATE_q ))) ) ) # ( !\Selector49~1_combout  & ( (!\alufunc_A[4]~DUPLICATE_q  & (!\Selector49~3_combout  & 
// ((!\Selector55~0_combout ) # (!\Selector49~5_combout )))) # (\alufunc_A[4]~DUPLICATE_q  & ((!\Selector55~0_combout ) # ((!\Selector49~5_combout )))) ) )

	.dataa(!\alufunc_A[4]~DUPLICATE_q ),
	.datab(!\Selector55~0_combout ),
	.datac(!\Selector49~3_combout ),
	.datad(!\Selector49~5_combout ),
	.datae(gnd),
	.dataf(!\Selector49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'hF5C4F5C4C4C4C4C4;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N15
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( \Add3~121_sumout  & ( \Selector49~6_combout  & ( (\Selector39~0_combout  & (!\alufunc_A[4]~DUPLICATE_q  & ((!alufunc_A[3]) # (\Add4~121_sumout )))) ) ) ) # ( !\Add3~121_sumout  & ( \Selector49~6_combout  & ( 
// (\Selector39~0_combout  & (alufunc_A[3] & (!\alufunc_A[4]~DUPLICATE_q  & \Add4~121_sumout ))) ) ) ) # ( \Add3~121_sumout  & ( !\Selector49~6_combout  ) ) # ( !\Add3~121_sumout  & ( !\Selector49~6_combout  ) )

	.dataa(!\Selector39~0_combout ),
	.datab(!alufunc_A[3]),
	.datac(!\alufunc_A[4]~DUPLICATE_q ),
	.datad(!\Add4~121_sumout ),
	.datae(!\Add3~121_sumout ),
	.dataf(!\Selector49~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'hFFFFFFFF00104050;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N46
dffeas \memaddr_M[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N39
cyclonev_lcell_comb \Equal7~8 (
// Equation(s):
// \Equal7~8_combout  = ( \Equal7~0_combout  & ( (\memaddr_M[7]~DUPLICATE_q  & !memaddr_M[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memaddr_M[7]~DUPLICATE_q ),
	.datad(!memaddr_M[5]),
	.datae(gnd),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~8 .extended_lut = "off";
defparam \Equal7~8 .lut_mask = 64'h000000000F000F00;
defparam \Equal7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \wregval_M[31]~25 (
// Equation(s):
// \wregval_M[31]~25_combout  = ( \wregval_M[5]~2_combout  & ( (!\Equal7~8_combout ) # (!\Equal7~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal7~8_combout ),
	.datad(!\Equal7~7_combout ),
	.datae(gnd),
	.dataf(!\wregval_M[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[31]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[31]~25 .extended_lut = "off";
defparam \wregval_M[31]~25 .lut_mask = 64'h00000000FFF0FFF0;
defparam \wregval_M[31]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \RTval_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[10] .is_wysiwyg = "true";
defparam \RTval_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N43
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~9_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N55
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0C6635D52708802054A2E30FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({\memaddr_M[14]~DUPLICATE_q ,memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],\memaddr_M[7]~DUPLICATE_q ,\memaddr_M[6]~DUPLICATE_q ,memaddr_M[5],\memaddr_M[4]~DUPLICATE_q ,memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~2_combout ,\Selector43~3_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~4_combout ,\Selector47~5_combout ,\Selector48~4_combout ,\Selector49~4_combout ,\Selector50~2_combout ,\Selector51~2_combout ,\Selector52~2_combout ,
\Selector53~5_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian2.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_jlm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N27
cyclonev_lcell_comb \wregval_M[10]~61 (
// Equation(s):
// \wregval_M[10]~61_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \dmem~7_combout  & ( !dmem_rtl_0_bypass[49] ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \dmem~7_combout  & ( !dmem_rtl_0_bypass[49] ) ) ) # 
// ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[50] & (((!dmem_rtl_0_bypass[49])))) # (dmem_rtl_0_bypass[50] & (((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( !\dmem~7_combout  & ( (!dmem_rtl_0_bypass[50] & (((!dmem_rtl_0_bypass[49])))) # (dmem_rtl_0_bypass[50] & 
// (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[50]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[49]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\dmem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~61 .extended_lut = "off";
defparam \wregval_M[10]~61 .lut_mask = 64'hA0E4B1F5F0F0F0F0;
defparam \wregval_M[10]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N39
cyclonev_lcell_comb \wregval_M[10]~62 (
// Equation(s):
// \wregval_M[10]~62_combout  = ( \wregval_M[29]~1_combout  & ( \wregval_M[10]~61_combout  ) ) # ( !\wregval_M[29]~1_combout  & ( \wregval_M[10]~61_combout  & ( ((!\ldmem_M~q  & memaddr_M[10])) # (\wregval_M[31]~25_combout ) ) ) ) # ( 
// \wregval_M[29]~1_combout  & ( !\wregval_M[10]~61_combout  & ( ((!\ldmem_M~q  & memaddr_M[10])) # (\wregval_M[31]~25_combout ) ) ) ) # ( !\wregval_M[29]~1_combout  & ( !\wregval_M[10]~61_combout  & ( ((!\ldmem_M~q  & memaddr_M[10])) # 
// (\wregval_M[31]~25_combout ) ) ) )

	.dataa(!\ldmem_M~q ),
	.datab(!\wregval_M[31]~25_combout ),
	.datac(!memaddr_M[10]),
	.datad(gnd),
	.datae(!\wregval_M[29]~1_combout ),
	.dataf(!\wregval_M[10]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_M[10]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_M[10]~62 .extended_lut = "off";
defparam \wregval_M[10]~62 .lut_mask = 64'h3B3B3B3B3B3BFFFF;
defparam \wregval_M[10]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N50
dffeas \regs[14][10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \regs[10][10]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][10]~q ))) # (\imem~80_combout  & (\regs[6][10]~q )) ) ) ) # ( !\regs[10][10]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & ((\regs[2][10]~q ))) # 
// (\imem~80_combout  & (\regs[6][10]~q )) ) ) ) # ( \regs[10][10]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout ) # (\regs[14][10]~q ) ) ) ) # ( !\regs[10][10]~q  & ( !\imem~87_combout  & ( (\regs[14][10]~q  & \imem~80_combout ) ) ) )

	.dataa(!\regs[14][10]~q ),
	.datab(!\regs[6][10]~q ),
	.datac(!\regs[2][10]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \regs[13][10]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][10]~q )) # (\imem~80_combout  & ((\regs[5][10]~q ))) ) ) ) # ( !\regs[13][10]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & (\regs[1][10]~q )) # 
// (\imem~80_combout  & ((\regs[5][10]~q ))) ) ) ) # ( \regs[13][10]~q  & ( !\imem~87_combout  & ( (\regs[9][10]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[13][10]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & \regs[9][10]~q ) ) ) )

	.dataa(!\regs[1][10]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[5][10]~q ),
	.datad(!\regs[9][10]~q ),
	.datae(!\regs[13][10]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N33
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \regs[7][10]~q  & ( \imem~87_combout  & ( (\regs[3][10]~q ) # (\imem~80_combout ) ) ) ) # ( !\regs[7][10]~q  & ( \imem~87_combout  & ( (!\imem~80_combout  & \regs[3][10]~q ) ) ) ) # ( \regs[7][10]~q  & ( !\imem~87_combout  & ( 
// (!\imem~80_combout  & ((\regs[11][10]~q ))) # (\imem~80_combout  & (\regs[15][10]~q )) ) ) ) # ( !\regs[7][10]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[11][10]~q ))) # (\imem~80_combout  & (\regs[15][10]~q )) ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!\imem~80_combout ),
	.datac(!\regs[11][10]~q ),
	.datad(!\regs[3][10]~q ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N56
dffeas \regs[0][10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[10]~62_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N12
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[4][10]~q  & ( \imem~87_combout  & ( (\imem~80_combout ) # (\regs[0][10]~DUPLICATE_q ) ) ) ) # ( !\regs[4][10]~q  & ( \imem~87_combout  & ( (\regs[0][10]~DUPLICATE_q  & !\imem~80_combout ) ) ) ) # ( \regs[4][10]~q  & ( 
// !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][10]~q ))) # (\imem~80_combout  & (\regs[12][10]~q )) ) ) ) # ( !\regs[4][10]~q  & ( !\imem~87_combout  & ( (!\imem~80_combout  & ((\regs[8][10]~q ))) # (\imem~80_combout  & (\regs[12][10]~q )) ) ) )

	.dataa(!\regs[0][10]~DUPLICATE_q ),
	.datab(!\regs[12][10]~q ),
	.datac(!\regs[8][10]~q ),
	.datad(!\imem~80_combout ),
	.datae(!\regs[4][10]~q ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~3_combout  & ( \Mux21~0_combout  & ( (!\imem~75_combout  & (((\imem~67_combout )) # (\Mux21~2_combout ))) # (\imem~75_combout  & (((!\imem~67_combout ) # (\Mux21~1_combout )))) ) ) ) # ( !\Mux21~3_combout  & ( \Mux21~0_combout 
//  & ( (!\imem~75_combout  & (\Mux21~2_combout  & (!\imem~67_combout ))) # (\imem~75_combout  & (((!\imem~67_combout ) # (\Mux21~1_combout )))) ) ) ) # ( \Mux21~3_combout  & ( !\Mux21~0_combout  & ( (!\imem~75_combout  & (((\imem~67_combout )) # 
// (\Mux21~2_combout ))) # (\imem~75_combout  & (((\imem~67_combout  & \Mux21~1_combout )))) ) ) ) # ( !\Mux21~3_combout  & ( !\Mux21~0_combout  & ( (!\imem~75_combout  & (\Mux21~2_combout  & (!\imem~67_combout ))) # (\imem~75_combout  & (((\imem~67_combout  
// & \Mux21~1_combout )))) ) ) )

	.dataa(!\imem~75_combout ),
	.datab(!\Mux21~2_combout ),
	.datac(!\imem~67_combout ),
	.datad(!\Mux21~1_combout ),
	.datae(!\Mux21~3_combout ),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N38
dffeas \aluin1_A[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N24
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \Add1~53_sumout  & ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & ((\dojump~combout ))) # (\dobranch~0_combout  & (\Add0~53_sumout )) ) ) ) # ( !\Add1~53_sumout  & ( \Selector56~10_combout  & ( (\Add0~53_sumout  & 
// \dobranch~0_combout ) ) ) ) # ( \Add1~53_sumout  & ( !\Selector56~10_combout  & ( \dojump~combout  ) ) )

	.dataa(!\Add0~53_sumout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\dojump~combout ),
	.datad(gnd),
	.datae(!\Add1~53_sumout ),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h00000F0F11111D1D;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N15
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \PC~26_combout  ) # ( !\PC~26_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[10]))) # (\stall~combout  & (\Add2~69_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~69_sumout ),
	.datad(!PC[10]),
	.datae(gnd),
	.dataf(!\PC~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N16
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( PC[11] ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N39
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & ((\Add1~49_sumout )))) # (\dobranch~0_combout  & (((\Add0~49_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~49_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~49_sumout ),
	.datad(!\Add1~49_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h0055005503470347;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N12
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \PC~24_combout  ) # ( !\PC~24_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[11]))) # (\stall~combout  & (\Add2~65_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~65_sumout ),
	.datad(!PC[11]),
	.datae(gnd),
	.dataf(!\PC~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N14
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add2~66  ))
// \Add2~110  = CARRY(( PC[12] ) + ( GND ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & (\Add1~45_sumout ))) # (\dobranch~0_combout  & (((\Add0~45_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~45_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~45_sumout ),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h0505050504370437;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \mispred~combout  & ( \PC~22_combout  ) ) # ( !\mispred~combout  & ( ((!\stall~combout  & (\PC[12]~DUPLICATE_q )) # (\stall~combout  & ((\Add2~109_sumout )))) # (\PC~22_combout ) ) )

	.dataa(!\PC[12]~DUPLICATE_q ),
	.datab(!\stall~combout ),
	.datac(!\Add2~109_sumout ),
	.datad(!\PC~22_combout ),
	.datae(gnd),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h47FF47FF00FF00FF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( PC[13] ) + ( GND ) + ( \Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N9
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & (\Add1~41_sumout ))) # (\dobranch~0_combout  & (((\Add0~41_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~41_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~41_sumout ),
	.datad(!\Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0505050504370437;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N51
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \PC~20_combout  ) # ( !\PC~20_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[13]))) # (\stall~combout  & (\Add2~105_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~105_sumout ),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(!\PC~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N53
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & (\Add1~37_sumout ))) # (\dobranch~0_combout  & (((\Add0~37_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~37_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~37_sumout ),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h0505050504370437;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \PC~18_combout  ) # ( !\PC~18_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[14]))) # (\stall~combout  & (\Add2~93_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~93_sumout ),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!\PC~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y13_N56
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( !\PC[12]~DUPLICATE_q  & ( !PC[15] & ( (!PC[14] & (!PC[10] & (!PC[13] & !PC[11]))) ) ) )

	.dataa(!PC[14]),
	.datab(!PC[10]),
	.datac(!PC[13]),
	.datad(!PC[11]),
	.datae(!\PC[12]~DUPLICATE_q ),
	.dataf(!PC[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h8000000000000000;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( \imem~5_combout  & ( !PC[8] $ (PC[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h00000000F00FF00F;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \imem~100_combout  & ( \imem~40_combout  & ( (!PC[9]) # (!\imem~99_combout ) ) ) ) # ( !\imem~100_combout  & ( \imem~40_combout  & ( (PC[9] & !\imem~99_combout ) ) ) ) # ( \imem~100_combout  & ( !\imem~40_combout  ) ) # ( 
// !\imem~100_combout  & ( !\imem~40_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!\imem~99_combout ),
	.datae(!\imem~100_combout ),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'hFFFFFFFF0F00FFF0;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N41
dffeas \sxtimm_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sxtimm_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sxtimm_A[1] .is_wysiwyg = "true";
defparam \sxtimm_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N27
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \Add0~17_sumout  & ( (!\dojump~combout  & (\dobranch~0_combout  & ((\Selector56~10_combout )))) # (\dojump~combout  & (((\dobranch~0_combout  & \Selector56~10_combout )) # (\Add1~17_sumout ))) ) ) # ( !\Add0~17_sumout  & ( 
// (\dojump~combout  & (\Add1~17_sumout  & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h0504050405370537;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N3
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \PC~8_combout  ) # ( !\PC~8_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[3]))) # (\stall~combout  & (\Add2~9_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~9_sumout ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!\PC~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N4
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add2~10  ))
// \Add2~118  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & (\Add1~21_sumout ))) # (\dobranch~0_combout  & (((\Add0~21_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~21_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h0505050504370437;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N3
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \PC~10_combout  ) # ( !\PC~10_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[4]))) # (\stall~combout  & (\Add2~117_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~117_sumout ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add2~118  ))
// \Add2~2  = CARRY(( \PC[5]~DUPLICATE_q  ) + ( GND ) + ( \Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N27
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & (\Add1~13_sumout ))) # (\dobranch~0_combout  & (((\Add0~13_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~13_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h0505050504370437;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \PC~6_combout  ) # ( !\PC~6_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[5]))) # (\stall~combout  & (\Add2~1_sumout )))) ) )

	.dataa(!\stall~combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~1_sumout ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\PC~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h048C048CFFFFFFFF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \Add1~5_sumout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((!\Selector56~10_combout  & (\dojump~combout )) # (\Selector56~10_combout  & ((\Add0~5_sumout ))))) ) ) # ( !\Add1~5_sumout  & ( 
// (\dobranch~0_combout  & (\Add0~5_sumout  & \Selector56~10_combout )) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h0003000355475547;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N51
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \PC~2_combout  ) # ( !\PC~2_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((\PC[6]~DUPLICATE_q ))) # (\stall~combout  & (\Add2~5_sumout )))) ) )

	.dataa(!\Add2~5_sumout ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\mispred~combout ),
	.datad(!\stall~combout ),
	.datae(gnd),
	.dataf(!\PC~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h30503050FFFFFFFF;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N52
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N15
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add2~6  ))
// \Add2~114  = CARRY(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N48
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & ((\Add1~29_sumout )))) # (\dobranch~0_combout  & (((\Add0~29_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~29_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h0055005503470347;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \PC~14_combout  ) # ( !\PC~14_combout  & ( (!\mispred~combout  & ((!\stall~combout  & ((PC[7]))) # (\stall~combout  & (\Add2~113_sumout )))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\stall~combout ),
	.datac(!\Add2~113_sumout ),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\PC~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout  & ((\Add1~25_sumout )))) # (\dobranch~0_combout  & (((\Add0~25_sumout )))) ) ) # ( !\Selector56~10_combout  & ( (\dojump~combout  & \Add1~25_sumout ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0055005503470347;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( PC[8] & ( \stall~combout  & ( (!\PC~12_combout  & ((!\Add2~77_sumout ) # (\mispred~combout ))) ) ) ) # ( !PC[8] & ( \stall~combout  & ( (!\PC~12_combout  & ((!\Add2~77_sumout ) # (\mispred~combout ))) ) ) ) # ( PC[8] & ( 
// !\stall~combout  & ( !\PC~12_combout  ) ) ) # ( !PC[8] & ( !\stall~combout  & ( (\mispred~combout  & !\PC~12_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Add2~77_sumout ),
	.datac(!\mispred~combout ),
	.datad(!\PC~12_combout ),
	.datae(!PC[8]),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h0F00FF00CF00CF00;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N37
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (\PC[3]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (PC[7] & (\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h0000010000200008;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \imem~39_combout  & ( \imem~30_combout  & ( (\imem~5_combout  & (!PC[9] $ (PC[8]))) ) ) ) # ( !\imem~39_combout  & ( \imem~30_combout  & ( (!PC[9] & (!PC[8] & (\imem~5_combout  & \imem~38_combout ))) ) ) ) # ( \imem~39_combout  
// & ( !\imem~30_combout  & ( (!PC[9] & (!PC[8] & (\imem~5_combout  & \imem~38_combout ))) ) ) ) # ( !\imem~39_combout  & ( !\imem~30_combout  & ( (!PC[9] & (!PC[8] & (\imem~5_combout  & \imem~38_combout ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!\imem~5_combout ),
	.datad(!\imem~38_combout ),
	.datae(!\imem~39_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0008000800080909;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem~53_combout  & ( (!\imem~46_combout  & \imem~24_combout ) ) ) # ( !\imem~53_combout  & ( (!\imem~46_combout  & (\imem~24_combout  & !\imem~21_combout )) # (\imem~46_combout  & (!\imem~24_combout  & \imem~21_combout )) ) )

	.dataa(!\imem~46_combout ),
	.datab(gnd),
	.datac(!\imem~24_combout ),
	.datad(!\imem~21_combout ),
	.datae(gnd),
	.dataf(!\imem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h0A500A500A0A0A0A;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \aluimm_D~0 (
// Equation(s):
// \aluimm_D~0_combout  = ( \imem~24_combout  & ( !\imem~46_combout  & ( (\Selector19~0_combout  & (!\imem~28_combout  & !\imem~21_combout )) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\imem~28_combout ),
	.datac(!\imem~21_combout ),
	.datad(gnd),
	.datae(!\imem~24_combout ),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~0 .extended_lut = "off";
defparam \aluimm_D~0 .lut_mask = 64'h0000404000000000;
defparam \aluimm_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \aluimm_D~1 (
// Equation(s):
// \aluimm_D~1_combout  = ( \WideOr2~0_combout  & ( \aluimm_D~0_combout  & ( ((!\imem~29_combout  & (!\Selector19~0_combout )) # (\imem~29_combout  & ((\ldmem_D~0_combout )))) # (\imem~53_combout ) ) ) ) # ( !\WideOr2~0_combout  & ( \aluimm_D~0_combout  & ( 
// ((\imem~29_combout  & \ldmem_D~0_combout )) # (\imem~53_combout ) ) ) ) # ( \WideOr2~0_combout  & ( !\aluimm_D~0_combout  & ( (!\imem~29_combout  & (!\Selector19~0_combout )) # (\imem~29_combout  & (((\ldmem_D~0_combout  & !\imem~53_combout )))) ) ) ) # ( 
// !\WideOr2~0_combout  & ( !\aluimm_D~0_combout  & ( (\imem~29_combout  & (\ldmem_D~0_combout  & !\imem~53_combout )) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\imem~29_combout ),
	.datac(!\ldmem_D~0_combout ),
	.datad(!\imem~53_combout ),
	.datae(!\WideOr2~0_combout ),
	.dataf(!\aluimm_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~1 .extended_lut = "off";
defparam \aluimm_D~1 .lut_mask = 64'h03008B8803FF8BFF;
defparam \aluimm_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( \imem~49_combout  & ( \Mux32~4_combout  ) ) # ( !\imem~49_combout  & ( \Mux32~4_combout  & ( (!\aluimm_D~1_combout ) # ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall~combout ) # (\mispred~combout ))) ) ) ) # ( 
// \imem~49_combout  & ( !\Mux32~4_combout  & ( (\aluimm_D~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\stall~combout  & !\mispred~combout ))) ) ) )

	.dataa(!\aluimm_D~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\stall~combout ),
	.datad(!\mispred~combout ),
	.datae(!\imem~49_combout ),
	.dataf(!\Mux32~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h00000100FEFFFFFF;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N56
dffeas \aluin2_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluin2_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31] .is_wysiwyg = "true";
defparam \aluin2_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( aluin1_A[31] & ( \aluin1_A[29]~DUPLICATE_q  & ( (aluin2_A[31] & (aluin2_A[29] & (!\aluin2_A[30]~DUPLICATE_q  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[31] & ( \aluin1_A[29]~DUPLICATE_q  & ( (!aluin2_A[31] & (aluin2_A[29] 
// & (!\aluin2_A[30]~DUPLICATE_q  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[31] & ( !\aluin1_A[29]~DUPLICATE_q  & ( (aluin2_A[31] & (!aluin2_A[29] & (!\aluin2_A[30]~DUPLICATE_q  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[31] & ( 
// !\aluin1_A[29]~DUPLICATE_q  & ( (!aluin2_A[31] & (!aluin2_A[29] & (!\aluin2_A[30]~DUPLICATE_q  $ (\aluin1_A[30]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[31]),
	.datab(!aluin2_A[29]),
	.datac(!\aluin2_A[30]~DUPLICATE_q ),
	.datad(!\aluin1_A[30]~DUPLICATE_q ),
	.datae(!aluin1_A[31]),
	.dataf(!\aluin1_A[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h8008400420021001;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( \alufunc_A[0]~DUPLICATE_q  & ( (\Equal4~6_combout  & (!alufunc_A[2] & !alufunc_A[1])) ) )

	.dataa(gnd),
	.datab(!\Equal4~6_combout ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(!\alufunc_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'h0000000030003000;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( !\alufunc_A[4]~DUPLICATE_q  & ( (alufunc_A[3] & !alufunc_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!\alufunc_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h0F000F0000000000;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N51
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( aluin1_A[26] & ( (\aluin2_A[26]~DUPLICATE_q  & (aluin2_A[25] & !aluin1_A[25])) ) ) # ( !aluin1_A[26] & ( ((aluin2_A[25] & !aluin1_A[25])) # (\aluin2_A[26]~DUPLICATE_q ) ) )

	.dataa(!\aluin2_A[26]~DUPLICATE_q ),
	.datab(!aluin2_A[25]),
	.datac(!aluin1_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h7575757510101010;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N33
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \LessThan0~14_combout  & ( (!\aluin2_A[28]~DUPLICATE_q  & (!\aluin1_A[28]~DUPLICATE_q  & ((!\aluin1_A[27]~DUPLICATE_q ) # (\aluin2_A[27]~DUPLICATE_q )))) # (\aluin2_A[28]~DUPLICATE_q  & ((!\aluin1_A[27]~DUPLICATE_q ) # 
// ((!\aluin1_A[28]~DUPLICATE_q ) # (\aluin2_A[27]~DUPLICATE_q )))) ) ) # ( !\LessThan0~14_combout  & ( (!\aluin2_A[28]~DUPLICATE_q  & (!\aluin1_A[27]~DUPLICATE_q  & (\aluin2_A[27]~DUPLICATE_q  & !\aluin1_A[28]~DUPLICATE_q ))) # (\aluin2_A[28]~DUPLICATE_q  & 
// ((!\aluin1_A[28]~DUPLICATE_q ) # ((!\aluin1_A[27]~DUPLICATE_q  & \aluin2_A[27]~DUPLICATE_q )))) ) )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(!\aluin2_A[27]~DUPLICATE_q ),
	.datac(!\aluin2_A[28]~DUPLICATE_q ),
	.datad(!\aluin1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h2F022F02BF0BBF0B;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N15
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \aluin1_A[27]~DUPLICATE_q  & ( (\aluin2_A[27]~DUPLICATE_q  & (!\aluin1_A[28]~DUPLICATE_q  $ (\aluin2_A[28]~DUPLICATE_q ))) ) ) # ( !\aluin1_A[27]~DUPLICATE_q  & ( (!\aluin2_A[27]~DUPLICATE_q  & (!\aluin1_A[28]~DUPLICATE_q  $ 
// (\aluin2_A[28]~DUPLICATE_q ))) ) )

	.dataa(!\aluin1_A[28]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[27]~DUPLICATE_q ),
	.datad(!\aluin2_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin1_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = ( aluin1_A[22] & ( \aluin1_A[23]~DUPLICATE_q  & ( (aluin2_A[23] & aluin2_A[22]) ) ) ) # ( !aluin1_A[22] & ( \aluin1_A[23]~DUPLICATE_q  & ( (aluin2_A[23] & !aluin2_A[22]) ) ) ) # ( aluin1_A[22] & ( !\aluin1_A[23]~DUPLICATE_q  & ( 
// (!aluin2_A[23] & aluin2_A[22]) ) ) ) # ( !aluin1_A[22] & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!aluin2_A[23] & !aluin2_A[22]) ) ) )

	.dataa(!aluin2_A[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[22]),
	.datae(!aluin1_A[22]),
	.dataf(!\aluin1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~7 .extended_lut = "off";
defparam \Equal4~7 .lut_mask = 64'hAA0000AA55000055;
defparam \Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = ( aluin1_A[24] & ( (aluin2_A[24] & (!aluin2_A[25] $ (aluin1_A[25]))) ) ) # ( !aluin1_A[24] & ( (!aluin2_A[24] & (!aluin2_A[25] $ (aluin1_A[25]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[25]),
	.datac(!aluin2_A[24]),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(!aluin1_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~8 .extended_lut = "off";
defparam \Equal4~8 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N45
cyclonev_lcell_comb \Equal4~13 (
// Equation(s):
// \Equal4~13_combout  = ( \Equal4~8_combout  & ( (\LessThan1~4_combout  & (\Equal4~7_combout  & (!\aluin2_A[26]~DUPLICATE_q  $ (\aluin1_A[26]~DUPLICATE_q )))) ) )

	.dataa(!\aluin2_A[26]~DUPLICATE_q ),
	.datab(!\LessThan1~4_combout ),
	.datac(!\aluin1_A[26]~DUPLICATE_q ),
	.datad(!\Equal4~7_combout ),
	.datae(gnd),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~13 .extended_lut = "off";
defparam \Equal4~13 .lut_mask = 64'h0000000000210021;
defparam \Equal4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( aluin2_A[22] & ( \aluin1_A[23]~DUPLICATE_q  & ( (!aluin1_A[24] & (((aluin2_A[23] & !aluin1_A[22])) # (\aluin2_A[24]~DUPLICATE_q ))) # (aluin1_A[24] & (aluin2_A[23] & (!aluin1_A[22] & \aluin2_A[24]~DUPLICATE_q ))) ) ) ) # ( 
// !aluin2_A[22] & ( \aluin1_A[23]~DUPLICATE_q  & ( (!aluin1_A[24] & \aluin2_A[24]~DUPLICATE_q ) ) ) ) # ( aluin2_A[22] & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!aluin1_A[24] & (((!aluin1_A[22]) # (\aluin2_A[24]~DUPLICATE_q )) # (aluin2_A[23]))) # (aluin1_A[24] 
// & (\aluin2_A[24]~DUPLICATE_q  & ((!aluin1_A[22]) # (aluin2_A[23])))) ) ) ) # ( !aluin2_A[22] & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!aluin2_A[23] & (!aluin1_A[24] & \aluin2_A[24]~DUPLICATE_q )) # (aluin2_A[23] & ((!aluin1_A[24]) # (\aluin2_A[24]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!aluin2_A[23]),
	.datab(!aluin1_A[24]),
	.datac(!aluin1_A[22]),
	.datad(!\aluin2_A[24]~DUPLICATE_q ),
	.datae(!aluin2_A[22]),
	.dataf(!\aluin1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h44DDC4FD00CC40DC;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \Equal4~12 (
// Equation(s):
// \Equal4~12_combout  = ( aluin2_A[25] & ( (\LessThan1~4_combout  & (aluin1_A[25] & (!\aluin2_A[26]~DUPLICATE_q  $ (aluin1_A[26])))) ) ) # ( !aluin2_A[25] & ( (\LessThan1~4_combout  & (!aluin1_A[25] & (!\aluin2_A[26]~DUPLICATE_q  $ (aluin1_A[26])))) ) )

	.dataa(!\aluin2_A[26]~DUPLICATE_q ),
	.datab(!\LessThan1~4_combout ),
	.datac(!aluin1_A[26]),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(!aluin2_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~12 .extended_lut = "off";
defparam \Equal4~12 .lut_mask = 64'h2100210000210021;
defparam \Equal4~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N50
dffeas \aluin1_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14] .is_wysiwyg = "true";
defparam \aluin1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( aluin1_A[14] & ( (\aluin2_A[14]~DUPLICATE_q  & (!\aluin2_A[15]~DUPLICATE_q  $ (aluin1_A[15]))) ) ) # ( !aluin1_A[14] & ( (!\aluin2_A[14]~DUPLICATE_q  & (!\aluin2_A[15]~DUPLICATE_q  $ (aluin1_A[15]))) ) )

	.dataa(!\aluin2_A[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin2_A[15]~DUPLICATE_q ),
	.datad(!aluin1_A[15]),
	.datae(gnd),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \aluin1_A[12]~DUPLICATE_q  & ( (aluin2_A[12] & (!aluin2_A[13] $ (aluin1_A[13]))) ) ) # ( !\aluin1_A[12]~DUPLICATE_q  & ( (!aluin2_A[12] & (!aluin2_A[13] $ (aluin1_A[13]))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[12]),
	.datac(!aluin2_A[13]),
	.datad(!aluin1_A[13]),
	.datae(gnd),
	.dataf(!\aluin1_A[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'hC00CC00C30033003;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \LessThan1~3_combout  & ( \Equal4~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal4~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0000000033333333;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N27
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( aluin1_A[21] & ( (\aluin2_A[21]~DUPLICATE_q  & (!\aluin1_A[20]~DUPLICATE_q  $ (\aluin2_A[20]~DUPLICATE_q ))) ) ) # ( !aluin1_A[21] & ( (!\aluin2_A[21]~DUPLICATE_q  & (!\aluin1_A[20]~DUPLICATE_q  $ (\aluin2_A[20]~DUPLICATE_q ))) ) 
// )

	.dataa(gnd),
	.datab(!\aluin1_A[20]~DUPLICATE_q ),
	.datac(!\aluin2_A[21]~DUPLICATE_q ),
	.datad(!\aluin2_A[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \aluin1_A[17]~DUPLICATE_q  & ( (!\aluin1_A[16]~DUPLICATE_q  & (aluin2_A[16] & \aluin2_A[17]~DUPLICATE_q )) ) ) # ( !\aluin1_A[17]~DUPLICATE_q  & ( ((!\aluin1_A[16]~DUPLICATE_q  & aluin2_A[16])) # (\aluin2_A[17]~DUPLICATE_q ) ) )

	.dataa(!\aluin1_A[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[16]),
	.datad(!\aluin2_A[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin1_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h0AFF0AFF000A000A;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \LessThan1~0_combout  & ( \LessThan0~8_combout  & ( (!\aluin2_A[19]~DUPLICATE_q  & (!aluin1_A[19] & ((!\aluin1_A[18]~DUPLICATE_q ) # (aluin2_A[18])))) # (\aluin2_A[19]~DUPLICATE_q  & (((!\aluin1_A[18]~DUPLICATE_q ) # 
// (!aluin1_A[19])) # (aluin2_A[18]))) ) ) ) # ( \LessThan1~0_combout  & ( !\LessThan0~8_combout  & ( (!\aluin2_A[19]~DUPLICATE_q  & (aluin2_A[18] & (!\aluin1_A[18]~DUPLICATE_q  & !aluin1_A[19]))) # (\aluin2_A[19]~DUPLICATE_q  & ((!aluin1_A[19]) # 
// ((aluin2_A[18] & !\aluin1_A[18]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A[19]~DUPLICATE_q ),
	.datab(!aluin2_A[18]),
	.datac(!\aluin1_A[18]~DUPLICATE_q ),
	.datad(!aluin1_A[19]),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h000075100000F751;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N57
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( aluin1_A[21] & ( (\aluin2_A[20]~DUPLICATE_q  & (!\aluin1_A[20]~DUPLICATE_q  & \aluin2_A[21]~DUPLICATE_q )) ) ) # ( !aluin1_A[21] & ( ((\aluin2_A[20]~DUPLICATE_q  & !\aluin1_A[20]~DUPLICATE_q )) # (\aluin2_A[21]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[20]~DUPLICATE_q ),
	.datac(!\aluin1_A[20]~DUPLICATE_q ),
	.datad(!\aluin2_A[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h30FF30FF00300030;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[11]~DUPLICATE_q  & ( (!\aluin1_A[11]~DUPLICATE_q ) # ((aluin2_A[10] & !\aluin1_A[10]~DUPLICATE_q )) ) ) # ( !\aluin2_A[11]~DUPLICATE_q  & ( (!\aluin1_A[11]~DUPLICATE_q  & (aluin2_A[10] & !\aluin1_A[10]~DUPLICATE_q )) ) 
// )

	.dataa(!\aluin1_A[11]~DUPLICATE_q ),
	.datab(!aluin2_A[10]),
	.datac(gnd),
	.datad(!\aluin1_A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h22002200BBAABBAA;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \aluin1_A[12]~DUPLICATE_q  & ( \aluin2_A[13]~DUPLICATE_q  & ( !aluin1_A[13] ) ) ) # ( !\aluin1_A[12]~DUPLICATE_q  & ( \aluin2_A[13]~DUPLICATE_q  & ( (!aluin1_A[13]) # (aluin2_A[12]) ) ) ) # ( !\aluin1_A[12]~DUPLICATE_q  & ( 
// !\aluin2_A[13]~DUPLICATE_q  & ( (!aluin1_A[13] & aluin2_A[12]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[13]),
	.datad(!aluin2_A[12]),
	.datae(!\aluin1_A[12]~DUPLICATE_q ),
	.dataf(!\aluin2_A[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h00F00000F0FFF0F0;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N54
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( \LessThan0~10_combout  & ( (!\aluin2_A[15]~DUPLICATE_q  & (!aluin1_A[15] & ((!aluin1_A[14]) # (\aluin2_A[14]~DUPLICATE_q )))) # (\aluin2_A[15]~DUPLICATE_q  & ((!aluin1_A[14]) # ((!aluin1_A[15]) # (\aluin2_A[14]~DUPLICATE_q )))) 
// ) ) # ( !\LessThan0~10_combout  & ( (!\aluin2_A[15]~DUPLICATE_q  & (!aluin1_A[14] & (\aluin2_A[14]~DUPLICATE_q  & !aluin1_A[15]))) # (\aluin2_A[15]~DUPLICATE_q  & ((!aluin1_A[15]) # ((!aluin1_A[14] & \aluin2_A[14]~DUPLICATE_q )))) ) )

	.dataa(!aluin1_A[14]),
	.datab(!\aluin2_A[15]~DUPLICATE_q ),
	.datac(!\aluin2_A[14]~DUPLICATE_q ),
	.datad(!aluin1_A[15]),
	.datae(gnd),
	.dataf(!\LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h3B023B02BF23BF23;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N3
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \aluin1_A[16]~DUPLICATE_q  & ( (aluin2_A[16] & (!\aluin2_A[17]~DUPLICATE_q  $ (\aluin1_A[17]~DUPLICATE_q ))) ) ) # ( !\aluin1_A[16]~DUPLICATE_q  & ( (!aluin2_A[16] & (!\aluin2_A[17]~DUPLICATE_q  $ (\aluin1_A[17]~DUPLICATE_q ))) ) 
// )

	.dataa(!\aluin2_A[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[17]~DUPLICATE_q ),
	.datad(!aluin2_A[16]),
	.datae(gnd),
	.dataf(!\aluin1_A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( aluin1_A[19] & ( (\aluin2_A[19]~DUPLICATE_q  & (!\aluin2_A[18]~DUPLICATE_q  $ (\aluin1_A[18]~DUPLICATE_q ))) ) ) # ( !aluin1_A[19] & ( (!\aluin2_A[19]~DUPLICATE_q  & (!\aluin2_A[18]~DUPLICATE_q  $ (\aluin1_A[18]~DUPLICATE_q ))) ) 
// )

	.dataa(gnd),
	.datab(!\aluin2_A[18]~DUPLICATE_q ),
	.datac(!\aluin2_A[19]~DUPLICATE_q ),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \LessThan1~1_combout  & ( (\LessThan1~0_combout  & \LessThan1~2_combout ) ) )

	.dataa(!\LessThan1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h0000000000550055;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N51
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( !\LessThan0~11_combout  & ( \LessThan1~5_combout  & ( (!\LessThan0~9_combout  & (!\LessThan0~12_combout  & ((!\LessThan1~6_combout ) # (!\LessThan0~7_combout )))) ) ) ) # ( \LessThan0~11_combout  & ( !\LessThan1~5_combout  & ( 
// (!\LessThan0~9_combout  & !\LessThan0~12_combout ) ) ) ) # ( !\LessThan0~11_combout  & ( !\LessThan1~5_combout  & ( (!\LessThan0~9_combout  & !\LessThan0~12_combout ) ) ) )

	.dataa(!\LessThan1~6_combout ),
	.datab(!\LessThan0~9_combout ),
	.datac(!\LessThan0~12_combout ),
	.datad(!\LessThan0~7_combout ),
	.datae(!\LessThan0~11_combout ),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'hC0C0C0C0C0800000;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \aluin1_A[9]~DUPLICATE_q  & ( (\aluin2_A[9]~DUPLICATE_q  & (!\aluin1_A[8]~DUPLICATE_q  $ (\aluin2_A[8]~DUPLICATE_q ))) ) ) # ( !\aluin1_A[9]~DUPLICATE_q  & ( (!\aluin2_A[9]~DUPLICATE_q  & (!\aluin1_A[8]~DUPLICATE_q  $ 
// (\aluin2_A[8]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[9]~DUPLICATE_q ),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!\aluin2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin1_A[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hC00CC00C30033003;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( aluin1_A[7] & ( \aluin1_A[6]~DUPLICATE_q  & ( (\aluin2_A[7]~DUPLICATE_q  & aluin2_A[6]) ) ) ) # ( !aluin1_A[7] & ( \aluin1_A[6]~DUPLICATE_q  & ( (!\aluin2_A[7]~DUPLICATE_q  & aluin2_A[6]) ) ) ) # ( aluin1_A[7] & ( 
// !\aluin1_A[6]~DUPLICATE_q  & ( (\aluin2_A[7]~DUPLICATE_q  & !aluin2_A[6]) ) ) ) # ( !aluin1_A[7] & ( !\aluin1_A[6]~DUPLICATE_q  & ( (!\aluin2_A[7]~DUPLICATE_q  & !aluin2_A[6]) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin2_A[6]),
	.datae(!aluin1_A[7]),
	.dataf(!\aluin1_A[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'hCC00330000CC0033;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( \LessThan0~0_combout  & ( \Equal4~1_combout  & ( (!\aluin1_A[5]~DUPLICATE_q  & (!\aluin2_A[5]~DUPLICATE_q  & (!aluin1_A[4] $ (aluin2_A[4])))) # (\aluin1_A[5]~DUPLICATE_q  & (\aluin2_A[5]~DUPLICATE_q  & (!aluin1_A[4] $ 
// (aluin2_A[4])))) ) ) )

	.dataa(!\aluin1_A[5]~DUPLICATE_q ),
	.datab(!\aluin2_A[5]~DUPLICATE_q ),
	.datac(!aluin1_A[4]),
	.datad(!aluin2_A[4]),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h0000000000009009;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (!\aluin1_A[11]~DUPLICATE_q  & (!\aluin2_A[11]~DUPLICATE_q  & (!aluin2_A[10] $ (\aluin1_A[10]~DUPLICATE_q )))) # (\aluin1_A[11]~DUPLICATE_q  & (\aluin2_A[11]~DUPLICATE_q  & (!aluin2_A[10] $ (\aluin1_A[10]~DUPLICATE_q ))))

	.dataa(!\aluin1_A[11]~DUPLICATE_q ),
	.datab(!aluin2_A[10]),
	.datac(!\aluin1_A[10]~DUPLICATE_q ),
	.datad(!\aluin2_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h8241824182418241;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( \LessThan1~2_combout  & ( \Equal4~4_combout  & ( (\LessThan1~0_combout  & (\LessThan1~3_combout  & (\LessThan1~1_combout  & \Equal4~3_combout ))) ) ) )

	.dataa(!\LessThan1~0_combout ),
	.datab(!\LessThan1~3_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\Equal4~3_combout ),
	.datae(!\LessThan1~2_combout ),
	.dataf(!\Equal4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h0000000000000001;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N43
dffeas \aluin1_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2] .is_wysiwyg = "true";
defparam \aluin1_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( aluin1_A[0] & ( (!\aluin1_A[1]~DUPLICATE_q  & aluin2_A[1]) ) ) # ( !aluin1_A[0] & ( (!\aluin2_A[0]~DUPLICATE_q  & (!\aluin1_A[1]~DUPLICATE_q  & aluin2_A[1])) # (\aluin2_A[0]~DUPLICATE_q  & ((!\aluin1_A[1]~DUPLICATE_q ) # 
// (aluin2_A[1]))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(!\aluin1_A[1]~DUPLICATE_q ),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \LessThan0~1_combout  & ( (!\aluin1_A[3]~DUPLICATE_q  & (((!aluin1_A[2]) # (\aluin2_A[2]~DUPLICATE_q )) # (\aluin2_A[3]~DUPLICATE_q ))) # (\aluin1_A[3]~DUPLICATE_q  & (\aluin2_A[3]~DUPLICATE_q  & ((!aluin1_A[2]) # 
// (\aluin2_A[2]~DUPLICATE_q )))) ) ) # ( !\LessThan0~1_combout  & ( (!\aluin1_A[3]~DUPLICATE_q  & (((\aluin2_A[2]~DUPLICATE_q  & !aluin1_A[2])) # (\aluin2_A[3]~DUPLICATE_q ))) # (\aluin1_A[3]~DUPLICATE_q  & (\aluin2_A[3]~DUPLICATE_q  & 
// (\aluin2_A[2]~DUPLICATE_q  & !aluin1_A[2]))) ) )

	.dataa(!\aluin1_A[3]~DUPLICATE_q ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\aluin2_A[2]~DUPLICATE_q ),
	.datad(!aluin1_A[2]),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h2B222B22BB2BBB2B;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \aluin1_A[8]~DUPLICATE_q  & ( (\aluin2_A[9]~DUPLICATE_q  & !\aluin1_A[9]~DUPLICATE_q ) ) ) # ( !\aluin1_A[8]~DUPLICATE_q  & ( (!\aluin2_A[9]~DUPLICATE_q  & (!\aluin1_A[9]~DUPLICATE_q  & \aluin2_A[8]~DUPLICATE_q )) # 
// (\aluin2_A[9]~DUPLICATE_q  & ((!\aluin1_A[9]~DUPLICATE_q ) # (\aluin2_A[8]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[9]~DUPLICATE_q ),
	.datac(!\aluin1_A[9]~DUPLICATE_q ),
	.datad(!\aluin2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin1_A[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h30F330F330303030;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( aluin1_A[4] & ( (\aluin2_A[5]~DUPLICATE_q  & !\aluin1_A[5]~DUPLICATE_q ) ) ) # ( !aluin1_A[4] & ( (!\aluin2_A[5]~DUPLICATE_q  & (!\aluin1_A[5]~DUPLICATE_q  & aluin2_A[4])) # (\aluin2_A[5]~DUPLICATE_q  & 
// ((!\aluin1_A[5]~DUPLICATE_q ) # (aluin2_A[4]))) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[5]~DUPLICATE_q ),
	.datac(!\aluin1_A[5]~DUPLICATE_q ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h30F330F330303030;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N39
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \LessThan0~0_combout  & ( \LessThan0~4_combout  & ( (!\aluin2_A[7]~DUPLICATE_q  & (!aluin1_A[7] & ((!\aluin1_A[6]~DUPLICATE_q ) # (\aluin2_A[6]~DUPLICATE_q )))) # (\aluin2_A[7]~DUPLICATE_q  & ((!\aluin1_A[6]~DUPLICATE_q ) # 
// ((!aluin1_A[7]) # (\aluin2_A[6]~DUPLICATE_q )))) ) ) ) # ( \LessThan0~0_combout  & ( !\LessThan0~4_combout  & ( (!\aluin2_A[7]~DUPLICATE_q  & (!\aluin1_A[6]~DUPLICATE_q  & (\aluin2_A[6]~DUPLICATE_q  & !aluin1_A[7]))) # (\aluin2_A[7]~DUPLICATE_q  & 
// ((!aluin1_A[7]) # ((!\aluin1_A[6]~DUPLICATE_q  & \aluin2_A[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin1_A[6]~DUPLICATE_q ),
	.datab(!\aluin2_A[7]~DUPLICATE_q ),
	.datac(!\aluin2_A[6]~DUPLICATE_q ),
	.datad(!aluin1_A[7]),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h00003B020000BF23;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \LessThan0~5_combout  & ( \Equal4~5_combout  ) ) # ( !\LessThan0~5_combout  & ( (\Equal4~5_combout  & (((\Equal4~2_combout  & \LessThan0~2_combout )) # (\LessThan0~3_combout ))) ) )

	.dataa(!\Equal4~2_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\LessThan0~2_combout ),
	.datad(!\LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h0133013333333333;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \LessThan0~13_combout  & ( \LessThan0~6_combout  & ( (!\LessThan0~15_combout  & (!\Equal4~13_combout  & ((!\LessThan0~16_combout ) # (!\Equal4~12_combout )))) ) ) ) # ( !\LessThan0~13_combout  & ( \LessThan0~6_combout  & ( 
// (!\LessThan0~15_combout  & (!\Equal4~13_combout  & ((!\LessThan0~16_combout ) # (!\Equal4~12_combout )))) ) ) ) # ( \LessThan0~13_combout  & ( !\LessThan0~6_combout  & ( (!\LessThan0~15_combout  & ((!\LessThan0~16_combout ) # (!\Equal4~12_combout ))) ) ) 
// ) # ( !\LessThan0~13_combout  & ( !\LessThan0~6_combout  & ( (!\LessThan0~15_combout  & (!\Equal4~13_combout  & ((!\LessThan0~16_combout ) # (!\Equal4~12_combout )))) ) ) )

	.dataa(!\LessThan0~15_combout ),
	.datab(!\Equal4~13_combout ),
	.datac(!\LessThan0~16_combout ),
	.datad(!\Equal4~12_combout ),
	.datae(!\LessThan0~13_combout ),
	.dataf(!\LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h8880AAA088808880;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( aluin2_A[13] & ( (aluin1_A[13] & (\aluin1_A[12]~DUPLICATE_q  & !aluin2_A[12])) ) ) # ( !aluin2_A[13] & ( ((\aluin1_A[12]~DUPLICATE_q  & !aluin2_A[12])) # (aluin1_A[13]) ) )

	.dataa(!aluin1_A[13]),
	.datab(gnd),
	.datac(!\aluin1_A[12]~DUPLICATE_q ),
	.datad(!aluin2_A[12]),
	.datae(gnd),
	.dataf(!aluin2_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h5F555F5505000500;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N57
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( \LessThan1~20_combout  & ( (!\aluin2_A[15]~DUPLICATE_q  & (((!\aluin2_A[14]~DUPLICATE_q ) # (aluin1_A[15])) # (aluin1_A[14]))) # (\aluin2_A[15]~DUPLICATE_q  & (aluin1_A[15] & ((!\aluin2_A[14]~DUPLICATE_q ) # (aluin1_A[14])))) ) 
// ) # ( !\LessThan1~20_combout  & ( (!\aluin2_A[15]~DUPLICATE_q  & (((aluin1_A[14] & !\aluin2_A[14]~DUPLICATE_q )) # (aluin1_A[15]))) # (\aluin2_A[15]~DUPLICATE_q  & (aluin1_A[14] & (aluin1_A[15] & !\aluin2_A[14]~DUPLICATE_q ))) ) )

	.dataa(!aluin1_A[14]),
	.datab(!\aluin2_A[15]~DUPLICATE_q ),
	.datac(!aluin1_A[15]),
	.datad(!\aluin2_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'h4D0C4D0CCF4DCF4D;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N39
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( aluin2_A[10] & ( (\aluin1_A[11]~DUPLICATE_q  & !\aluin2_A[11]~DUPLICATE_q ) ) ) # ( !aluin2_A[10] & ( (!\aluin1_A[10]~DUPLICATE_q  & (\aluin1_A[11]~DUPLICATE_q  & !\aluin2_A[11]~DUPLICATE_q )) # (\aluin1_A[10]~DUPLICATE_q  & 
// ((!\aluin2_A[11]~DUPLICATE_q ) # (\aluin1_A[11]~DUPLICATE_q ))) ) )

	.dataa(!\aluin1_A[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[11]~DUPLICATE_q ),
	.datad(!\aluin2_A[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'h5F055F050F000F00;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = ( \LessThan1~5_combout  & ( ((\LessThan1~19_combout  & \LessThan1~6_combout )) # (\LessThan1~21_combout ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~21_combout ),
	.datac(!\LessThan1~19_combout ),
	.datad(!\LessThan1~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~22 .extended_lut = "off";
defparam \LessThan1~22 .lut_mask = 64'h00000000333F333F;
defparam \LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( \aluin1_A[16]~DUPLICATE_q  & ( (!\aluin2_A[17]~DUPLICATE_q  & ((!aluin2_A[16]) # (\aluin1_A[17]~DUPLICATE_q ))) # (\aluin2_A[17]~DUPLICATE_q  & (\aluin1_A[17]~DUPLICATE_q  & !aluin2_A[16])) ) ) # ( !\aluin1_A[16]~DUPLICATE_q  & 
// ( (!\aluin2_A[17]~DUPLICATE_q  & \aluin1_A[17]~DUPLICATE_q ) ) )

	.dataa(!\aluin2_A[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluin1_A[17]~DUPLICATE_q ),
	.datad(!aluin2_A[16]),
	.datae(gnd),
	.dataf(!\aluin1_A[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \aluin2_A[20]~DUPLICATE_q  & ( (aluin1_A[21] & !\aluin2_A[21]~DUPLICATE_q ) ) ) # ( !\aluin2_A[20]~DUPLICATE_q  & ( (!\aluin1_A[20]~DUPLICATE_q  & (aluin1_A[21] & !\aluin2_A[21]~DUPLICATE_q )) # (\aluin1_A[20]~DUPLICATE_q  & 
// ((!\aluin2_A[21]~DUPLICATE_q ) # (aluin1_A[21]))) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[20]~DUPLICATE_q ),
	.datac(!aluin1_A[21]),
	.datad(!\aluin2_A[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin2_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h3F033F030F000F00;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N51
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( aluin2_A[18] & ( (!\aluin2_A[19]~DUPLICATE_q  & aluin1_A[19]) ) ) # ( !aluin2_A[18] & ( (!\aluin2_A[19]~DUPLICATE_q  & ((\aluin1_A[18]~DUPLICATE_q ) # (aluin1_A[19]))) # (\aluin2_A[19]~DUPLICATE_q  & (aluin1_A[19] & 
// \aluin1_A[18]~DUPLICATE_q )) ) )

	.dataa(!\aluin2_A[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[19]),
	.datad(!\aluin1_A[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h0AAF0AAF0A0A0A0A;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( \LessThan1~1_combout  & ( \LessThan1~15_combout  & ( (!\LessThan1~17_combout  & !\LessThan1~0_combout ) ) ) ) # ( !\LessThan1~1_combout  & ( \LessThan1~15_combout  & ( (!\LessThan1~17_combout  & !\LessThan1~0_combout ) ) ) ) # ( 
// \LessThan1~1_combout  & ( !\LessThan1~15_combout  & ( (!\LessThan1~17_combout  & ((!\LessThan1~16_combout ) # (!\LessThan1~0_combout ))) ) ) ) # ( !\LessThan1~1_combout  & ( !\LessThan1~15_combout  & ( !\LessThan1~17_combout  ) ) )

	.dataa(!\LessThan1~16_combout ),
	.datab(!\LessThan1~17_combout ),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\LessThan1~1_combout ),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'hCCCCC8C8C0C0C0C0;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \Equal4~9 (
// Equation(s):
// \Equal4~9_combout  = ( \Equal4~7_combout  & ( \Equal4~8_combout  & ( (\Equal4~6_combout  & (\LessThan1~4_combout  & (!aluin1_A[26] $ (\aluin2_A[26]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!\Equal4~6_combout ),
	.datac(!\aluin2_A[26]~DUPLICATE_q ),
	.datad(!\LessThan1~4_combout ),
	.datae(!\Equal4~7_combout ),
	.dataf(!\Equal4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~9 .extended_lut = "off";
defparam \Equal4~9 .lut_mask = 64'h0000000000000021;
defparam \Equal4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \Selector56~4 (
// Equation(s):
// \Selector56~4_combout  = ( aluin2_A[30] & ( (\aluin1_A[29]~DUPLICATE_q  & (!aluin2_A[29] & \aluin1_A[30]~DUPLICATE_q )) ) ) # ( !aluin2_A[30] & ( ((\aluin1_A[29]~DUPLICATE_q  & !aluin2_A[29])) # (\aluin1_A[30]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[29]~DUPLICATE_q ),
	.datac(!aluin2_A[29]),
	.datad(!\aluin1_A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~4 .extended_lut = "off";
defparam \Selector56~4 .lut_mask = 64'h30FF30FF00300030;
defparam \Selector56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \Selector56~5 (
// Equation(s):
// \Selector56~5_combout  = ( \Selector56~4_combout  & ( aluin1_A[31] & ( (alufunc_A[1] & (!alufunc_A[2] & (!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[31]~DUPLICATE_q ))) ) ) ) # ( !\Selector56~4_combout  & ( aluin1_A[31] & ( (alufunc_A[1] & (!alufunc_A[2] & 
// !\alufunc_A[0]~DUPLICATE_q )) ) ) ) # ( !\Selector56~4_combout  & ( !aluin1_A[31] & ( (alufunc_A[1] & (!alufunc_A[2] & (!\alufunc_A[0]~DUPLICATE_q  & !\aluin2_A[31]~DUPLICATE_q ))) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[2]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(!\aluin2_A[31]~DUPLICATE_q ),
	.datae(!\Selector56~4_combout ),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~5 .extended_lut = "off";
defparam \Selector56~5 .lut_mask = 64'h4000000040404000;
defparam \Selector56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( \aluin2_A[26]~DUPLICATE_q  & ( (!aluin2_A[25] & (aluin1_A[26] & aluin1_A[25])) ) ) # ( !\aluin2_A[26]~DUPLICATE_q  & ( ((!aluin2_A[25] & aluin1_A[25])) # (aluin1_A[26]) ) )

	.dataa(gnd),
	.datab(!aluin2_A[25]),
	.datac(!aluin1_A[26]),
	.datad(!aluin1_A[25]),
	.datae(gnd),
	.dataf(!\aluin2_A[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h0FCF0FCF000C000C;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \LessThan1~13_combout  & ( (!\aluin1_A[28]~DUPLICATE_q  & (!\aluin2_A[28]~DUPLICATE_q  & ((!\aluin2_A[27]~DUPLICATE_q ) # (\aluin1_A[27]~DUPLICATE_q )))) # (\aluin1_A[28]~DUPLICATE_q  & (((!\aluin2_A[27]~DUPLICATE_q ) # 
// (!\aluin2_A[28]~DUPLICATE_q )) # (\aluin1_A[27]~DUPLICATE_q ))) ) ) # ( !\LessThan1~13_combout  & ( (!\aluin1_A[28]~DUPLICATE_q  & (\aluin1_A[27]~DUPLICATE_q  & (!\aluin2_A[27]~DUPLICATE_q  & !\aluin2_A[28]~DUPLICATE_q ))) # (\aluin1_A[28]~DUPLICATE_q  & 
// ((!\aluin2_A[28]~DUPLICATE_q ) # ((\aluin1_A[27]~DUPLICATE_q  & !\aluin2_A[27]~DUPLICATE_q )))) ) )

	.dataa(!\aluin1_A[27]~DUPLICATE_q ),
	.datab(!\aluin2_A[27]~DUPLICATE_q ),
	.datac(!\aluin1_A[28]~DUPLICATE_q ),
	.datad(!\aluin2_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h4F044F04DF0DDF0D;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \Selector56~6 (
// Equation(s):
// \Selector56~6_combout  = ( aluin1_A[22] & ( \aluin1_A[23]~DUPLICATE_q  & ( (!\aluin2_A[24]~DUPLICATE_q  & (((!aluin2_A[23]) # (!aluin2_A[22])) # (aluin1_A[24]))) # (\aluin2_A[24]~DUPLICATE_q  & (aluin1_A[24] & ((!aluin2_A[23]) # (!aluin2_A[22])))) ) ) ) # 
// ( !aluin1_A[22] & ( \aluin1_A[23]~DUPLICATE_q  & ( (!\aluin2_A[24]~DUPLICATE_q  & ((!aluin2_A[23]) # (aluin1_A[24]))) # (\aluin2_A[24]~DUPLICATE_q  & (aluin1_A[24] & !aluin2_A[23])) ) ) ) # ( aluin1_A[22] & ( !\aluin1_A[23]~DUPLICATE_q  & ( 
// (!\aluin2_A[24]~DUPLICATE_q  & (((!aluin2_A[23] & !aluin2_A[22])) # (aluin1_A[24]))) # (\aluin2_A[24]~DUPLICATE_q  & (aluin1_A[24] & (!aluin2_A[23] & !aluin2_A[22]))) ) ) ) # ( !aluin1_A[22] & ( !\aluin1_A[23]~DUPLICATE_q  & ( (!\aluin2_A[24]~DUPLICATE_q  
// & aluin1_A[24]) ) ) )

	.dataa(!\aluin2_A[24]~DUPLICATE_q ),
	.datab(!aluin1_A[24]),
	.datac(!aluin2_A[23]),
	.datad(!aluin2_A[22]),
	.datae(!aluin1_A[22]),
	.dataf(!\aluin1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~6 .extended_lut = "off";
defparam \Selector56~6 .lut_mask = 64'h2222B222B2B2BBB2;
defparam \Selector56~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N39
cyclonev_lcell_comb \Selector56~7 (
// Equation(s):
// \Selector56~7_combout  = ( \Equal4~12_combout  & ( (\Selector56~5_combout  & ((!\Equal4~6_combout ) # ((!\LessThan1~14_combout  & !\Selector56~6_combout )))) ) ) # ( !\Equal4~12_combout  & ( (\Selector56~5_combout  & ((!\Equal4~6_combout ) # 
// (!\LessThan1~14_combout ))) ) )

	.dataa(!\Selector56~5_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!\LessThan1~14_combout ),
	.datad(!\Selector56~6_combout ),
	.datae(gnd),
	.dataf(!\Equal4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~7 .extended_lut = "off";
defparam \Selector56~7 .lut_mask = 64'h5454545454445444;
defparam \Selector56~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( aluin2_A[4] & ( \aluin1_A[5]~DUPLICATE_q  & ( !\aluin2_A[5]~DUPLICATE_q  ) ) ) # ( !aluin2_A[4] & ( \aluin1_A[5]~DUPLICATE_q  & ( (!\aluin2_A[5]~DUPLICATE_q ) # (aluin1_A[4]) ) ) ) # ( !aluin2_A[4] & ( !\aluin1_A[5]~DUPLICATE_q  
// & ( (!\aluin2_A[5]~DUPLICATE_q  & aluin1_A[4]) ) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[5]~DUPLICATE_q ),
	.datac(!aluin1_A[4]),
	.datad(gnd),
	.datae(!aluin2_A[4]),
	.dataf(!\aluin1_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h0C0C0000CFCFCCCC;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( aluin1_A[6] & ( \LessThan0~0_combout  & ( (!\aluin2_A[7]~DUPLICATE_q  & ((!\aluin2_A[6]~DUPLICATE_q ) # ((\aluin1_A[7]~DUPLICATE_q ) # (\LessThan1~10_combout )))) # (\aluin2_A[7]~DUPLICATE_q  & (\aluin1_A[7]~DUPLICATE_q  & 
// ((!\aluin2_A[6]~DUPLICATE_q ) # (\LessThan1~10_combout )))) ) ) ) # ( !aluin1_A[6] & ( \LessThan0~0_combout  & ( (!\aluin2_A[7]~DUPLICATE_q  & (((!\aluin2_A[6]~DUPLICATE_q  & \LessThan1~10_combout )) # (\aluin1_A[7]~DUPLICATE_q ))) # 
// (\aluin2_A[7]~DUPLICATE_q  & (!\aluin2_A[6]~DUPLICATE_q  & (\LessThan1~10_combout  & \aluin1_A[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluin2_A[7]~DUPLICATE_q ),
	.datab(!\aluin2_A[6]~DUPLICATE_q ),
	.datac(!\LessThan1~10_combout ),
	.datad(!\aluin1_A[7]~DUPLICATE_q ),
	.datae(!aluin1_A[6]),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0000000008AE8AEF;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N33
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( aluin1_A[0] & ( (!\aluin1_A[1]~DUPLICATE_q  & (!\aluin2_A[0]~DUPLICATE_q  & !aluin2_A[1])) # (\aluin1_A[1]~DUPLICATE_q  & ((!\aluin2_A[0]~DUPLICATE_q ) # (!aluin2_A[1]))) ) ) # ( !aluin1_A[0] & ( (\aluin1_A[1]~DUPLICATE_q  & 
// !aluin2_A[1]) ) )

	.dataa(!\aluin1_A[1]~DUPLICATE_q ),
	.datab(!\aluin2_A[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!aluin2_A[1]),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h55005500DD44DD44;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N3
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \LessThan1~7_combout  & ( (!\aluin1_A[3]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  & ((!\aluin2_A[2]~DUPLICATE_q ) # (\aluin1_A[2]~DUPLICATE_q )))) # (\aluin1_A[3]~DUPLICATE_q  & ((!\aluin2_A[3]~DUPLICATE_q ) # 
// ((!\aluin2_A[2]~DUPLICATE_q ) # (\aluin1_A[2]~DUPLICATE_q )))) ) ) # ( !\LessThan1~7_combout  & ( (!\aluin1_A[3]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  & (\aluin1_A[2]~DUPLICATE_q  & !\aluin2_A[2]~DUPLICATE_q ))) # (\aluin1_A[3]~DUPLICATE_q  & 
// ((!\aluin2_A[3]~DUPLICATE_q ) # ((\aluin1_A[2]~DUPLICATE_q  & !\aluin2_A[2]~DUPLICATE_q )))) ) )

	.dataa(!\aluin1_A[3]~DUPLICATE_q ),
	.datab(!\aluin2_A[3]~DUPLICATE_q ),
	.datac(!\aluin1_A[2]~DUPLICATE_q ),
	.datad(!\aluin2_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h4D444D44DD4DDD4D;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \aluin1_A[9]~DUPLICATE_q  & ( (!\aluin2_A[9]~DUPLICATE_q ) # ((\aluin1_A[8]~DUPLICATE_q  & !\aluin2_A[8]~DUPLICATE_q )) ) ) # ( !\aluin1_A[9]~DUPLICATE_q  & ( (!\aluin2_A[9]~DUPLICATE_q  & (\aluin1_A[8]~DUPLICATE_q  & 
// !\aluin2_A[8]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[9]~DUPLICATE_q ),
	.datac(!\aluin1_A[8]~DUPLICATE_q ),
	.datad(!\aluin2_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluin1_A[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h0C000C00CFCCCFCC;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \Equal4~2_combout  & ( \Equal4~5_combout  & ( ((\LessThan1~9_combout ) # (\LessThan1~8_combout )) # (\LessThan1~11_combout ) ) ) ) # ( !\Equal4~2_combout  & ( \Equal4~5_combout  & ( (\LessThan1~9_combout ) # 
// (\LessThan1~11_combout ) ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~11_combout ),
	.datac(!\LessThan1~8_combout ),
	.datad(!\LessThan1~9_combout ),
	.datae(!\Equal4~2_combout ),
	.dataf(!\Equal4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h0000000033FF3FFF;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \Selector56~8 (
// Equation(s):
// \Selector56~8_combout  = ( \Selector56~7_combout  & ( \LessThan1~12_combout  & ( !\Equal4~9_combout  ) ) ) # ( \Selector56~7_combout  & ( !\LessThan1~12_combout  & ( (!\Equal4~9_combout ) # ((!\LessThan1~22_combout  & \LessThan1~18_combout )) ) ) )

	.dataa(!\LessThan1~22_combout ),
	.datab(gnd),
	.datac(!\LessThan1~18_combout ),
	.datad(!\Equal4~9_combout ),
	.datae(!\Selector56~7_combout ),
	.dataf(!\LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~8 .extended_lut = "off";
defparam \Selector56~8 .lut_mask = 64'h0000FF0A0000FF00;
defparam \Selector56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( \aluin2_A[30]~DUPLICATE_q  & ( aluin1_A[30] & ( (!aluin1_A[31] & (aluin2_A[29] & (!\aluin2_A[31]~DUPLICATE_q  & !\aluin1_A[29]~DUPLICATE_q ))) # (aluin1_A[31] & ((!\aluin2_A[31]~DUPLICATE_q ) # ((aluin2_A[29] & 
// !\aluin1_A[29]~DUPLICATE_q )))) ) ) ) # ( !\aluin2_A[30]~DUPLICATE_q  & ( aluin1_A[30] & ( (aluin1_A[31] & !\aluin2_A[31]~DUPLICATE_q ) ) ) ) # ( \aluin2_A[30]~DUPLICATE_q  & ( !aluin1_A[30] & ( (!\aluin2_A[31]~DUPLICATE_q ) # (aluin1_A[31]) ) ) ) # ( 
// !\aluin2_A[30]~DUPLICATE_q  & ( !aluin1_A[30] & ( (!aluin1_A[31] & (aluin2_A[29] & (!\aluin2_A[31]~DUPLICATE_q  & !\aluin1_A[29]~DUPLICATE_q ))) # (aluin1_A[31] & ((!\aluin2_A[31]~DUPLICATE_q ) # ((aluin2_A[29] & !\aluin1_A[29]~DUPLICATE_q )))) ) ) )

	.dataa(!aluin2_A[29]),
	.datab(!aluin1_A[31]),
	.datac(!\aluin2_A[31]~DUPLICATE_q ),
	.datad(!\aluin1_A[29]~DUPLICATE_q ),
	.datae(!\aluin2_A[30]~DUPLICATE_q ),
	.dataf(!aluin1_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h7130F3F330307130;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \destination[0]~1 (
// Equation(s):
// \destination[0]~1_combout  = ( \Selector56~10_combout  & ( (!\dojump~combout  & (((pcpred_A[0])))) # (\dojump~combout  & ((!\dobranch~0_combout  & ((aluin1_A[0]))) # (\dobranch~0_combout  & (pcpred_A[0])))) ) ) # ( !\Selector56~10_combout  & ( 
// (!\dojump~combout  & (pcpred_A[0])) # (\dojump~combout  & ((aluin1_A[0]))) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!pcpred_A[0]),
	.datad(!aluin1_A[0]),
	.datae(gnd),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destination[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destination[0]~1 .extended_lut = "off";
defparam \destination[0]~1 .lut_mask = 64'h0A5F0A5F0B4F0B4F;
defparam \destination[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N37
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\destination[0]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mispred~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N55
dffeas \pcpred_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[0] .is_wysiwyg = "true";
defparam \pcpred_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \Equal4~10 (
// Equation(s):
// \Equal4~10_combout  = ( aluin2_A[0] & ( aluin1_A[1] & ( (\aluin2_A[1]~DUPLICATE_q  & aluin1_A[0]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[1] & ( (\aluin2_A[1]~DUPLICATE_q  & !aluin1_A[0]) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[1] & ( (!\aluin2_A[1]~DUPLICATE_q  
// & aluin1_A[0]) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[1] & ( (!\aluin2_A[1]~DUPLICATE_q  & !aluin1_A[0]) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin1_A[0]),
	.datad(gnd),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~10 .extended_lut = "off";
defparam \Equal4~10 .lut_mask = 64'hA0A00A0A50500505;
defparam \Equal4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N21
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( aluin2_A[2] & ( (\aluin1_A[2]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  $ (\aluin1_A[3]~DUPLICATE_q ))) ) ) # ( !aluin2_A[2] & ( (!\aluin1_A[2]~DUPLICATE_q  & (!\aluin2_A[3]~DUPLICATE_q  $ (\aluin1_A[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\aluin1_A[2]~DUPLICATE_q ),
	.datac(!\aluin2_A[3]~DUPLICATE_q ),
	.datad(!\aluin1_A[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N3
cyclonev_lcell_comb \Equal4~11 (
// Equation(s):
// \Equal4~11_combout  = ( \Equal4~9_combout  & ( (\Equal4~2_combout  & (\Equal4~5_combout  & (\Equal4~10_combout  & \Equal4~0_combout ))) ) )

	.dataa(!\Equal4~2_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(!\Equal4~10_combout ),
	.datad(!\Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\Equal4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~11 .extended_lut = "off";
defparam \Equal4~11 .lut_mask = 64'h0000000000010001;
defparam \Equal4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( pcpred_A[0] & ( \Equal4~11_combout  & ( (!alufunc_A[1] & ((!\alufunc_A[0]~DUPLICATE_q ) # ((\Selector56~1_combout  & !alufunc_A[2])))) ) ) ) # ( !pcpred_A[0] & ( \Equal4~11_combout  & ( (!alufunc_A[2] & (!alufunc_A[1] & 
// ((!\alufunc_A[0]~DUPLICATE_q ) # (\Selector56~1_combout )))) ) ) ) # ( pcpred_A[0] & ( !\Equal4~11_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & (((alufunc_A[2] & !alufunc_A[1])))) # (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[2] & ((alufunc_A[1]) # 
// (\Selector56~1_combout )))) ) ) ) # ( !pcpred_A[0] & ( !\Equal4~11_combout  & ( (\alufunc_A[0]~DUPLICATE_q  & (!alufunc_A[2] & ((alufunc_A[1]) # (\Selector56~1_combout )))) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(!\Selector56~1_combout ),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(!pcpred_A[0]),
	.dataf(!\Equal4~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'h10501A50B000BA00;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N54
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( aluin1_A[1] & ( \aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[0])) # (aluin2_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0]) # ((\aluin1_A[3]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[1] & ( 
// \aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (!aluin2_A[0] & (aluin1_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & ((!aluin2_A[0]) # ((\aluin1_A[3]~DUPLICATE_q )))) ) ) ) # ( aluin1_A[1] & ( !\aluin1_A[2]~DUPLICATE_q  & ( 
// (!\aluin2_A[1]~DUPLICATE_q  & (((aluin1_A[0])) # (aluin2_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin2_A[0] & ((\aluin1_A[3]~DUPLICATE_q )))) ) ) ) # ( !aluin1_A[1] & ( !\aluin1_A[2]~DUPLICATE_q  & ( (!\aluin2_A[1]~DUPLICATE_q  & (!aluin2_A[0] & 
// (aluin1_A[0]))) # (\aluin2_A[1]~DUPLICATE_q  & (aluin2_A[0] & ((\aluin1_A[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluin2_A[1]~DUPLICATE_q ),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[0]),
	.datad(!\aluin1_A[3]~DUPLICATE_q ),
	.datae(!aluin1_A[1]),
	.dataf(!\aluin1_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \ShiftRight0~44_combout  & ( \ShiftRight0~47_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # ((\ShiftRight0~46_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (((\ShiftRight0~45_combout )) # (aluin2_A[3]))) ) ) ) # ( 
// !\ShiftRight0~44_combout  & ( \ShiftRight0~47_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & (aluin2_A[3] & ((\ShiftRight0~46_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (((\ShiftRight0~45_combout )) # (aluin2_A[3]))) ) ) ) # ( \ShiftRight0~44_combout  & ( 
// !\ShiftRight0~47_combout  & ( (!\aluin2_A[2]~DUPLICATE_q  & ((!aluin2_A[3]) # ((\ShiftRight0~46_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (!aluin2_A[3] & (\ShiftRight0~45_combout ))) ) ) ) # ( !\ShiftRight0~44_combout  & ( !\ShiftRight0~47_combout  & ( 
// (!\aluin2_A[2]~DUPLICATE_q  & (aluin2_A[3] & ((\ShiftRight0~46_combout )))) # (\aluin2_A[2]~DUPLICATE_q  & (!aluin2_A[3] & (\ShiftRight0~45_combout ))) ) ) )

	.dataa(!\aluin2_A[2]~DUPLICATE_q ),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~45_combout ),
	.datad(!\ShiftRight0~46_combout ),
	.datae(!\ShiftRight0~44_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N0
cyclonev_lcell_comb \Selector56~12 (
// Equation(s):
// \Selector56~12_combout  = ( \ShiftRight0~48_combout  & ( \ShiftLeft0~8_combout  & ( (\Selector55~0_combout  & ((!\alufunc_A[0]~DUPLICATE_q ) # (\ShiftLeft0~7_combout ))) ) ) ) # ( !\ShiftRight0~48_combout  & ( \ShiftLeft0~8_combout  & ( 
// (\alufunc_A[0]~DUPLICATE_q  & (\ShiftLeft0~7_combout  & \Selector55~0_combout )) ) ) ) # ( \ShiftRight0~48_combout  & ( !\ShiftLeft0~8_combout  & ( (!\alufunc_A[0]~DUPLICATE_q  & \Selector55~0_combout ) ) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ShiftLeft0~7_combout ),
	.datad(!\Selector55~0_combout ),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~12 .extended_lut = "off";
defparam \Selector56~12 .lut_mask = 64'h000000AA000500AF;
defparam \Selector56~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N21
cyclonev_lcell_comb \Selector56~9 (
// Equation(s):
// \Selector56~9_combout  = ( aluin1_A[0] & ( (!\alufunc_A[0]~DUPLICATE_q  & !aluin2_A[0]) ) ) # ( !aluin1_A[0] & ( (!\alufunc_A[0]~DUPLICATE_q ) # (!aluin2_A[0]) ) )

	.dataa(!\alufunc_A[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluin2_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~9 .extended_lut = "off";
defparam \Selector56~9 .lut_mask = 64'hFAFAFAFAA0A0A0A0;
defparam \Selector56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N42
cyclonev_lcell_comb \Selector56~11 (
// Equation(s):
// \Selector56~11_combout  = ( alufunc_A[2] & ( !\alufunc_A[4]~DUPLICATE_q  & ( (alufunc_A[5] & ((!alufunc_A[1]) # (!\alufunc_A[0]~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[2] & ( !\alufunc_A[4]~DUPLICATE_q  & ( (alufunc_A[5] & (!alufunc_A[1] & 
// !\alufunc_A[0]~DUPLICATE_q )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!alufunc_A[1]),
	.datac(!\alufunc_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!alufunc_A[2]),
	.dataf(!\alufunc_A[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~11 .extended_lut = "off";
defparam \Selector56~11 .lut_mask = 64'h4040545400000000;
defparam \Selector56~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N24
cyclonev_lcell_comb \Selector56~17 (
// Equation(s):
// \Selector56~17_combout  = ( !alufunc_A[2] & ( (\Selector56~11_combout  & ((!alufunc_A[3] & (((\Add3~21_sumout )))) # (alufunc_A[3] & (\Add4~21_sumout  & ((!alufunc_A[1]) # (!\Add3~21_sumout )))))) ) ) # ( alufunc_A[2] & ( (\Selector56~11_combout  & 
// (!alufunc_A[3] $ (((!alufunc_A[1] & (\Selector56~9_combout )) # (alufunc_A[1] & ((!\Add3~21_sumout ))))))) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[1]),
	.datac(!\Selector56~9_combout ),
	.datad(!\Selector56~11_combout ),
	.datae(!alufunc_A[2]),
	.dataf(!\Add3~21_sumout ),
	.datag(!\Add4~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~17 .extended_lut = "on";
defparam \Selector56~17 .lut_mask = 64'h0005009500AE00A6;
defparam \Selector56~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \Selector56~13 (
// Equation(s):
// \Selector56~13_combout  = ( !\ShiftRight0~5_combout  & ( ((!aluin2_A[4] & (\Selector56~12_combout )) # (aluin2_A[4] & (((\Selector31~0_combout  & \ShiftRight0~43_combout ))))) # (\Selector56~17_combout ) ) ) # ( \ShiftRight0~5_combout  & ( 
// ((((\Selector31~0_combout  & aluin1_A[31])) # (\Selector56~17_combout ))) ) )

	.dataa(!\Selector56~12_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~43_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\Selector56~17_combout ),
	.datag(!aluin2_A[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~13 .extended_lut = "on";
defparam \Selector56~13 .lut_mask = 64'h50530303FFFFFFFF;
defparam \Selector56~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \Selector56~10 (
// Equation(s):
// \Selector56~10_combout  = ( \Selector56~2_combout  & ( \Selector56~13_combout  ) ) # ( !\Selector56~2_combout  & ( \Selector56~13_combout  ) ) # ( \Selector56~2_combout  & ( !\Selector56~13_combout  & ( \Selector56~0_combout  ) ) ) # ( 
// !\Selector56~2_combout  & ( !\Selector56~13_combout  & ( (\Selector56~0_combout  & (((\Selector56~3_combout  & !\LessThan0~17_combout )) # (\Selector56~8_combout ))) ) ) )

	.dataa(!\Selector56~3_combout ),
	.datab(!\Selector56~0_combout ),
	.datac(!\LessThan0~17_combout ),
	.datad(!\Selector56~8_combout ),
	.datae(!\Selector56~2_combout ),
	.dataf(!\Selector56~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~10 .extended_lut = "off";
defparam \Selector56~10 .lut_mask = 64'h10333333FFFFFFFF;
defparam \Selector56~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N3
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( !\imem~46_combout  & ( (!\imem~52_combout  & (\imem~28_combout  & (!\imem~24_combout  & \imem~5_combout ))) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\imem~28_combout ),
	.datac(!\imem~24_combout ),
	.datad(!\imem~5_combout ),
	.datae(gnd),
	.dataf(!\imem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h0020002000000000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \isbranch_D~1 (
// Equation(s):
// \isbranch_D~1_combout  = ( \isbranch_D~0_combout  & ( \stall~combout  & ( (!\dojump~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\dobranch~0_combout ),
	.datad(!\Selector56~10_combout ),
	.datae(!\isbranch_D~0_combout ),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~1 .extended_lut = "off";
defparam \isbranch_D~1 .lut_mask = 64'h0000000000002220;
defparam \isbranch_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N50
dffeas isbranch_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_D~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \dobranch~0 (
// Equation(s):
// \dobranch~0_combout  = ( \isnop_A~q  & ( \isbranch_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isbranch_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dobranch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dobranch~0 .extended_lut = "off";
defparam \dobranch~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \dobranch~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \aluimm_D~2 (
// Equation(s):
// \aluimm_D~2_combout  = ( \stall~combout  & ( (!\dojump~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\dobranch~0_combout ) # (!\Selector56~10_combout )))) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector56~10_combout ),
	.datae(gnd),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluimm_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluimm_D~2 .extended_lut = "off";
defparam \aluimm_D~2 .lut_mask = 64'h000000000A080A08;
defparam \aluimm_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas isnop_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluimm_D~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_A.is_wysiwyg = "true";
defparam isnop_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \wrmem_D~1 (
// Equation(s):
// \wrmem_D~1_combout  = ( \imem~28_combout  & ( (\imem~52_combout  & (\imem~5_combout  & \isjump_D~0_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~52_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\isjump_D~0_combout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~1 .extended_lut = "off";
defparam \wrmem_D~1 .lut_mask = 64'h0000000000030003;
defparam \wrmem_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \isjump_D~1 (
// Equation(s):
// \isjump_D~1_combout  = ( \wrmem_D~1_combout  & ( \stall~combout  & ( (!\dojump~combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\Selector56~10_combout ) # (!\dobranch~0_combout )))) ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Selector56~10_combout ),
	.datad(!\dobranch~0_combout ),
	.datae(!\wrmem_D~1_combout ),
	.dataf(!\stall~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~1 .extended_lut = "off";
defparam \isjump_D~1 .lut_mask = 64'h0000000000002220;
defparam \isjump_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N34
dffeas isjump_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_D~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_A.is_wysiwyg = "true";
defparam isjump_A.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb dojump(
// Equation(s):
// \dojump~combout  = ( \isjump_A~q  & ( \isnop_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\isnop_A~q ),
	.datae(gnd),
	.dataf(!\isjump_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dojump~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam dojump.extended_lut = "off";
defparam dojump.lut_mask = 64'h0000000000FF00FF;
defparam dojump.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N6
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \Selector56~10_combout  & ( sxtimm_A[0] & ( (!\dobranch~0_combout  & (((\dojump~combout  & !\aluin1_A[2]~DUPLICATE_q )))) # (\dobranch~0_combout  & (!pcpred_A[2])) ) ) ) # ( !\Selector56~10_combout  & ( sxtimm_A[0] & ( (\dojump~combout  
// & !\aluin1_A[2]~DUPLICATE_q ) ) ) ) # ( \Selector56~10_combout  & ( !sxtimm_A[0] & ( (!\dobranch~0_combout  & (((\dojump~combout  & \aluin1_A[2]~DUPLICATE_q )))) # (\dobranch~0_combout  & (pcpred_A[2])) ) ) ) # ( !\Selector56~10_combout  & ( !sxtimm_A[0] 
// & ( (\dojump~combout  & \aluin1_A[2]~DUPLICATE_q ) ) ) )

	.dataa(!pcpred_A[2]),
	.datab(!\dojump~combout ),
	.datac(!\aluin1_A[2]~DUPLICATE_q ),
	.datad(!\dobranch~0_combout ),
	.datae(!\Selector56~10_combout ),
	.dataf(!sxtimm_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h03030355303030AA;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \mispred~combout  & ( \PC~4_combout  ) ) # ( !\mispred~combout  & ( (!\stall~combout  $ (!PC[2])) # (\PC~4_combout ) ) )

	.dataa(gnd),
	.datab(!\PC~4_combout ),
	.datac(!\stall~combout ),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h3FF33FF333333333;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N55
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!PC[4] & ((!\PC[2]~DUPLICATE_q ) # (!PC[3])))) # (\PC[5]~DUPLICATE_q  & (PC[4] & ((PC[3]) # (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( 
// \PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!PC[3] & PC[4])) # (\PC[2]~DUPLICATE_q  & (PC[3] & !PC[4])))) # (\PC[5]~DUPLICATE_q  & ((!PC[3] $ (PC[4])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( 
// (!\PC[2]~DUPLICATE_q  & (!PC[3] $ (((!\PC[5]~DUPLICATE_q ) # (PC[4]))))) # (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((PC[4]) # (PC[3])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[3] & ((!\PC[2]~DUPLICATE_q  & ((PC[4]))) # 
// (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q )))) # (PC[3] & (!PC[4] & ((\PC[5]~DUPLICATE_q ) # (\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h47E02C4E3483C813;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N54
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[7] & (!\PC[5]~DUPLICATE_q  $ (((!\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  $ (((!PC[7] & !\PC[3]~DUPLICATE_q ))))) # (\PC[6]~DUPLICATE_q  & (!PC[7] & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[5]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # 
// (\PC[6]~DUPLICATE_q ))))) # (PC[7] & (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h62CA80A268CA8828;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N57
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~5_combout  & ( (!PC[9] & (!\imem~14_combout  & ((!PC[8])))) # (PC[9] & (((\imem~13_combout  & PC[8])))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h0000000088058805;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \imem~98_combout  & ( \Decoder1~0_combout  ) ) # ( \imem~98_combout  & ( !\Decoder1~0_combout  & ( !\imem~15_combout  ) ) ) # ( !\imem~98_combout  & ( !\Decoder1~0_combout  & ( !\imem~15_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~15_combout ),
	.datad(gnd),
	.datae(!\imem~98_combout ),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'hF0F0F0F00000FFFF;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N55
dffeas \destreg_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[2] .is_wysiwyg = "true";
defparam \destreg_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \imem~79_combout  & ( \imem~5_combout  & ( !destreg_A[2] ) ) ) # ( !\imem~79_combout  & ( \imem~5_combout  & ( destreg_A[2] ) ) ) # ( \imem~79_combout  & ( !\imem~5_combout  & ( destreg_A[2] ) ) ) # ( !\imem~79_combout  & ( 
// !\imem~5_combout  & ( destreg_A[2] ) ) )

	.dataa(gnd),
	.datab(!destreg_A[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~79_combout ),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h333333333333CCCC;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \rt_dependency~0 (
// Equation(s):
// \rt_dependency~0_combout  = ( destreg_A[3] & ( (\isnop_A~q  & (!\imem~18_combout  & (!destreg_A[2] $ (!\imem~15_combout )))) ) ) # ( !destreg_A[3] & ( (\isnop_A~q  & (\imem~18_combout  & (!destreg_A[2] $ (!\imem~15_combout )))) ) )

	.dataa(!\isnop_A~q ),
	.datab(!\imem~18_combout ),
	.datac(!destreg_A[2]),
	.datad(!\imem~15_combout ),
	.datae(gnd),
	.dataf(!destreg_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_dependency~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_dependency~0 .extended_lut = "off";
defparam \rt_dependency~0 .lut_mask = 64'h0110011004400440;
defparam \rt_dependency~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \rt_dependency~1 (
// Equation(s):
// \rt_dependency~1_combout  = ( destreg_A[1] & ( \imem~4_combout  & ( (\rt_dependency~0_combout  & (\imem~11_combout  & (destreg_A[0] & \imem~5_combout ))) ) ) ) # ( !destreg_A[1] & ( \imem~4_combout  & ( (\rt_dependency~0_combout  & (destreg_A[0] & 
// ((!\imem~11_combout ) # (!\imem~5_combout )))) ) ) ) # ( destreg_A[1] & ( !\imem~4_combout  & ( (\rt_dependency~0_combout  & (\imem~11_combout  & (!destreg_A[0] & \imem~5_combout ))) ) ) ) # ( !destreg_A[1] & ( !\imem~4_combout  & ( 
// (\rt_dependency~0_combout  & ((!destreg_A[0] & (!\imem~11_combout  & \imem~5_combout )) # (destreg_A[0] & ((!\imem~5_combout ))))) ) ) )

	.dataa(!\rt_dependency~0_combout ),
	.datab(!\imem~11_combout ),
	.datac(!destreg_A[0]),
	.datad(!\imem~5_combout ),
	.datae(!destreg_A[1]),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_dependency~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_dependency~1 .extended_lut = "off";
defparam \rt_dependency~1 .lut_mask = 64'h0540001005040001;
defparam \rt_dependency~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \rs_dependency~0 (
// Equation(s):
// \rs_dependency~0_combout  = ( \isnop_A~q  & ( \imem~74_combout  & ( !destreg_A[1] $ (((\imem~72_combout ) # (\imem~70_combout ))) ) ) ) # ( \isnop_A~q  & ( !\imem~74_combout  & ( destreg_A[1] ) ) )

	.dataa(!\imem~70_combout ),
	.datab(!destreg_A[1]),
	.datac(!\imem~72_combout ),
	.datad(gnd),
	.datae(!\isnop_A~q ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_dependency~0 .extended_lut = "off";
defparam \rs_dependency~0 .lut_mask = 64'h0000333300009393;
defparam \rs_dependency~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \rs_dependency~1 (
// Equation(s):
// \rs_dependency~1_combout  = ( \imem~66_combout  & ( \imem~87_combout  & ( (!destreg_A[3] & (\rs_dependency~0_combout  & (!destreg_A[0] $ (\imem~5_combout )))) ) ) ) # ( !\imem~66_combout  & ( \imem~87_combout  & ( (!destreg_A[0] & (!destreg_A[3] & 
// \rs_dependency~0_combout )) ) ) ) # ( \imem~66_combout  & ( !\imem~87_combout  & ( (destreg_A[3] & (\rs_dependency~0_combout  & (!destreg_A[0] $ (\imem~5_combout )))) ) ) ) # ( !\imem~66_combout  & ( !\imem~87_combout  & ( (!destreg_A[0] & (destreg_A[3] & 
// \rs_dependency~0_combout )) ) ) )

	.dataa(!destreg_A[0]),
	.datab(!destreg_A[3]),
	.datac(!\rs_dependency~0_combout ),
	.datad(!\imem~5_combout ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_dependency~1 .extended_lut = "off";
defparam \rs_dependency~1 .lut_mask = 64'h0202020108080804;
defparam \rs_dependency~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \imem~5_combout  & ( !\destreg_M[2]~DUPLICATE_q  $ (!\imem~79_combout ) ) ) # ( !\imem~5_combout  & ( \destreg_M[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\destreg_M[2]~DUPLICATE_q ),
	.datad(!\imem~79_combout ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N34
dffeas \destreg_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\destreg_M[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \rs_dependency~2 (
// Equation(s):
// \rs_dependency~2_combout  = ( \isnop_M~q  & ( \imem~74_combout  & ( !destreg_M[1] $ (((\imem~70_combout ) # (\imem~72_combout ))) ) ) ) # ( \isnop_M~q  & ( !\imem~74_combout  & ( destreg_M[1] ) ) )

	.dataa(!\imem~72_combout ),
	.datab(!destreg_M[1]),
	.datac(!\imem~70_combout ),
	.datad(gnd),
	.datae(!\isnop_M~q ),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_dependency~2 .extended_lut = "off";
defparam \rs_dependency~2 .lut_mask = 64'h0000333300009393;
defparam \rs_dependency~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \rs_dependency~3 (
// Equation(s):
// \rs_dependency~3_combout  = ( \imem~66_combout  & ( \imem~87_combout  & ( (\rs_dependency~2_combout  & (!destreg_M[3] & (!destreg_M[0] $ (\imem~5_combout )))) ) ) ) # ( !\imem~66_combout  & ( \imem~87_combout  & ( (!destreg_M[0] & 
// (\rs_dependency~2_combout  & !destreg_M[3])) ) ) ) # ( \imem~66_combout  & ( !\imem~87_combout  & ( (\rs_dependency~2_combout  & (destreg_M[3] & (!destreg_M[0] $ (\imem~5_combout )))) ) ) ) # ( !\imem~66_combout  & ( !\imem~87_combout  & ( (!destreg_M[0] 
// & (\rs_dependency~2_combout  & destreg_M[3])) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\rs_dependency~2_combout ),
	.datac(!destreg_M[3]),
	.datad(!\imem~5_combout ),
	.datae(!\imem~66_combout ),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_dependency~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_dependency~3 .extended_lut = "off";
defparam \rs_dependency~3 .lut_mask = 64'h0202020120202010;
defparam \rs_dependency~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N27
cyclonev_lcell_comb \rt_dependency~2 (
// Equation(s):
// \rt_dependency~2_combout  = ( \imem~15_combout  & ( (!\destreg_M[2]~DUPLICATE_q  & (\isnop_M~q  & (!destreg_M[3] $ (!\imem~18_combout )))) ) ) # ( !\imem~15_combout  & ( (\destreg_M[2]~DUPLICATE_q  & (\isnop_M~q  & (!destreg_M[3] $ (!\imem~18_combout )))) 
// ) )

	.dataa(!\destreg_M[2]~DUPLICATE_q ),
	.datab(!destreg_M[3]),
	.datac(!\isnop_M~q ),
	.datad(!\imem~18_combout ),
	.datae(gnd),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_dependency~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_dependency~2 .extended_lut = "off";
defparam \rt_dependency~2 .lut_mask = 64'h0104010402080208;
defparam \rt_dependency~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N15
cyclonev_lcell_comb \rt_dependency~3 (
// Equation(s):
// \rt_dependency~3_combout  = ( \rt_dependency~2_combout  & ( \imem~4_combout  & ( (destreg_M[0] & (!destreg_M[1] $ (((\imem~5_combout  & \imem~11_combout ))))) ) ) ) # ( \rt_dependency~2_combout  & ( !\imem~4_combout  & ( (!\imem~5_combout  & 
// (!destreg_M[1] & ((destreg_M[0])))) # (\imem~5_combout  & (!destreg_M[0] & (!destreg_M[1] $ (\imem~11_combout )))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!destreg_M[1]),
	.datac(!\imem~11_combout ),
	.datad(!destreg_M[0]),
	.datae(!\rt_dependency~2_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_dependency~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_dependency~3 .extended_lut = "off";
defparam \rt_dependency~3 .lut_mask = 64'h00004188000000C9;
defparam \rt_dependency~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb stall(
// Equation(s):
// \stall~combout  = ( \rs_dependency~3_combout  & ( !\rt_dependency~3_combout  & ( (!\rt_dependency~1_combout  & (\Equal1~0_combout  & ((!\rs_dependency~1_combout ) # (\Equal0~0_combout )))) ) ) ) # ( !\rs_dependency~3_combout  & ( !\rt_dependency~3_combout 
//  & ( (!\rt_dependency~1_combout  & ((!\rs_dependency~1_combout ) # (\Equal0~0_combout ))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\rt_dependency~1_combout ),
	.datac(!\rs_dependency~1_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\rs_dependency~3_combout ),
	.dataf(!\rt_dependency~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam stall.extended_lut = "off";
defparam stall.lut_mask = 64'hC4C400C400000000;
defparam stall.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \Add1~1_sumout  & ( \Selector56~10_combout  & ( (!\dobranch~0_combout  & (\dojump~combout )) # (\dobranch~0_combout  & ((\Add0~1_sumout ))) ) ) ) # ( !\Add1~1_sumout  & ( \Selector56~10_combout  & ( (\dobranch~0_combout  & 
// \Add0~1_sumout ) ) ) ) # ( \Add1~1_sumout  & ( !\Selector56~10_combout  & ( \dojump~combout  ) ) )

	.dataa(!\dojump~combout ),
	.datab(!\dobranch~0_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h0000555503034747;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N3
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \PC~0_combout  ) # ( !\PC~0_combout  & ( (!\mispred~combout  & ((!\stall~combout  & (PC[9])) # (\stall~combout  & ((\Add2~73_sumout ))))) ) )

	.dataa(!PC[9]),
	.datab(!\stall~combout ),
	.datac(!\mispred~combout ),
	.datad(!\Add2~73_sumout ),
	.datae(gnd),
	.dataf(!\PC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h40704070FFFFFFFF;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & PC[3])) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[4] & (((\PC[2]~DUPLICATE_q  & PC[3])) # (\PC[5]~DUPLICATE_q ))) # 
// (PC[4] & (!\PC[2]~DUPLICATE_q  & ((!PC[3])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (\PC[2]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!PC[4] & !PC[3]))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & 
// ((!PC[3] & (\PC[5]~DUPLICATE_q )) # (PC[3] & ((PC[4]))))) # (\PC[2]~DUPLICATE_q  & ((!PC[4] & ((!PC[3]))) # (PC[4] & (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[3]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h730B10003A700044;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N18
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[7] & ((!PC[5]) # ((!PC[3]) # (\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[6] & ( (!PC[7] & ((!PC[3]) # (PC[5]))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[7] & 
// ((!\PC[2]~DUPLICATE_q ) # (!PC[5] $ (!PC[3])))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[6] & ( (!PC[5] & ((!PC[7] & ((!PC[3]) # (\PC[2]~DUPLICATE_q ))) # (PC[7] & (PC[3])))) # (PC[5] & (!PC[7])) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'hC6CECC48C4C4C8CC;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( PC[8] & ( \imem~5_combout  & ( (PC[9] & \imem~16_combout ) ) ) ) # ( !PC[8] & ( \imem~5_combout  & ( (!PC[9] & !\imem~17_combout ) ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~17_combout ),
	.datad(!\imem~16_combout ),
	.datae(!PC[8]),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h00000000A0A00055;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[5][0]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][0]~q )) # (\imem~12_combout  & ((\regs[6][0]~q ))) ) ) ) # ( !\regs[5][0]~q  & ( \imem~6_combout  & ( (!\imem~12_combout  & (\regs[4][0]~q )) # (\imem~12_combout 
//  & ((\regs[6][0]~q ))) ) ) ) # ( \regs[5][0]~q  & ( !\imem~6_combout  & ( (!\imem~12_combout ) # (\regs[7][0]~q ) ) ) ) # ( !\regs[5][0]~q  & ( !\imem~6_combout  & ( (\regs[7][0]~q  & \imem~12_combout ) ) ) )

	.dataa(!\regs[7][0]~q ),
	.datab(!\regs[4][0]~q ),
	.datac(!\imem~12_combout ),
	.datad(!\regs[6][0]~q ),
	.datae(!\regs[5][0]~q ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \regs[11][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout ) # (\regs[10][0]~q ) ) ) ) # ( !\regs[11][0]~q  & ( \imem~12_combout  & ( (\regs[10][0]~q  & \imem~6_combout ) ) ) ) # ( \regs[11][0]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & (\regs[9][0]~q )) # (\imem~6_combout  & ((\regs[8][0]~q ))) ) ) ) # ( !\regs[11][0]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & (\regs[9][0]~q )) # (\imem~6_combout  & ((\regs[8][0]~q ))) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!\regs[9][0]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[8][0]~q ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[14][0]~q  & ( \imem~12_combout  & ( (\regs[15][0]~q ) # (\imem~6_combout ) ) ) ) # ( !\regs[14][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & \regs[15][0]~q ) ) ) ) # ( \regs[14][0]~q  & ( !\imem~12_combout  & ( 
// (!\imem~6_combout  & ((\regs[13][0]~q ))) # (\imem~6_combout  & (\regs[12][0]~q )) ) ) ) # ( !\regs[14][0]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout  & ((\regs[13][0]~q ))) # (\imem~6_combout  & (\regs[12][0]~q )) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\regs[13][0]~q ),
	.datac(!\imem~6_combout ),
	.datad(!\regs[15][0]~q ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \regs[3][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \regs[0][0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_M[0]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[1][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][0]~q ))) # (\imem~6_combout  & (\regs[2][0]~q )) ) ) ) # ( !\regs[1][0]~q  & ( \imem~12_combout  & ( (!\imem~6_combout  & ((\regs[3][0]~q ))) # (\imem~6_combout 
//  & (\regs[2][0]~q )) ) ) ) # ( \regs[1][0]~q  & ( !\imem~12_combout  & ( (!\imem~6_combout ) # (\regs[0][0]~q ) ) ) ) # ( !\regs[1][0]~q  & ( !\imem~12_combout  & ( (\imem~6_combout  & \regs[0][0]~q ) ) ) )

	.dataa(!\imem~6_combout ),
	.datab(!\regs[2][0]~q ),
	.datac(!\regs[3][0]~q ),
	.datad(!\regs[0][0]~q ),
	.datae(!\regs[1][0]~q ),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \Mux63~3_combout  & ( \Mux63~0_combout  & ( (!\imem~18_combout  & (((!\imem~15_combout ) # (\Mux63~2_combout )))) # (\imem~18_combout  & (((\imem~15_combout )) # (\Mux63~1_combout ))) ) ) ) # ( !\Mux63~3_combout  & ( \Mux63~0_combout 
//  & ( (!\imem~18_combout  & (((\Mux63~2_combout  & \imem~15_combout )))) # (\imem~18_combout  & (((\imem~15_combout )) # (\Mux63~1_combout ))) ) ) ) # ( \Mux63~3_combout  & ( !\Mux63~0_combout  & ( (!\imem~18_combout  & (((!\imem~15_combout ) # 
// (\Mux63~2_combout )))) # (\imem~18_combout  & (\Mux63~1_combout  & ((!\imem~15_combout )))) ) ) ) # ( !\Mux63~3_combout  & ( !\Mux63~0_combout  & ( (!\imem~18_combout  & (((\Mux63~2_combout  & \imem~15_combout )))) # (\imem~18_combout  & (\Mux63~1_combout 
//  & ((!\imem~15_combout )))) ) ) )

	.dataa(!\imem~18_combout ),
	.datab(!\Mux63~1_combout ),
	.datac(!\Mux63~2_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux63~3_combout ),
	.dataf(!\Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N43
dffeas \RTval_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTval_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTval_A[0] .is_wysiwyg = "true";
defparam \RTval_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N38
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(RTval_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \ss0|OUT~0_RTM0103 (
// Equation(s):
// \ss0|OUT~0_RTM0103_combout  = ( wmemval_M[1] & ( wmemval_M[2] ) ) # ( !wmemval_M[1] & ( wmemval_M[2] & ( !wmemval_M[0] $ (!wmemval_M[3]) ) ) ) # ( wmemval_M[1] & ( !wmemval_M[2] & ( (!wmemval_M[0]) # (!wmemval_M[3]) ) ) ) # ( !wmemval_M[1] & ( 
// !wmemval_M[2] & ( (!wmemval_M[0]) # (wmemval_M[3]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(gnd),
	.datad(!wmemval_M[3]),
	.datae(!wmemval_M[1]),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_RTM0103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_RTM0103 .extended_lut = "off";
defparam \ss0|OUT~0_RTM0103 .lut_mask = 64'hCCFFFFCC33CCFFFF;
defparam \ss0|OUT~0_RTM0103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N47
dffeas \memaddr_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( \isnop_M~q  & ( (\wrmem_M~q  & (!\memaddr_M[4]~DUPLICATE_q  & !memaddr_M[7])) ) )

	.dataa(gnd),
	.datab(!\wrmem_M~q ),
	.datac(!\memaddr_M[4]~DUPLICATE_q ),
	.datad(!memaddr_M[7]),
	.datae(gnd),
	.dataf(!\isnop_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h0000000030003000;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N6
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( \Equal7~0_combout  & ( \Equal7~7_combout  & ( (!memaddr_M[5] & \always5~0_combout ) ) ) )

	.dataa(!memaddr_M[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\always5~0_combout ),
	.datae(!\Equal7~0_combout ),
	.dataf(!\Equal7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h00000000000000AA;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N26
dffeas \ss0|OUT~0_NEW_REG100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss0|OUT~0_RTM0103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM101 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG100 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N6
cyclonev_lcell_comb \ss0|OUT~0_NEW_REG100_RTM0102 (
// Equation(s):
// \ss0|OUT~0_NEW_REG100_RTM0102_combout  = ( !\ss0|OUT~0_OTERM101  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~0_OTERM101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_NEW_REG100_RTM0102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .extended_lut = "off";
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~0_NEW_REG100_RTM0102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N24
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( wmemval_M[3] & ( wmemval_M[1] & ( (wmemval_M[2]) # (wmemval_M[0]) ) ) ) # ( !wmemval_M[3] & ( wmemval_M[1] & ( (!wmemval_M[0] & wmemval_M[2]) ) ) ) # ( wmemval_M[3] & ( !wmemval_M[1] & ( (!wmemval_M[0] & wmemval_M[2]) ) ) ) # ( 
// !wmemval_M[3] & ( !wmemval_M[1] & ( (wmemval_M[0] & wmemval_M[2]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h03030C0C0C0C3F3F;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N25
dffeas \ss0|OUT~1_NEW_REG104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG104 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( wmemval_M[1] & ( wmemval_M[2] & ( wmemval_M[3] ) ) ) # ( !wmemval_M[1] & ( wmemval_M[2] & ( (!wmemval_M[0] & wmemval_M[3]) ) ) ) # ( wmemval_M[1] & ( !wmemval_M[2] & ( (!wmemval_M[0] & !wmemval_M[3]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(gnd),
	.datad(!wmemval_M[3]),
	.datae(!wmemval_M[1]),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h0000CC0000CC00FF;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \ss0|OUT~2_OTERM107feeder (
// Equation(s):
// \ss0|OUT~2_OTERM107feeder_combout  = ( \ss0|OUT~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_OTERM107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2_OTERM107feeder .extended_lut = "off";
defparam \ss0|OUT~2_OTERM107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~2_OTERM107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N43
dffeas \ss0|OUT~2_NEW_REG106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_OTERM107feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM107 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG106 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( wmemval_M[1] & ( wmemval_M[2] & ( wmemval_M[0] ) ) ) # ( !wmemval_M[1] & ( wmemval_M[2] & ( (!wmemval_M[0] & !wmemval_M[3]) ) ) ) # ( wmemval_M[1] & ( !wmemval_M[2] & ( (!wmemval_M[0] & wmemval_M[3]) ) ) ) # ( !wmemval_M[1] & ( 
// !wmemval_M[2] & ( (wmemval_M[0] & !wmemval_M[3]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(gnd),
	.datad(!wmemval_M[3]),
	.datae(!wmemval_M[1]),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h330000CCCC003333;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N48
cyclonev_lcell_comb \ss0|OUT~3_OTERM109feeder (
// Equation(s):
// \ss0|OUT~3_OTERM109feeder_combout  = ( \ss0|OUT~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_OTERM109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3_OTERM109feeder .extended_lut = "off";
defparam \ss0|OUT~3_OTERM109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~3_OTERM109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y16_N49
dffeas \ss0|OUT~3_NEW_REG108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_OTERM109feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG108 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N42
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( !wmemval_M[3] & ( wmemval_M[1] & ( wmemval_M[0] ) ) ) # ( wmemval_M[3] & ( !wmemval_M[1] & ( (wmemval_M[0] & !wmemval_M[2]) ) ) ) # ( !wmemval_M[3] & ( !wmemval_M[1] & ( (wmemval_M[2]) # (wmemval_M[0]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h3F3F303033330000;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N43
dffeas \ss0|OUT~4_NEW_REG110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG110 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \ss0|OUT~5_RTM0115 (
// Equation(s):
// \ss0|OUT~5_RTM0115_combout  = ( wmemval_M[3] & ( wmemval_M[2] & ( (!wmemval_M[0]) # (wmemval_M[1]) ) ) ) # ( !wmemval_M[3] & ( wmemval_M[2] & ( (!wmemval_M[0]) # (!wmemval_M[1]) ) ) ) # ( wmemval_M[3] & ( !wmemval_M[2] ) ) # ( !wmemval_M[3] & ( 
// !wmemval_M[2] & ( (!wmemval_M[0] & !wmemval_M[1]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[0]),
	.datac(!wmemval_M[1]),
	.datad(gnd),
	.datae(!wmemval_M[3]),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_RTM0115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_RTM0115 .extended_lut = "off";
defparam \ss0|OUT~5_RTM0115 .lut_mask = 64'hC0C0FFFFFCFCCFCF;
defparam \ss0|OUT~5_RTM0115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N24
cyclonev_lcell_comb \ss0|OUT~5_OTERM113feeder (
// Equation(s):
// \ss0|OUT~5_OTERM113feeder_combout  = ( \ss0|OUT~5_RTM0115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_RTM0115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_OTERM113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_OTERM113feeder .extended_lut = "off";
defparam \ss0|OUT~5_OTERM113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~5_OTERM113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y1_N26
dffeas \ss0|OUT~5_NEW_REG112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_OTERM113feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM113 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG112 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y1_N42
cyclonev_lcell_comb \ss0|OUT~5_NEW_REG112_RTM0114 (
// Equation(s):
// \ss0|OUT~5_NEW_REG112_RTM0114_combout  = ( !\ss0|OUT~5_OTERM113  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~5_OTERM113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_NEW_REG112_RTM0114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .extended_lut = "off";
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~5_NEW_REG112_RTM0114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \ss0|OUT~6_RTM0119 (
// Equation(s):
// \ss0|OUT~6_RTM0119_combout  = ( wmemval_M[0] & ( wmemval_M[1] & ( (!wmemval_M[3] & wmemval_M[2]) ) ) ) # ( wmemval_M[0] & ( !wmemval_M[1] & ( (!wmemval_M[3] & !wmemval_M[2]) ) ) ) # ( !wmemval_M[0] & ( !wmemval_M[1] & ( !wmemval_M[3] $ (wmemval_M[2]) ) ) 
// )

	.dataa(gnd),
	.datab(!wmemval_M[3]),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(!wmemval_M[0]),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_RTM0119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_RTM0119 .extended_lut = "off";
defparam \ss0|OUT~6_RTM0119 .lut_mask = 64'hC3C3C0C000000C0C;
defparam \ss0|OUT~6_RTM0119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N24
cyclonev_lcell_comb \ss0|OUT~6_OTERM117feeder (
// Equation(s):
// \ss0|OUT~6_OTERM117feeder_combout  = ( \ss0|OUT~6_RTM0119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_RTM0119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_OTERM117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_OTERM117feeder .extended_lut = "off";
defparam \ss0|OUT~6_OTERM117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss0|OUT~6_OTERM117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N26
dffeas \ss0|OUT~6_NEW_REG116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_OTERM117feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG116 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y1_N42
cyclonev_lcell_comb \ss0|OUT~6_NEW_REG116_RTM0118 (
// Equation(s):
// \ss0|OUT~6_NEW_REG116_RTM0118_combout  = ( !\ss0|OUT~6_OTERM117  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss0|OUT~6_OTERM117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_NEW_REG116_RTM0118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .extended_lut = "off";
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss0|OUT~6_NEW_REG116_RTM0118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( !wmemval_M[5] & ( wmemval_M[6] & ( !wmemval_M[7] $ (wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[6] & ( (wmemval_M[7] & wmemval_M[4]) ) ) ) # ( !wmemval_M[5] & ( !wmemval_M[6] & ( (!wmemval_M[7] & wmemval_M[4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[7]),
	.datad(!wmemval_M[4]),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h00F0000FF00F0000;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N13
dffeas \ss1|OUT~0_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG82 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( wmemval_M[5] & ( wmemval_M[6] & ( (!wmemval_M[4]) # (wmemval_M[7]) ) ) ) # ( !wmemval_M[5] & ( wmemval_M[6] & ( !wmemval_M[7] $ (!wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[6] & ( (wmemval_M[7] & wmemval_M[4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[7]),
	.datad(!wmemval_M[4]),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h0000000F0FF0FF0F;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N55
dffeas \ss1|OUT~1_NEW_REG84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM85 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG84 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( wmemval_M[5] & ( wmemval_M[6] & ( wmemval_M[7] ) ) ) # ( !wmemval_M[5] & ( wmemval_M[6] & ( (wmemval_M[7] & !wmemval_M[4]) ) ) ) # ( wmemval_M[5] & ( !wmemval_M[6] & ( (!wmemval_M[7] & !wmemval_M[4]) ) ) )

	.dataa(!wmemval_M[7]),
	.datab(!wmemval_M[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h0000888844445555;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N40
dffeas \ss1|OUT~2_NEW_REG86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM87 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG86 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \ss1|OUT~3_RTM091 (
// Equation(s):
// \ss1|OUT~3_RTM091_combout  = ( wmemval_M[7] & ( (!wmemval_M[5]) # (!wmemval_M[6] $ (!wmemval_M[4])) ) ) # ( !wmemval_M[7] & ( (!wmemval_M[5] & (!wmemval_M[6] $ (wmemval_M[4]))) # (wmemval_M[5] & ((!wmemval_M[6]) # (!wmemval_M[4]))) ) )

	.dataa(!wmemval_M[5]),
	.datab(!wmemval_M[6]),
	.datac(!wmemval_M[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_RTM091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_RTM091 .extended_lut = "off";
defparam \ss1|OUT~3_RTM091 .lut_mask = 64'hD6D6D6D6BEBEBEBE;
defparam \ss1|OUT~3_RTM091 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \ss1|OUT~3_OTERM89feeder (
// Equation(s):
// \ss1|OUT~3_OTERM89feeder_combout  = ( \ss1|OUT~3_RTM091_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_RTM091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_OTERM89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_OTERM89feeder .extended_lut = "off";
defparam \ss1|OUT~3_OTERM89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~3_OTERM89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N32
dffeas \ss1|OUT~3_NEW_REG88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~3_OTERM89feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM89 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG88 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \ss1|OUT~3_NEW_REG88_RTM090 (
// Equation(s):
// \ss1|OUT~3_NEW_REG88_RTM090_combout  = ( !\ss1|OUT~3_OTERM89  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~3_OTERM89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_NEW_REG88_RTM090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG88_RTM090 .extended_lut = "off";
defparam \ss1|OUT~3_NEW_REG88_RTM090 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~3_NEW_REG88_RTM090 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( wmemval_M[5] & ( wmemval_M[6] & ( (wmemval_M[4] & !wmemval_M[7]) ) ) ) # ( !wmemval_M[5] & ( wmemval_M[6] & ( !wmemval_M[7] ) ) ) # ( wmemval_M[5] & ( !wmemval_M[6] & ( (wmemval_M[4] & !wmemval_M[7]) ) ) ) # ( !wmemval_M[5] & ( 
// !wmemval_M[6] & ( wmemval_M[4] ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[4]),
	.datac(!wmemval_M[7]),
	.datad(gnd),
	.datae(!wmemval_M[5]),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h33333030F0F03030;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N12
cyclonev_lcell_comb \ss1|OUT~4_OTERM93feeder (
// Equation(s):
// \ss1|OUT~4_OTERM93feeder_combout  = ( \ss1|OUT~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_OTERM93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4_OTERM93feeder .extended_lut = "off";
defparam \ss1|OUT~4_OTERM93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~4_OTERM93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N13
dffeas \ss1|OUT~4_NEW_REG92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_OTERM93feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG92 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( wmemval_M[7] & ( (wmemval_M[4] & (wmemval_M[6] & !wmemval_M[5])) ) ) # ( !wmemval_M[7] & ( (!wmemval_M[4] & (!wmemval_M[6] & wmemval_M[5])) # (wmemval_M[4] & ((!wmemval_M[6]) # (wmemval_M[5]))) ) )

	.dataa(!wmemval_M[4]),
	.datab(gnd),
	.datac(!wmemval_M[6]),
	.datad(!wmemval_M[5]),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h50F550F505000500;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \ss1|OUT~5_OTERM95feeder (
// Equation(s):
// \ss1|OUT~5_OTERM95feeder_combout  = ( \ss1|OUT~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_OTERM95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5_OTERM95feeder .extended_lut = "off";
defparam \ss1|OUT~5_OTERM95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~5_OTERM95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \ss1|OUT~5_NEW_REG94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_OTERM95feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG94 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \ss1|OUT~6_RTM099 (
// Equation(s):
// \ss1|OUT~6_RTM099_combout  = ( wmemval_M[4] & ( (!wmemval_M[7] & (!wmemval_M[5] $ (wmemval_M[6]))) ) ) # ( !wmemval_M[4] & ( (!wmemval_M[5] & (!wmemval_M[6] $ (wmemval_M[7]))) ) )

	.dataa(!wmemval_M[5]),
	.datab(!wmemval_M[6]),
	.datac(!wmemval_M[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_RTM099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_RTM099 .extended_lut = "off";
defparam \ss1|OUT~6_RTM099 .lut_mask = 64'h8282828290909090;
defparam \ss1|OUT~6_RTM099 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N18
cyclonev_lcell_comb \ss1|OUT~6_OTERM97feeder (
// Equation(s):
// \ss1|OUT~6_OTERM97feeder_combout  = ( \ss1|OUT~6_RTM099_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_RTM099_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_OTERM97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_OTERM97feeder .extended_lut = "off";
defparam \ss1|OUT~6_OTERM97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss1|OUT~6_OTERM97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N19
dffeas \ss1|OUT~6_NEW_REG96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_OTERM97feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG96 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \ss1|OUT~6_NEW_REG96_RTM098 (
// Equation(s):
// \ss1|OUT~6_NEW_REG96_RTM098_combout  = ( !\ss1|OUT~6_OTERM97  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss1|OUT~6_OTERM97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_NEW_REG96_RTM098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG96_RTM098 .extended_lut = "off";
defparam \ss1|OUT~6_NEW_REG96_RTM098 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss1|OUT~6_NEW_REG96_RTM098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( wmemval_M[8] & ( (!wmemval_M[10] & (!wmemval_M[11] $ (wmemval_M[9]))) # (wmemval_M[10] & (wmemval_M[11] & !wmemval_M[9])) ) ) # ( !wmemval_M[8] & ( (wmemval_M[10] & (!wmemval_M[11] & !wmemval_M[9])) ) )

	.dataa(!wmemval_M[10]),
	.datab(!wmemval_M[11]),
	.datac(gnd),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h4400440099229922;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \ss2|OUT~0_OTERM63feeder (
// Equation(s):
// \ss2|OUT~0_OTERM63feeder_combout  = ( \ss2|OUT~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_OTERM63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0_OTERM63feeder .extended_lut = "off";
defparam \ss2|OUT~0_OTERM63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~0_OTERM63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N13
dffeas \ss2|OUT~0_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_OTERM63feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG62 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \ss2|OUT~1_RTM067 (
// Equation(s):
// \ss2|OUT~1_RTM067_combout  = ( wmemval_M[8] & ( (!wmemval_M[11] & ((!wmemval_M[10]) # (wmemval_M[9]))) # (wmemval_M[11] & ((!wmemval_M[9]))) ) ) # ( !wmemval_M[8] & ( (!wmemval_M[10]) # ((!wmemval_M[11] & !wmemval_M[9])) ) )

	.dataa(!wmemval_M[10]),
	.datab(!wmemval_M[11]),
	.datac(gnd),
	.datad(!wmemval_M[9]),
	.datae(gnd),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_RTM067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_RTM067 .extended_lut = "off";
defparam \ss2|OUT~1_RTM067 .lut_mask = 64'hEEAAEEAABBCCBBCC;
defparam \ss2|OUT~1_RTM067 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \ss2|OUT~1_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_RTM067_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG64 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \ss2|OUT~1_NEW_REG64_RTM066 (
// Equation(s):
// \ss2|OUT~1_NEW_REG64_RTM066_combout  = ( !\ss2|OUT~1_OTERM65  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~1_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_NEW_REG64_RTM066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG64_RTM066 .extended_lut = "off";
defparam \ss2|OUT~1_NEW_REG64_RTM066 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~1_NEW_REG64_RTM066 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N24
cyclonev_lcell_comb \ss2|OUT~2_RTM071 (
// Equation(s):
// \ss2|OUT~2_RTM071_combout  = ( wmemval_M[9] & ( wmemval_M[10] & ( !wmemval_M[11] ) ) ) # ( !wmemval_M[9] & ( wmemval_M[10] & ( (!wmemval_M[11]) # (wmemval_M[8]) ) ) ) # ( wmemval_M[9] & ( !wmemval_M[10] & ( (wmemval_M[8]) # (wmemval_M[11]) ) ) ) # ( 
// !wmemval_M[9] & ( !wmemval_M[10] ) )

	.dataa(!wmemval_M[11]),
	.datab(gnd),
	.datac(!wmemval_M[8]),
	.datad(gnd),
	.datae(!wmemval_M[9]),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_RTM071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_RTM071 .extended_lut = "off";
defparam \ss2|OUT~2_RTM071 .lut_mask = 64'hFFFF5F5FAFAFAAAA;
defparam \ss2|OUT~2_RTM071 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \ss2|OUT~2_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_RTM071_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG68 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N6
cyclonev_lcell_comb \ss2|OUT~2_NEW_REG68_RTM070 (
// Equation(s):
// \ss2|OUT~2_NEW_REG68_RTM070_combout  = ( !\ss2|OUT~2_OTERM69  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~2_OTERM69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_NEW_REG68_RTM070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG68_RTM070 .extended_lut = "off";
defparam \ss2|OUT~2_NEW_REG68_RTM070 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~2_NEW_REG68_RTM070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( wmemval_M[9] & ( wmemval_M[8] & ( wmemval_M[10] ) ) ) # ( !wmemval_M[9] & ( wmemval_M[8] & ( (!wmemval_M[11] & !wmemval_M[10]) ) ) ) # ( wmemval_M[9] & ( !wmemval_M[8] & ( (wmemval_M[11] & !wmemval_M[10]) ) ) ) # ( !wmemval_M[9] & 
// ( !wmemval_M[8] & ( (!wmemval_M[11] & wmemval_M[10]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[11]),
	.datac(!wmemval_M[10]),
	.datad(gnd),
	.datae(!wmemval_M[9]),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h0C0C3030C0C00F0F;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N55
dffeas \ss2|OUT~3_NEW_REG72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG72 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( wmemval_M[9] & ( wmemval_M[8] & ( !wmemval_M[11] ) ) ) # ( !wmemval_M[9] & ( wmemval_M[8] & ( (!wmemval_M[10]) # (!wmemval_M[11]) ) ) ) # ( !wmemval_M[9] & ( !wmemval_M[8] & ( (wmemval_M[10] & !wmemval_M[11]) ) ) )

	.dataa(!wmemval_M[10]),
	.datab(gnd),
	.datac(!wmemval_M[11]),
	.datad(gnd),
	.datae(!wmemval_M[9]),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h50500000FAFAF0F0;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N28
dffeas \ss2|OUT~4_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG74 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( wmemval_M[10] & ( wmemval_M[8] & ( !wmemval_M[9] $ (!wmemval_M[11]) ) ) ) # ( !wmemval_M[10] & ( wmemval_M[8] & ( !wmemval_M[11] ) ) ) # ( !wmemval_M[10] & ( !wmemval_M[8] & ( (wmemval_M[9] & !wmemval_M[11]) ) ) )

	.dataa(!wmemval_M[9]),
	.datab(!wmemval_M[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[10]),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h44440000CCCC6666;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \ss2|OUT~5_OTERM77feeder (
// Equation(s):
// \ss2|OUT~5_OTERM77feeder_combout  = ( \ss2|OUT~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_OTERM77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5_OTERM77feeder .extended_lut = "off";
defparam \ss2|OUT~5_OTERM77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~5_OTERM77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N1
dffeas \ss2|OUT~5_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_OTERM77feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG76 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \ss2|OUT~6_RTM081 (
// Equation(s):
// \ss2|OUT~6_RTM081_combout  = ( wmemval_M[10] & ( wmemval_M[8] & ( (wmemval_M[9] & !wmemval_M[11]) ) ) ) # ( !wmemval_M[10] & ( wmemval_M[8] & ( (!wmemval_M[9] & !wmemval_M[11]) ) ) ) # ( wmemval_M[10] & ( !wmemval_M[8] & ( (!wmemval_M[9] & wmemval_M[11]) 
// ) ) ) # ( !wmemval_M[10] & ( !wmemval_M[8] & ( (!wmemval_M[9] & !wmemval_M[11]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[9]),
	.datac(!wmemval_M[11]),
	.datad(gnd),
	.datae(!wmemval_M[10]),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_RTM081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_RTM081 .extended_lut = "off";
defparam \ss2|OUT~6_RTM081 .lut_mask = 64'hC0C00C0CC0C03030;
defparam \ss2|OUT~6_RTM081 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N24
cyclonev_lcell_comb \ss2|OUT~6_OTERM79feeder (
// Equation(s):
// \ss2|OUT~6_OTERM79feeder_combout  = ( \ss2|OUT~6_RTM081_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_RTM081_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_OTERM79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_OTERM79feeder .extended_lut = "off";
defparam \ss2|OUT~6_OTERM79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss2|OUT~6_OTERM79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y1_N26
dffeas \ss2|OUT~6_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_OTERM79feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG78 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y1_N54
cyclonev_lcell_comb \ss2|OUT~6_NEW_REG78_RTM080 (
// Equation(s):
// \ss2|OUT~6_NEW_REG78_RTM080_combout  = ( !\ss2|OUT~6_OTERM79  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss2|OUT~6_OTERM79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_NEW_REG78_RTM080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG78_RTM080 .extended_lut = "off";
defparam \ss2|OUT~6_NEW_REG78_RTM080 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss2|OUT~6_NEW_REG78_RTM080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \ss3|OUT~0_RTM045 (
// Equation(s):
// \ss3|OUT~0_RTM045_combout  = ( wmemval_M[15] & ( (!wmemval_M[12]) # (!wmemval_M[13] $ (wmemval_M[14])) ) ) # ( !wmemval_M[15] & ( (!wmemval_M[12] $ (wmemval_M[14])) # (wmemval_M[13]) ) )

	.dataa(!wmemval_M[12]),
	.datab(!wmemval_M[13]),
	.datac(!wmemval_M[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_RTM045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_RTM045 .extended_lut = "off";
defparam \ss3|OUT~0_RTM045 .lut_mask = 64'hB7B7B7B7EBEBEBEB;
defparam \ss3|OUT~0_RTM045 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \ss3|OUT~0_NEW_REG42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_RTM045_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG42 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \ss3|OUT~0_NEW_REG42_RTM044 (
// Equation(s):
// \ss3|OUT~0_NEW_REG42_RTM044_combout  = ( !\ss3|OUT~0_OTERM43  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~0_OTERM43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_NEW_REG42_RTM044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG42_RTM044 .extended_lut = "off";
defparam \ss3|OUT~0_NEW_REG42_RTM044 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~0_NEW_REG42_RTM044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N51
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( wmemval_M[13] & ( wmemval_M[15] & ( (wmemval_M[12]) # (wmemval_M[14]) ) ) ) # ( !wmemval_M[13] & ( wmemval_M[15] & ( (wmemval_M[14] & !wmemval_M[12]) ) ) ) # ( wmemval_M[13] & ( !wmemval_M[15] & ( (wmemval_M[14] & !wmemval_M[12]) ) 
// ) ) # ( !wmemval_M[13] & ( !wmemval_M[15] & ( (wmemval_M[14] & wmemval_M[12]) ) ) )

	.dataa(!wmemval_M[14]),
	.datab(gnd),
	.datac(!wmemval_M[12]),
	.datad(gnd),
	.datae(!wmemval_M[13]),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h0505505050505F5F;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N52
dffeas \ss3|OUT~1_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG46 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N3
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( wmemval_M[15] & ( (wmemval_M[14] & ((!wmemval_M[12]) # (wmemval_M[13]))) ) ) # ( !wmemval_M[15] & ( (!wmemval_M[12] & (!wmemval_M[14] & wmemval_M[13])) ) )

	.dataa(!wmemval_M[12]),
	.datab(!wmemval_M[14]),
	.datac(!wmemval_M[13]),
	.datad(gnd),
	.datae(!wmemval_M[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h0808232308082323;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N5
dffeas \ss3|OUT~2_NEW_REG48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG48 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N57
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( wmemval_M[13] & ( wmemval_M[15] & ( !wmemval_M[14] $ (wmemval_M[12]) ) ) ) # ( wmemval_M[13] & ( !wmemval_M[15] & ( (wmemval_M[14] & wmemval_M[12]) ) ) ) # ( !wmemval_M[13] & ( !wmemval_M[15] & ( !wmemval_M[14] $ (!wmemval_M[12]) ) 
// ) )

	.dataa(!wmemval_M[14]),
	.datab(gnd),
	.datac(!wmemval_M[12]),
	.datad(gnd),
	.datae(!wmemval_M[13]),
	.dataf(!wmemval_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h5A5A05050000A5A5;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N58
dffeas \ss3|OUT~3_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG50 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N12
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( wmemval_M[13] & ( (wmemval_M[12] & !wmemval_M[15]) ) ) # ( !wmemval_M[13] & ( (!wmemval_M[14] & (wmemval_M[12])) # (wmemval_M[14] & ((!wmemval_M[15]))) ) )

	.dataa(!wmemval_M[14]),
	.datab(!wmemval_M[12]),
	.datac(!wmemval_M[15]),
	.datad(gnd),
	.datae(!wmemval_M[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h7272303072723030;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N13
dffeas \ss3|OUT~4_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG52 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N18
cyclonev_lcell_comb \ss3|OUT~5_RTM057 (
// Equation(s):
// \ss3|OUT~5_RTM057_combout  = ( wmemval_M[15] & ( wmemval_M[12] & ( (!wmemval_M[14]) # (wmemval_M[13]) ) ) ) # ( !wmemval_M[15] & ( wmemval_M[12] & ( (wmemval_M[14] & !wmemval_M[13]) ) ) ) # ( wmemval_M[15] & ( !wmemval_M[12] ) ) # ( !wmemval_M[15] & ( 
// !wmemval_M[12] & ( (!wmemval_M[13]) # (wmemval_M[14]) ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[14]),
	.datac(!wmemval_M[13]),
	.datad(gnd),
	.datae(!wmemval_M[15]),
	.dataf(!wmemval_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_RTM057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_RTM057 .extended_lut = "off";
defparam \ss3|OUT~5_RTM057 .lut_mask = 64'hF3F3FFFF3030CFCF;
defparam \ss3|OUT~5_RTM057 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N36
cyclonev_lcell_comb \ss3|OUT~5_OTERM55feeder (
// Equation(s):
// \ss3|OUT~5_OTERM55feeder_combout  = ( \ss3|OUT~5_RTM057_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_RTM057_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_OTERM55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_OTERM55feeder .extended_lut = "off";
defparam \ss3|OUT~5_OTERM55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss3|OUT~5_OTERM55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N37
dffeas \ss3|OUT~5_NEW_REG54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_OTERM55feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG54 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \ss3|OUT~5_NEW_REG54_RTM056 (
// Equation(s):
// \ss3|OUT~5_NEW_REG54_RTM056_combout  = ( !\ss3|OUT~5_OTERM55  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~5_OTERM55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_NEW_REG54_RTM056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG54_RTM056 .extended_lut = "off";
defparam \ss3|OUT~5_NEW_REG54_RTM056 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~5_NEW_REG54_RTM056 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N30
cyclonev_lcell_comb \ss3|OUT~6_RTM061 (
// Equation(s):
// \ss3|OUT~6_RTM061_combout  = ( wmemval_M[13] & ( (wmemval_M[14] & (wmemval_M[12] & !wmemval_M[15])) ) ) # ( !wmemval_M[13] & ( (!wmemval_M[14] & ((!wmemval_M[15]))) # (wmemval_M[14] & (!wmemval_M[12] & wmemval_M[15])) ) )

	.dataa(!wmemval_M[14]),
	.datab(!wmemval_M[12]),
	.datac(!wmemval_M[15]),
	.datad(gnd),
	.datae(!wmemval_M[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_RTM061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_RTM061 .extended_lut = "off";
defparam \ss3|OUT~6_RTM061 .lut_mask = 64'hA4A41010A4A41010;
defparam \ss3|OUT~6_RTM061 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N32
dffeas \ss3|OUT~6_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~6_RTM061_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG58 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N36
cyclonev_lcell_comb \ss3|OUT~6_NEW_REG58_RTM060 (
// Equation(s):
// \ss3|OUT~6_NEW_REG58_RTM060_combout  = ( !\ss3|OUT~6_OTERM59  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss3|OUT~6_OTERM59 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_NEW_REG58_RTM060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG58_RTM060 .extended_lut = "off";
defparam \ss3|OUT~6_NEW_REG58_RTM060 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss3|OUT~6_NEW_REG58_RTM060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N0
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( wmemval_M[16] & ( (!wmemval_M[18] & (!wmemval_M[19] $ (wmemval_M[17]))) # (wmemval_M[18] & (wmemval_M[19] & !wmemval_M[17])) ) ) # ( !wmemval_M[16] & ( (wmemval_M[18] & (!wmemval_M[19] & !wmemval_M[17])) ) )

	.dataa(!wmemval_M[18]),
	.datab(!wmemval_M[19]),
	.datac(!wmemval_M[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h4040404092929292;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N1
dffeas \ss4|OUT~0_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG22 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N24
cyclonev_lcell_comb \ss4|OUT~1_RTM027 (
// Equation(s):
// \ss4|OUT~1_RTM027_combout  = ( wmemval_M[19] & ( wmemval_M[16] & ( !wmemval_M[17] ) ) ) # ( !wmemval_M[19] & ( wmemval_M[16] & ( (!wmemval_M[18]) # (wmemval_M[17]) ) ) ) # ( wmemval_M[19] & ( !wmemval_M[16] & ( !wmemval_M[18] ) ) ) # ( !wmemval_M[19] & ( 
// !wmemval_M[16] & ( (!wmemval_M[18]) # (!wmemval_M[17]) ) ) )

	.dataa(!wmemval_M[18]),
	.datab(gnd),
	.datac(!wmemval_M[17]),
	.datad(gnd),
	.datae(!wmemval_M[19]),
	.dataf(!wmemval_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_RTM027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_RTM027 .extended_lut = "off";
defparam \ss4|OUT~1_RTM027 .lut_mask = 64'hFAFAAAAAAFAFF0F0;
defparam \ss4|OUT~1_RTM027 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N24
cyclonev_lcell_comb \ss4|OUT~1_OTERM25feeder (
// Equation(s):
// \ss4|OUT~1_OTERM25feeder_combout  = ( \ss4|OUT~1_RTM027_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_RTM027_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_OTERM25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_OTERM25feeder .extended_lut = "off";
defparam \ss4|OUT~1_OTERM25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~1_OTERM25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N26
dffeas \ss4|OUT~1_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_OTERM25feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG24 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \ss4|OUT~1_NEW_REG24_RTM026 (
// Equation(s):
// \ss4|OUT~1_NEW_REG24_RTM026_combout  = ( !\ss4|OUT~1_OTERM25  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~1_OTERM25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_NEW_REG24_RTM026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG24_RTM026 .extended_lut = "off";
defparam \ss4|OUT~1_NEW_REG24_RTM026 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~1_NEW_REG24_RTM026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N24
cyclonev_lcell_comb \ss4|OUT~2_RTM031 (
// Equation(s):
// \ss4|OUT~2_RTM031_combout  = ( wmemval_M[19] & ( (!wmemval_M[18]) # ((wmemval_M[16] & !wmemval_M[17])) ) ) # ( !wmemval_M[19] & ( ((!wmemval_M[17]) # (wmemval_M[18])) # (wmemval_M[16]) ) )

	.dataa(!wmemval_M[16]),
	.datab(!wmemval_M[17]),
	.datac(!wmemval_M[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_RTM031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_RTM031 .extended_lut = "off";
defparam \ss4|OUT~2_RTM031 .lut_mask = 64'hDFDFDFDFF4F4F4F4;
defparam \ss4|OUT~2_RTM031 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y7_N26
dffeas \ss4|OUT~2_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_RTM031_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG28 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N6
cyclonev_lcell_comb \ss4|OUT~2_NEW_REG28_RTM030 (
// Equation(s):
// \ss4|OUT~2_NEW_REG28_RTM030_combout  = ( !\ss4|OUT~2_OTERM29  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~2_OTERM29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_NEW_REG28_RTM030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG28_RTM030 .extended_lut = "off";
defparam \ss4|OUT~2_NEW_REG28_RTM030 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~2_NEW_REG28_RTM030 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y8_N54
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( wmemval_M[16] & ( (!wmemval_M[18] & (!wmemval_M[19] & !wmemval_M[17])) # (wmemval_M[18] & ((wmemval_M[17]))) ) ) # ( !wmemval_M[16] & ( (!wmemval_M[18] & (wmemval_M[19] & wmemval_M[17])) # (wmemval_M[18] & (!wmemval_M[19] & 
// !wmemval_M[17])) ) )

	.dataa(!wmemval_M[18]),
	.datab(!wmemval_M[19]),
	.datac(!wmemval_M[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h4242424285858585;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N55
dffeas \ss4|OUT~3_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG32 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( wmemval_M[19] & ( (wmemval_M[16] & (!wmemval_M[17] & !wmemval_M[18])) ) ) # ( !wmemval_M[19] & ( ((!wmemval_M[17] & wmemval_M[18])) # (wmemval_M[16]) ) )

	.dataa(gnd),
	.datab(!wmemval_M[16]),
	.datac(!wmemval_M[17]),
	.datad(!wmemval_M[18]),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h33F333F330003000;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N49
dffeas \ss4|OUT~4_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ss4|OUT~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG34 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( wmemval_M[17] & ( wmemval_M[16] & ( !wmemval_M[19] ) ) ) # ( !wmemval_M[17] & ( wmemval_M[16] & ( !wmemval_M[19] $ (wmemval_M[18]) ) ) ) # ( wmemval_M[17] & ( !wmemval_M[16] & ( (!wmemval_M[19] & !wmemval_M[18]) ) ) )

	.dataa(!wmemval_M[19]),
	.datab(!wmemval_M[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[17]),
	.dataf(!wmemval_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h000088889999AAAA;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \ss4|OUT~5_NEW_REG36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG36 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y7_N27
cyclonev_lcell_comb \ss4|OUT~6_RTM041 (
// Equation(s):
// \ss4|OUT~6_RTM041_combout  = ( wmemval_M[19] & ( (!wmemval_M[16] & (!wmemval_M[17] & wmemval_M[18])) ) ) # ( !wmemval_M[19] & ( (!wmemval_M[17] & ((!wmemval_M[18]))) # (wmemval_M[17] & (wmemval_M[16] & wmemval_M[18])) ) )

	.dataa(!wmemval_M[16]),
	.datab(gnd),
	.datac(!wmemval_M[17]),
	.datad(!wmemval_M[18]),
	.datae(gnd),
	.dataf(!wmemval_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_RTM041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_RTM041 .extended_lut = "off";
defparam \ss4|OUT~6_RTM041 .lut_mask = 64'hF005F00500A000A0;
defparam \ss4|OUT~6_RTM041 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \ss4|OUT~6_OTERM39feeder (
// Equation(s):
// \ss4|OUT~6_OTERM39feeder_combout  = ( \ss4|OUT~6_RTM041_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_RTM041_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_OTERM39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_OTERM39feeder .extended_lut = "off";
defparam \ss4|OUT~6_OTERM39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss4|OUT~6_OTERM39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N26
dffeas \ss4|OUT~6_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~6_OTERM39feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG38 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \ss4|OUT~6_NEW_REG38_RTM040 (
// Equation(s):
// \ss4|OUT~6_NEW_REG38_RTM040_combout  = ( !\ss4|OUT~6_OTERM39  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss4|OUT~6_OTERM39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_NEW_REG38_RTM040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG38_RTM040 .extended_lut = "off";
defparam \ss4|OUT~6_NEW_REG38_RTM040 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss4|OUT~6_NEW_REG38_RTM040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( wmemval_M[20] & ( wmemval_M[21] & ( (!wmemval_M[22] & wmemval_M[23]) ) ) ) # ( wmemval_M[20] & ( !wmemval_M[21] & ( !wmemval_M[22] $ (wmemval_M[23]) ) ) ) # ( !wmemval_M[20] & ( !wmemval_M[21] & ( (wmemval_M[22] & !wmemval_M[23]) ) 
// ) )

	.dataa(gnd),
	.datab(!wmemval_M[22]),
	.datac(!wmemval_M[23]),
	.datad(gnd),
	.datae(!wmemval_M[20]),
	.dataf(!wmemval_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h3030C3C300000C0C;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \ss5|OUT~0_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG0 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N48
cyclonev_lcell_comb \ss5|OUT~1_RTM05 (
// Equation(s):
// \ss5|OUT~1_RTM05_combout  = ( wmemval_M[21] & ( wmemval_M[22] & ( (wmemval_M[20] & !wmemval_M[23]) ) ) ) # ( !wmemval_M[21] & ( wmemval_M[22] & ( !wmemval_M[20] $ (wmemval_M[23]) ) ) ) # ( wmemval_M[21] & ( !wmemval_M[22] & ( (!wmemval_M[20]) # 
// (!wmemval_M[23]) ) ) ) # ( !wmemval_M[21] & ( !wmemval_M[22] ) )

	.dataa(!wmemval_M[20]),
	.datab(gnd),
	.datac(!wmemval_M[23]),
	.datad(gnd),
	.datae(!wmemval_M[21]),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_RTM05_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_RTM05 .extended_lut = "off";
defparam \ss5|OUT~1_RTM05 .lut_mask = 64'hFFFFFAFAA5A55050;
defparam \ss5|OUT~1_RTM05 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \ss5|OUT~1_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~1_RTM05_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG2 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N6
cyclonev_lcell_comb \ss5|OUT~1_NEW_REG2_RTM04 (
// Equation(s):
// \ss5|OUT~1_NEW_REG2_RTM04_combout  = ( !\ss5|OUT~1_OTERM3  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~1_OTERM3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_NEW_REG2_RTM04_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG2_RTM04 .extended_lut = "off";
defparam \ss5|OUT~1_NEW_REG2_RTM04 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~1_NEW_REG2_RTM04 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \ss5|OUT~2_RTM09 (
// Equation(s):
// \ss5|OUT~2_RTM09_combout  = ( wmemval_M[21] & ( wmemval_M[22] & ( !wmemval_M[23] ) ) ) # ( !wmemval_M[21] & ( wmemval_M[22] & ( (!wmemval_M[23]) # (wmemval_M[20]) ) ) ) # ( wmemval_M[21] & ( !wmemval_M[22] & ( (wmemval_M[20]) # (wmemval_M[23]) ) ) ) # ( 
// !wmemval_M[21] & ( !wmemval_M[22] ) )

	.dataa(gnd),
	.datab(!wmemval_M[23]),
	.datac(gnd),
	.datad(!wmemval_M[20]),
	.datae(!wmemval_M[21]),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_RTM09_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_RTM09 .extended_lut = "off";
defparam \ss5|OUT~2_RTM09 .lut_mask = 64'hFFFF33FFCCFFCCCC;
defparam \ss5|OUT~2_RTM09 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N24
cyclonev_lcell_comb \ss5|OUT~2_OTERM7feeder (
// Equation(s):
// \ss5|OUT~2_OTERM7feeder_combout  = ( \ss5|OUT~2_RTM09_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_RTM09_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_OTERM7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_OTERM7feeder .extended_lut = "off";
defparam \ss5|OUT~2_OTERM7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~2_OTERM7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N26
dffeas \ss5|OUT~2_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_OTERM7feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG6 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N30
cyclonev_lcell_comb \ss5|OUT~2_NEW_REG6_RTM08 (
// Equation(s):
// \ss5|OUT~2_NEW_REG6_RTM08_combout  = ( !\ss5|OUT~2_OTERM7  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~2_OTERM7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_NEW_REG6_RTM08_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG6_RTM08 .extended_lut = "off";
defparam \ss5|OUT~2_NEW_REG6_RTM08 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~2_NEW_REG6_RTM08 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y8_N12
cyclonev_lcell_comb \ss5|OUT~3_RTM013 (
// Equation(s):
// \ss5|OUT~3_RTM013_combout  = ( wmemval_M[23] & ( wmemval_M[21] & ( !wmemval_M[20] $ (!wmemval_M[22]) ) ) ) # ( !wmemval_M[23] & ( wmemval_M[21] & ( (!wmemval_M[20]) # (!wmemval_M[22]) ) ) ) # ( wmemval_M[23] & ( !wmemval_M[21] ) ) # ( !wmemval_M[23] & ( 
// !wmemval_M[21] & ( !wmemval_M[20] $ (wmemval_M[22]) ) ) )

	.dataa(!wmemval_M[20]),
	.datab(gnd),
	.datac(!wmemval_M[22]),
	.datad(gnd),
	.datae(!wmemval_M[23]),
	.dataf(!wmemval_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_RTM013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_RTM013 .extended_lut = "off";
defparam \ss5|OUT~3_RTM013 .lut_mask = 64'hA5A5FFFFFAFA5A5A;
defparam \ss5|OUT~3_RTM013 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N12
cyclonev_lcell_comb \ss5|OUT~3_OTERM11feeder (
// Equation(s):
// \ss5|OUT~3_OTERM11feeder_combout  = ( \ss5|OUT~3_RTM013_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_RTM013_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_OTERM11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_OTERM11feeder .extended_lut = "off";
defparam \ss5|OUT~3_OTERM11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~3_OTERM11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y8_N14
dffeas \ss5|OUT~3_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~3_OTERM11feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG10 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y8_N54
cyclonev_lcell_comb \ss5|OUT~3_NEW_REG10_RTM012 (
// Equation(s):
// \ss5|OUT~3_NEW_REG10_RTM012_combout  = ( !\ss5|OUT~3_OTERM11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~3_OTERM11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_NEW_REG10_RTM012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG10_RTM012 .extended_lut = "off";
defparam \ss5|OUT~3_NEW_REG10_RTM012 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~3_NEW_REG10_RTM012 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N51
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( wmemval_M[23] & ( (!wmemval_M[21] & (wmemval_M[20] & !wmemval_M[22])) ) ) # ( !wmemval_M[23] & ( ((!wmemval_M[21] & wmemval_M[22])) # (wmemval_M[20]) ) )

	.dataa(!wmemval_M[21]),
	.datab(gnd),
	.datac(!wmemval_M[20]),
	.datad(!wmemval_M[22]),
	.datae(gnd),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0FAF0FAF0A000A00;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N52
dffeas \ss5|OUT~4_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG14 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y19_N9
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( wmemval_M[23] & ( (!wmemval_M[21] & (wmemval_M[20] & wmemval_M[22])) ) ) # ( !wmemval_M[23] & ( (!wmemval_M[21] & (wmemval_M[20] & !wmemval_M[22])) # (wmemval_M[21] & ((!wmemval_M[22]) # (wmemval_M[20]))) ) )

	.dataa(!wmemval_M[21]),
	.datab(gnd),
	.datac(!wmemval_M[20]),
	.datad(!wmemval_M[22]),
	.datae(gnd),
	.dataf(!wmemval_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h5F055F05000A000A;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y19_N10
dffeas \ss5|OUT~5_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG16 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \ss5|OUT~6_RTM021 (
// Equation(s):
// \ss5|OUT~6_RTM021_combout  = ( wmemval_M[21] & ( wmemval_M[22] & ( (!wmemval_M[23] & wmemval_M[20]) ) ) ) # ( !wmemval_M[21] & ( wmemval_M[22] & ( (wmemval_M[23] & !wmemval_M[20]) ) ) ) # ( !wmemval_M[21] & ( !wmemval_M[22] & ( !wmemval_M[23] ) ) )

	.dataa(gnd),
	.datab(!wmemval_M[23]),
	.datac(gnd),
	.datad(!wmemval_M[20]),
	.datae(!wmemval_M[21]),
	.dataf(!wmemval_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_RTM021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_RTM021 .extended_lut = "off";
defparam \ss5|OUT~6_RTM021 .lut_mask = 64'hCCCC0000330000CC;
defparam \ss5|OUT~6_RTM021 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \ss5|OUT~6_OTERM19feeder (
// Equation(s):
// \ss5|OUT~6_OTERM19feeder_combout  = ( \ss5|OUT~6_RTM021_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_RTM021_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_OTERM19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_OTERM19feeder .extended_lut = "off";
defparam \ss5|OUT~6_OTERM19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ss5|OUT~6_OTERM19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N25
dffeas \ss5|OUT~6_NEW_REG18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~6_OTERM19feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG18 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y1_N36
cyclonev_lcell_comb \ss5|OUT~6_NEW_REG18_RTM020 (
// Equation(s):
// \ss5|OUT~6_NEW_REG18_RTM020_combout  = ( !\ss5|OUT~6_OTERM19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ss5|OUT~6_OTERM19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_NEW_REG18_RTM020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG18_RTM020 .extended_lut = "off";
defparam \ss5|OUT~6_NEW_REG18_RTM020 .lut_mask = 64'hFFFFFFFF00000000;
defparam \ss5|OUT~6_NEW_REG18_RTM020 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \LEDRout[0]~feeder (
// Equation(s):
// \LEDRout[0]~feeder_combout  = ( wmemval_M[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[0]~feeder .extended_lut = "off";
defparam \LEDRout[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N3
cyclonev_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = ( \always5~0_combout  & ( \Equal7~7_combout  & ( (\Equal7~0_combout  & memaddr_M[5]) ) ) )

	.dataa(!\Equal7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!memaddr_M[5]),
	.datae(!\always5~0_combout ),
	.dataf(!\Equal7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~1 .extended_lut = "off";
defparam \always5~1 .lut_mask = 64'h0000000000000055;
defparam \always5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N14
dffeas \LEDRout[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[0] .is_wysiwyg = "true";
defparam \LEDRout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \LEDRout[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[1] .is_wysiwyg = "true";
defparam \LEDRout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N10
dffeas \LEDRout[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[2] .is_wysiwyg = "true";
defparam \LEDRout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N15
cyclonev_lcell_comb \LEDRout[3]~feeder (
// Equation(s):
// \LEDRout[3]~feeder_combout  = ( wmemval_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[3]~feeder .extended_lut = "off";
defparam \LEDRout[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \LEDRout[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[3] .is_wysiwyg = "true";
defparam \LEDRout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \LEDRout[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[4] .is_wysiwyg = "true";
defparam \LEDRout[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y20_N12
cyclonev_lcell_comb \LEDRout[5]~feeder (
// Equation(s):
// \LEDRout[5]~feeder_combout  = ( wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[5]~feeder .extended_lut = "off";
defparam \LEDRout[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y20_N14
dffeas \LEDRout[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[5] .is_wysiwyg = "true";
defparam \LEDRout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y19_N0
cyclonev_lcell_comb \LEDRout[6]~feeder (
// Equation(s):
// \LEDRout[6]~feeder_combout  = ( wmemval_M[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[6]~feeder .extended_lut = "off";
defparam \LEDRout[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y19_N2
dffeas \LEDRout[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[6] .is_wysiwyg = "true";
defparam \LEDRout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y20_N44
dffeas \LEDRout[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[7] .is_wysiwyg = "true";
defparam \LEDRout[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y20_N36
cyclonev_lcell_comb \LEDRout[8]~feeder (
// Equation(s):
// \LEDRout[8]~feeder_combout  = ( wmemval_M[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[8]~feeder .extended_lut = "off";
defparam \LEDRout[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y20_N38
dffeas \LEDRout[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[8] .is_wysiwyg = "true";
defparam \LEDRout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y20_N30
cyclonev_lcell_comb \LEDRout[9]~feeder (
// Equation(s):
// \LEDRout[9]~feeder_combout  = ( wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDRout[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDRout[9]~feeder .extended_lut = "off";
defparam \LEDRout[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDRout[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y20_N31
dffeas \LEDRout[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDRout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDRout[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDRout[9] .is_wysiwyg = "true";
defparam \LEDRout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y28_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
