$date
	Sun Feb 21 19:05:01 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_testbench $end
$scope module PISO_test $end
$var wire 1 ! data_out $end
$var wire 1 " reset $end
$var wire 1 # load_n $end
$var wire 10 $ data_in [9:0] $end
$var wire 1 % clk $end
$var reg 10 & Q_out [9:0] $end
$var reg 1 ' bitStream $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
b1111111111 &
x%
bx $
x#
x"
x!
$end
#20
1!
1'
0#
b100101111 $
0"
1%
#30
0%
#40
1%
#50
0%
1"
#60
1%
#70
0%
#80
1%
0"
#90
0%
#100
1%
#110
0%
#120
1%
#130
0%
1#
#140
0!
0'
b1001011111 &
1%
#150
0%
#160
b10111111 &
1!
1'
1%
0#
#170
0%
#180
b101111111 &
0!
0'
1%
#190
0%
#200
b1011111111 &
1%
#210
0%
#220
b111111111 &
1!
1'
1%
#230
0%
#240
b1111111111 &
0!
0'
1%
#250
0%
#260
1!
1'
1%
#270
0%
#280
1%
#290
0%
#300
1%
#310
0%
#320
1%
#330
0%
#340
1%
#350
0%
#360
1%
#370
0%
#380
1%
#390
0%
#400
1%
#410
0%
#420
1%
#430
0%
#440
1%
#450
0%
#460
1%
#470
0%
#480
1%
#490
0%
#500
1%
#510
0%
#520
1%
#530
0%
#540
1%
#550
0%
#560
1%
#570
0%
#580
1%
#590
0%
#600
1%
#610
0%
#620
1%
#630
0%
#640
1%
#650
0%
#660
1%
