

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Thu Aug 31 07:45:29 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.058 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1481|     1481| 19.339 us | 19.339 us |  1481|  1481|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i3_l_j2  |     1300|     1300|        14|          9|          1|   144|    yes   |
        |- l_update_i4_l_j3   |      164|      164|        22|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    809|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|    1336|   2684|    -|
|Memory           |        0|      -|      64|      6|    0|
|Multiplexer      |        -|      -|       -|    566|    -|
|Register         |        0|      -|     742|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    2142|   4193|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Bert_layer_fadd_3g8j_U201  |Bert_layer_fadd_3g8j  |        0|      2|  205|   390|    0|
    |Bert_layer_fdiv_3hbi_U202  |Bert_layer_fdiv_3hbi  |        0|      0|  761|   994|    0|
    |Bert_layer_fexp_3jbC_U204  |Bert_layer_fexp_3jbC  |        0|      1|  270|  1032|    0|
    |Bert_layer_fpext_ibs_U203  |Bert_layer_fpext_ibs  |        0|      0|  100|   138|    0|
    |Bert_layer_mux_16kbM_U205  |Bert_layer_mux_16kbM  |        0|      0|    0|    65|    0|
    |Bert_layer_mux_16kbM_U206  |Bert_layer_mux_16kbM  |        0|      0|    0|    65|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                      |                      |        0|      3| 1336|  2684|    0|
    +---------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |inp_sumRow_U  |Softmax_layer_inpfYi  |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   6|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln127_fu_701_p2        |     +    |      0|  0|   15|           8|           1|
    |add_ln130_fu_789_p2        |     +    |      0|  0|    8|           5|           5|
    |add_ln139_fu_879_p2        |     +    |      0|  0|   15|           8|           1|
    |add_ln142_fu_999_p2        |     +    |      0|  0|    8|           5|           5|
    |add_ln203_fu_975_p2        |     +    |      0|  0|    8|           7|           7|
    |add_ln581_fu_1161_p2       |     +    |      0|  0|   12|           6|          12|
    |i3_fu_707_p2               |     +    |      0|  0|   13|           1|           4|
    |i4_fu_885_p2               |     +    |      0|  0|   13|           1|           4|
    |j2_fu_868_p2               |     +    |      0|  0|   13|           4|           1|
    |j3_fu_1025_p2              |     +    |      0|  0|   13|           4|           1|
    |v52_fu_684_p2              |     +    |      0|  0|   13|           4|           1|
    |F2_fu_1149_p2              |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_1129_p2         |     -    |      0|  0|   61|           1|          54|
    |sub_ln130_fu_765_p2        |     -    |      0|  0|    8|           5|           5|
    |sub_ln142_fu_947_p2        |     -    |      0|  0|    8|           5|           5|
    |sub_ln203_fu_965_p2        |     -    |      0|  0|    8|           7|           7|
    |sub_ln581_fu_1167_p2       |     -    |      0|  0|   12|           5|          12|
    |and_ln581_fu_1263_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_1241_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_1288_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_1274_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_1313_p2       |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_1208_p2      |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln124_fu_678_p2       |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln127_fu_695_p2       |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln128_fu_713_p2       |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln139_fu_873_p2       |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln140_fu_891_p2       |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln571_fu_1143_p2      |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_1155_p2      |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln582_fu_1181_p2      |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln585_fu_1194_p2      |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_1199_p2      |   icmp   |      0|  0|   13|          12|           5|
    |or_ln581_fu_1302_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_1253_p2        |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_1135_p3         |  select  |      0|  0|   54|           1|          54|
    |select_ln130_1_fu_727_p3   |  select  |      0|  0|    4|           1|           4|
    |select_ln130_fu_719_p3     |  select  |      0|  0|    4|           1|           1|
    |select_ln142_1_fu_905_p3   |  select  |      0|  0|    4|           1|           4|
    |select_ln142_fu_897_p3     |  select  |      0|  0|    4|           1|           1|
    |select_ln582_fu_1246_p3    |  select  |      0|  0|   24|           1|          24|
    |select_ln585_1_fu_1294_p3  |  select  |      0|  0|   24|           1|          24|
    |select_ln585_fu_1280_p3    |  select  |      0|  0|   24|           1|          24|
    |select_ln588_fu_1228_p3    |  select  |      0|  0|    2|           1|           2|
    |sh_amt_fu_1173_p3          |  select  |      0|  0|   12|           1|          12|
    |v65_V_fu_1334_p3           |  select  |      0|  0|   24|           1|          24|
    |shl_ln604_fu_1329_p2       |    shl   |      0|  0|   69|          24|          24|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|    2|           2|           1|
    |xor_ln571_fu_1236_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_1307_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_1257_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_1268_p2       |    xor   |      0|  0|    2|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  809|         330|         459|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter21                 |   9|          2|    1|          2|
    |ap_phi_mux_i3_0_phi_fu_587_p4            |   9|          2|    4|          8|
    |ap_phi_mux_i4_0_phi_fu_620_p4            |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_576_p4  |   9|          2|    8|         16|
    |ap_phi_mux_j2_0_phi_fu_598_p4            |   9|          2|    4|          8|
    |i3_0_reg_583                             |   9|          2|    4|          8|
    |i4_0_reg_616                             |   9|          2|    4|          8|
    |indvar_flatten14_reg_605                 |   9|          2|    8|         16|
    |indvar_flatten_reg_572                   |   9|          2|    8|         16|
    |inp_sumRow_address0                      |  27|          5|    4|         20|
    |inp_sumRow_d0                            |  15|          3|   32|         96|
    |j2_0_reg_594                             |   9|          2|    4|          8|
    |j3_0_reg_627                             |   9|          2|    4|          8|
    |v49_0_0_address0                         |  21|          4|    4|         16|
    |v49_0_1_address0                         |  21|          4|    4|         16|
    |v49_0_2_address0                         |  21|          4|    4|         16|
    |v49_0_3_address0                         |  21|          4|    4|         16|
    |v49_1_0_address0                         |  21|          4|    4|         16|
    |v49_1_1_address0                         |  21|          4|    4|         16|
    |v49_1_2_address0                         |  21|          4|    4|         16|
    |v49_1_3_address0                         |  21|          4|    4|         16|
    |v49_2_0_address0                         |  21|          4|    4|         16|
    |v49_2_1_address0                         |  21|          4|    4|         16|
    |v49_2_2_address0                         |  21|          4|    4|         16|
    |v49_2_3_address0                         |  21|          4|    4|         16|
    |v49_3_0_address0                         |  21|          4|    4|         16|
    |v49_3_1_address0                         |  21|          4|    4|         16|
    |v49_3_2_address0                         |  21|          4|    4|         16|
    |v49_3_3_address0                         |  21|          4|    4|         16|
    |v52_0_reg_561                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 566|        115|  160|        505|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1357                   |   8|   0|    8|          0|
    |add_ln203_reg_1503                   |   7|   0|    7|          0|
    |and_ln603_reg_1660                   |   1|   0|    1|          0|
    |ap_CS_fsm                            |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9              |   1|   0|    1|          0|
    |i3_0_reg_583                         |   4|   0|    4|          0|
    |i4_0_reg_616                         |   4|   0|    4|          0|
    |icmp_ln127_reg_1353                  |   1|   0|    1|          0|
    |icmp_ln127_reg_1353_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln139_reg_1483                  |   1|   0|    1|          0|
    |icmp_ln571_reg_1619                  |   1|   0|    1|          0|
    |icmp_ln581_reg_1625                  |   1|   0|    1|          0|
    |icmp_ln582_reg_1638                  |   1|   0|    1|          0|
    |indvar_flatten14_reg_605             |   8|   0|    8|          0|
    |indvar_flatten_reg_572               |   8|   0|    8|          0|
    |inp_sumRow_addr_2_reg_1468           |   4|   0|    4|          0|
    |j2_0_reg_594                         |   4|   0|    4|          0|
    |j2_reg_1478                          |   4|   0|    4|          0|
    |j3_0_reg_627                         |   4|   0|    4|          0|
    |man_V_2_reg_1614                     |  54|   0|   54|          0|
    |reg_672                              |  32|   0|   32|          0|
    |select_ln130_1_reg_1367              |   4|   0|    4|          0|
    |select_ln130_reg_1362                |   4|   0|    4|          0|
    |select_ln142_1_reg_1492              |   4|   0|    4|          0|
    |select_ln585_1_reg_1655              |  24|   0|   24|          0|
    |sext_ln581_reg_1650                  |  32|   0|   32|          0|
    |sh_amt_reg_1631                      |  12|   0|   12|          0|
    |trunc_ln130_1_reg_1378               |   2|   0|    2|          0|
    |trunc_ln130_reg_1373                 |   2|   0|    2|          0|
    |trunc_ln142_1_reg_1508               |   2|   0|    2|          0|
    |trunc_ln142_reg_1498                 |   2|   0|    2|          0|
    |trunc_ln583_reg_1644                 |  24|   0|   24|          0|
    |trunc_ln583_reg_1644_pp1_iter20_reg  |  24|   0|   24|          0|
    |v49_0_0_addr_reg_1383                |   4|   0|    4|          0|
    |v49_0_1_addr_reg_1388                |   4|   0|    4|          0|
    |v49_0_2_addr_reg_1393                |   4|   0|    4|          0|
    |v49_0_3_addr_reg_1398                |   4|   0|    4|          0|
    |v49_1_0_addr_reg_1403                |   4|   0|    4|          0|
    |v49_1_1_addr_reg_1408                |   4|   0|    4|          0|
    |v49_1_2_addr_reg_1413                |   4|   0|    4|          0|
    |v49_1_3_addr_reg_1418                |   4|   0|    4|          0|
    |v49_2_0_addr_reg_1423                |   4|   0|    4|          0|
    |v49_2_1_addr_reg_1428                |   4|   0|    4|          0|
    |v49_2_2_addr_reg_1433                |   4|   0|    4|          0|
    |v49_2_3_addr_reg_1438                |   4|   0|    4|          0|
    |v49_3_0_addr_reg_1443                |   4|   0|    4|          0|
    |v49_3_1_addr_reg_1448                |   4|   0|    4|          0|
    |v49_3_2_addr_reg_1453                |   4|   0|    4|          0|
    |v49_3_3_addr_reg_1458                |   4|   0|    4|          0|
    |v52_0_reg_561                        |   4|   0|    4|          0|
    |v57_reg_1473                         |  32|   0|   32|          0|
    |v62_reg_1603                         |  32|   0|   32|          0|
    |v64_reg_1608                         |  32|   0|   32|          0|
    |add_ln203_reg_1503                   |  64|  32|    7|          0|
    |icmp_ln139_reg_1483                  |  64|  32|    1|          0|
    |trunc_ln142_reg_1498                 |  64|  32|    2|          0|
    |v64_reg_1608                         |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 742| 128|  528|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_done           | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Softmax_layer | return value |
|v49_0_0_address0  | out |    4|  ap_memory |    v49_0_0    |     array    |
|v49_0_0_ce0       | out |    1|  ap_memory |    v49_0_0    |     array    |
|v49_0_0_we0       | out |    1|  ap_memory |    v49_0_0    |     array    |
|v49_0_0_d0        | out |   32|  ap_memory |    v49_0_0    |     array    |
|v49_0_0_q0        |  in |   32|  ap_memory |    v49_0_0    |     array    |
|v49_0_1_address0  | out |    4|  ap_memory |    v49_0_1    |     array    |
|v49_0_1_ce0       | out |    1|  ap_memory |    v49_0_1    |     array    |
|v49_0_1_we0       | out |    1|  ap_memory |    v49_0_1    |     array    |
|v49_0_1_d0        | out |   32|  ap_memory |    v49_0_1    |     array    |
|v49_0_1_q0        |  in |   32|  ap_memory |    v49_0_1    |     array    |
|v49_0_2_address0  | out |    4|  ap_memory |    v49_0_2    |     array    |
|v49_0_2_ce0       | out |    1|  ap_memory |    v49_0_2    |     array    |
|v49_0_2_we0       | out |    1|  ap_memory |    v49_0_2    |     array    |
|v49_0_2_d0        | out |   32|  ap_memory |    v49_0_2    |     array    |
|v49_0_2_q0        |  in |   32|  ap_memory |    v49_0_2    |     array    |
|v49_0_3_address0  | out |    4|  ap_memory |    v49_0_3    |     array    |
|v49_0_3_ce0       | out |    1|  ap_memory |    v49_0_3    |     array    |
|v49_0_3_we0       | out |    1|  ap_memory |    v49_0_3    |     array    |
|v49_0_3_d0        | out |   32|  ap_memory |    v49_0_3    |     array    |
|v49_0_3_q0        |  in |   32|  ap_memory |    v49_0_3    |     array    |
|v49_1_0_address0  | out |    4|  ap_memory |    v49_1_0    |     array    |
|v49_1_0_ce0       | out |    1|  ap_memory |    v49_1_0    |     array    |
|v49_1_0_we0       | out |    1|  ap_memory |    v49_1_0    |     array    |
|v49_1_0_d0        | out |   32|  ap_memory |    v49_1_0    |     array    |
|v49_1_0_q0        |  in |   32|  ap_memory |    v49_1_0    |     array    |
|v49_1_1_address0  | out |    4|  ap_memory |    v49_1_1    |     array    |
|v49_1_1_ce0       | out |    1|  ap_memory |    v49_1_1    |     array    |
|v49_1_1_we0       | out |    1|  ap_memory |    v49_1_1    |     array    |
|v49_1_1_d0        | out |   32|  ap_memory |    v49_1_1    |     array    |
|v49_1_1_q0        |  in |   32|  ap_memory |    v49_1_1    |     array    |
|v49_1_2_address0  | out |    4|  ap_memory |    v49_1_2    |     array    |
|v49_1_2_ce0       | out |    1|  ap_memory |    v49_1_2    |     array    |
|v49_1_2_we0       | out |    1|  ap_memory |    v49_1_2    |     array    |
|v49_1_2_d0        | out |   32|  ap_memory |    v49_1_2    |     array    |
|v49_1_2_q0        |  in |   32|  ap_memory |    v49_1_2    |     array    |
|v49_1_3_address0  | out |    4|  ap_memory |    v49_1_3    |     array    |
|v49_1_3_ce0       | out |    1|  ap_memory |    v49_1_3    |     array    |
|v49_1_3_we0       | out |    1|  ap_memory |    v49_1_3    |     array    |
|v49_1_3_d0        | out |   32|  ap_memory |    v49_1_3    |     array    |
|v49_1_3_q0        |  in |   32|  ap_memory |    v49_1_3    |     array    |
|v49_2_0_address0  | out |    4|  ap_memory |    v49_2_0    |     array    |
|v49_2_0_ce0       | out |    1|  ap_memory |    v49_2_0    |     array    |
|v49_2_0_we0       | out |    1|  ap_memory |    v49_2_0    |     array    |
|v49_2_0_d0        | out |   32|  ap_memory |    v49_2_0    |     array    |
|v49_2_0_q0        |  in |   32|  ap_memory |    v49_2_0    |     array    |
|v49_2_1_address0  | out |    4|  ap_memory |    v49_2_1    |     array    |
|v49_2_1_ce0       | out |    1|  ap_memory |    v49_2_1    |     array    |
|v49_2_1_we0       | out |    1|  ap_memory |    v49_2_1    |     array    |
|v49_2_1_d0        | out |   32|  ap_memory |    v49_2_1    |     array    |
|v49_2_1_q0        |  in |   32|  ap_memory |    v49_2_1    |     array    |
|v49_2_2_address0  | out |    4|  ap_memory |    v49_2_2    |     array    |
|v49_2_2_ce0       | out |    1|  ap_memory |    v49_2_2    |     array    |
|v49_2_2_we0       | out |    1|  ap_memory |    v49_2_2    |     array    |
|v49_2_2_d0        | out |   32|  ap_memory |    v49_2_2    |     array    |
|v49_2_2_q0        |  in |   32|  ap_memory |    v49_2_2    |     array    |
|v49_2_3_address0  | out |    4|  ap_memory |    v49_2_3    |     array    |
|v49_2_3_ce0       | out |    1|  ap_memory |    v49_2_3    |     array    |
|v49_2_3_we0       | out |    1|  ap_memory |    v49_2_3    |     array    |
|v49_2_3_d0        | out |   32|  ap_memory |    v49_2_3    |     array    |
|v49_2_3_q0        |  in |   32|  ap_memory |    v49_2_3    |     array    |
|v49_3_0_address0  | out |    4|  ap_memory |    v49_3_0    |     array    |
|v49_3_0_ce0       | out |    1|  ap_memory |    v49_3_0    |     array    |
|v49_3_0_we0       | out |    1|  ap_memory |    v49_3_0    |     array    |
|v49_3_0_d0        | out |   32|  ap_memory |    v49_3_0    |     array    |
|v49_3_0_q0        |  in |   32|  ap_memory |    v49_3_0    |     array    |
|v49_3_1_address0  | out |    4|  ap_memory |    v49_3_1    |     array    |
|v49_3_1_ce0       | out |    1|  ap_memory |    v49_3_1    |     array    |
|v49_3_1_we0       | out |    1|  ap_memory |    v49_3_1    |     array    |
|v49_3_1_d0        | out |   32|  ap_memory |    v49_3_1    |     array    |
|v49_3_1_q0        |  in |   32|  ap_memory |    v49_3_1    |     array    |
|v49_3_2_address0  | out |    4|  ap_memory |    v49_3_2    |     array    |
|v49_3_2_ce0       | out |    1|  ap_memory |    v49_3_2    |     array    |
|v49_3_2_we0       | out |    1|  ap_memory |    v49_3_2    |     array    |
|v49_3_2_d0        | out |   32|  ap_memory |    v49_3_2    |     array    |
|v49_3_2_q0        |  in |   32|  ap_memory |    v49_3_2    |     array    |
|v49_3_3_address0  | out |    4|  ap_memory |    v49_3_3    |     array    |
|v49_3_3_ce0       | out |    1|  ap_memory |    v49_3_3    |     array    |
|v49_3_3_we0       | out |    1|  ap_memory |    v49_3_3    |     array    |
|v49_3_3_d0        | out |   32|  ap_memory |    v49_3_3    |     array    |
|v49_3_3_q0        |  in |   32|  ap_memory |    v49_3_3    |     array    |
|v50_0_V_address0  | out |    6|  ap_memory |    v50_0_V    |     array    |
|v50_0_V_ce0       | out |    1|  ap_memory |    v50_0_V    |     array    |
|v50_0_V_we0       | out |    1|  ap_memory |    v50_0_V    |     array    |
|v50_0_V_d0        | out |   24|  ap_memory |    v50_0_V    |     array    |
|v50_1_V_address0  | out |    6|  ap_memory |    v50_1_V    |     array    |
|v50_1_V_ce0       | out |    1|  ap_memory |    v50_1_V    |     array    |
|v50_1_V_we0       | out |    1|  ap_memory |    v50_1_V    |     array    |
|v50_1_V_d0        | out |   24|  ap_memory |    v50_1_V    |     array    |
|v50_2_V_address0  | out |    6|  ap_memory |    v50_2_V    |     array    |
|v50_2_V_ce0       | out |    1|  ap_memory |    v50_2_V    |     array    |
|v50_2_V_we0       | out |    1|  ap_memory |    v50_2_V    |     array    |
|v50_2_V_d0        | out |   24|  ap_memory |    v50_2_V    |     array    |
|v50_3_V_address0  | out |    6|  ap_memory |    v50_3_V    |     array    |
|v50_3_V_ce0       | out |    1|  ap_memory |    v50_3_V    |     array    |
|v50_3_V_we0       | out |    1|  ap_memory |    v50_3_V    |     array    |
|v50_3_V_d0        | out |   24|  ap_memory |    v50_3_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

