--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/jeas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Proje3.twx Proje3.ncd -o Proje3.twr Proje3.pcf -ucf pins.ucf

Design file:              Proje3.ncd
Physical constraint file: Proje3.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |saida<0>       |   13.248|
entrada<0>     |saida<1>       |   13.236|
entrada<0>     |saida<2>       |   12.942|
entrada<0>     |saida<3>       |   10.861|
entrada<0>     |saida<4>       |   14.613|
entrada<0>     |saida<5>       |   13.752|
entrada<0>     |saida<6>       |   15.977|
entrada<0>     |saida<7>       |   14.055|
entrada<1>     |saida<0>       |   12.765|
entrada<1>     |saida<1>       |   12.753|
entrada<1>     |saida<2>       |   12.459|
entrada<1>     |saida<3>       |   10.378|
entrada<1>     |saida<4>       |   14.109|
entrada<1>     |saida<5>       |   13.269|
entrada<1>     |saida<6>       |   15.494|
entrada<1>     |saida<7>       |   13.572|
entrada<2>     |saida<0>       |   12.480|
entrada<2>     |saida<1>       |   12.468|
entrada<2>     |saida<2>       |   12.174|
entrada<2>     |saida<3>       |   10.093|
entrada<2>     |saida<4>       |   13.838|
entrada<2>     |saida<5>       |   12.984|
entrada<2>     |saida<6>       |   15.209|
entrada<2>     |saida<7>       |   13.287|
entrada<3>     |saida<0>       |   12.135|
entrada<3>     |saida<1>       |   12.123|
entrada<3>     |saida<2>       |   11.829|
entrada<3>     |saida<3>       |    9.748|
entrada<3>     |saida<4>       |   13.479|
entrada<3>     |saida<5>       |   12.639|
entrada<3>     |saida<6>       |   14.864|
entrada<3>     |saida<7>       |   12.942|
entrada<4>     |saida<0>       |   11.833|
entrada<4>     |saida<1>       |   11.821|
entrada<4>     |saida<2>       |   11.527|
entrada<4>     |saida<3>       |    9.446|
entrada<4>     |saida<4>       |   13.177|
entrada<4>     |saida<5>       |   12.337|
entrada<4>     |saida<6>       |   14.562|
entrada<4>     |saida<7>       |   12.640|
entrada<5>     |saida<0>       |   10.947|
entrada<5>     |saida<1>       |   10.935|
entrada<5>     |saida<2>       |   10.641|
entrada<5>     |saida<3>       |    8.560|
entrada<5>     |saida<4>       |   11.751|
entrada<5>     |saida<5>       |   11.451|
entrada<5>     |saida<6>       |   13.676|
entrada<5>     |saida<7>       |   11.754|
entrada<6>     |saida<0>       |    9.903|
entrada<6>     |saida<1>       |    9.891|
entrada<6>     |saida<2>       |    9.597|
entrada<6>     |saida<3>       |    7.589|
entrada<6>     |saida<4>       |   11.406|
entrada<6>     |saida<5>       |   10.407|
entrada<6>     |saida<6>       |   12.828|
entrada<6>     |saida<7>       |   10.710|
entrada<7>     |saida<0>       |   10.001|
entrada<7>     |saida<1>       |    9.989|
entrada<7>     |saida<2>       |    9.695|
entrada<7>     |saida<3>       |    7.150|
entrada<7>     |saida<4>       |   11.540|
entrada<7>     |saida<5>       |   10.505|
entrada<7>     |saida<6>       |   12.730|
entrada<7>     |saida<7>       |   10.808|
---------------+---------------+---------+


Analysis completed Fri Sep 15 15:37:19 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 346 MB



