{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442582140836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442582140838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 15:15:40 2015 " "Processing started: Fri Sep 18 15:15:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442582140838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442582140838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add4bit -c add4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off add4bit -c add4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442582140838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1442582141926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hubic/eln/fpga/projects/ex3/add1bit/add1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /hubic/eln/fpga/projects/ex3/add1bit/add1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1bit-LogicFunction " "Found design unit 1: add1bit-LogicFunction" {  } { { "../add1bit/add1bit.vhd" "" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add1bit/add1bit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442582143709 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1bit " "Found entity 1: add1bit" {  } { { "../add1bit/add1bit.vhd" "" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add1bit/add1bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442582143709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442582143709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4bit-LogicFunction " "Found design unit 1: add4bit-LogicFunction" {  } { { "add4bit.vhd" "" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442582143719 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4bit " "Found entity 1: add4bit" {  } { { "add4bit.vhd" "" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1442582143719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1442582143719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add4bit " "Elaborating entity \"add4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1442582143830 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "c\[5\] add4bit.vhd(11) " "Using initial value X (don't care) for net \"c\[5\]\" at add4bit.vhd(11)" {  } { { "add4bit.vhd" "" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1442582143836 "|add4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1bit add1bit:\\fourAdders:0:add " "Elaborating entity \"add1bit\" for hierarchy \"add1bit:\\fourAdders:0:add\"" {  } { { "add4bit.vhd" "\\fourAdders:0:add" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1442582143881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout GND " "Pin \"cout\" is stuck at GND" {  } { { "add4bit.vhd" "" { Text "G:/Hubic/ELN/FPGA/Projects/ex3/add4bit/add4bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1442582145372 "|add4bit|cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1442582145372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1442582145832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1442582145832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1442582146001 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1442582146001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1442582146001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1442582146001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442582146082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 18 15:15:46 2015 " "Processing ended: Fri Sep 18 15:15:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442582146082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442582146082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442582146082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442582146082 ""}
