head	1.1;
branch	1.1.1;
access;
symbols
	GCC-4_7_4_r3:1.1.1.2
	GCC-4_1_2_r2:1.1.1.1
	MAIN:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2013.07.29.22.46.14;	author jlee;	state Exp;
branches
	1.1.1.1;
next	;
commitid	Uxh7I3IiWVY2YpZw;

1.1.1.1
date	2013.07.29.22.46.14;	author jlee;	state Exp;
branches;
next	1.1.1.2;
commitid	Uxh7I3IiWVY2YpZw;

1.1.1.2
date	2017.04.15.15.12.16;	author jlee;	state Exp;
branches;
next	;
commitid	Kx60weqAWGeJSDNz;


desc
@@


1.1
log
@Initial revision
@
text
@<html lang="en">
<head>
<title>M32R-Warnings - Using as</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using as">
<meta name="generator" content="makeinfo 4.13">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="M32R_002dDependent.html#M32R_002dDependent" title="M32R-Dependent">
<link rel="prev" href="M32R_002dDirectives.html#M32R_002dDirectives" title="M32R-Directives">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
This file documents the GNU Assembler "as".

Copyright (C) 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
2000, 2001, 2002, 2006, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled ``GNU Free Documentation License''.

-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<a name="M32R-Warnings"></a>
<a name="M32R_002dWarnings"></a>
<p>
Previous:&nbsp;<a rel="previous" accesskey="p" href="M32R_002dDirectives.html#M32R_002dDirectives">M32R-Directives</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="M32R_002dDependent.html#M32R_002dDependent">M32R-Dependent</a>
<hr>
</div>

<h4 class="subsection">9.20.3 M32R Warnings</h4>

<p><a name="index-warnings_002c-M32R-1136"></a><a name="index-M32R-warnings-1137"></a>
There are several warning and error messages that can be produced by
<code>as</code> which are specific to the M32R:

     <dl>
<dt><code>output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?</code><dd>This message is only produced if warnings for explicit parallel
conflicts have been enabled.  It indicates that the assembler has
encountered a parallel instruction in which the destination register of
the left hand instruction is used as an input register in the right hand
instruction.  For example in this code fragment
&lsquo;<samp><span class="samp">mv r1, r2 || neg r3, r1</span></samp>&rsquo; register r1 is the destination of the
move instruction and the input to the neg instruction.

     <br><dt><code>output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?</code><dd>This message is only produced if warnings for explicit parallel
conflicts have been enabled.  It indicates that the assembler has
encountered a parallel instruction in which the destination register of
the right hand instruction is used as an input register in the left hand
instruction.  For example in this code fragment
&lsquo;<samp><span class="samp">mv r1, r2 || neg r2, r3</span></samp>&rsquo; register r2 is the destination of the
neg instruction and the input to the move instruction.

     <br><dt><code>instruction &lsquo;</code><samp><span class="samp">...</span></samp><code>&rsquo; is for the M32RX only</code><dd>This message is produced when the assembler encounters an instruction
which is only supported by the M32Rx processor, and the &lsquo;<samp><span class="samp">-m32rx</span></samp>&rsquo;
command line flag has not been specified to allow assembly of such
instructions.

     <br><dt><code>unknown instruction &lsquo;</code><samp><span class="samp">...</span></samp><code>&rsquo;</code><dd>This message is produced when the assembler encounters an instruction
which it does not recognize.

     <br><dt><code>only the NOP instruction can be issued in parallel on the m32r</code><dd>This message is produced when the assembler encounters a parallel
instruction which does not involve a NOP instruction and the
&lsquo;<samp><span class="samp">-m32rx</span></samp>&rsquo; command line flag has not been specified.  Only the M32Rx
processor is able to execute two instructions in parallel.

     <br><dt><code>instruction &lsquo;</code><samp><span class="samp">...</span></samp><code>&rsquo; cannot be executed in parallel.</code><dd>This message is produced when the assembler encounters a parallel
instruction which is made up of one or two instructions which cannot be
executed in parallel.

     <br><dt><code>Instructions share the same execution pipeline</code><dd>This message is produced when the assembler encounters a parallel
instruction whoes components both use the same execution pipeline.

     <br><dt><code>Instructions write to the same destination register.</code><dd>This message is produced when the assembler encounters a parallel
instruction where both components attempt to modify the same register. 
For example these code fragments will produce this message:
&lsquo;<samp><span class="samp">mv r1, r2 || neg r1, r3</span></samp>&rsquo;
&lsquo;<samp><span class="samp">jl r0 || mv r14, r1</span></samp>&rsquo;
&lsquo;<samp><span class="samp">st r2, @@-r1 || mv r1, r3</span></samp>&rsquo;
&lsquo;<samp><span class="samp">mv r1, r2 || ld r0, @@r1+</span></samp>&rsquo;
&lsquo;<samp><span class="samp">cmp r1, r2 || addx r3, r4</span></samp>&rsquo; (Both write to the condition bit)

   </dl>

<!-- Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 2000, 2003, -->
<!-- 2004, 2006, 2007 Free Software Foundation, Inc. -->
<!-- This is part of the GAS manual. -->
<!-- For copying conditions, see the file as.texinfo. -->
   </body></html>

@


1.1.1.1
log
@  Initial import of GCC 4
Detail:
  This is a standard copy of GCC 4.1.2 r2, straight from the packages available on riscos.info
  Installed packages are:
  * GCC4 4.1.2-Rel2-1
  * GCC4-C++ 4.1.2-Rel2-1
Admin:
  Tagged as GCC-4_1_2_r2
@
text
@@


1.1.1.2
log
@GCC 4.7.4 release 3
Detail:
  This is a copy of GCC 4.7.4 release 3, composed from the following packages available from riscos.info:
  * GCC4 4.7.4-Rel3-1
  Note that to avoid bloating CVS there's no C++ compiler this time, and some of the extraneous libraries (e.g. VFP/NEON optimised libs) have been deleted
Admin:
  Tagged as GCC-4_7_4_r3
@
text
@d1 12
a12 3
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- This file documents the GNU Assembler "as".
d14 2
a15 1
Copyright (C) 1991-2013 Free Software Foundation, Inc.
d22 1
a22 5
section entitled "GNU Free Documentation License".
 -->
<!-- Created by GNU Texinfo 5.2, http://www.gnu.org/software/texinfo/ -->
<head>
<title>Using as: M32R-Warnings</title>
a23 38
<meta name="description" content="Using as: M32R-Warnings">
<meta name="keywords" content="Using as: M32R-Warnings">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<link href="index.html#Top" rel="start" title="Top">
<link href="AS-Index.html#AS-Index" rel="index" title="AS Index">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="M32R_002dDependent.html#M32R_002dDependent" rel="up" title="M32R-Dependent">
<link href="M68K_002dDependent.html#M68K_002dDependent" rel="next" title="M68K-Dependent">
<link href="M32R_002dDirectives.html#M32R_002dDirectives" rel="prev" title="M32R-Directives">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.indentedblock {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smallindentedblock {margin-left: 3.2em; font-size: smaller}
div.smalllisp {margin-left: 3.2em}
kbd {font-style:oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nocodebreak {white-space:nowrap}
span.nolinebreak {white-space:nowrap}
span.roman {font-family:serif; font-weight:normal}
span.sansserif {font-family:sans-serif; font-weight:normal}
ul.no-bullet {list-style: none}
d25 12
a36 3
</style>


d38 3
a40 2

<body lang="en" bgcolor="#FFFFFF" text="#000000" link="#0000FF" vlink="#800080" alink="#FF0000">
a41 1
<div class="header">
d43 3
a45 1
Previous: <a href="M32R_002dDirectives.html#M32R_002dDirectives" accesskey="p" rel="prev">M32R-Directives</a>, Up: <a href="M32R_002dDependent.html#M32R_002dDependent" accesskey="u" rel="up">M32R-Dependent</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="AS-Index.html#AS-Index" title="Index" rel="index">Index</a>]</p>
a46 3
<hr>
<a name="M32R-Warnings"></a>
<h4 class="subsection">9.22.3 M32R Warnings</h4>
d48 1
a48 2
<a name="index-warnings_002c-M32R"></a>
<a name="index-M32R-warnings"></a>
d50 2
a51 1
<p>There are several warning and error messages that can be produced by
d53 3
a55 4
</p>
<dl compact="compact">
<dt><code>output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?</code></dt>
<dd><p>This message is only produced if warnings for explicit parallel
d60 1
a60 1
&lsquo;<samp>mv r1, r2 || neg r3, r1</samp>&rsquo; register r1 is the destination of the
d62 2
a63 4
</p>
</dd>
<dt><code>output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?</code></dt>
<dd><p>This message is only produced if warnings for explicit parallel
d68 1
a68 1
&lsquo;<samp>mv r1, r2 || neg r2, r3</samp>&rsquo; register r2 is the destination of the
d70 3
a72 5
</p>
</dd>
<dt><code>instruction &lsquo;<samp>...</samp>&rsquo; is for the M32RX only</code></dt>
<dd><p>This message is produced when the assembler encounters an instruction
which is only supported by the M32Rx processor, and the &lsquo;<samp>-m32rx</samp>&rsquo;
d75 2
a76 4
</p>
</dd>
<dt><code>unknown instruction &lsquo;<samp>...</samp>&rsquo;</code></dt>
<dd><p>This message is produced when the assembler encounters an instruction
d78 2
a79 4
</p>
</dd>
<dt><code>only the NOP instruction can be issued in parallel on the m32r</code></dt>
<dd><p>This message is produced when the assembler encounters a parallel
d81 1
a81 1
&lsquo;<samp>-m32rx</samp>&rsquo; command line flag has not been specified.  Only the M32Rx
d83 2
a84 4
</p>
</dd>
<dt><code>instruction &lsquo;<samp>...</samp>&rsquo; cannot be executed in parallel.</code></dt>
<dd><p>This message is produced when the assembler encounters a parallel
d87 2
a88 4
</p>
</dd>
<dt><code>Instructions share the same execution pipeline</code></dt>
<dd><p>This message is produced when the assembler encounters a parallel
d90 3
a92 5
</p>
</dd>
<dt><code>Instructions write to the same destination register.</code></dt>
<dd><p>This message is produced when the assembler encounters a parallel
instruction where both components attempt to modify the same register.
d94 13
a106 16
&lsquo;<samp>mv r1, r2 || neg r1, r3</samp>&rsquo;
&lsquo;<samp>jl r0 || mv r14, r1</samp>&rsquo;
&lsquo;<samp>st r2, @@-r1 || mv r1, r3</samp>&rsquo;
&lsquo;<samp>mv r1, r2 || ld r0, @@r1+</samp>&rsquo;
&lsquo;<samp>cmp r1, r2 || addx r3, r4</samp>&rsquo; (Both write to the condition bit)
</p>
</dd>
</dl>

<hr>
<div class="header">
<p>
Previous: <a href="M32R_002dDirectives.html#M32R_002dDirectives" accesskey="p" rel="prev">M32R-Directives</a>, Up: <a href="M32R_002dDependent.html#M32R_002dDependent" accesskey="u" rel="up">M32R-Dependent</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="AS-Index.html#AS-Index" title="Index" rel="index">Index</a>]</p>
</div>


a107 2
</body>
</html>
@

