<?xml version="1.0" encoding="UTF-8"?>
{# Xilinx Vivado IP-XACT component.xml Template #}
{# Generated by ipcore_lib VHDL Generator #}
<spirit:component xmlns:xilinx="http://www.xilinx.com"
  xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>{{ vendor | default('user.org') }}</spirit:vendor>
  <spirit:library>{{ library | default('user') }}</spirit:library>
  <spirit:name>{{ entity_name }}</spirit:name>
  <spirit:version>{{ version | default('1.0') }}</spirit:version>
  <spirit:busInterfaces>
    {% for iface in expanded_bus_interfaces %}
    <spirit:busInterface>
      <spirit:name>{{ iface.name }}</spirit:name>
      {% if iface.type == 'AXI4L' %}
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0" />
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl"
        spirit:version="1.0" />
      {% elif iface.type == 'AXIS' %}
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0" />
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl"
        spirit:version="1.0" />
      {% else %}
      <!-- Fallback or unsupported type: {{ iface.type }} -->
      <spirit:busType spirit:vendor="user.org" spirit:library="user" spirit:name="{{ iface.type | lower }}"
        spirit:version="1.0" />
      <spirit:abstractionType spirit:vendor="user.org" spirit:library="user" spirit:name="{{ iface.type | lower }}_rtl"
        spirit:version="1.0" />
      {% endif %}
      <spirit:{{ iface.mode }} />
      <spirit:portMaps>
        {% for port in iface.ports %}
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>{{ port.logical_name }}</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>{{ port.name }}</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        {% endfor %}
      </spirit:portMaps>
      {% if iface.type == 'AXI4L' %}
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.{{ iface.name }}.PROTOCOL">AXI4LITE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.{{ iface.name }}.DATA_WIDTH">{{ data_width }}</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.{{ iface.name }}.ADDR_WIDTH">{{ addr_width }}</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      {% endif %}
    </spirit:busInterface>
    {% endfor %}
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0" />
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl"
        spirit:version="1.0" />
      <spirit:slave />
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0" />
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl"
        spirit:version="1.0" />
      <spirit:slave />
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>{{ entity_name }}_mmap</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg_block</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">{{ registers | length * reg_width }}</spirit:range>
        <spirit:width spirit:format="long">{{ data_width }}</spirit:width>
        <spirit:usage>register</spirit:usage>
        {% for reg in registers %}
        <spirit:register>
          <spirit:name>{{ reg.name | upper }}</spirit:name>
          <spirit:description>{{ reg.description }}</spirit:description>
          <spirit:addressOffset>{{ "0x%X" | format(loop.index0 * reg_width) }}</spirit:addressOffset>
          <spirit:size spirit:format="long">{{ data_width }}</spirit:size>
          <spirit:access>{{ 'read-write' if reg.access in ['read-write', 'rw'] else ('read-only' if reg.access in
            ['read-only', 'ro'] else 'write-only') }}</spirit:access>
          {% for field in reg.fields %}
          <spirit:field>
            <spirit:name>{{ field.name }}</spirit:name>
            <spirit:bitOffset>{{ field.offset }}</spirit:bitOffset>
            <spirit:bitWidth spirit:format="long">{{ field.width }}</spirit:bitWidth>
            <spirit:access>{{ 'read-write' if field.access in ['read-write', 'rw'] else ('read-only' if field.access in
              ['read-only', 'ro'] else 'write-only') }}</spirit:access>
            <spirit:writeValueConstraint>
              <spirit:minimum>0</spirit:minimum>
              <spirit:maximum>0</spirit:maximum>
            </spirit:writeValueConstraint>
            <spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
          </spirit:field>
          {% endfor %}
        </spirit:register>
        {% endfor %}
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>{{ entity_name }}</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8247d01</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>{{ entity_name }}</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8247d01</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>844b65ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <!-- Bus Interface Ports -->
      {% for iface in expanded_bus_interfaces %}
      {% for port in iface.ports %}
      <spirit:port>
        <spirit:name>{{ port.name }}</spirit:name>
        <spirit:wire>
          <spirit:direction>{{ port.direction }}</spirit:direction>
          {% if port.width > 1 %}
          <spirit:vector>
            <spirit:left spirit:format="long">{{ port.width - 1 }}</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          {% endif %}
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>{{ port.type | replace(port.width ~ ' downto 0', '') | replace((port.width - 1) ~ '
                downto 0', '') | replace('(', '') | replace(')', '') | trim }}</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      {% endfor %}
      {% endfor %}
      <!-- User Ports -->
      {% for port in user_ports %}
      <spirit:port>
        <spirit:name>{{ port.name }}</spirit:name>
        <spirit:wire>
          <spirit:direction>{{ port.direction }}</spirit:direction>
          {% if port.type != 'std_logic' %}
          <spirit:vector>
            {% if port.is_parameterized %}
            <spirit:left spirit:format="long" spirit:resolve="dependent"
              spirit:dependency="(spirit:decode(id('PARAM_VALUE.{{ port.width_expr }}')) - 1)">{{ port.default_width }}
            </spirit:left>
            {% else %}
            <spirit:left spirit:format="long">{{ port.width - 1 }}</spirit:left>
            {% endif %}
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          {% endif %}
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>{% if port.is_parameterized %}std_logic_vector{% else %}{{ port.type }}{% endif %}
              </spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      {% endfor %}
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_regs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_axil.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_3ca5b181</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_regs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}_axil.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../rtl/{{ entity_name }}.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>VHDL 2008</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/{{ entity_name }}_v{{ version | replace('.', '_') }}.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_844b65ec</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>{{ description | default('IP core with AXI-Lite register interface') }}</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:id="PARAM_VALUE.Component_Name">{{ entity_name }}</spirit:value>
    </spirit:parameter>
    {% for generic in generics %}
    <spirit:parameter>
      <spirit:name>{{ generic.name | upper }}</spirit:name>
      <spirit:displayName>{{ generic.name | replace('_', ' ') | title }}</spirit:displayName>
      <spirit:value spirit:format="{{ 'long' if generic.type == 'integer' else 'string' }}" spirit:resolve="user"
        spirit:id="PARAM_VALUE.{{ generic.name | upper }}">{{ generic.default_value }}</spirit:value>
    </spirit:parameter>
    {% endfor %}
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>{{ display_name | default(entity_name | replace('_', ' ') | title) }}</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2026-01-06T11:59:43Z</xilinx:coreCreationDateTime>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2024.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c142cef6" />
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="7de88724" />
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4835cfd2" />
      <xilinx:checksum xilinx:scope="ports" xilinx:value="16c87ccc" />
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6dd4074a" />
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
