0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/lakshmideepmaddineni/Desktop/uart_lite_tb.v,1739535046,verilog,,,,uart_lite_tb,,,,,,,,
C:/Users/lakshmideepmaddineni/Downloads/baud_rate_gen.v,1739535379,verilog,,C:/Users/lakshmideepmaddineni/Downloads/uart_lite.v,,baud_rate_gen,,,,,,,,
C:/Users/lakshmideepmaddineni/Downloads/uart_lite.v,1739726398,verilog,,C:/Users/lakshmideepmaddineni/Desktop/uart_lite_tb.v,,uart_lite,,,,,,,,
N:/VLSI_Design_Lab/UART/UART.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
