--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SDI         |    1.640(R)|      SLOW  |   -0.820(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    8.916(R)|      SLOW  |    0.507(R)|      SLOW  |clk_BUFGP         |   0.000|
start_button|    7.330(R)|      SLOW  |   -1.168(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CS          |         9.596(R)|      SLOW  |         5.396(R)|      FAST  |clk_BUFGP         |   0.000|
SCLK        |         8.695(R)|      SLOW  |         4.843(R)|      FAST  |clk_BUFGP         |   0.000|
SDO         |        10.440(R)|      SLOW  |         5.932(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |       126.849(R)|      SLOW  |         5.166(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |       128.253(R)|      SLOW  |         5.681(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |       126.526(R)|      SLOW  |         5.216(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |       127.612(R)|      SLOW  |         5.370(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |       127.206(R)|      SLOW  |         5.419(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |       128.280(R)|      SLOW  |         5.374(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |       128.391(R)|      SLOW  |         5.378(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |       128.148(R)|      SLOW  |         5.578(R)|      FAST  |clk_BUFGP         |   0.000|
ledState<0> |         9.129(R)|      SLOW  |         5.185(R)|      FAST  |clk_BUFGP         |   0.000|
ledState<1> |         8.824(R)|      SLOW  |         5.004(R)|      FAST  |clk_BUFGP         |   0.000|
ledState<2> |         9.310(R)|      SLOW  |         5.286(R)|      FAST  |clk_BUFGP         |   0.000|
ledState<3> |         9.098(R)|      SLOW  |         5.158(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.942|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 14 15:02:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



