Warning (10268): Verilog HDL information at ULA.v(17): always construct contains both blocking and non-blocking assignments File: E:/IntelFPGA_lite/Projetos/SAP1/rtl/ULA.v Line: 17
