{:input (genetic.crossover/dumb-crossover 1118389396 (genetic.mutation/change-constant-value 430869846 (genetic.mutation/change-constant-value 1385242098 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))) (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_6, wire1_4, \\wire7_10_:missing_11 );\n  wire \\:missing_edge ;\n  output wire0_6;\n  wire wire0_6;\n  wire \\wire10_:missing ;\n  wire \\wire12_:missing ;\n  output wire1_4;\n  wire wire1_4;\n  wire wire2;\n  wire \\wire5_:missing ;\n  wire wire6_10_11;\n  wire wire6_12;\n  wire \\wire6_4_5_:missing ;\n  wire \\wire6_4_:missing ;\n  wire wire6_5;\n  wire \\wire6_:missing_13 ;\n  input \\wire7_10_:missing_11 ;\n  wire \\wire7_10_:missing_11 ;\n  wire wire9;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_4 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_4  = 4'h4 >> { \\wire6_4_:missing , \\wire6_4_5_:missing  };\n  assign \\wire5_:missing  = 4'h6 >> { \\wire6_4_5_:missing , wire6_5 };\n  assign \\wire10_:missing  = 4'h4 >> { wire6_10_11, \\wire7_10_:missing_11  };\n  assign \\wire:missing_11  = 4'h2 >> { wire6_10_11, \\wire7_10_:missing_11  };\n  assign \\wire12_:missing  = 4'h8 >> { wire6_12, wire6_12 };\n  assign wire2 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire9 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_13  = \\wire6_:missing_13 ;\n  assign \\wire6_4_5_:missing  = wire6_5;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/C5557975.v:3.1-38.10\" *)\nmodule postsynth(wire0_6, wire1_4, \\wire7_10_:missing_11 );\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:5.10-5.17\" *)\n  output wire0_6;\n  wire wire0_6;\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:9.10-9.17\" *)\n  output wire1_4;\n  wire wire1_4;\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:11.8-11.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:19.9-19.30\" *)\n  input \\wire7_10_:missing_11 ;\n  wire \\wire7_10_:missing_11 ;\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:21.8-21.13\" *)\n  wire wire9;\n  (* src = \"/tmp/fuzzmount731121EF/C5557975.v:25.8-25.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_6 = 1'hx;\n  assign wire1_4 = 1'hx;\n  assign wire2 = 1'h0;\n  assign wire9 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:19:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk/src/top.v'.\nSBY 15:19:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] Copy '/tmp/fuzzmount731121EF/C5557975.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk/src/C5557975.v'.\nSBY 15:19:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] Copy '/tmp/fuzzmount731121EF/C5557975.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk/src/C5557975.post.v'.\nSBY 15:19:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: abc pdr\nSBY 15:19:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:19:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] base: Warning: Wire presynth.\\wire1_4 is used but has no driver.\nSBY 15:19:29 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] base: Warning: Wire presynth.\\wire0_6 is used but has no driver.\nSBY 15:19:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] base: finished (returncode=0)\nSBY 15:19:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:19:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] aig: Warning: Wire presynth.\\wire1_4 is used but has no driver.\nSBY 15:19:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] aig: Warning: Wire presynth.\\wire0_6 is used but has no driver.\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] aig: finished (returncode=0)\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: Warning: The network has no constraints.\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: finished (returncode=0)\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] engine_0: Status returned by engine: FAIL\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk'.\nSBY 15:19:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzb8vxydk] DONE (FAIL, rc=2)\n", :err ""}}}