
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Wed Jan 29 17:35:09 2020
Host:		ieng6-ece-01.ucsd.edu (x86_64 w/Linux 2.6.32-754.25.1.el6.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS release 6.10 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net gnd
<CMD> set init_verilog ../../desdir/netlist/aes_cipher_top.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell aes_cipher_top
<CMD> set init_lef_file ../../libdir/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file ../../libdir/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Jan 29 17:36:20 2020
viaInitial ends at Wed Jan 29 17:36:20 2020
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi20/public/data/libraries/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi20/public/data/libraries/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.37min, fe_real=1.25min, fe_mem=490.4M) ***
*** Begin netlist parsing (mem=490.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../desdir/netlist/aes_cipher_top.v'

*** Memory Usage v#1 (Current mem = 490.352M, initial mem = 151.938M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=490.4M) ***
Set top cell to aes_cipher_top.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes_cipher_top ...
*** Netlist is unique.
** info: there are 1680 modules.
** info: there are 10926 stdCell insts.

*** Memory Usage v#1 (Current mem = 547.430M, initial mem = 151.938M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../desdir/constraints/aes_cipher_top.sdc' ...
Current (total cpu=0:00:24.2, real=0:01:17, peak res=315.7M, current mem=666.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=332.4M, current mem=684.5M)
Current (total cpu=0:00:24.4, real=0:01:17, peak res=332.4M, current mem=684.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> createPlaceBlockage -box {10 90 40 170}
<CMD> createPlaceBlockage -box {45 90 75 170}
<CMD> createPlaceBlockage -box {185 90 215 170}
<CMD> createPlaceBlockage -box {220 90 250 170}
<CMD> setDrawView fplan
<CMD> gui_select -rect {-225.156 166.983 1.224 146.073}
<CMD> uiSetTool move
<CMD> selectObject Module u0
<CMD> setObjFPlanBox Module u0 77.805 77.875 190.41 189.3705
<CMD> setObjFPlanBox Module u0 77.800 78.400 179.419 190.000
<CMD> setObjFPlanBox Module u0 77.800 78.400 181.237 190.000
<CMD> setObjFPlanBox Module u0 77.800 84.251 181.200 190.000
<CMD> setObjFPlanBox Module u0 77.800 83.800 181.200 176.984
<CMD> setObjFPlanBox Module u0 77.800 83.800 181.200 174.257
<CMD> setObjFPlanBox Module u0 77.800 86.978 181.200 173.800
<CMD> setObjFPlanBox Module u0 77.800 84.251 181.200 173.800
<CMD> deselectAll
<CMD> selectObject Module us10
<CMD> setObjFPlanBox Module us10 12.6845 200.92 59.1455 246.9235
<CMD> setObjFPlanBox Module us10 12.600 222.442 59.000 247.600
<CMD> setObjFPlanBox Module us10 12.600 209.714 59.000 247.600
<CMD> setObjFPlanBox Module us10 12.6 210.709 59.0 248.509
<CMD> setObjFPlanBox Module us10 12.600 215.169 59.000 249.400
<CMD> deselectAll
<CMD> selectObject Module us22
<CMD> setObjFPlanBox Module us22 12.792 165.466 58.376 210.601
<CMD> setObjFPlanBox Module us22 13.7095 164.8 59.3095 209.8
<CMD> setObjFPlanBox Module us22 13.800 177.894 59.400 209.800
<CMD> setObjFPlanBox Module us22 13.800 174.257 59.400 209.800
<CMD> deselectAll
<CMD> selectObject Module us11
<CMD> setObjFPlanBox Module us11 65.5095 204.557 111.372 249.9675
<CMD> setObjFPlanBox Module us11 65.600 215.169 111.400 249.400
<CMD> setObjFPlanBox Module us11 64.691 215.2 110.491 249.4
<CMD> deselectAll
<CMD> selectObject Module us23
<CMD> setObjFPlanBox Module us23 63.54 163.5595 109.9385 209.501
<CMD> setObjFPlanBox Module us23 63.600 175.757 110.000 209.800
<CMD> setObjFPlanBox Module us00 -182.344 101.513 -136.816 146.593
<CMD> deselectAll
<CMD> selectObject Module us00
<CMD> setObjFPlanBox Module us00 144.7745 204.641 190.3025 249.7205
<CMD> setObjFPlanBox Module us00 144.800 214.513 190.400 249.400
<CMD> deselectAll
<CMD> selectObject Module us12
<CMD> setObjFPlanBox Module us12 144.8335 167.175 190.049 211.945
<CMD> setObjFPlanBox Module us12 144.800 178.385 190.000 211.600
<CMD> setObjFPlanBox Module us12 144.800 177.071 190.000 211.600
<CMD> deselectAll
<CMD> selectObject Module us30
<CMD> setObjFPlanBox Module us30 201.8995 203.6285 247.8965 249.1725
<CMD> setObjFPlanBox Module us30 201.800 215.169 247.800 249.400
<CMD> deselectAll
<CMD> selectObject Module us01
<CMD> setObjFPlanBox Module us01 201.4695 166.5425 246.878 211.5035
<CMD> setObjFPlanBox Module us01 201.400 176.414 246.800 211.600
<CMD> setObjFPlanBox Module us01 201.400 177.728 246.800 211.600
<CMD> deselectAll
<CMD> selectObject Module us13
<CMD> setObjFPlanBox Module us13 12.0385 35.1445 57.845 80.5
<CMD> setObjFPlanBox Module us13 12.000 53.581 57.800 80.200
<CMD> setObjFPlanBox Module us13 12.000 49.639 57.800 80.200
<CMD> setObjFPlanBox Module us13 12.000 45.698 57.800 80.200
<CMD> setObjFPlanBox Module us13 12.0 47.3135 57.8 81.5135
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 12.082 0.0 57.881 45.348
<CMD> setObjFPlanBox Module us31 12.000 12.854 57.800 46.000
<CMD> setObjFPlanBox Module us31 12.0 12.2865 57.8 44.6865
<CMD> setObjFPlanBox Module us31 12.000 11.800 57.800 45.041
<CMD> deselectAll
<CMD> selectObject Module us13
<CMD> setObjFPlanBox Module us13 12.0 49.1135 57.8 83.3135
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 12.0 13.7705 57.8 46.1705
<CMD> setObjFPlanBox Module us31 12.000 12.198 57.800 46.000
<CMD> deselectAll
<CMD> selectObject Module us02
<CMD> setObjFPlanBox Module us02 61.642 35.8265 107.3775 81.1115
<CMD> setObjFPlanBox Module us02 60.943 35.857 106.743 80.857
<CMD> setObjFPlanBox Module us02 61.000 50.953 106.800 80.200
<CMD> setObjFPlanBox Module us02 62.971 52.0565 108.771 80.8565
<CMD> setObjFPlanBox Module us02 63.000 42.413 108.800 80.200
<CMD> setObjFPlanBox Module us02 63.000 44.384 108.800 80.200
<CMD> deselectAll
<CMD> selectObject Module us20
<CMD> setObjFPlanBox Module us20 63.1 -4.267 108.6205 40.805
<CMD> deselectAll
<CMD> selectObject Module us02
<CMD> setObjFPlanBox Module us02 62.343 44.857 108.143 80.857
<CMD> deselectAll
<CMD> selectObject Module u0
<CMD> setObjFPlanBox Module u0 77.8 82.4865 181.2 172.4865
<CMD> setObjFPlanBox Module u0 77.8 83.9705 181.2 173.9705
<CMD> setObjFPlanBox Module u0 77.800 87.081 181.200 173.800
<CMD> setObjFPlanBox Module u0 77.8 86.743 181.2 173.143
<CMD> setObjFPlanBox Module u0 77.800 85.767 181.200 173.800
<CMD> deselectAll
<CMD> selectObject Module us02
<CMD> setObjFPlanBox Module us02 62.4 46.8275 108.2 82.8275
<CMD> deselectAll
<CMD> selectObject Module us20
<CMD> setObjFPlanBox Module us20 63.0 -0.9705 108.6 44.0295
<CMD> setObjFPlanBox Module us20 62.3435 -4.255 107.9435 40.745
<CMD> setObjFPlanBox Module us20 77.508 -4.255 123.108 40.745
<CMD> deselectAll
<CMD> selectObject Module us02
<CMD> setObjFPlanBox Module us02 61.7435 47.314 107.5435 83.314
<CMD> deselectAll
<CMD> selectObject Module us20
<CMD> setObjFPlanBox Module us20 61.835 1.0 107.435 46.0
<CMD> setObjFPlanBox Module us20 61.800 1.000 113.716 46.000
<CMD> setObjFPlanBox Module us20 61.800 12.198 113.800 46.000
<CMD> setObjFPlanBox Module us20 61.800 14.825 113.800 46.000
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 11.343 13.114 57.143 47.314
<CMD> setObjFPlanBox Module us31 11.400 12.198 57.200 47.800
<CMD> setObjFPlanBox Module us31 11.400 13.511 57.200 47.800
<CMD> deselectAll
<CMD> selectObject Module us20
<CMD> setObjFPlanBox Module us20 61.1435 14.7435 113.1435 45.3435
<CMD> setObjFPlanBox Module us20 61.200 15.400 111.089 46.000
<CMD> deselectAll
<CMD> selectObject Module us32
<CMD> setObjFPlanBox Module us32 145.901 37.4415 192.643 83.723
<CMD> setObjFPlanBox Module us32 146.000 47.011 192.800 83.800
<CMD> setObjFPlanBox Module us32 142.7155 47.143 189.5155 83.143
<CMD> deselectAll
<CMD> selectObject Module us03
<CMD> setObjFPlanBox Module us03 142.848 -0.301 188.52 44.921
<CMD> setObjFPlanBox Module us03 142.800 13.511 188.400 46.000
<CMD> setObjFPlanBox Module us03 144.7705 13.6 190.3705 46.0
<CMD> setObjFPlanBox Module us03 142.619 13.600 190.400 46.000
<CMD> deselectAll
<CMD> selectObject Module us21
<CMD> setObjFPlanBox Module us21 199.2675 40.3995 245.0105 85.692
<CMD> setObjFPlanBox Module us21 198.543 40.6 244.343 85.6
<CMD> setObjFPlanBox Module us21 198.600 49.639 244.400 85.600
<CMD> deselectAll
<CMD> selectObject Module us33
<CMD> setObjFPlanBox Module us33 198.555 1.314 244.354 46.662
<CMD> setObjFPlanBox Module us33 198.600 15.482 244.400 46.000
<CMD> setObjFPlanBox Module us33 198.6 12.7725 244.4 43.3725
<CMD> setObjFPlanBox Module us33 198.600 13.600 244.400 47.011
<CMD> setObjFPlanBox Module us33 198.6 12.943 244.4 47.143
<CMD> uiSetTool move
<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1006.02 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 1006.0M) ***
<CMD> report_power -outfile aes_cipher_top.post_route.power.rpt

Power Net Detected:
    Voltage	    Name
    0.00V	    gnd
    0.90V	    vdd

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=802.09MB/802.09MB)

Begin Processing Timing Window Data for Power Calculation

clk(847.458MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=804.22MB/804.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=804.25MB/804.25MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT)
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 10%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 20%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 30%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 40%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 50%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 60%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 70%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 80%
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT): 90%

Finished Levelizing
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT)

Starting Activity Propagation
2020-Jan-29 17:44:38 (2020-Jan-30 01:44:38 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 10%
2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 20%
2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 30%
2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 40%
2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 50%
2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 60%
2020-Jan-29 17:44:39 (2020-Jan-30 01:44:39 GMT): 70%
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 80%
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 90%

Finished Activity Propagation
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=806.47MB/806.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT)
 ... Calculating switching power
  instance text_out_reg_127_ is not connected to any rail
  instance text_out_reg_126_ is not connected to any rail
  instance text_out_reg_125_ is not connected to any rail
  instance text_out_reg_124_ is not connected to any rail
  instance text_out_reg_123_ is not connected to any rail
  only first five unconnected instances are listed...
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 10%
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 20%
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 30%
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 40%
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 17:44:40 (2020-Jan-30 01:44:40 GMT): 60%
2020-Jan-29 17:44:41 (2020-Jan-30 01:44:41 GMT): 70%
2020-Jan-29 17:44:41 (2020-Jan-30 01:44:41 GMT): 80%
2020-Jan-29 17:44:41 (2020-Jan-30 01:44:41 GMT): 90%

Finished Calculating power
2020-Jan-29 17:44:42 (2020-Jan-30 01:44:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=806.80MB/806.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=806.84MB/806.84MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=806.85MB/806.85MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       17.90255359 	   61.4322%
Total Switching Power:      11.03112097 	   37.8531%
Total Leakage Power:         0.20828258 	    0.7147%
Total Power:                29.14195715
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=807.06MB/807.06MB)


Output file is aes_cipher_top.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
Creating directory summaryReport.

**WARN: (IMPDB-1270):	Some nets (467) did not have valid net lengths.
Report saved in file aes_cipher_top.post_route.summary.rpt.
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1006.1M) ***
Saving DEF file ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design floorplan.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.10210 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1070.38 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1070.4M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.0) (Real : 0:00:04.0) (mem : 1070.4M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 480 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :     13 instances of type 'INVD4' removed
*       :     15 instances of type 'INVD3' removed
*       :     33 instances of type 'INVD2' removed
*       :      4 instances of type 'INVD16' removed
*       :      1 instance  of type 'INVD12' removed
*       :    130 instances of type 'INVD1' removed
*       :      3 instances of type 'INVD0' removed
*       :      2 instances of type 'CKND6' removed
*       :      4 instances of type 'CKND4' removed
*       :      7 instances of type 'CKND3' removed
*       :     19 instances of type 'CKND2' removed
*       :     18 instances of type 'CKND1' removed
*       :     52 instances of type 'CKND0' removed
*       :     19 instances of type 'CKBD4' removed
*       :     24 instances of type 'CKBD1' removed
*       :     16 instances of type 'CKBD0' removed
*       :     15 instances of type 'BUFFD8' removed
*       :     28 instances of type 'BUFFD6' removed
*       :     57 instances of type 'BUFFD4' removed
*       :      2 instances of type 'BUFFD3' removed
*       :      8 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD16' removed
*       :      7 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:01.3) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=10487 (0 fixed + 10487 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10746 #term=42314 #term/net=3.94, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=388
stdCell: 10487 single + 0 double + 0 multi
Total standard cell length = 15.8104 (mm), area = 0.0285 (mm^2)
Estimated cell power/ground rail width = 0.225 um
Average module density = 0.580.
Density for the design = 0.580.
       = stdcell_area 79052 sites (28459 um^2) / alloc_area 136260 sites (49054 um^2).
Pin Density = 0.2590.
            = total # of pins 42314 / total area 163346.

*Internal placement parameters: * | 15 | 0x001555
End delay calculation. (MEM=1089.46 CPU=0:00:02.0 REAL=0:00:02.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.486e+04 (5.49e+04 0.00e+00)
              Est.  stn bbox = 6.190e+04 (6.19e+04 0.00e+00)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1089.5M
Iteration  2: Total net bbox = 7.255e+04 (4.20e+04 3.05e+04)
              Est.  stn bbox = 8.568e+04 (4.91e+04 3.66e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1089.5M
Iteration  3: Total net bbox = 9.935e+04 (6.49e+04 3.45e+04)
              Est.  stn bbox = 1.225e+05 (8.21e+04 4.04e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1089.5M
Iteration  4: Total net bbox = 1.650e+05 (5.78e+04 1.07e+05)
              Est.  stn bbox = 2.014e+05 (7.24e+04 1.29e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1089.5M
End delay calculation. (MEM=1089.46 CPU=0:00:03.1 REAL=0:00:04.0)
Iteration  5: Total net bbox = 2.557e+05 (1.39e+05 1.17e+05)
              Est.  stn bbox = 3.099e+05 (1.69e+05 1.41e+05)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 1089.5M
Iteration  6: Total net bbox = 2.374e+05 (1.22e+05 1.16e+05)
              Est.  stn bbox = 2.898e+05 (1.50e+05 1.40e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1089.5M
End delay calculation. (MEM=1089.46 CPU=0:00:02.0 REAL=0:00:02.0)
Iteration  7: Total net bbox = 2.401e+05 (1.28e+05 1.12e+05)
              Est.  stn bbox = 2.935e+05 (1.58e+05 1.36e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 1089.5M
Iteration  8: Total net bbox = 2.487e+05 (1.27e+05 1.22e+05)
              Est.  stn bbox = 3.042e+05 (1.56e+05 1.48e+05)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1089.5M
End delay calculation. (MEM=1089.46 CPU=0:00:02.6 REAL=0:00:03.0)
Iteration  9: Total net bbox = 2.527e+05 (1.31e+05 1.21e+05)
              Est.  stn bbox = 3.094e+05 (1.62e+05 1.47e+05)
              cpu = 0:00:04.2 real = 0:00:05.0 mem = 1089.5M
Iteration 10: Total net bbox = 2.562e+05 (1.31e+05 1.25e+05)
              Est.  stn bbox = 3.135e+05 (1.62e+05 1.51e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1089.5M
End delay calculation. (MEM=1089.46 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration 11: Total net bbox = 2.596e+05 (1.35e+05 1.25e+05)
              Est.  stn bbox = 3.174e+05 (1.66e+05 1.52e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1089.5M
Iteration 12: Total net bbox = 2.638e+05 (1.35e+05 1.29e+05)
              Est.  stn bbox = 3.222e+05 (1.66e+05 1.56e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1089.5M
End delay calculation. (MEM=1089.46 CPU=0:00:02.0 REAL=0:00:02.0)
Iteration 13: Total net bbox = 2.641e+05 (1.35e+05 1.29e+05)
              Est.  stn bbox = 3.226e+05 (1.67e+05 1.56e+05)
              cpu = 0:00:04.2 real = 0:00:05.0 mem = 1089.5M
Iteration 14: Total net bbox = 2.746e+05 (1.43e+05 1.32e+05)
              Est.  stn bbox = 3.337e+05 (1.75e+05 1.59e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1089.5M
Iteration 15: Total net bbox = 2.738e+05 (1.46e+05 1.28e+05)
              Est.  stn bbox = 3.327e+05 (1.78e+05 1.54e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1089.5M
Iteration 16: Total net bbox = 2.782e+05 (1.49e+05 1.29e+05)
              Est.  stn bbox = 3.374e+05 (1.82e+05 1.55e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1089.5M
*** cost = 2.782e+05 (1.49e+05 1.29e+05) (cpu for global=0:00:35.4) real=0:00:37.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:12 mem=992.9M) ***
Total net bbox length = 2.786e+05 (1.496e+05 1.290e+05) (ext = 1.890e+04)
Move report: Detail placement moves 9091 insts, mean move: 4.14 um, max move: 48.00 um
	Max move on inst (U1330): (87.20, 161.20) --> (108.20, 134.20)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1022.9MB
Summary Report:
Instances move: 9091 (out of 10487 movable)
Mean displacement: 4.14 um
Max displacement: 48.00 um (Instance: U1330) (87.2, 161.2) -> (108.2, 134.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 2.640e+05 (1.376e+05 1.264e+05) (ext = 1.880e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1022.9MB
*** Finished refinePlace (0:03:14 mem=1022.9M) ***
*** Finished Initial Placement (cpu=0:00:40.8, real=0:00:42.0, mem=1022.9M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10746  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10746 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10746 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.139686e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 41926
[NR-eagl] Layer2(M2)(V) length: 7.634180e+04um, number of vias: 57580
[NR-eagl] Layer3(M3)(H) length: 1.038384e+05um, number of vias: 14247
[NR-eagl] Layer4(M4)(V) length: 6.546228e+04um, number of vias: 7724
[NR-eagl] Layer5(M5)(H) length: 5.469187e+04um, number of vias: 1733
[NR-eagl] Layer6(M6)(V) length: 1.756243e+04um, number of vias: 183
[NR-eagl] Layer7(M7)(H) length: 2.744500e+03um, number of vias: 124
[NR-eagl] Layer8(M8)(V) length: 2.455399e+03um, number of vias: 0
[NR-eagl] Total length: 3.230967e+05um, number of vias: 123517
[NR-eagl] End Peak syMemory usage = 1036.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.39 seconds
**placeDesign ... cpu = 0: 0:47, real = 0: 0:49, mem = 1036.0M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1057.1M, totSessionCpu=0:03:16 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1060.1M)
Extraction called for design 'aes_cipher_top' of instances=10487 and nets=10775 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1060.117M)
** Profile ** Start :  cpu=0:00:00.0, mem=1060.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1060.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1120.05 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1120.1M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:03:20 mem=1120.1M)
** Profile ** Overall slacks :  cpu=0:00:03.7, mem=1120.1M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1120.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.030  |
|           TNS (ns):|-475.957 |
|    Violating Paths:|   392   |
|          All Paths:|   794   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -0.322   |     22 (22)      |
|   max_tran     |     23 (660)     |   -2.696   |     23 (660)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.979%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1120.1M
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1065.2M, totSessionCpu=0:03:21 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1097.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1097.2M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 10487

Instance distribution across the VT partitions:

 LVT : inst = 2747 (26.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 2747 (26.2%)

 HVT : inst = 7740 (73.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 7740 (73.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  10749
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=880.64MB/880.64MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=880.64MB/880.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=880.64MB/880.64MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT)
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 10%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 20%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 30%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 40%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 50%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 60%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 70%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 80%
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 90%

Finished Levelizing
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT)

Starting Activity Propagation
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT)
2020-Jan-29 17:50:39 (2020-Jan-30 01:50:39 GMT): 10%
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT): 20%
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT): 30%

Finished Activity Propagation
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=880.64MB/880.64MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT)
 ... Calculating leakage power
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT): 10%
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT): 20%
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT): 30%
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT): 40%

Finished Calculating power
2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=880.82MB/880.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=880.82MB/880.82MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=880.82MB/880.82MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 17:50:40 (2020-Jan-30 01:50:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.19252768
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.02937       15.26
Macro                                  0           0
IO                                     0           0
Combinational                     0.1632       84.74
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1925         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   0.9     0.1925         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U803 (INVD16): 	 0.0001871
* 		Highest Leakage Power:                      U803 (INVD16): 	 0.0001871
* 		Total Cap: 	8.83723e-11 F
* 		Total instances in design: 10487
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.192528 mW
Cell usage statistics:  
Library tcbn65gpluswc , 10487 cells ( 100.000000%) , 0.192528 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=880.82MB/880.82MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -2.130 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.179 mW
Resizable instances =  10487 (100.0%), leakage = 0.179 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   2747 (26.2%), lkg = 0.065 mW (36.5%)
   -ve slk =   2608 (24.9%), lkg = 0.060 mW (33.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   7740 (73.8%), lkg = 0.113 mW (63.5%)
   -ve slk =   7513 (71.6%), lkg = 0.104 mW (58.4%)

OptMgr: Begin forced downsizing
OptMgr: 4264 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1133.07 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:05.0  mem= 1133.1M) ***
OptMgr: Design WNS: -2.946 ns
OptMgr: 1297 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -2.746 ns

Design leakage power (state independent) = 0.150 mW
Resizable instances =  10487 (100.0%), leakage = 0.150 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   1041 ( 9.9%), lkg = 0.033 mW (21.7%)
   -ve slk =   1035 ( 9.9%), lkg = 0.032 mW (21.3%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   9446 (90.1%), lkg = 0.118 mW (78.3%)
   -ve slk =   9096 (86.7%), lkg = 0.107 mW (70.9%)


Summary: cell sizing

 2967 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       2967       2967

   13 instances changed cell type from        AN2D1   to    CKAN2D0
   89 instances changed cell type from       AN2XD1   to    CKAN2D0
   18 instances changed cell type from       AN3XD1   to      AN3D0
   16 instances changed cell type from        AN4D1   to      AN4D0
    3 instances changed cell type from       AN4XD1   to      AN4D0
   13 instances changed cell type from       AO21D1   to     AO21D0
   12 instances changed cell type from       AO31D1   to     AO31D0
   36 instances changed cell type from     AOI211D1   to   AOI211D0
   34 instances changed cell type from    AOI211XD0   to   AOI211D0
   90 instances changed cell type from      AOI21D1   to    AOI21D0
    5 instances changed cell type from     AOI221D4   to   AOI221D2
   49 instances changed cell type from      AOI22D1   to    AOI22D0
   15 instances changed cell type from      AOI31D1   to    AOI31D0
    9 instances changed cell type from      AOI32D1   to    AOI32D0
   91 instances changed cell type from      CKAN2D1   to    CKAN2D0
   22 instances changed cell type from        CKND1   to      CKND0
    1 instances changed cell type from        CKND1   to      INVD0
   74 instances changed cell type from      CKND2D1   to    CKND2D0
    5 instances changed cell type from      CKND2D1   to      ND2D0
  203 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    4 instances changed cell type from      IAO21D1   to    IAO21D0
    4 instances changed cell type from       IND2D1   to     IND2D0
    4 instances changed cell type from       IND4D1   to     IND4D0
   17 instances changed cell type from       INR2D1   to     INR2D0
    1 instances changed cell type from       INR2D1   to    INR2XD0
    3 instances changed cell type from      INR2XD0   to     INR2D0
  397 instances changed cell type from        INVD1   to      CKND0
    3 instances changed cell type from        INVD1   to      INVD0
   14 instances changed cell type from     MAOI22D1   to   MAOI22D0
  186 instances changed cell type from     MOAI22D1   to   MOAI22D0
  150 instances changed cell type from        ND2D0   to    CKND2D0
  584 instances changed cell type from        ND2D1   to    CKND2D0
   16 instances changed cell type from        ND2D1   to    CKND2D1
    2 instances changed cell type from        ND2D1   to      ND2D0
   66 instances changed cell type from        ND2D2   to    CKND2D2
    9 instances changed cell type from        ND2D3   to    CKND2D3
   10 instances changed cell type from        ND2D4   to    CKND2D4
   11 instances changed cell type from        ND3D1   to      ND3D0
   14 instances changed cell type from        ND4D1   to      ND4D0
  128 instances changed cell type from        NR2D1   to      NR2D0
   62 instances changed cell type from       NR2XD0   to      NR2D0
    1 instances changed cell type from      OA211D1   to    OA211D0
   25 instances changed cell type from       OA21D1   to     OA21D0
   30 instances changed cell type from      OA222D1   to    OA222D0
   15 instances changed cell type from     OAI211D1   to   OAI211D0
   13 instances changed cell type from      OAI21D1   to    OAI21D0
   99 instances changed cell type from      OAI22D1   to    OAI22D0
   23 instances changed cell type from      OAI31D1   to    OAI31D0
   18 instances changed cell type from      OAI32D1   to    OAI32D0
    2 instances changed cell type from      OAI33D1   to    OAI33D0
    7 instances changed cell type from        OR2D1   to      OR2D0
   19 instances changed cell type from       OR2XD1   to      OR2D0
   25 instances changed cell type from        OR3D1   to      OR3D0
   20 instances changed cell type from        OR4D1   to      OR4D0
  110 instances changed cell type from       XNR2D1   to     XNR2D0
   14 instances changed cell type from       XNR3D1   to     XNR3D0
   53 instances changed cell type from       XOR3D1   to     XOR3D0
   10 instances changed cell type from       XOR4D1   to     XOR4D0
  checkSum: 2967



Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=900.18MB/900.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=900.18MB/900.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=900.18MB/900.18MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT)
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 10%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 20%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 30%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 40%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 50%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 60%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 70%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 80%
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT): 90%

Finished Levelizing
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT)

Starting Activity Propagation
2020-Jan-29 17:50:53 (2020-Jan-30 01:50:53 GMT)
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 10%
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 20%
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 30%

Finished Activity Propagation
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=900.19MB/900.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT)
 ... Calculating leakage power
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 10%
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 20%
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 30%
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT): 40%

Finished Calculating power
2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=900.19MB/900.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=900.19MB/900.19MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=900.19MB/900.19MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 17:50:54 (2020-Jan-30 01:50:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.16432801
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.02937       17.87
Macro                                  0           0
IO                                     0           0
Combinational                      0.135       82.13
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1643         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   0.9     0.1643         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U803 (INVD16): 	 0.0001871
* 		Highest Leakage Power:                      U803 (INVD16): 	 0.0001871
* 		Total Cap: 	8.60741e-11 F
* 		Total instances in design: 10487
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.164328 mW
Cell usage statistics:  
Library tcbn65gpluswc , 10487 cells ( 100.000000%) , 0.164328 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=900.19MB/900.19MB)

OptMgr: Leakage power optimization took: 14 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.236
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1259.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1259.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1259.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1259.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1259.5M)
CPU of: netlist preparation :0:00:00.0 (mem :1259.5M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: SO is an undriven net with 1 fanouts.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1259.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 664 out of 10487 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 7697
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.901  TNS Slack -758.880 Density 57.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.02%|        -|  -2.901|-758.880|   0:00:00.0| 1357.4M|
|    57.02%|        2|  -2.901|-758.847|   0:00:01.0| 1357.4M|
|    57.02%|        1|  -2.901|-758.818|   0:00:00.0| 1357.4M|
|    57.02%|        1|  -2.901|-758.808|   0:00:00.0| 1357.4M|
|    57.02%|        0|  -2.901|-758.808|   0:00:01.0| 1357.4M|
|    55.86%|      615|  -2.859|-749.932|   0:00:10.0| 1357.4M|
|    55.86%|        1|  -2.859|-749.931|   0:00:00.0| 1357.4M|
|    55.86%|        0|  -2.859|-749.931|   0:00:00.0| 1357.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.859  TNS Slack -749.931 Density 55.86
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.8) (real = 0:00:13.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1194.62M, totSessionCpu=0:03:55).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.86%|        -|  -2.859|-749.931|   0:00:00.0| 1334.2M|
|    55.86%|        -|  -2.859|-749.931|   0:00:00.0| 1334.2M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1334.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   425   |  5713   |   315   |    315  |     0   |     0   |     0   |     0   | -2.86 |          0|          0|          0|  55.86  |            |           |
|    13   |   210   |     9   |      9  |     0   |     0   |     0   |     0   | -2.18 |         48|          0|        386|  56.03  |   0:00:11.0|    1347.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.18 |          3|          0|         10|  56.04  |   0:00:00.0|    1347.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:10.3 real=0:00:11.0 mem=1347.4M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:55, real = 0:00:59, mem = 1196.4M, totSessionCpu=0:04:11 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.178  TNS Slack -606.687 
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  -2.178|-606.687|    56.04%|   0:00:00.0| 1347.0M|   WC_VIEW|  default| sa22_reg_1_/D         |
|  -1.965|-488.507|    57.12%|   0:00:28.0| 1413.9M|   WC_VIEW|  default| sa10_reg_6_/D         |
|  -1.966|-445.477|    57.75%|   0:00:10.0| 1413.9M|   WC_VIEW|  default| sa10_reg_6_/D         |
|  -1.966|-445.477|    57.75%|   0:00:01.0| 1413.9M|   WC_VIEW|  default| sa10_reg_6_/D         |
|  -1.090|-270.444|    59.80%|   0:01:00.0| 1413.9M|   WC_VIEW|  default| sa10_reg_5_/D         |
|  -1.090|-256.185|    60.65%|   0:00:24.0| 1413.9M|   WC_VIEW|  default| sa10_reg_5_/D         |
|  -1.090|-249.302|    60.99%|   0:00:08.0| 1413.9M|   WC_VIEW|  default| sa10_reg_5_/D         |
|  -1.090|-249.302|    60.99%|   0:00:00.0| 1413.9M|   WC_VIEW|  default| sa10_reg_5_/D         |
|  -0.899|-199.116|    62.58%|   0:00:27.0| 1413.9M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.903|-196.400|    62.82%|   0:00:16.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.903|-195.240|    62.97%|   0:00:08.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.903|-195.240|    62.97%|   0:00:00.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.903|-183.643|    63.71%|   0:00:12.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.890|-182.612|    63.80%|   0:00:11.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.890|-182.727|    63.87%|   0:00:04.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.890|-182.727|    63.87%|   0:00:01.0| 1394.8M|   WC_VIEW|  default| sa13_reg_6_/D         |
|  -0.838|-177.453|    64.25%|   0:00:08.0| 1394.8M|   WC_VIEW|  default| sa22_reg_4_/D         |
|  -0.838|-177.453|    64.25%|   0:00:05.0| 1394.8M|   WC_VIEW|  default| sa22_reg_4_/D         |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:03:30 real=0:03:43 mem=1394.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:03:30 real=0:03:43 mem=1394.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.838  TNS Slack -177.453 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.838
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.838  TNS Slack -177.453 Density 64.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.25%|        -|  -0.838|-177.453|   0:00:00.0| 1391.7M|
|    64.25%|        3|  -0.838|-177.423|   0:00:04.0| 1391.7M|
|    64.25%|        0|  -0.838|-177.423|   0:00:00.0| 1391.7M|
|    64.15%|       21|  -0.838|-177.485|   0:00:02.0| 1391.7M|
|    63.15%|      697|  -0.829|-177.609|   0:00:10.0| 1391.7M|
|    63.15%|        2|  -0.829|-177.608|   0:00:00.0| 1391.7M|
|    63.15%|        0|  -0.829|-177.608|   0:00:00.0| 1391.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.829  TNS Slack -177.608 Density 63.15
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.4) (real = 0:00:18.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:18, mem=1236.91M, totSessionCpu=0:08:08).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1236.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11265  numIgnoredNets=2
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 11263 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 11263 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.143610e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1246.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.23 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:08:09 mem=1246.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11006 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.3 mem=1246.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.4 mem=1246.2M) ***
Move report: Timing Driven Placement moves 10984 insts, mean move: 11.97 um, max move: 130.20 um
	Max move on inst (FE_OFC883_sa23_6_): (245.00, 83.80) --> (177.80, 146.80)
	Runtime: CPU: 0:00:31.4 REAL: 0:00:35.0 MEM: 1329.8MB
Move report: Detail placement moves 3621 insts, mean move: 1.43 um, max move: 37.20 um
	Max move on inst (text_in_r_reg_21_): (215.20, 137.80) --> (210.40, 170.20)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1329.8MB
Summary Report:
Instances move: 10984 (out of 11006 movable)
Mean displacement: 12.01 um
Max displacement: 130.20 um (Instance: FE_OFC883_sa23_6_) (245, 83.8) -> (177.8, 146.8)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Runtime: CPU: 0:00:34.1 REAL: 0:00:38.0 MEM: 1329.8MB
*** Finished refinePlace (0:08:43 mem=1329.8M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11265  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 11265 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 11265 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.861892e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 42959
[NR-eagl] Layer2(M2)(V) length: 8.289556e+04um, number of vias: 60268
[NR-eagl] Layer3(M3)(H) length: 9.927111e+04um, number of vias: 11556
[NR-eagl] Layer4(M4)(V) length: 5.896205e+04um, number of vias: 5626
[NR-eagl] Layer5(M5)(H) length: 4.319557e+04um, number of vias: 546
[NR-eagl] Layer6(M6)(V) length: 8.672320e+03um, number of vias: 70
[NR-eagl] Layer7(M7)(H) length: 1.095200e+03um, number of vias: 35
[NR-eagl] Layer8(M8)(V) length: 6.288000e+02um, number of vias: 0
[NR-eagl] Total length: 2.947206e+05um, number of vias: 121060
End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1256.3M)
Extraction called for design 'aes_cipher_top' of instances=11006 and nets=11297 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1256.324M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:28, real = 0:05:51, mem = 1256.3M, totSessionCpu=0:08:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1309.29 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1309.3M) ***
*** Timing NOT met, worst failing slack is -0.929
*** Check timing (0:00:03.1)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 30 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.929 TNS Slack -184.821 Density 63.15
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.929|   -0.929|-184.821| -184.821|    63.15%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.837|   -0.837|-183.659| -183.659|    63.15%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.816|   -0.816|-181.735| -181.735|    63.15%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.808|   -0.808|-180.724| -180.724|    63.15%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.785|   -0.785|-179.610| -179.610|    63.15%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.763|   -0.763|-177.689| -177.689|    63.15%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.739|   -0.739|-176.916| -176.916|    63.16%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.717|   -0.717|-174.995| -174.995|    63.22%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.710|   -0.710|-173.300| -173.300|    63.27%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.688|   -0.688|-173.219| -173.219|    63.30%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.680|   -0.680|-168.752| -168.752|    63.37%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.680|   -0.680|-166.310| -166.310|    63.39%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.668|   -0.668|-166.208| -166.208|    63.39%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.669|   -0.669|-163.831| -163.831|    63.40%|   0:00:02.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.655|   -0.655|-163.711| -163.711|    63.40%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.649|   -0.649|-161.850| -161.850|    63.41%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.644|   -0.644|-161.392| -161.392|    63.43%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.639|   -0.639|-160.943| -160.943|    63.43%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.632|   -0.632|-159.516| -159.516|    63.44%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.615|   -0.615|-157.986| -157.986|    63.45%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.615|   -0.615|-155.320| -155.320|    63.49%|   0:00:02.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.612|   -0.612|-155.081| -155.081|    63.49%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.602|   -0.602|-154.373| -154.373|    63.51%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.595|   -0.595|-151.523| -151.523|    63.56%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.589|   -0.589|-149.485| -149.485|    63.58%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.583|   -0.583|-147.788| -147.788|    63.60%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.584|   -0.584|-146.525| -146.525|    63.63%|   0:00:02.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.572|   -0.572|-146.482| -146.482|    63.63%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.571|   -0.571|-145.170| -145.170|    63.68%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.568|   -0.568|-145.114| -145.114|    63.68%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.564|   -0.564|-144.188| -144.188|    63.72%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.558|   -0.558|-143.185| -143.185|    63.74%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.558|   -0.558|-142.413| -142.413|    63.77%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.554|   -0.554|-142.369| -142.369|    63.77%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.554|   -0.554|-141.245| -141.245|    63.81%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.544|   -0.544|-141.214| -141.214|    63.81%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.539|   -0.539|-138.449| -138.449|    63.86%|   0:00:02.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.539|   -0.539|-137.203| -137.203|    63.88%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.539|   -0.539|-137.073| -137.073|    63.88%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.539|   -0.539|-136.783| -136.783|    63.90%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.539|   -0.539|-136.763| -136.763|    63.90%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.524|   -0.524|-136.605| -136.605|    63.92%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.523|   -0.523|-134.562| -134.562|    63.99%|   0:00:02.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.518|   -0.518|-134.473| -134.473|    63.99%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.518|   -0.518|-132.436| -132.436|    64.02%|   0:00:01.0| 1420.7M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.518|   -0.518|-132.358| -132.358|    64.03%|   0:00:00.0| 1420.7M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.512|   -0.512|-131.322| -131.322|    64.08%|   0:00:01.0| 1421.7M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.512|   -0.512|-129.932| -129.932|    64.13%|   0:00:04.0| 1422.7M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.501|   -0.501|-129.775| -129.775|    64.14%|   0:00:00.0| 1422.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.500|   -0.500|-127.761| -127.761|    64.20%|   0:00:02.0| 1422.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.494|   -0.494|-127.704| -127.704|    64.21%|   0:00:00.0| 1422.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.495|   -0.495|-125.535| -125.535|    64.26%|   0:00:01.0| 1422.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.485|   -0.485|-125.451| -125.451|    64.27%|   0:00:00.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.486|   -0.486|-122.689| -122.689|    64.37%|   0:00:02.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.486|   -0.486|-122.660| -122.660|    64.38%|   0:00:00.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.478|   -0.478|-121.903| -121.903|    64.44%|   0:00:01.0| 1422.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.475|   -0.475|-120.173| -120.173|    64.51%|   0:00:02.0| 1422.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.471|   -0.471|-118.971| -118.971|    64.60%|   0:00:01.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.472|   -0.472|-117.855| -117.855|    64.65%|   0:00:01.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.472|   -0.472|-117.770| -117.770|    64.66%|   0:00:00.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.466|   -0.466|-117.480| -117.480|    64.71%|   0:00:01.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.466|   -0.466|-116.235| -116.235|    64.77%|   0:00:01.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.466|   -0.466|-116.229| -116.229|    64.77%|   0:00:00.0| 1422.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.461|   -0.461|-115.623| -115.623|    64.84%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.454|   -0.454|-114.231| -114.231|    64.90%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.449|   -0.449|-112.456| -112.456|    64.97%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.449|   -0.449|-111.278| -111.278|    65.05%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.443|   -0.443|-111.237| -111.237|    65.05%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.437|   -0.437|-108.554| -108.554|    65.15%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.438|   -0.438|-107.336| -107.336|    65.20%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.436|   -0.436|-107.310| -107.310|    65.20%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.436|   -0.436|-106.979| -106.979|    65.23%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.431|   -0.431|-106.460| -106.460|    65.34%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.426|   -0.426|-105.123| -105.123|    65.42%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.425|   -0.425|-104.183| -104.183|    65.48%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.425|   -0.425|-104.109| -104.109|    65.49%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.425|   -0.425|-103.974| -103.974|    65.51%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.425|   -0.425|-103.969| -103.969|    65.51%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.419|   -0.419|-103.531| -103.531|    65.62%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.418|   -0.418|-101.623| -101.623|    65.68%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.418|   -0.418|-101.617| -101.617|    65.69%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.417|   -0.417|-101.068| -101.068|    65.79%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.417|   -0.417|-100.850| -100.850|    65.81%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.417|   -0.417|-100.843| -100.843|    65.82%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.412|   -0.412|-100.487| -100.487|    65.90%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.412|   -0.412| -99.367|  -99.367|    65.96%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.412|   -0.412| -99.350|  -99.350|    65.96%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.404|   -0.404| -99.197|  -99.197|    66.02%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.402|   -0.402| -97.735|  -97.735|    66.10%|   0:00:03.0| 1423.7M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.403|   -0.403| -96.958|  -96.958|    66.14%|   0:00:02.0| 1423.7M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.403|   -0.403| -96.956|  -96.956|    66.15%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.401|   -0.401| -96.418|  -96.418|    66.25%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.401|   -0.401| -96.051|  -96.051|    66.29%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.401|   -0.401| -96.037|  -96.037|    66.29%|   0:00:00.0| 1423.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.397|   -0.397| -95.664|  -95.664|    66.34%|   0:00:01.0| 1423.7M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.397|   -0.397| -94.391|  -94.391|    66.44%|   0:00:07.0| 1424.7M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.396|   -0.396| -94.384|  -94.384|    66.44%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.396|   -0.396| -93.869|  -93.869|    66.49%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.394|   -0.394| -93.542|  -93.542|    66.55%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.395|   -0.395| -93.124|  -93.124|    66.58%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.381|   -0.381| -92.883|  -92.883|    66.63%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.378|   -0.378| -90.677|  -90.677|    66.73%|   0:00:03.0| 1424.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.377|   -0.377| -89.370|  -89.370|    66.79%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.377|   -0.377| -89.330|  -89.330|    66.80%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.377|   -0.377| -89.053|  -89.053|    66.82%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.377|   -0.377| -88.138|  -88.138|    66.98%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.377|   -0.377| -88.024|  -88.024|    67.02%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.377|   -0.377| -87.482|  -87.482|    67.07%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.377|   -0.377| -87.462|  -87.462|    67.07%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.373|   -0.373| -87.258|  -87.258|    67.18%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.371|   -0.371| -86.207|  -86.207|    67.22%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.371|   -0.371| -85.771|  -85.771|    67.25%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.367|   -0.367| -85.531|  -85.531|    67.36%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.367|   -0.367| -84.438|  -84.438|    67.42%|   0:00:03.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.367|   -0.367| -84.420|  -84.420|    67.43%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.363|   -0.363| -83.992|  -83.992|    67.52%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.363|   -0.363| -82.993|  -82.993|    67.58%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.362|   -0.362| -82.988|  -82.988|    67.58%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.362|   -0.362| -82.789|  -82.789|    67.61%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.362|   -0.362| -82.785|  -82.785|    67.61%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.360|   -0.360| -82.457|  -82.457|    67.70%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D         |
|  -0.360|   -0.360| -82.257|  -82.257|    67.73%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa11_reg_0_/D         |
|  -0.359|   -0.359| -82.106|  -82.106|    67.80%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.359|   -0.359| -81.980|  -81.980|    67.82%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.358|   -0.358| -81.832|  -81.832|    67.85%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.358|   -0.358| -81.515|  -81.515|    67.86%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.357|   -0.357| -81.508|  -81.508|    67.88%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.357|   -0.357| -81.127|  -81.127|    67.90%|   0:00:00.0| 1424.7M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.356|   -0.356| -81.012|  -81.012|    67.95%|   0:00:02.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.356|   -0.356| -80.797|  -80.797|    67.95%|   0:00:01.0| 1424.7M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.354|   -0.354| -80.688|  -80.688|    67.98%|   0:00:00.0| 1425.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.354|   -0.354| -80.107|  -80.107|    68.02%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.352|   -0.352| -80.006|  -80.006|    68.06%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.352|   -0.352| -79.890|  -79.890|    68.09%|   0:00:00.0| 1425.7M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.351|   -0.351| -79.683|  -79.683|    68.15%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.351|   -0.351| -79.560|  -79.560|    68.16%|   0:00:02.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.350|   -0.350| -79.352|  -79.352|    68.20%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.350|   -0.350| -79.024|  -79.024|    68.23%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.348|   -0.348| -78.834|  -78.834|    68.28%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.348|   -0.348| -78.385|  -78.385|    68.32%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.346|   -0.346| -78.295|  -78.295|    68.34%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.346|   -0.346| -78.139|  -78.139|    68.34%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.345|   -0.345| -77.977|  -77.977|    68.40%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.345|   -0.345| -77.754|  -77.754|    68.42%|   0:00:00.0| 1425.7M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.343|   -0.343| -77.582|  -77.582|    68.48%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.343|   -0.343| -77.254|  -77.254|    68.51%|   0:00:02.0| 1425.7M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.343|   -0.343| -77.075|  -77.075|    68.60%|   0:00:02.0| 1425.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.342|   -0.342| -77.018|  -77.018|    68.61%|   0:00:00.0| 1425.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.341|   -0.341| -76.839|  -76.839|    68.65%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.340|   -0.340| -76.519|  -76.519|    68.70%|   0:00:02.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.339|   -0.339| -76.384|  -76.384|    68.72%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.338|   -0.338| -76.062|  -76.062|    68.75%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.337|   -0.337| -75.810|  -75.810|    68.76%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.336|   -0.336| -75.630|  -75.630|    68.78%|   0:00:00.0| 1425.7M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.336|   -0.336| -75.507|  -75.507|    68.81%|   0:00:02.0| 1425.7M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.334|   -0.334| -75.348|  -75.348|    68.83%|   0:00:01.0| 1425.7M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.333|   -0.333| -74.770|  -74.770|    68.87%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.332|   -0.332| -74.379|  -74.379|    68.88%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa20_reg_0_/D         |
|  -0.331|   -0.331| -74.050|  -74.050|    68.91%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.330|   -0.330| -73.431|  -73.431|    69.06%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.327|   -0.327| -72.904|  -72.904|    69.14%|   0:00:04.0| 1445.8M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.323|   -0.323| -72.142|  -72.142|    69.23%|   0:00:03.0| 1445.8M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.323|   -0.323| -71.274|  -71.274|    69.34%|   0:00:02.0| 1445.8M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.321|   -0.321| -71.188|  -71.188|    69.36%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.321|   -0.321| -70.281|  -70.281|    69.48%|   0:00:02.0| 1445.8M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.320|   -0.320| -70.266|  -70.266|    69.49%|   0:00:00.0| 1445.8M|   WC_VIEW|  reg2reg| sa23_reg_0_/D         |
|  -0.319|   -0.319| -69.884|  -69.884|    69.54%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa23_reg_0_/D         |
|  -0.319|   -0.319| -69.447|  -69.447|    69.60%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.315|   -0.315| -69.346|  -69.346|    69.61%|   0:00:00.0| 1445.8M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.310|   -0.310| -68.476|  -68.476|    69.69%|   0:00:03.0| 1445.8M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.310|   -0.310| -67.333|  -67.333|    69.81%|   0:00:04.0| 1445.8M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.310|   -0.310| -67.222|  -67.222|    69.83%|   0:00:01.0| 1445.8M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.310|   -0.310| -66.724|  -66.724|    69.94%|   0:00:11.0| 1432.3M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.305|   -0.305| -66.651|  -66.651|    69.96%|   0:00:01.0| 1432.3M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.304|   -0.304| -65.461|  -65.461|    70.08%|   0:00:03.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.304|   -0.304| -64.723|  -64.723|    70.16%|   0:00:03.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.304|   -0.304| -64.674|  -64.674|    70.17%|   0:00:00.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.299|   -0.299| -64.324|  -64.324|    70.33%|   0:00:03.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.299|   -0.299| -63.353|  -63.353|    70.44%|   0:00:05.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.296|   -0.296| -63.311|  -63.311|    70.46%|   0:00:00.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.296|   -0.296| -62.299|  -62.299|    70.55%|   0:00:03.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.294|   -0.294| -62.217|  -62.217|    70.58%|   0:00:01.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.295|   -0.295| -61.774|  -61.774|    70.67%|   0:00:02.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.295|   -0.295| -61.760|  -61.760|    70.67%|   0:00:00.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.283|   -0.283| -61.268|  -61.268|    70.82%|   0:00:03.0| 1432.3M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.283|   -0.283| -60.241|  -60.241|    70.91%|   0:00:07.0| 1433.3M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.282|   -0.282| -60.183|  -60.183|    70.94%|   0:00:01.0| 1433.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.281|   -0.281| -59.412|  -59.412|    71.09%|   0:00:04.0| 1433.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.280|   -0.280| -58.749|  -58.749|    71.20%|   0:00:04.0| 1434.3M|   WC_VIEW|  reg2reg| sa12_reg_0_/D         |
|  -0.279|   -0.279| -58.623|  -58.623|    71.22%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.279|   -0.279| -58.070|  -58.070|    71.32%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.279|   -0.279| -58.019|  -58.019|    71.34%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.279|   -0.279| -57.367|  -57.367|    71.60%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -57.346|  -57.346|    71.61%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -56.986|  -56.986|    71.65%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -56.871|  -56.871|    71.77%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -56.826|  -56.826|    71.78%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -56.788|  -56.788|    71.78%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -56.773|  -56.773|    71.82%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.279|   -0.279| -55.477|  -55.477|    72.09%|   0:00:08.0| 1434.3M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.279|   -0.279| -55.410|  -55.410|    72.11%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.279|   -0.279| -54.798|  -54.798|    72.20%|   0:00:04.0| 1434.3M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.279|   -0.279| -54.774|  -54.774|    72.20%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.279|   -0.279| -54.236|  -54.236|    72.45%|   0:00:04.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.279|   -0.279| -53.309|  -53.309|    72.59%|   0:00:05.0| 1434.3M|   WC_VIEW|  reg2reg| sa30_reg_4_/D         |
|  -0.279|   -0.279| -52.301|  -52.301|    72.70%|   0:00:04.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.279|   -0.279| -52.301|  -52.301|    72.70%|   0:00:00.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.279|   -0.279| -52.053|  -52.053|    72.79%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.279|   -0.279| -51.633|  -51.633|    73.01%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -51.141|  -51.141|    73.05%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -50.920|  -50.920|    73.23%|   0:00:02.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.279|   -0.279| -50.803|  -50.803|    73.26%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.279|   -0.279| -50.750|  -50.750|    73.30%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.279|   -0.279| -50.524|  -50.524|    73.43%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.279|   -0.279| -50.519|  -50.519|    73.44%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.279|   -0.279| -50.507|  -50.507|    73.52%|   0:00:01.0| 1434.3M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.278|   -0.278| -49.664|  -49.664|    73.69%|   0:00:03.0| 1434.3M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.279|   -0.279| -49.325|  -49.325|    73.75%|   0:00:03.0| 1435.3M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|  -0.279|   -0.279| -49.282|  -49.282|    73.77%|   0:00:00.0| 1435.3M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.279|   -0.279| -49.154|  -49.154|    73.79%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_3_/D         |
|  -0.279|   -0.279| -49.127|  -49.127|    73.80%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.279|   -0.279| -48.960|  -48.960|    73.83%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -48.664|  -48.664|    73.84%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -48.617|  -48.617|    73.85%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -48.097|  -48.097|    74.07%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.279|   -0.279| -47.989|  -47.989|    74.13%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -47.987|  -47.987|    74.14%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.279|   -0.279| -47.767|  -47.767|    74.28%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.279|   -0.279| -47.707|  -47.707|    74.31%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.279|   -0.279| -47.392|  -47.392|    74.35%|   0:00:03.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.279|   -0.279| -47.351|  -47.351|    74.36%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa30_reg_4_/D         |
|  -0.279|   -0.279| -47.055|  -47.055|    74.38%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa30_reg_4_/D         |
|  -0.279|   -0.279| -47.054|  -47.054|    74.39%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa30_reg_4_/D         |
|  -0.279|   -0.279| -46.863|  -46.863|    74.55%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa30_reg_4_/D         |
|  -0.276|   -0.276| -46.816|  -46.816|    74.58%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.274|   -0.274| -46.714|  -46.714|    74.60%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.274|   -0.274| -46.609|  -46.609|    74.64%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.274|   -0.274| -46.523|  -46.523|    74.67%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| u0/w_reg_3__28_/D     |
|  -0.274|   -0.274| -46.340|  -46.340|    74.70%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| u0/w_reg_3__28_/D     |
|  -0.274|   -0.274| -46.202|  -46.202|    74.72%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.274|   -0.274| -45.703|  -45.703|    74.84%|   0:00:04.0| 1435.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.274|   -0.274| -45.679|  -45.679|    74.85%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.274|   -0.274| -44.999|  -44.999|    75.13%|   0:00:04.0| 1435.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.274|   -0.274| -44.924|  -44.924|    75.17%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.275|   -0.275| -44.460|  -44.460|    75.27%|   0:00:03.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.275|   -0.275| -44.066|  -44.066|    75.47%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.275|   -0.275| -44.062|  -44.062|    75.49%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.275|   -0.275| -43.959|  -43.959|    75.52%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.275|   -0.275| -43.824|  -43.824|    75.65%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.275|   -0.275| -42.719|  -42.719|    75.88%|   0:00:04.0| 1435.4M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.275|   -0.275| -42.688|  -42.688|    75.90%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -42.245|  -42.245|    76.16%|   0:00:03.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -42.171|  -42.171|    76.19%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -42.071|  -42.071|    76.22%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -41.805|  -41.805|    76.35%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -41.793|  -41.793|    76.36%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -41.693|  -41.693|    76.38%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -41.654|  -41.654|    76.50%|   0:00:01.0| 1435.4M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.275|   -0.275| -40.919|  -40.919|    76.64%|   0:00:06.0| 1435.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.275|   -0.275| -40.861|  -40.861|    76.66%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.275|   -0.275| -40.512|  -40.512|    76.71%|   0:00:03.0| 1435.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.275|   -0.275| -40.489|  -40.489|    76.72%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.275|   -0.275| -40.156|  -40.156|    76.94%|   0:00:02.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.275|   -0.275| -40.153|  -40.153|    76.94%|   0:00:00.0| 1435.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.275|   -0.275| -40.112|  -40.112|    76.95%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.275|   -0.275| -40.084|  -40.084|    76.95%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.275|   -0.275| -39.909|  -39.909|    76.99%|   0:00:03.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.275|   -0.275| -39.733|  -39.733|    77.09%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.275|   -0.275| -39.721|  -39.721|    77.10%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.275|   -0.275| -39.638|  -39.638|    77.12%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.275|   -0.275| -39.627|  -39.627|    77.15%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.275|   -0.275| -38.501|  -38.501|    77.33%|   0:00:05.0| 1454.4M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.275|   -0.275| -37.937|  -37.937|    77.44%|   0:00:03.0| 1454.4M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.275|   -0.275| -37.517|  -37.517|    77.57%|   0:00:04.0| 1454.4M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.275|   -0.275| -37.504|  -37.504|    77.59%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -37.152|  -37.152|    77.83%|   0:00:04.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -37.136|  -37.136|    77.84%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -37.066|  -37.066|    77.91%|   0:00:03.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -36.960|  -36.960|    77.99%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -36.929|  -36.929|    77.99%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -36.911|  -36.911|    78.01%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -36.866|  -36.866|    78.05%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -36.863|  -36.863|    78.05%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.275|   -0.275| -36.206|  -36.206|    78.21%|   0:00:05.0| 1454.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.275|   -0.275| -36.155|  -36.155|    78.22%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.275|   -0.275| -35.511|  -35.511|    78.42%|   0:00:03.0| 1454.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.275|   -0.275| -35.508|  -35.508|    78.42%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.275|   -0.275| -35.415|  -35.415|    78.45%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.275|   -0.275| -35.410|  -35.410|    78.52%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.275|   -0.275| -35.409|  -35.409|    78.53%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.275|   -0.275| -34.696|  -34.696|    78.70%|   0:00:05.0| 1454.4M|   WC_VIEW|  reg2reg| sa12_reg_0_/D         |
|  -0.275|   -0.275| -34.568|  -34.568|    78.71%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -34.393|  -34.393|    78.78%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -34.389|  -34.389|    78.78%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -34.052|  -34.052|    78.95%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -34.028|  -34.028|    78.96%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -33.869|  -33.869|    78.99%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -33.779|  -33.779|    79.07%|   0:00:01.0| 1454.4M|   WC_VIEW|  reg2reg| sa03_reg_0_/D         |
|  -0.275|   -0.275| -33.038|  -33.038|    79.23%|   0:00:05.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D         |
|  -0.275|   -0.275| -32.984|  -32.984|    79.24%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D         |
|  -0.275|   -0.275| -32.628|  -32.628|    79.41%|   0:00:03.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D         |
|  -0.275|   -0.275| -32.615|  -32.615|    79.43%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D         |
|  -0.275|   -0.275| -32.561|  -32.561|    79.53%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D         |
|  -0.275|   -0.275| -32.478|  -32.478|    79.59%|   0:00:02.0| 1454.4M|   WC_VIEW|  reg2reg| sa23_reg_6_/D         |
|  -0.275|   -0.275| -32.152|  -32.152|    79.73%|   0:00:05.0| 1454.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.275|   -0.275| -32.116|  -32.116|    79.74%|   0:00:00.0| 1454.4M|   WC_VIEW|  reg2reg| sa12_reg_1_/D         |
|  -0.275|   -0.275| -31.498|  -31.498|    79.83%|   0:00:04.0| 1492.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.275|   -0.275| -31.414|  -31.414|    79.85%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.275|   -0.275| -31.135|  -31.135|    80.02%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.275|   -0.275| -31.117|  -31.117|    80.03%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.768|  -30.768|    80.09%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.762|  -30.762|    80.09%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.600|  -30.600|    80.24%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.534|  -30.534|    80.28%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.472|  -30.472|    80.33%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.471|  -30.471|    80.34%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.429|  -30.429|    80.34%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.373|  -30.373|    80.34%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_6_/D         |
|  -0.275|   -0.275| -30.063|  -30.063|    80.45%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa12_reg_1_/D         |
|  -0.275|   -0.275| -29.996|  -29.996|    80.45%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa12_reg_1_/D         |
|  -0.275|   -0.275| -29.633|  -29.633|    80.62%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__12_/D     |
|  -0.275|   -0.275| -29.450|  -29.450|    80.67%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__12_/D     |
|  -0.275|   -0.275| -29.436|  -29.436|    80.68%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.275|   -0.275| -29.097|  -29.097|    80.75%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.275|   -0.275| -28.871|  -28.871|    80.81%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.275|   -0.275| -28.828|  -28.828|    80.83%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.275|   -0.275| -28.763|  -28.763|    80.88%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.275|   -0.275| -28.346|  -28.346|    80.99%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.275|   -0.275| -28.262|  -28.262|    81.00%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa31_reg_2_/D         |
|  -0.275|   -0.275| -27.975|  -27.975|    81.14%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa31_reg_2_/D         |
|  -0.275|   -0.275| -27.846|  -27.846|    81.16%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa31_reg_2_/D         |
|  -0.275|   -0.275| -27.742|  -27.742|    81.21%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa31_reg_2_/D         |
|  -0.275|   -0.275| -27.727|  -27.727|    81.23%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa30_reg_7_/D         |
|  -0.275|   -0.275| -27.537|  -27.537|    81.26%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa03_reg_6_/D         |
|  -0.275|   -0.275| -27.421|  -27.421|    81.28%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa03_reg_6_/D         |
|  -0.275|   -0.275| -27.265|  -27.265|    81.37%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa03_reg_6_/D         |
|  -0.275|   -0.275| -27.249|  -27.249|    81.39%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa03_reg_6_/D         |
|  -0.275|   -0.275| -27.176|  -27.176|    81.40%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa03_reg_6_/D         |
|  -0.275|   -0.275| -27.117|  -27.117|    81.42%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa03_reg_6_/D         |
|  -0.275|   -0.275| -26.701|  -26.701|    81.52%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_2_/D         |
|  -0.275|   -0.275| -26.455|  -26.455|    81.55%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_2_/D         |
|  -0.275|   -0.275| -26.284|  -26.284|    81.63%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_2_/D         |
|  -0.275|   -0.275| -26.271|  -26.271|    81.63%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_1_/D         |
|  -0.275|   -0.275| -25.988|  -25.988|    81.68%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_1_/D         |
|  -0.275|   -0.275| -25.831|  -25.831|    81.79%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_1_/D         |
|  -0.275|   -0.275| -25.731|  -25.731|    81.81%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.275|   -0.275| -25.441|  -25.441|    81.84%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.275|   -0.275| -25.440|  -25.440|    81.85%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.275|   -0.275| -25.256|  -25.256|    81.95%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.275|   -0.275| -25.255|  -25.255|    81.99%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.275|   -0.275| -25.201|  -25.201|    82.04%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.275|   -0.275| -24.586|  -24.586|    82.13%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__8_/D      |
|  -0.275|   -0.275| -24.516|  -24.516|    82.17%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.275|   -0.275| -24.213|  -24.213|    82.22%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.275|   -0.275| -24.007|  -24.007|    82.32%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.275|   -0.275| -23.872|  -23.872|    82.34%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.275|   -0.275| -23.843|  -23.843|    82.34%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.275|   -0.275| -23.690|  -23.690|    82.45%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.275|   -0.275| -23.683|  -23.683|    82.47%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_5_/D         |
|  -0.275|   -0.275| -23.636|  -23.636|    82.49%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_5_/D         |
|  -0.275|   -0.275| -23.592|  -23.592|    82.55%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_5_/D         |
|  -0.275|   -0.275| -23.568|  -23.568|    82.55%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_5_/D         |
|  -0.275|   -0.275| -23.564|  -23.564|    82.57%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa01_reg_5_/D         |
|  -0.275|   -0.275| -23.205|  -23.205|    82.61%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -23.147|  -23.147|    82.63%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -22.985|  -22.985|    82.72%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -22.970|  -22.970|    82.73%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -22.904|  -22.904|    82.74%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -22.778|  -22.778|    82.77%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -22.770|  -22.770|    82.78%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.275|   -0.275| -22.458|  -22.458|    82.84%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__21_/D     |
|  -0.275|   -0.275| -22.414|  -22.414|    82.86%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__1_/D      |
|  -0.275|   -0.275| -22.237|  -22.237|    82.88%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__0_/D      |
|  -0.275|   -0.275| -22.158|  -22.158|    82.88%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__1_/D      |
|  -0.275|   -0.275| -21.901|  -21.901|    82.90%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_24_/D    |
|  -0.275|   -0.275| -21.761|  -21.761|    82.93%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_24_/D    |
|  -0.275|   -0.275| -21.751|  -21.751|    82.93%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_24_/D    |
|  -0.275|   -0.275| -21.604|  -21.604|    83.03%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_24_/D    |
|  -0.275|   -0.275| -21.516|  -21.516|    83.07%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_24_/D    |
|  -0.275|   -0.275| -21.278|  -21.278|    83.14%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__29_/D     |
|  -0.275|   -0.275| -21.185|  -21.185|    83.16%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__29_/D     |
|  -0.275|   -0.275| -21.030|  -21.030|    83.23%|   0:00:02.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D     |
|  -0.275|   -0.275| -20.952|  -20.952|    83.24%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D     |
|  -0.275|   -0.275| -20.934|  -20.934|    83.24%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D     |
|  -0.275|   -0.275| -20.830|  -20.830|    83.25%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__16_/D     |
|  -0.275|   -0.275| -20.801|  -20.801|    83.25%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D      |
|  -0.275|   -0.275| -20.743|  -20.743|    83.26%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__5_/D      |
|  -0.275|   -0.275| -20.736|  -20.736|    83.26%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__31_/D     |
|  -0.275|   -0.275| -20.696|  -20.696|    83.29%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__31_/D     |
|  -0.275|   -0.275| -20.688|  -20.688|    83.29%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__31_/D     |
|  -0.275|   -0.275| -20.622|  -20.622|    83.31%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__8_/D      |
|  -0.275|   -0.275| -20.619|  -20.619|    83.32%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_81_/D    |
|  -0.275|   -0.275| -20.601|  -20.601|    83.33%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_81_/D    |
|  -0.275|   -0.275| -20.562|  -20.562|    83.35%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_81_/D    |
|  -0.275|   -0.275| -20.554|  -20.554|    83.35%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_81_/D    |
|  -0.275|   -0.275| -20.537|  -20.537|    83.36%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| text_out_reg_81_/D    |
|  -0.275|   -0.275| -20.522|  -20.522|    83.37%|   0:00:03.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__25_/D     |
|  -0.275|   -0.275| -20.516|  -20.516|    83.39%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__25_/D     |
|  -0.275|   -0.275| -20.514|  -20.514|    83.40%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__25_/D     |
|  -0.275|   -0.275| -20.508|  -20.508|    83.41%|   0:00:01.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__25_/D     |
|  -0.275|   -0.275| -20.507|  -20.507|    83.42%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| u0/w_reg_3__25_/D     |
|  -0.275|   -0.275| -20.507|  -20.507|    83.42%|   0:00:00.0| 1492.7M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:08:13 real=0:08:35 mem=1492.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:13 real=0:08:35 mem=1492.7M) ***
** GigaOpt Optimizer WNS Slack -0.275 TNS Slack -20.507 Density 83.42
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.275  TNS Slack -20.507 Density 83.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    83.42%|        -|  -0.275| -20.507|   0:00:00.0| 1492.7M|
|    83.21%|       48|  -0.275| -20.694|   0:00:02.0| 1492.7M|
|    80.45%|     1370|  -0.266| -21.863|   0:00:15.0| 1492.7M|
|    80.38%|       33|  -0.266| -21.859|   0:00:00.0| 1492.7M|
|    80.37%|        1|  -0.266| -21.859|   0:00:00.0| 1492.7M|
|    80.37%|        0|  -0.266| -21.859|   0:00:00.0| 1492.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.266  TNS Slack -21.859 Density 80.37
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:17.3) (real = 0:00:17.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1437.56M, totSessionCpu=0:17:23).
** GigaOpt Optimizer WNS Slack -0.266 TNS Slack -21.859 Density 80.37
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:08:30 real=0:08:53 mem=1437.6M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1316.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13124  numIgnoredNets=66
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13058 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 13058 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.951496e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1327.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.22 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:17:24 mem=1327.1M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 12865 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 12769 insts, mean move: 6.84 um, max move: 186.20 um
	Max move on inst (u0/FE_RC_2704_0): (252.00, 132.40) --> (125.20, 73.00)
	Runtime: CPU: 0:00:32.9 REAL: 0:00:37.0 MEM: 1364.9MB
Move report: Detail placement moves 7506 insts, mean move: 1.35 um, max move: 46.00 um
	Max move on inst (text_in_r_reg_12_): (248.20, 136.00) --> (238.20, 172.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1364.9MB
Summary Report:
Instances move: 12765 (out of 12865 movable)
Mean displacement: 6.97 um
Max displacement: 187.40 um (Instance: u0/FE_RC_2704_0) (252, 132.4) -> (124, 73)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
Runtime: CPU: 0:00:34.7 REAL: 0:00:38.0 MEM: 1364.9MB
*** Finished refinePlace (0:17:59 mem=1364.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13124  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13124 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 13124 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.800998e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 46767
[NR-eagl] Layer2(M2)(V) length: 8.074412e+04um, number of vias: 63842
[NR-eagl] Layer3(M3)(H) length: 9.606611e+04um, number of vias: 12263
[NR-eagl] Layer4(M4)(V) length: 5.881907e+04um, number of vias: 5979
[NR-eagl] Layer5(M5)(H) length: 4.229678e+04um, number of vias: 680
[NR-eagl] Layer6(M6)(V) length: 8.866676e+03um, number of vias: 98
[NR-eagl] Layer7(M7)(H) length: 1.504800e+03um, number of vias: 50
[NR-eagl] Layer8(M8)(V) length: 9.146000e+02um, number of vias: 0
[NR-eagl] Total length: 2.892122e+05um, number of vias: 129679
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1296.5M)
Extraction called for design 'aes_cipher_top' of instances=12865 and nets=13158 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1296.535M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:14:45, real = 0:15:34, mem = 1294.4M, totSessionCpu=0:18:01 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1333.98 CPU=0:00:04.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1334.0M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |   174   |     1   |      1  |     0   |     0   |     0   |     0   | -0.34 |          0|          0|          0|  80.37  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.41 |          7|          0|          1|  80.41  |   0:00:01.0|    1445.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.41 |          0|          0|          0|  80.41  |   0:00:00.0|    1445.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=1445.4M) ***

*** Starting refinePlace (0:18:14 mem=1475.4M) ***
Total net bbox length = 2.372e+05 (1.187e+05 1.185e+05) (ext = 1.463e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 12872 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 17 insts, mean move: 2.94 um, max move: 5.60 um
	Max move on inst (us21/FE_RC_569_0): (210.20, 80.20) --> (210.40, 74.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1475.4MB
Summary Report:
Instances move: 17 (out of 12872 movable)
Mean displacement: 2.94 um
Max displacement: 5.60 um (Instance: us21/FE_RC_569_0) (210.2, 80.2) -> (210.4, 74.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 2.372e+05 (1.187e+05 1.186e+05) (ext = 1.463e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1475.4MB
*** Finished refinePlace (0:18:14 mem=1475.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1475.4M)


Density : 0.8041
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1475.4M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1312.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1312.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1322.8M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1322.8M

------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=1312.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.406  | -0.406  | -0.394  |
|           TNS (ns):| -44.736 | -39.584 | -5.568  |
|    Violating Paths:|   271   |   220   |   73    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.408%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1322.8M
**optDesign ... cpu = 0:14:58, real = 0:15:48, mem = 1312.8M, totSessionCpu=0:18:15 **
*** Timing NOT met, worst failing slack is -0.405
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.406 TNS Slack -44.736 Density 80.41
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.406|   -0.406| -39.584|  -44.736|    80.41%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.331|   -0.394| -33.274|  -38.426|    80.41%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.315|   -0.394| -32.587|  -37.739|    80.41%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa00_reg_0_/D         |
|  -0.307|   -0.394| -32.415|  -37.567|    80.41%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.298|   -0.394| -32.264|  -37.416|    80.42%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa23_reg_7_/D         |
|  -0.291|   -0.394| -28.641|  -33.793|    80.42%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa00_reg_0_/D         |
|  -0.280|   -0.394| -28.104|  -33.256|    80.42%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.272|   -0.394| -27.622|  -32.774|    80.43%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa00_reg_0_/D         |
|  -0.271|   -0.394| -27.241|  -32.393|    80.42%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.255|   -0.394| -27.138|  -32.290|    80.42%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa00_reg_0_/D         |
|  -0.248|   -0.394| -26.721|  -31.873|    80.43%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.241|   -0.394| -25.239|  -30.391|    80.44%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.234|   -0.394| -24.844|  -29.996|    80.45%|   0:00:02.0| 1452.3M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.228|   -0.394| -24.361|  -29.513|    80.46%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.228|   -0.394| -24.297|  -29.449|    80.47%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.221|   -0.394| -24.255|  -29.407|    80.47%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.215|   -0.394| -23.932|  -29.084|    80.51%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.208|   -0.394| -23.347|  -28.499|    80.54%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.200|   -0.394| -22.452|  -27.604|    80.58%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.193|   -0.394| -22.126|  -27.278|    80.65%|   0:00:02.0| 1452.3M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.193|   -0.394| -21.650|  -26.802|    80.73%|   0:00:02.0| 1452.3M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.192|   -0.394| -21.581|  -26.733|    80.75%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.186|   -0.394| -21.540|  -26.692|    80.75%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.185|   -0.394| -20.932|  -26.084|    80.81%|   0:00:03.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.185|   -0.394| -20.853|  -26.005|    80.83%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.185|   -0.394| -20.820|  -25.972|    80.84%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.185|   -0.394| -20.809|  -25.961|    80.85%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.179|   -0.394| -20.784|  -25.936|    80.87%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.178|   -0.394| -20.499|  -25.651|    80.93%|   0:00:02.0| 1452.3M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.174|   -0.394| -20.334|  -25.486|    80.94%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.175|   -0.394| -20.193|  -25.345|    80.99%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.174|   -0.394| -20.168|  -25.320|    80.99%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.172|   -0.394| -20.111|  -25.264|    81.04%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.172|   -0.394| -19.828|  -24.980|    81.08%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.172|   -0.394| -19.796|  -24.948|    81.08%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.165|   -0.394| -19.784|  -24.936|    81.11%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.165|   -0.394| -19.470|  -24.622|    81.20%|   0:00:04.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.164|   -0.394| -19.311|  -24.463|    81.23%|   0:00:01.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.164|   -0.394| -19.257|  -24.409|    81.24%|   0:00:02.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.164|   -0.394| -19.252|  -24.404|    81.24%|   0:00:00.0| 1452.3M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.159|   -0.394| -19.115|  -24.267|    81.34%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.159|   -0.394| -18.822|  -23.974|    81.40%|   0:00:03.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.159|   -0.394| -18.787|  -23.939|    81.41%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.152|   -0.394| -18.643|  -23.795|    81.50%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.152|   -0.394| -18.320|  -23.472|    81.59%|   0:00:04.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.152|   -0.394| -18.135|  -23.287|    81.61%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.147|   -0.394| -17.891|  -23.043|    81.77%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.148|   -0.394| -17.640|  -22.792|    81.85%|   0:00:03.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.148|   -0.394| -17.580|  -22.732|    81.86%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.148|   -0.394| -17.538|  -22.690|    81.91%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.142|   -0.394| -17.528|  -22.680|    81.91%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.142|   -0.394| -17.261|  -22.413|    81.99%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.142|   -0.394| -17.258|  -22.410|    82.00%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.141|   -0.394| -17.119|  -22.272|    82.16%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.141|   -0.394| -17.012|  -22.164|    82.16%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.141|   -0.394| -17.005|  -22.157|    82.17%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.136|   -0.394| -16.820|  -21.972|    82.25%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.136|   -0.394| -16.445|  -21.597|    82.33%|   0:00:04.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.134|   -0.394| -16.363|  -21.515|    82.36%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.134|   -0.394| -16.091|  -21.243|    82.39%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.134|   -0.394| -16.067|  -21.219|    82.39%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.133|   -0.394| -15.993|  -21.145|    82.59%|   0:00:04.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.133|   -0.394| -15.897|  -21.049|    82.62%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.133|   -0.394| -15.887|  -21.039|    82.63%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.132|   -0.394| -15.727|  -20.879|    82.72%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.132|   -0.394| -15.693|  -20.845|    82.74%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.132|   -0.394| -15.684|  -20.837|    82.74%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.128|   -0.394| -15.618|  -20.770|    82.81%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.128|   -0.394| -15.447|  -20.599|    82.86%|   0:00:03.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.128|   -0.394| -15.409|  -20.561|    82.88%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.126|   -0.394| -15.346|  -20.498|    83.05%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.126|   -0.394| -15.228|  -20.380|    83.10%|   0:00:03.0| 1471.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.126|   -0.394| -15.203|  -20.355|    83.10%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.125|   -0.394| -15.041|  -20.194|    83.18%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.124|   -0.394| -14.949|  -20.101|    83.24%|   0:00:03.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.124|   -0.394| -14.906|  -20.058|    83.27%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.124|   -0.394| -14.879|  -20.031|    83.27%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.121|   -0.394| -14.809|  -19.961|    83.36%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.121|   -0.394| -14.708|  -19.860|    83.41%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.121|   -0.394| -14.704|  -19.856|    83.42%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa11_reg_4_/D         |
|  -0.120|   -0.394| -14.557|  -19.709|    83.49%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_4_/D         |
|  -0.120|   -0.394| -14.538|  -19.690|    83.49%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_4_/D         |
|  -0.119|   -0.394| -14.498|  -19.650|    83.55%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.119|   -0.394| -14.036|  -19.188|    83.57%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.119|   -0.394| -14.012|  -19.164|    83.58%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.118|   -0.394| -13.846|  -18.998|    83.59%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.117|   -0.394| -13.830|  -18.982|    83.63%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.117|   -0.394| -13.827|  -18.979|    83.64%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.112|   -0.394| -13.789|  -18.941|    83.67%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.112|   -0.394| -13.450|  -18.602|    83.73%|   0:00:04.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.112|   -0.394| -13.393|  -18.545|    83.76%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.111|   -0.394| -13.147|  -18.299|    83.97%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.111|   -0.394| -13.084|  -18.236|    84.00%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.111|   -0.394| -13.068|  -18.220|    84.01%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.111|   -0.394| -13.020|  -18.172|    84.11%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.109|   -0.394| -13.000|  -18.152|    84.13%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.109|   -0.394| -12.876|  -18.028|    84.17%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.109|   -0.394| -12.873|  -18.026|    84.18%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.107|   -0.394| -12.780|  -17.932|    84.25%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.107|   -0.394| -12.714|  -17.866|    84.29%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.107|   -0.394| -12.693|  -17.845|    84.30%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.105|   -0.394| -12.588|  -17.740|    84.42%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.105|   -0.394| -12.502|  -17.654|    84.44%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.103|   -0.394| -12.421|  -17.573|    84.54%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.104|   -0.394| -12.398|  -17.550|    84.57%|   0:00:02.0| 1471.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.101|   -0.394| -12.256|  -17.408|    84.66%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.101|   -0.394| -12.099|  -17.251|    84.70%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.100|   -0.394| -11.940|  -17.092|    84.82%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.100|   -0.394| -11.901|  -17.053|    84.83%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.100|   -0.394| -11.900|  -17.052|    84.84%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.099|   -0.394| -11.873|  -17.025|    84.86%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.099|   -0.394| -11.788|  -16.940|    84.89%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.097|   -0.394| -11.699|  -16.851|    84.96%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.097|   -0.394| -11.627|  -16.779|    85.01%|   0:00:01.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.097|   -0.394| -11.612|  -16.764|    85.01%|   0:00:00.0| 1471.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.095|   -0.394| -11.461|  -16.613|    85.14%|   0:00:03.0| 1490.5M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.095|   -0.394| -11.040|  -16.248|    85.19%|   0:00:04.0| 1490.5M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.093|   -0.394| -10.992|  -16.200|    85.20%|   0:00:01.0| 1490.5M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.092|   -0.394| -10.941|  -16.149|    85.24%|   0:00:05.0| 1490.5M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.090|   -0.394| -10.891|  -16.099|    85.26%|   0:00:02.0| 1490.5M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.090|   -0.394| -10.835|  -16.043|    85.29%|   0:00:01.0| 1490.5M|   WC_VIEW|  reg2reg| sa12_reg_4_/D         |
|  -0.089|   -0.394| -10.722|  -15.930|    85.30%|   0:00:01.0| 1490.5M|   WC_VIEW|  reg2reg| sa21_reg_5_/D         |
|  -0.088|   -0.394| -10.356|  -15.564|    85.33%|   0:00:06.0| 1490.5M|   WC_VIEW|  reg2reg| sa30_reg_3_/D         |
|  -0.087|   -0.394| -10.257|  -15.465|    85.32%|   0:00:04.0| 1490.5M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.086|   -0.394| -10.190|  -15.398|    85.35%|   0:00:01.0| 1490.5M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.085|   -0.394| -10.053|  -15.261|    85.35%|   0:00:04.0| 1490.5M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.084|   -0.394|  -9.875|  -15.083|    85.36%|   0:00:02.0| 1490.5M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.083|   -0.394|  -9.793|  -15.001|    85.37%|   0:00:04.0| 1490.5M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.082|   -0.394|  -9.661|  -14.869|    85.34%|   0:00:07.0| 1490.5M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.081|   -0.394|  -9.620|  -14.828|    85.36%|   0:00:01.0| 1490.5M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.081|   -0.394|  -9.590|  -14.798|    85.36%|   0:00:10.0| 1509.6M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.080|   -0.394|  -9.497|  -14.705|    85.38%|   0:00:03.0| 1509.6M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.079|   -0.394|  -9.425|  -14.633|    85.40%|   0:00:01.0| 1509.6M|   WC_VIEW|  reg2reg| sa11_reg_6_/D         |
|  -0.079|   -0.394|  -9.273|  -14.481|    85.40%|   0:00:06.0| 1509.6M|   WC_VIEW|  reg2reg| sa11_reg_2_/D         |
|  -0.078|   -0.394|  -9.165|  -14.373|    85.42%|   0:00:04.0| 1509.6M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.077|   -0.394|  -8.690|  -14.009|    85.43%|   0:00:03.0| 1509.6M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.076|   -0.394|  -8.587|  -13.907|    85.44%|   0:00:05.0| 1509.6M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.075|   -0.394|  -8.451|  -13.770|    85.45%|   0:00:03.0| 1509.6M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.074|   -0.394|  -8.257|  -13.576|    85.47%|   0:00:06.0| 1509.6M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.073|   -0.394|  -8.108|  -13.427|    85.50%|   0:00:02.0| 1509.6M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.072|   -0.394|  -8.004|  -13.323|    85.51%|   0:00:02.0| 1509.6M|   WC_VIEW|  reg2reg| sa33_reg_3_/D         |
|  -0.071|   -0.394|  -7.843|  -13.162|    85.48%|   0:00:06.0| 1509.6M|   WC_VIEW|  reg2reg| sa13_reg_0_/D         |
|  -0.070|   -0.394|  -7.762|  -13.081|    85.50%|   0:00:03.0| 1509.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.068|   -0.394|  -7.541|  -12.863|    85.65%|   0:00:05.0| 1509.6M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.067|   -0.394|  -7.488|  -12.810|    85.69%|   0:00:11.0| 1509.6M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.067|   -0.394|  -7.403|  -12.725|    85.77%|   0:00:06.0| 1509.6M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.065|   -0.394|  -7.279|  -12.601|    85.74%|   0:00:02.0| 1505.1M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.064|   -0.394|  -7.151|  -12.473|    85.90%|   0:00:13.0| 1505.1M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.064|   -0.394|  -7.067|  -12.389|    85.98%|   0:00:02.0| 1505.1M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.063|   -0.394|  -7.009|  -12.331|    86.05%|   0:00:05.0| 1466.9M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.062|   -0.394|  -6.959|  -12.281|    86.10%|   0:00:01.0| 1466.9M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.061|   -0.394|  -6.924|  -12.247|    86.13%|   0:00:10.0| 1505.1M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.061|   -0.394|  -6.838|  -12.160|    86.17%|   0:00:11.0| 1505.1M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.061|   -0.394|  -6.753|  -12.074|    86.20%|   0:00:04.0| 1505.1M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.060|   -0.394|  -6.742|  -12.063|    86.20%|   0:00:01.0| 1505.1M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.060|   -0.394|  -6.669|  -11.991|    86.22%|   0:00:03.0| 1505.1M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.059|   -0.394|  -6.654|  -11.976|    86.23%|   0:00:00.0| 1505.1M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.058|   -0.394|  -6.534|  -11.856|    86.31%|   0:00:05.0| 1505.1M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.057|   -0.395|  -6.334|  -11.732|    86.33%|   0:00:08.0| 1505.1M|   WC_VIEW|  reg2reg| sa30_reg_3_/D         |
|  -0.056|   -0.395|  -5.937|  -11.334|    86.40%|   0:00:19.0| 1524.2M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.056|   -0.395|  -5.848|  -11.245|    86.45%|   0:00:06.0| 1524.2M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
|  -0.056|   -0.395|  -5.812|  -11.209|    86.47%|   0:00:00.0| 1524.2M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
|  -0.055|   -0.395|  -5.804|  -11.201|    86.47%|   0:00:00.0| 1524.2M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.054|   -0.395|  -5.767|  -11.165|    86.49%|   0:00:07.0| 1524.2M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.053|   -0.395|  -5.662|  -11.060|    86.51%|   0:00:04.0| 1524.2M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.052|   -0.395|  -5.478|  -10.876|    86.56%|   0:00:04.0| 1524.2M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.051|   -0.395|  -5.418|  -10.815|    86.60%|   0:00:03.0| 1524.2M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.050|   -0.395|  -5.221|  -10.648|    86.66%|   0:00:02.0| 1524.2M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.049|   -0.395|  -5.185|  -10.612|    86.67%|   0:00:01.0| 1524.2M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.049|   -0.395|  -5.089|  -10.516|    86.69%|   0:00:05.0| 1524.2M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
|  -0.047|   -0.395|  -4.962|  -10.389|    86.75%|   0:00:08.0| 1524.2M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.046|   -0.395|  -4.832|  -10.259|    86.82%|   0:00:06.0| 1524.2M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.045|   -0.395|  -4.712|  -10.139|    86.89%|   0:00:12.0| 1524.2M|   WC_VIEW|  reg2reg| sa30_reg_4_/D         |
|  -0.044|   -0.395|  -4.529|   -9.955|    86.82%|   0:00:12.0| 1524.2M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.043|   -0.395|  -4.432|   -9.858|    86.83%|   0:00:15.0| 1524.2M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.042|   -0.395|  -4.351|   -9.783|    86.83%|   0:00:12.0| 1524.2M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.042|   -0.395|  -4.135|   -9.576|    86.89%|   0:00:13.0| 1524.2M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.041|   -0.395|  -3.992|   -9.430|    86.87%|   0:00:16.0| 1524.2M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.041|   -0.395|  -3.878|   -9.327|    86.93%|   0:00:10.0| 1512.2M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.040|   -0.395|  -3.831|   -9.279|    86.97%|   0:00:03.0| 1512.2M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.039|   -0.395|  -3.717|   -9.169|    87.01%|   0:00:04.0| 1512.2M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.038|   -0.395|  -3.639|   -9.091|    86.99%|   0:00:12.0| 1512.2M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.037|   -0.395|  -3.537|   -9.001|    87.01%|   0:00:07.0| 1512.2M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.036|   -0.395|  -3.431|   -8.914|    86.98%|   0:00:07.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.036|   -0.395|  -3.296|   -8.779|    87.01%|   0:00:03.0| 1512.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.035|   -0.395|  -3.246|   -8.728|    87.02%|   0:00:03.0| 1512.2M|   WC_VIEW|  reg2reg| sa21_reg_5_/D         |
|  -0.035|   -0.395|  -3.208|   -8.691|    87.06%|   0:00:05.0| 1531.2M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.034|   -0.395|  -3.121|   -8.604|    87.09%|   0:00:02.0| 1531.2M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.033|   -0.395|  -2.938|   -8.421|    87.10%|   0:00:08.0| 1531.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.033|   -0.395|  -2.886|   -8.369|    87.12%|   0:00:09.0| 1531.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.030|   -0.395|  -2.551|   -8.034|    87.41%|   0:00:04.0| 1531.2M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.029|   -0.395|  -2.263|   -7.776|    87.46%|   0:00:10.0| 1531.2M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.029|   -0.395|  -2.250|   -7.766|    87.52%|   0:00:02.0| 1514.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.029|   -0.395|  -2.246|   -7.762|    87.52%|   0:00:01.0| 1514.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.028|   -0.395|  -2.059|   -7.575|    87.71%|   0:00:03.0| 1514.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.028|   -0.395|  -2.015|   -7.532|    87.73%|   0:00:03.0| 1514.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.028|   -0.395|  -2.012|   -7.529|    87.73%|   0:00:00.0| 1514.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.023|   -0.395|  -1.922|   -7.438|    87.83%|   0:00:01.0| 1514.9M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.024|   -0.396|  -1.722|   -7.300|    87.91%|   0:00:13.0| 1514.9M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.022|   -0.396|  -1.694|   -7.279|    87.93%|   0:00:02.0| 1514.9M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.021|   -0.396|  -1.623|   -7.219|    87.96%|   0:00:03.0| 1534.0M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.020|   -0.396|  -1.568|   -7.163|    88.07%|   0:00:09.0| 1534.0M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.020|   -0.396|  -1.473|   -7.085|    88.12%|   0:00:19.0| 1534.0M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.020|   -0.396|  -1.414|   -7.050|    88.16%|   0:00:06.0| 1534.0M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.019|   -0.396|  -1.386|   -7.022|    88.16%|   0:00:01.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.019|   -0.396|  -1.318|   -6.958|    88.17%|   0:00:04.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.019|   -0.396|  -1.310|   -6.950|    88.18%|   0:00:03.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_2_/D         |
|  -0.018|   -0.396|  -1.033|   -6.691|    88.52%|   0:00:04.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.018|   -0.396|  -0.954|   -6.612|    88.53%|   0:00:06.0| 1534.0M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.018|   -0.396|  -0.898|   -6.562|    88.54%|   0:00:02.0| 1534.0M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.017|   -0.396|  -0.799|   -6.463|    88.67%|   0:00:02.0| 1534.0M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.016|   -0.396|  -0.758|   -6.422|    88.68%|   0:00:03.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.016|   -0.396|  -0.735|   -6.399|    88.70%|   0:00:00.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.013|   -0.397|  -0.641|   -6.425|    88.84%|   0:00:02.0| 1534.0M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.013|   -0.397|  -0.553|   -6.354|    88.91%|   0:00:04.0| 1534.0M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
|  -0.012|   -0.397|  -0.535|   -6.336|    88.92%|   0:00:00.0| 1534.0M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.011|   -0.397|  -0.458|   -6.274|    88.97%|   0:00:05.0| 1534.0M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.010|   -0.397|  -0.455|   -6.272|    88.98%|   0:00:01.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.010|   -0.397|  -0.418|   -6.239|    89.01%|   0:00:24.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.010|   -0.397|  -0.397|   -6.234|    89.02%|   0:00:08.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.010|   -0.399|  -0.273|   -6.241|    89.47%|   0:00:05.0| 1534.0M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.009|   -0.399|  -0.221|   -6.189|    89.61%|   0:00:01.0| 1534.0M|   WC_VIEW|  reg2reg| sa02_reg_3_/D         |
|  -0.009|   -0.399|  -0.172|   -6.137|    89.62%|   0:00:08.0| 1534.0M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.009|   -0.399|  -0.162|   -6.128|    89.62%|   0:00:01.0| 1534.0M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.008|   -0.399|  -0.141|   -6.108|    89.72%|   0:00:01.0| 1534.0M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.007|   -0.399|  -0.104|   -6.072|    89.72%|   0:00:12.0| 1533.7M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.007|   -0.399|  -0.094|   -6.063|    89.74%|   0:00:03.0| 1533.7M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.007|   -0.399|  -0.084|   -6.053|    89.74%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.007|   -0.399|  -0.083|   -6.051|    89.74%|   0:00:03.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.007|   -0.399|  -0.071|   -6.158|    89.91%|   0:00:02.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.006|   -0.399|  -0.055|   -6.142|    89.98%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.005|   -0.399|  -0.037|   -6.124|    89.99%|   0:00:05.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.005|   -0.399|  -0.017|   -6.105|    90.02%|   0:00:05.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.005|   -0.399|  -0.016|   -6.103|    90.14%|   0:00:02.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.005|   -0.399|  -0.016|   -6.103|    90.16%|   0:00:00.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.005|   -0.399|  -0.016|   -6.103|    90.36%|   0:00:05.0| 1533.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.002|   -0.399|  -0.014|   -6.102|    90.52%|   0:00:04.0| 1533.7M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.002|   -0.399|  -0.014|   -6.101|    90.55%|   0:00:12.0| 1533.7M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.002|   -0.399|  -0.007|   -6.094|    90.56%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.001|   -0.399|  -0.004|   -6.312|    90.83%|   0:00:03.0| 1533.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.001|   -0.399|  -0.003|   -6.311|    90.86%|   0:00:08.0| 1533.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.001|   -0.399|  -0.002|   -6.310|    90.87%|   0:00:04.0| 1533.7M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.000|   -0.399|  -0.000|   -6.309|    91.01%|   0:00:01.0| 1533.7M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|   0.000|   -0.399|   0.000|   -6.308|    91.04%|   0:00:16.0| 1516.7M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|   0.001|   -0.399|   0.000|   -6.308|    91.25%|   0:00:05.0| 1516.7M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|   0.002|   -0.399|   0.000|   -6.308|    91.29%|   0:00:03.0| 1516.7M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|   0.002|   -0.399|   0.000|   -6.309|    91.29%|   0:00:11.0| 1516.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.003|   -0.399|   0.000|   -6.309|    91.52%|   0:00:09.0| 1516.7M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|   0.005|   -0.399|   0.000|   -6.309|    91.56%|   0:00:09.0| 1516.7M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|   0.005|   -0.399|   0.000|   -6.309|    91.85%|   0:00:19.0| 1516.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.007|   -0.399|   0.000|   -6.309|    91.96%|   0:00:07.0| 1516.7M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|   0.007|   -0.399|   0.000|   -6.309|    92.06%|   0:00:13.0| 1516.7M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|   0.007|   -0.399|   0.000|   -6.309|    92.18%|   0:00:07.0| 1516.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.006|   -0.399|   0.000|   -6.309|    92.54%|   0:00:12.0| 1516.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.006|   -0.399|   0.000|   -6.309|    92.57%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:13:50 real=0:14:20 mem=1516.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.399|   -0.399|  -6.309|   -6.309|    92.57%|   0:00:00.0| 1516.7M|   WC_VIEW|  default| dcnt_reg_0_/E         |
|  -0.249|   -0.249|  -1.657|   -1.657|    92.58%|   0:00:00.0| 1516.7M|   WC_VIEW|  default| dcnt_reg_0_/E         |
|  -0.138|   -0.138|  -0.816|   -0.816|    92.58%|   0:00:00.0| 1516.7M|   WC_VIEW|  default| dcnt_reg_3_/D         |
|  -0.103|   -0.103|  -0.494|   -0.494|    92.58%|   0:00:00.0| 1516.7M|   WC_VIEW|  default| dcnt_reg_0_/E         |
|  -0.057|   -0.057|  -0.254|   -0.254|    92.59%|   0:00:00.0| 1516.7M|   WC_VIEW|  default| dcnt_reg_0_/E         |
|   0.021|    0.006|   0.000|    0.000|    92.59%|   0:00:01.0| 1516.7M|        NA|       NA| NA                    |
|   0.021|    0.006|   0.000|    0.000|    92.59%|   0:00:00.0| 1516.7M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1516.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:13:50 real=0:14:21 mem=1516.7M) ***
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 92.59
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 92.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    92.59%|        -|   0.000|   0.000|   0:00:00.0| 1516.7M|
|    91.36%|      205|  -0.002|  -0.006|   0:00:03.0| 1516.7M|
|    85.14%|     2515|  -0.004|  -0.007|   0:00:24.0| 1516.7M|
|    84.73%|      241|  -0.004|  -0.007|   0:00:03.0| 1516.7M|
|    84.71%|       11|  -0.004|  -0.007|   0:00:00.0| 1516.7M|
|    84.71%|        0|  -0.004|  -0.007|   0:00:00.0| 1516.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.004  TNS Slack -0.007 Density 84.71
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 316 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:29.7) (real = 0:00:30.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:30, real=0:00:30, mem=1478.56M, totSessionCpu=0:32:41).
*** Starting refinePlace (0:32:41 mem=1488.6M) ***
Total net bbox length = 2.445e+05 (1.242e+05 1.203e+05) (ext = 1.463e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13176 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 6884 insts, mean move: 4.19 um, max move: 48.60 um
	Max move on inst (FE_RC_3632_0): (178.00, 128.80) --> (188.80, 166.60)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:05.0 MEM: 1492.0MB
Move report: Detail placement moves 7277 insts, mean move: 0.70 um, max move: 35.40 um
	Max move on inst (FE_RC_3699_0): (215.00, 132.40) --> (179.60, 132.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1492.0MB
Summary Report:
Instances move: 9988 (out of 13176 movable)
Mean displacement: 3.13 um
Max displacement: 51.80 um (Instance: FE_RC_3632_0) (178, 128.8) -> (188.4, 170.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 2.468e+05 (1.257e+05 1.212e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:04.1 REAL: 0:00:05.0 MEM: 1492.0MB
*** Finished refinePlace (0:32:45 mem=1492.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1492.0M)


Density : 0.8471
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=1492.0M) ***
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -0.633 Density 84.71
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.048|   -0.048|  -0.633|   -0.633|    84.71%|   0:00:00.0| 1492.0M|   WC_VIEW|  reg2reg| u0/w_reg_3__17_/D     |
|  -0.001|   -0.001|  -0.001|   -0.001|    84.88%|   0:00:54.0| 1511.1M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|   0.003|    0.003|   0.000|    0.000|    84.99%|   0:00:37.0| 1530.1M|   WC_VIEW|  reg2reg| sa31_reg_4_/D         |
|   0.004|    0.004|   0.000|    0.000|    85.79%|   0:00:26.0| 1530.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|   0.006|    0.006|   0.000|    0.000|    85.81%|   0:00:04.0| 1530.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|   0.007|    0.007|   0.000|    0.000|    85.93%|   0:00:08.0| 1530.1M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|   0.009|    0.009|   0.000|    0.000|    86.51%|   0:00:11.0| 1530.1M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|   0.010|    0.009|   0.000|    0.000|    86.86%|   0:00:10.0| 1530.1M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|   0.014|    0.009|   0.000|    0.000|    87.25%|   0:00:09.0| 1530.1M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|   0.015|    0.009|   0.000|    0.000|    87.96%|   0:00:18.0| 1530.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|   0.015|    0.009|   0.000|    0.000|    87.96%|   0:00:00.0| 1530.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:02:53 real=0:02:57 mem=1530.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|   0.009|    0.009|   0.000|    0.000|    87.96%|   0:00:00.0| 1530.1M|   WC_VIEW|  default| dcnt_reg_0_/E         |
|   0.021|    0.015|   0.000|    0.000|    87.96%|   0:00:00.0| 1530.1M|        NA|       NA| NA                    |
|   0.021|    0.015|   0.000|    0.000|    87.96%|   0:00:00.0| 1530.1M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1530.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:54 real=0:02:58 mem=1530.1M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 87.96
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 87.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.96%|        -|   0.000|   0.000|   0:00:00.0| 1530.1M|
|    87.57%|       72|  -0.002|  -0.009|   0:00:01.0| 1530.1M|
|    83.61%|     1644|  -0.002|  -0.004|   0:00:18.0| 1530.1M|
|    83.45%|       87|  -0.002|  -0.005|   0:00:01.0| 1530.1M|
|    83.45%|        3|  -0.002|  -0.005|   0:00:00.0| 1530.1M|
|    83.45%|        0|  -0.002|  -0.005|   0:00:00.0| 1530.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.005 Density 83.45
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 310 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:19.8) (real = 0:00:20.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1491.97M, totSessionCpu=0:36:00).
*** Starting refinePlace (0:36:00 mem=1492.0M) ***
Total net bbox length = 2.473e+05 (1.260e+05 1.213e+05) (ext = 1.493e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13278 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 3049 insts, mean move: 0.48 um, max move: 10.80 um
	Max move on inst (u0/U29): (215.60, 159.40) --> (215.60, 170.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1493.2MB
Summary Report:
Instances move: 3049 (out of 13278 movable)
Mean displacement: 0.48 um
Max displacement: 10.80 um (Instance: u0/U29) (215.6, 159.4) -> (215.6, 170.2)
	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
Total net bbox length = 2.479e+05 (1.265e+05 1.214e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1493.2MB
*** Finished refinePlace (0:36:00 mem=1493.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1493.2M)


Density : 0.8345
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1493.2M) ***
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.009 Density 83.45
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.003|   -0.003|  -0.009|   -0.009|    83.45%|   0:00:00.0| 1493.2M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|   0.001|    0.001|   0.000|    0.000|    83.61%|   0:00:21.0| 1493.2M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|   0.004|    0.004|   0.000|    0.000|    84.32%|   0:01:36.0| 1493.9M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|   0.006|    0.006|   0.000|    0.000|    84.65%|   0:00:26.0| 1493.9M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|   0.007|    0.007|   0.000|    0.000|    84.70%|   0:00:13.0| 1513.0M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.14%|   0:00:25.0| 1513.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.18%|   0:00:03.0| 1493.9M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.33%|   0:00:04.0| 1513.0M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:03:05 real=0:03:08 mem=1513.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|   0.012|    0.008|   0.000|    0.000|    85.33%|   0:00:00.0| 1513.0M|   WC_VIEW|  default| dcnt_reg_3_/D         |
|   0.021|    0.008|   0.000|    0.000|    85.33%|   0:00:00.0| 1513.0M|        NA|       NA| NA                    |
|   0.021|    0.008|   0.000|    0.000|    85.33%|   0:00:00.0| 1513.0M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1513.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:05 real=0:03:08 mem=1513.0M) ***
*** Starting refinePlace (0:39:06 mem=1513.0M) ***
Total net bbox length = 2.502e+05 (1.275e+05 1.227e+05) (ext = 1.493e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13474 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 19 insts, mean move: 1.92 um, max move: 3.80 um
	Max move on inst (us32/FE_RC_994_0): (157.60, 91.00) --> (157.40, 94.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.0MB
Summary Report:
Instances move: 19 (out of 13474 movable)
Mean displacement: 1.92 um
Max displacement: 3.80 um (Instance: us32/FE_RC_994_0) (157.6, 91) -> (157.4, 94.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 2.502e+05 (1.275e+05 1.227e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1513.0MB
*** Finished refinePlace (0:39:06 mem=1513.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1513.0M)


Density : 0.8533
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1513.0M) ***
** GigaOpt Optimizer WNS Slack 0.008 TNS Slack 0.000 Density 85.33
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 352 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:20:45 real=0:21:25 mem=1513.0M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.008
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 85.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.33%|        -|   0.000|   0.000|   0:00:00.0| 1499.1M|
|    84.64%|      177|  -0.005|  -0.005|   0:00:03.0| 1499.1M|
|    82.62%|      943|   0.000|   0.000|   0:00:16.0| 1499.1M|
|    82.47%|       73|   0.000|   0.000|   0:00:03.0| 1499.1M|
|    82.47%|        2|   0.000|   0.000|   0:00:00.0| 1499.1M|
|    82.47%|        0|   0.000|   0.000|   0:00:00.0| 1499.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 82.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:24.0) (real = 0:00:24.0) **
*** Starting refinePlace (0:39:30 mem=1493.1M) ***
Total net bbox length = 2.487e+05 (1.267e+05 1.219e+05) (ext = 1.493e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13293 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1493.1MB
Summary Report:
Instances move: 0 (out of 13293 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.487e+05 (1.267e+05 1.219e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1493.1MB
*** Finished refinePlace (0:39:31 mem=1493.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1493.1M)


Density : 0.8247
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1493.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=1344.33M, totSessionCpu=0:39:31).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13552  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13552 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 319 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.56% H + 0.34% V. EstWL: 2.941560e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13233 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.614698e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 47787
[NR-eagl] Layer2(M2)(V) length: 7.286248e+04um, number of vias: 63902
[NR-eagl] Layer3(M3)(H) length: 9.203461e+04um, number of vias: 15060
[NR-eagl] Layer4(M4)(V) length: 5.399867e+04um, number of vias: 8990
[NR-eagl] Layer5(M5)(H) length: 4.127337e+04um, number of vias: 3339
[NR-eagl] Layer6(M6)(V) length: 9.970220e+03um, number of vias: 2580
[NR-eagl] Layer7(M7)(H) length: 1.553050e+04um, number of vias: 3146
[NR-eagl] Layer8(M8)(V) length: 1.523426e+04um, number of vias: 0
[NR-eagl] Total length: 3.009041e+05um, number of vias: 144804
[NR-eagl] End Peak syMemory usage = 1328.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.93 seconds
Extraction called for design 'aes_cipher_top' of instances=13293 and nets=13586 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1325.973M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1386.61 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1386.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.14 |          0|          0|          0|  82.47  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.14 |          0|          0|          0|  82.47  |   0:00:00.0|    1478.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 199 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1478.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.002 -> -0.143 (bump = 0.141)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -7.360 Density 82.47
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.143|   -0.143|  -7.360|   -7.360|    82.47%|   0:00:00.0| 1508.2M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.101|   -0.101|  -6.844|   -6.844|    82.47%|   0:00:00.0| 1527.3M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|  -0.093|   -0.093|  -6.817|   -6.817|    82.49%|   0:00:01.0| 1527.3M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.084|   -0.084|  -6.774|   -6.774|    82.50%|   0:00:00.0| 1527.3M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.076|   -0.076|  -6.383|   -6.383|    82.49%|   0:00:01.0| 1527.3M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.072|   -0.072|  -6.056|   -6.056|    82.53%|   0:00:05.0| 1527.3M|   WC_VIEW|  reg2reg| sa13_reg_0_/D         |
|  -0.068|   -0.068|  -5.829|   -5.829|    82.56%|   0:00:01.0| 1527.3M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.068|   -0.068|  -5.629|   -5.629|    82.59%|   0:00:09.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.066|   -0.066|  -5.625|   -5.625|    82.59%|   0:00:02.0| 1512.2M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.066|   -0.066|  -5.623|   -5.623|    82.60%|   0:00:08.0| 1512.2M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.066|   -0.066|  -5.615|   -5.615|    82.60%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.059|   -0.059|  -5.531|   -5.531|    82.64%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.057|   -0.057|  -4.927|   -4.927|    82.69%|   0:00:21.0| 1493.1M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.057|   -0.057|  -4.821|   -4.821|    82.74%|   0:00:05.0| 1493.1M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.057|   -0.057|  -4.808|   -4.808|    82.75%|   0:00:02.0| 1493.1M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.049|   -0.049|  -4.722|   -4.722|    82.83%|   0:00:01.0| 1493.1M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.049|   -0.049|  -4.254|   -4.254|    82.89%|   0:00:33.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.049|   -0.049|  -4.220|   -4.220|    82.89%|   0:00:02.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.043|   -0.043|  -4.062|   -4.062|    82.99%|   0:00:02.0| 1512.2M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.043|   -0.043|  -3.799|   -3.799|    83.03%|   0:00:41.0| 1512.2M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.042|   -0.042|  -3.690|   -3.690|    83.04%|   0:00:02.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.042|   -0.042|  -3.638|   -3.638|    83.06%|   0:00:10.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.042|   -0.042|  -3.636|   -3.636|    83.06%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.038|   -0.038|  -3.391|   -3.391|    83.21%|   0:00:03.0| 1493.1M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.038|   -0.038|  -3.236|   -3.236|    83.25%|   0:00:07.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.038|   -0.038|  -3.233|   -3.233|    83.26%|   0:00:01.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.036|   -0.036|  -3.083|   -3.083|    83.35%|   0:00:01.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.036|   -0.036|  -3.033|   -3.033|    83.38%|   0:00:07.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.036|   -0.036|  -3.032|   -3.032|    83.38%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_3_/D         |
|  -0.029|   -0.029|  -2.889|   -2.889|    83.53%|   0:00:02.0| 1493.1M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.029|   -0.029|  -2.487|   -2.487|    83.67%|   0:01:30.0| 1512.2M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.029|   -0.029|  -2.435|   -2.435|    83.69%|   0:00:04.0| 1512.2M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.029|   -0.029|  -2.210|   -2.210|    84.01%|   0:00:07.0| 1512.2M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.028|   -0.028|  -2.086|   -2.086|    84.14%|   0:00:02.0| 1512.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.028|   -0.028|  -2.022|   -2.022|    84.16%|   0:00:03.0| 1512.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.028|   -0.028|  -2.020|   -2.020|    84.17%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.028|   -0.028|  -1.963|   -1.963|    84.23%|   0:00:02.0| 1512.2M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.026|   -0.026|  -1.939|   -1.939|    84.24%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.026|   -0.026|  -1.872|   -1.872|    84.28%|   0:00:04.0| 1493.1M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.026|   -0.026|  -1.820|   -1.820|    84.40%|   0:00:02.0| 1493.1M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.026|   -0.026|  -1.762|   -1.762|    84.43%|   0:00:00.0| 1493.1M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
|  -0.026|   -0.026|  -1.762|   -1.762|    84.43%|   0:00:00.0| 1493.1M|   WC_VIEW|  reg2reg| sa12_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:04:41 real=0:04:41 mem=1493.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:41 real=0:04:41 mem=1493.1M) ***
** GigaOpt Optimizer WNS Slack -0.026 TNS Slack -1.762 Density 84.43
*** Starting refinePlace (0:44:29 mem=1493.1M) ***
Total net bbox length = 2.516e+05 (1.282e+05 1.235e+05) (ext = 1.493e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13526 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1493.1MB
Summary Report:
Instances move: 0 (out of 13526 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.516e+05 (1.282e+05 1.235e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1493.1MB
*** Finished refinePlace (0:44:29 mem=1493.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1493.1M)


Density : 0.8444
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1493.1M) ***
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -1.776 Density 84.44
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 220 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:42 real=0:04:43 mem=1493.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.002 -> -0.030 (bump = 0.028)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.097 -> -1.676
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -1.776 Density 84.44
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.030|   -0.030|  -1.776|   -1.776|    84.44%|   0:00:00.0| 1493.1M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.880|   -0.880|    85.05%|   0:00:42.0| 1493.1M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.847|   -0.847|    85.10%|   0:00:05.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.814|   -0.814|    85.26%|   0:00:02.0| 1493.1M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.807|   -0.807|    85.27%|   0:00:00.0| 1493.1M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.802|   -0.802|    85.27%|   0:00:03.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.801|   -0.801|    85.31%|   0:00:01.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.784|   -0.784|    85.36%|   0:00:07.0| 1512.2M|   WC_VIEW|  reg2reg| sa20_reg_2_/D         |
|  -0.024|   -0.024|  -0.782|   -0.782|    85.40%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa20_reg_2_/D         |
|  -0.024|   -0.024|  -0.781|   -0.781|    85.40%|   0:00:01.0| 1512.2M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.024|   -0.024|  -0.781|   -0.781|    85.40%|   0:00:01.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:02 mem=1512.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:01:02 mem=1512.2M) ***
** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.781 Density 85.40
*** Starting refinePlace (0:45:36 mem=1512.2M) ***
Total net bbox length = 2.526e+05 (1.285e+05 1.241e+05) (ext = 1.493e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13598 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1512.2MB
Summary Report:
Instances move: 0 (out of 13598 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.526e+05 (1.285e+05 1.241e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1512.2MB
*** Finished refinePlace (0:45:36 mem=1512.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1512.2M)


Density : 0.8540
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1512.2M) ***
** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.781 Density 85.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 219 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:03 real=0:01:03 mem=1512.2M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 1.162%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1477.9M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.024 TNS Slack -0.781 Density 85.40
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.024|   -0.024|  -0.781|   -0.781|    85.40%|   0:00:00.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
|  -0.024|   -0.024|  -0.781|   -0.781|    85.40%|   0:00:01.0| 1512.2M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1512.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1512.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 219 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1512.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:42:26, real = 0:43:56, mem = 1344.3M, totSessionCpu=0:45:42 **
** Profile ** Start :  cpu=0:00:00.0, mem=1344.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1344.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1352.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1352.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.024  | -0.024  |  0.026  |
|           TNS (ns):| -0.782  | -0.782  |  0.000  |
|    Violating Paths:|   81    |   81    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.404%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1352.3M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.47MB/1102.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.47MB/1102.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.47MB/1102.47MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT)
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 10%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 20%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 30%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 40%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 50%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 60%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 70%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 80%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 90%

Finished Levelizing
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT)

Starting Activity Propagation
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT)
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 10%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 20%
2020-Jan-29 18:34:32 (2020-Jan-30 02:34:32 GMT): 30%

Finished Activity Propagation
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1102.66MB/1102.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT)
 ... Calculating switching power
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT): 10%
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT): 20%
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT): 30%
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT): 40%
2020-Jan-29 18:34:33 (2020-Jan-30 02:34:33 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 18:34:35 (2020-Jan-30 02:34:35 GMT): 60%
2020-Jan-29 18:34:36 (2020-Jan-30 02:34:36 GMT): 70%
2020-Jan-29 18:34:36 (2020-Jan-30 02:34:36 GMT): 80%
2020-Jan-29 18:34:37 (2020-Jan-30 02:34:37 GMT): 90%

Finished Calculating power
2020-Jan-29 18:34:37 (2020-Jan-30 02:34:37 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1102.66MB/1102.66MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.66MB/1102.66MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:06, mem(process/total)=1102.66MB/1102.66MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 18:34:38 (2020-Jan-30 02:34:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.08934839 	   50.9867%
Total Switching Power:       8.33302555 	   46.7441%
Total Leakage Power:         0.40452244 	    2.2692%
Total Power:                17.82689641
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.777       0.473     0.03396       4.284       24.03
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.313        7.86      0.3706       13.54       75.97
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.089       8.333      0.4045       17.83         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      9.089       8.333      0.4045       17.83         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:    FE_OCPC2323_sa13_sr_5_ (BUFFD12): 	   0.02127
* 		Highest Leakage Power:    FE_OCPC2325_sa30_sr_3_ (BUFFD16): 	 0.0002477
* 		Total Cap: 	1.11911e-10 F
* 		Total instances in design: 13598
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1102.77MB/1102.77MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.024  TNS Slack -0.781 Density 85.40
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.40%|        -|  -0.024|  -0.781|   0:00:00.0| 1501.1M|
|    85.40%|        0|  -0.024|  -0.781|   0:00:06.0| 1501.1M|
|    85.40%|       24|  -0.024|  -0.772|   0:00:15.0| 1501.1M|
|    85.22%|       76|  -0.024|  -0.756|   0:00:30.0| 1496.9M|
|    85.22%|        1|  -0.024|  -0.756|   0:00:01.0| 1496.9M|
|    85.13%|     2105|  -0.022|  -0.697|   0:00:20.0| 1498.6M|
|    85.12%|       49|  -0.022|  -0.688|   0:00:02.0| 1498.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.688 Density 85.12
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 219 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:12) (real = 0:01:15) **
Executing incremental physical updates
*** Starting refinePlace (0:47:02 mem=1464.3M) ***
Total net bbox length = 2.523e+05 (1.284e+05 1.239e+05) (ext = 1.493e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13501 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 13229 insts, mean move: 3.45 um, max move: 90.80 um
	Max move on inst (sa13_reg_3_): (54.60, 82.00) --> (143.60, 83.80)
	Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 1464.3MB
Move report: Detail placement moves 7500 insts, mean move: 0.53 um, max move: 33.20 um
	Max move on inst (U1491): (212.40, 132.40) --> (215.00, 101.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1464.3MB
Summary Report:
Instances move: 13220 (out of 13501 movable)
Mean displacement: 3.49 um
Max displacement: 90.80 um (Instance: sa13_reg_3_) (54.6, 82) -> (143.6, 83.8)
	Length: 20 sites, height: 1 rows, site name: core, cell type: DFQD2
Total net bbox length = 2.486e+05 (1.271e+05 1.215e+05) (ext = 1.511e+04)
Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 1464.3MB
*** Finished refinePlace (0:47:08 mem=1464.3M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.022|   -0.022|  -0.688|   -0.688|    85.12%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| sa13_reg_3_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1498.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1498.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 219 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.07MB/1137.07MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.07MB/1137.07MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.07MB/1137.07MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT)
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 10%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 20%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 30%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 40%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 50%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 60%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 70%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 80%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 90%

Finished Levelizing
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT)

Starting Activity Propagation
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT)
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 10%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 20%
2020-Jan-29 18:36:08 (2020-Jan-30 02:36:08 GMT): 30%

Finished Activity Propagation
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1137.21MB/1137.21MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT)
 ... Calculating switching power
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT): 10%
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT): 20%
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT): 30%
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT): 40%
2020-Jan-29 18:36:09 (2020-Jan-30 02:36:09 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 18:36:10 (2020-Jan-30 02:36:10 GMT): 60%
2020-Jan-29 18:36:11 (2020-Jan-30 02:36:11 GMT): 70%
2020-Jan-29 18:36:11 (2020-Jan-30 02:36:11 GMT): 80%
2020-Jan-29 18:36:12 (2020-Jan-30 02:36:12 GMT): 90%

Finished Calculating power
2020-Jan-29 18:36:13 (2020-Jan-30 02:36:13 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1137.21MB/1137.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1137.21MB/1137.21MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1137.21MB/1137.21MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 18:36:13 (2020-Jan-30 02:36:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.03050347 	   51.0805%
Total Switching Power:       8.25534014 	   46.6958%
Total Leakage Power:         0.39313284 	    2.2237%
Total Power:                17.67897648
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.778      0.4664     0.03396       4.279        24.2
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.252       7.789      0.3592        13.4        75.8
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              9.031       8.255      0.3931       17.68         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      9.031       8.255      0.3931       17.68         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:    FE_OCPC2323_sa13_sr_5_ (BUFFD12): 	   0.02125
* 		Highest Leakage Power:    FE_OCPC2325_sa30_sr_3_ (BUFFD16): 	 0.0002477
* 		Total Cap: 	1.10691e-10 F
* 		Total instances in design: 13501
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1137.21MB/1137.21MB)

*** Finished Leakage Power Optimization (cpu=0:01:31, real=0:01:35, mem=1346.22M, totSessionCpu=0:47:20).
Extraction called for design 'aes_cipher_top' of instances=13501 and nets=13794 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1327.871M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1373.51 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 1373.5M) ***

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1106.57MB/1106.57MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1106.60MB/1106.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1106.60MB/1106.60MB)

Begin Processing Signal Activity


Starting Activity Propagation
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT)
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT): 10%
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT): 20%
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT): 30%

Finished Activity Propagation
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1106.80MB/1106.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT)
 ... Calculating switching power
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT): 10%
2020-Jan-29 18:36:20 (2020-Jan-30 02:36:20 GMT): 20%
2020-Jan-29 18:36:21 (2020-Jan-30 02:36:21 GMT): 30%
2020-Jan-29 18:36:21 (2020-Jan-30 02:36:21 GMT): 40%
2020-Jan-29 18:36:21 (2020-Jan-30 02:36:21 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 18:36:21 (2020-Jan-30 02:36:21 GMT): 60%
2020-Jan-29 18:36:23 (2020-Jan-30 02:36:23 GMT): 70%
2020-Jan-29 18:36:23 (2020-Jan-30 02:36:23 GMT): 80%
2020-Jan-29 18:36:24 (2020-Jan-30 02:36:24 GMT): 90%

Finished Calculating power
2020-Jan-29 18:36:25 (2020-Jan-30 02:36:25 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1106.80MB/1106.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1106.80MB/1106.80MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1106.80MB/1106.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 18:36:25 (2020-Jan-30 02:36:25 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top

*

*	Liberty Libraries used: 

*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.03049915 	   51.0805%
Total Switching Power:       8.25534014 	   46.6958%
Total Leakage Power:         0.39313284 	    2.2237%
Total Power:                17.67897215
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.778      0.4664     0.03396       4.279        24.2
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.252       7.789      0.3592        13.4        75.8
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               9.03       8.255      0.3931       17.68         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9       9.03       8.255      0.3931       17.68         100
Total leakage power = 0.393133 mW
Cell usage statistics:  
Library tcbn65gpluswc , 13501 cells ( 100.000000%) , 0.393133 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1106.91MB/1106.91MB)


Output file is ./timingReports/aes_cipher_top_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:44:16, real = 0:45:51, mem = 1316.3M, totSessionCpu=0:47:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1316.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=1316.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1326.3M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1318.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1318.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.033  |
|           TNS (ns):| -0.667  | -0.667  |  0.000  |
|    Violating Paths:|   75    |   75    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.125%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1318.3M
**optDesign ... cpu = 0:44:17, real = 0:45:53, mem = 1316.3M, totSessionCpu=0:47:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:45:06, real = 0:46:43, mem = 1252.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-5140          10  Global net connect rules have not been c...
WARNING   IMPSP-315           10  Found %d instances insts with no PG Term...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 34 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1253.0M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat/aes_cipher_top.congmap.gz ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design placement.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile aes_cipher_top.post_route.power.rpt
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.03049915 	   51.0805%
Total Switching Power:       8.25534014 	   46.6958%
Total Leakage Power:         0.39313284 	    2.2237%
Total Power:                17.67897215
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1030.95MB/1030.95MB)


Output file is aes_cipher_top.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
Report saved in file aes_cipher_top.post_route.summary.rpt.
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ../../desdir/constraints/aes_cipher_top.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ../../desdir/constraints/aes_cipher_top.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 530 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.

Begin checking placement ... (start mem=1245.5M, init mem=1245.5M)
*info: Placed = 13501         
*info: Unplaced = 0           
Placement Density:85.12%(41783/49085)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1245.5M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 59717.503um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       530
    Delay constrained sinks:     530
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13760  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13760 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 219 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.08% V. EstWL: 2.155860e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13541 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.665044e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 48203
[NR-eagl] Layer2(M2)(V) length: 7.385061e+04um, number of vias: 64717
[NR-eagl] Layer3(M3)(H) length: 9.362291e+04um, number of vias: 14501
[NR-eagl] Layer4(M4)(V) length: 5.474304e+04um, number of vias: 8531
[NR-eagl] Layer5(M5)(H) length: 4.267927e+04um, number of vias: 2750
[NR-eagl] Layer6(M6)(V) length: 1.054612e+04um, number of vias: 1968
[NR-eagl] Layer7(M7)(H) length: 1.162900e+04um, number of vias: 2386
[NR-eagl] Layer8(M8)(V) length: 1.112940e+04um, number of vias: 0
[NR-eagl] Total length: 2.982003e+05um, number of vias: 143056
[NR-eagl] End Peak syMemory usage = 1272.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.85 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 61554.792um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       530
    Delay constrained sinks:     530
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:49:08 mem=1335.0M) ***
Total net bbox length = 2.497e+05 (1.277e+05 1.221e+05) (ext = 1.518e+04)
Density distribution unevenness ratio = 1.414%
Move report: Detail placement moves 282 insts, mean move: 0.95 um, max move: 5.40 um
	Max move on inst (sa23_reg_6_): (179.80, 134.20) --> (176.20, 132.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1335.0MB
Summary Report:
Instances move: 282 (out of 13512 movable)
Mean displacement: 0.95 um
Max displacement: 5.40 um (Instance: sa23_reg_6_) (179.8, 134.2) -> (176.2, 132.4)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 2.498e+05 (1.277e+05 1.221e+05) (ext = 1.519e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1335.0MB
*** Finished refinePlace (0:49:08 mem=1335.0M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,3.636)             2
      [3.636,3.672)           0
      [3.672,3.708)           0
      [3.708,3.744)           0
      [3.744,3.78)            0
      [3.78,3.816)            0
      [3.816,3.852)           0
      [3.852,3.888)           0
      [3.888,3.924)           0
      [3.924,3.96)            0
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           3.6         (181.907,134.917)    (181.907,131.317)    ccl clock buffer, uid:A54a2 (a lib_cell CKBD16) at (179.400,130.600), in power domain auto-default
           3.6         (181.907,134.917)    (181.907,138.518)    ccl clock buffer, uid:A54a9 (a lib_cell CKBD16) at (179.400,137.800), in power domain auto-default
           0           (129.507,149.317)    (129.507,149.317)    ccl clock buffer, uid:A54a0 (a lib_cell CKBD16) at (127.000,148.600), in power domain auto-default
           0           (181.907,185.317)    (181.907,185.317)    ccl clock buffer, uid:A549f (a lib_cell CKBD16) at (179.400,184.600), in power domain auto-default
           0           (146.708,52.117)     (146.708,52.117)     ccl clock buffer, uid:A549e (a lib_cell CKBD16) at (144.200,51.400), in power domain auto-default
           0           (159.507,98.918)     (159.507,98.918)     ccl clock buffer, uid:A54a7 (a lib_cell CKBD16) at (157.000,98.200), in power domain auto-default
           0           (184.907,88.118)     (184.907,88.118)     ccl clock buffer, uid:A54a3 (a lib_cell CKBD16) at (182.400,87.400), in power domain auto-default
           0           (181.907,145.718)    (181.907,145.718)    ccl clock buffer, uid:A54a6 (a lib_cell CKBD16) at (179.400,145.000), in power domain auto-default
           0           (145.308,181.718)    (145.308,181.718)    ccl clock buffer, uid:A54a5 (a lib_cell CKBD16) at (142.800,181.000), in power domain auto-default
           0           (181.907,138.518)    (181.907,138.518)    ccl clock buffer, uid:A54a9 (a lib_cell CKBD16) at (179.400,137.800), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.557pF, total=0.619pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.066),top(nil), margined worst slew is leaf(0.100),trunk(0.066),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13512 and nets=14195 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1269.746M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=11, i=0, cg=0, l=0, total=11
  Rebuilding timing graph   cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
  Rebuilding timing graph   sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
    skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
  Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.558pF, total=0.621pF
      wire lengths   : top=0.000um, trunk=374.225um, leaf=2992.787um, total=3367.012um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.100),trunk(0.067),top(nil), margined worst slew is leaf(0.100),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.134, max=0.167, avg=0.150, sd=0.008], skew [0.033 vs 0.057, 100% {0.134, 0.151, 0.167}] (wid=0.015 ws=0.012) (gid=0.152 gs=0.023)
    Clock network insertion delays are now [0.134ns, 0.167ns] average 0.150ns std.dev 0.008ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 230 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=110.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=110.880um^2
      gate capacitance : top=0.000pF, trunk=0.060pF, leaf=0.482pF, total=0.543pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=404.752um, leaf=3006.395um, total=3411.147um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.067),top(nil), margined worst slew is leaf(0.103),trunk(0.067),top(nil)
      skew_group clk/CON: insertion delay [min=0.137, max=0.164, avg=0.151, sd=0.007], skew [0.027 vs 0.057, 100% {0.137, 0.153, 0.164}] (wid=0.019 ws=0.015) (gid=0.148 gs=0.022)
    Clock network insertion delays are now [0.137ns, 0.164ns] average 0.151ns std.dev 0.007ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=11, i=0, cg=0, l=0, total=11
          cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
          gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
          wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
          wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
          sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=11, i=0, cg=0, l=0, total=11
    cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
    gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
    wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
    wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
    sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
    skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
  Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=11, i=0, cg=0, l=0, total=11
          cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
          gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
          wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
          wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
          sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.627pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13512 and nets=14195 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1269.750M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=11, i=0, cg=0, l=0, total=11
  Rebuilding timing graph   cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.628pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
  Rebuilding timing graph   sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
    skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
  Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.628pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.529pF fall=0.527pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.628pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.628pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.561pF, total=0.628pF
      wire lengths   : top=0.000um, trunk=405.522um, leaf=3005.135um, total=3410.658um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.103),trunk(0.060),top(nil), margined worst slew is leaf(0.103),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.141, max=0.164, avg=0.156, sd=0.006], skew [0.023 vs 0.057, 100% {0.141, 0.158, 0.164}] (wid=0.018 ws=0.014) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.141ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Improving insertion delay done.
  Total capacitance is (rise=1.157pF fall=1.155pF), of which (rise=0.628pF fall=0.628pF) is wire, and (rise=0.529pF fall=0.527pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:49:17 mem=1335.0M) ***
Total net bbox length = 2.499e+05 (1.277e+05 1.221e+05) (ext = 1.523e+04)
Density distribution unevenness ratio = 2.359%
Move report: Detail placement moves 46 insts, mean move: 2.28 um, max move: 6.00 um
	Max move on inst (us12/FE_OFC467_n749): (158.80, 182.80) --> (159.40, 188.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1335.0MB
Summary Report:
Instances move: 46 (out of 12971 movable)
Mean displacement: 2.28 um
Max displacement: 6.00 um (Instance: us12/FE_OFC467_n749) (158.8, 182.8) -> (159.4, 188.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 2.500e+05 (1.278e+05 1.222e+05) (ext = 1.523e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1335.0MB
*** Finished refinePlace (0:49:18 mem=1335.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:49:18 mem=1335.0M) ***
Total net bbox length = 2.500e+05 (1.278e+05 1.222e+05) (ext = 1.523e+04)
Density distribution unevenness ratio = 1.441%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1335.0MB
Summary Report:
Instances move: 0 (out of 13512 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.500e+05 (1.278e+05 1.222e+05) (ext = 1.523e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1335.0MB
*** Finished refinePlace (0:49:18 mem=1335.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        12 (unrouted=12, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 13759 (unrouted=0, trialRouted=13759, noStatus=0, routed=0, fixed=0)
(Not counting 424 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13512 and nets=14195 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1336.523M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 12 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 12 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Jan 29 18:47:05 2020
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 14193 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1056.87 (MB), peak = 1211.04 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Jan 29 18:47:25 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 29 18:47:25 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    68.53%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.57%
#
#  12 nets (0.08%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.11 (MB), peak = 1211.04 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1067.56 (MB), peak = 1211.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1067.62 (MB), peak = 1211.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 424 (skipped).
#Total number of selected nets for routing = 12.
#Total number of unselected nets (but routable) for routing = 13759 (skipped).
#Total number of nets in the design = 14195.
#
#13759 skipped nets do not have any wires.
#12 routable nets have only global wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 12               0  
#------------------------------------------------
#        Total                 12               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 12                177           13582  
#-------------------------------------------------------------------
#        Total                 12                177           13582  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 3384 um.
#Total half perimeter of net bounding box = 1692 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 1872 um.
#Total wire length on LAYER M4 = 1512 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1418
#Up-Via Summary (total 1418):
#           
#-----------------------
#  Metal 1          552
#  Metal 2          492
#  Metal 3          374
#-----------------------
#                  1418 
#
#Total number of involved priority nets 12
#Maximum src to sink distance for priority net 177.4
#Average of max src_to_sink distance for priority net 135.9
#Average of ave src_to_sink distance for priority net 82.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1067.81 (MB), peak = 1211.04 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.14 (MB), peak = 1211.04 (MB)
#Start Track Assignment.
#Done with 358 horizontal wires in 1 hboxes and 290 vertical wires in 1 hboxes.
#Done with 4 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 3652 um.
#Total half perimeter of net bounding box = 1692 um.
#Total wire length on LAYER M1 = 299 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 1846 um.
#Total wire length on LAYER M4 = 1507 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1418
#Up-Via Summary (total 1418):
#           
#-----------------------
#  Metal 1          552
#  Metal 2          492
#  Metal 3          374
#-----------------------
#                  1418 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1062.78 (MB), peak = 1211.04 (MB)
#
#Cpu time = 00:00:20
#Elapsed time = 00:00:21
#Increased memory = 24.95 (MB)
#Total memory = 1062.78 (MB)
#Peak memory = 1211.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 18.1% of the total area was rechecked for DRC, and 50.5% required routing.
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1097.10 (MB), peak = 1211.04 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.66 (MB), peak = 1211.04 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 3480 um.
#Total half perimeter of net bounding box = 1692 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 206 um.
#Total wire length on LAYER M3 = 1759 um.
#Total wire length on LAYER M4 = 1512 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1533
#Total number of multi-cut vias = 11 (  0.7%)
#Total number of single cut vias = 1522 ( 99.3%)
#Up-Via Summary (total 1533):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         541 ( 98.0%)        11 (  2.0%)        552
#  Metal 2         498 (100.0%)         0 (  0.0%)        498
#  Metal 3         483 (100.0%)         0 (  0.0%)        483
#-----------------------------------------------------------
#                 1522 ( 99.3%)        11 (  0.7%)       1533 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 4.15 (MB)
#Total memory = 1066.94 (MB)
#Peak memory = 1211.04 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 4.17 (MB)
#Total memory = 1066.95 (MB)
#Peak memory = 1211.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:32
#Increased memory = 39.37 (MB)
#Total memory = 1059.41 (MB)
#Peak memory = 1211.04 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 29 18:47:37 2020
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 12 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        80.000     100.000           1
       100.000     120.000           3
       120.000     140.000           5
       140.000     160.000           2
       160.000     180.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           2
        0.000      5.000           5
        5.000     10.000           3
       10.000     15.000           0
       15.000     20.000           1
       20.000     25.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_34 (61 terminals)
    Guided length:  max path =    82.328um, total =   245.248um
    Routed length:  max path =    88.000um, total =   304.640um
    Deviation:      max path =     6.890%,  total =    24.217%

    Net CTS_42 (67 terminals)
    Guided length:  max path =   150.743um, total =   363.085um
    Routed length:  max path =   181.200um, total =   367.120um
    Deviation:      max path =    20.205%,  total =     1.111%

    Net CTS_43 (63 terminals)
    Guided length:  max path =   101.760um, total =   295.610um
    Routed length:  max path =   121.000um, total =   335.580um
    Deviation:      max path =    18.907%,  total =    13.521%

    Net CTS_41 (92 terminals)
    Guided length:  max path =   133.983um, total =   405.618um
    Routed length:  max path =   144.800um, total =   460.120um
    Deviation:      max path =     8.074%,  total =    13.437%

    Net CTS_35 (50 terminals)
    Guided length:  max path =   111.987um, total =   260.005um
    Routed length:  max path =   121.200um, total =   292.160um
    Deviation:      max path =     8.226%,  total =    12.367%

    Net CTS_38 (38 terminals)
    Guided length:  max path =   125.168um, total =   278.355um
    Routed length:  max path =   124.800um, total =   302.400um
    Deviation:      max path =    -0.294%,  total =     8.638%

    Net CTS_37 (45 terminals)
    Guided length:  max path =   133.917um, total =   282.317um
    Routed length:  max path =   138.400um, total =   305.360um
    Deviation:      max path =     3.347%,  total =     8.162%

    Net CTS_36 (36 terminals)
    Guided length:  max path =   152.500um, total =   304.473um
    Routed length:  max path =   152.600um, total =   328.440um
    Deviation:      max path =     0.066%,  total =     7.872%

    Net CTS_40 (23 terminals)
    Guided length:  max path =   119.273um, total =   258.570um
    Routed length:  max path =   120.200um, total =   275.200um
    Deviation:      max path =     0.778%,  total =     6.432%

    Net CTS_39 (65 terminals)
    Guided length:  max path =   120.250um, total =   311.855um
    Routed length:  max path =   121.000um, total =   328.380um
    Deviation:      max path =     0.624%,  total =     5.299%

Set FIXED routing status on 12 net(s)
Set FIXED placed status on 11 instance(s)
Net route status summary:
  Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=12)
  Non-clock: 13759 (unrouted=13759, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 424 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 12  numPreroutedWires = 1602
[NR-eagl] Read numTotalNets=13771  numIgnoredNets=12
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 13759 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 161 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.06% V. EstWL: 2.034900e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13598 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.654820e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.600000e+00um, number of vias: 48225
[NR-eagl] Layer2(M2)(V) length: 7.277002e+04um, number of vias: 64417
[NR-eagl] Layer3(M3)(H) length: 9.336331e+04um, number of vias: 15005
[NR-eagl] Layer4(M4)(V) length: 5.562377e+04um, number of vias: 8546
[NR-eagl] Layer5(M5)(H) length: 4.405817e+04um, number of vias: 2579
[NR-eagl] Layer6(M6)(V) length: 1.181901e+04um, number of vias: 1759
[NR-eagl] Layer7(M7)(H) length: 1.116810e+04um, number of vias: 2156
[NR-eagl] Layer8(M8)(V) length: 1.057120e+04um, number of vias: 0
[NR-eagl] Total length: 2.993772e+05um, number of vias: 142687
End of congRepair (cpu=0:00:01.2, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13512 and nets=14195 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1288.832M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.000         0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        67.341        68.600      1.019      95.235       97.015      1.000      1.019         0.982
    S->S Wire Res.       Ohm       76.306        77.677      1.018     107.913      109.851      1.000      1.018         0.982
    S->S Wire Res./um    Ohm        0.567         0.566      0.999       0.801        0.801      1.000      0.999         1.001
    Total Wire Len.      um        67.341        68.600      1.019      95.235       97.015      1.000      1.019         0.982
    Trans. Time          ns         0.003         0.003      1.000       0.004        0.004      1.000      1.000         1.000
    Wire Cap.            fF        10.537        10.709      1.016      14.902       15.145      1.000      1.016         0.984
    Wire Cap./um         fF         0.078         0.078      0.998       0.111        0.110      1.000      0.998         1.002
    Wire Delay           ns         0.001         0.001      1.043       0.002        0.002      1.000      1.043         0.958
    Wire Skew            ns         0.000         0.000        -         0.000        0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.056        0.056      1.004      0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um         81.472       81.220      0.997     53.096        53.157      1.000      1.001         0.999
    S->S Wire Res.       Ohm        99.789       98.464      0.987     60.118        60.060      1.000      0.999         1.000
    S->S Wire Res./um    Ohm         1.326        1.308      0.986      0.224         0.213      0.991      0.939         1.046
    Total Wire Len.      um        270.840      274.200      1.012      0.000         0.000      1.000      1.000         1.000
    Trans. Time          ns          0.060        0.060      1.002      0.000         0.000      0.990      0.970         1.010
    Wire Cap.            fF         45.860       46.214      1.008      0.000         0.000      1.000      1.000         1.000
    Wire Cap./um         fF          0.169        0.169      0.995      0.000         0.000      1.000      1.000         1.000
    Wire Delay           ns          0.005        0.005      0.972      0.002         0.002      1.000      1.007         0.992
    Wire Skew            ns          0.007        0.007      1.000      0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.088        0.087      0.981      0.006         0.006      0.933      0.906         0.961
    S->S Wire Len.       um         74.055       82.080      1.108     30.322        33.914      0.932      1.043         0.833
    S->S Wire Res.       Ohm       103.749      110.004      1.060     40.263        42.849      0.919      0.978         0.864
    S->S Wire Res./um    Ohm         1.433        1.371      0.957      0.166         0.149      0.914      0.816         1.024
    Total Wire Len.      um        300.513      306.860      1.021     49.897        46.009      0.962      0.887         1.044
    Trans. Time          ns          0.092        0.092      0.994      0.010         0.010      0.989      0.989         0.989
    Wire Cap.            fF         56.057       53.723      0.958     10.551         9.014      0.968      0.827         1.133
    Wire Cap./um         fF          0.186        0.175      0.939      0.009         0.006      0.897      0.581         1.385
    Wire Delay           ns          0.006        0.008      1.277      0.003         0.004      0.904      1.424         0.574
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A54a9/I        -4.348
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      1.200um        1.599         0.282         0.451
    M3                            88.675um     88.600um        1.599         0.282         0.451
    M4                            46.008um     47.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.125%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A54a5/I        25.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A549f/I        15.385
    CTS_ccl_BUF_CLOCK_NODE_UID_A54a6/I         5.128
    CTS_ccl_BUF_CLOCK_NODE_UID_A54a4/I         3.704
    CTS_ccl_BUF_CLOCK_NODE_UID_A54a1/I         2.174
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.200um        1.599         0.282         0.451
    M3                           111.380um    116.600um        1.599         0.282         0.451
    M4                           159.460um    157.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.927%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------
    Route Sink Pin           Difference (%)
    ---------------------------------------
    u0/w_reg_3__13_/CP          -281.250
    text_in_r_reg_102_/CP       -266.667
    u0/w_reg_1__13_/CP          -238.889
    u0/w_reg_1__18_/CP          -205.000
    sa01_reg_6_/CP              -165.909
    ---------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       3.600um       1.787         0.272         0.487
    M2                              0.000um     204.200um       1.599         0.282         0.451
    M3                           1404.805um    1554.000um       1.599         0.282         0.451
    M4                           1600.330um    1306.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       93.228%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut      1.500    0.032    0.047       4          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047     526         97%       ER       11          92%        ER         -          -         -
    M1-M2    VIA12_2cut_N    0.750    0.059    0.044       8          1%        -        1           8%          -        -          -         -
    M1-M2    VIA12_2cut_S    0.750    0.059    0.044       2          0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046     486        100%       ER       12         100%        ER         -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046     465        100%       ER       18         100%        ER         -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
      wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.060),top(nil), margined worst slew is leaf(0.104),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.140, max=0.164, avg=0.156, sd=0.006], skew [0.024 vs 0.057, 100% {0.140, 0.158, 0.164}] (wid=0.021 ws=0.017) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.140ns, 0.164ns] average 0.156ns std.dev 0.006ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1394.95 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1394.9M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=11, i=0, cg=0, l=0, total=11
      Rebuilding timing graph   cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
      Rebuilding timing graph   sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=11, i=0, cg=0, l=0, total=11
        cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
        gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
        wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
        wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
        sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 12, tested: 12, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=11, i=0, cg=0, l=0, total=11
          cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
          gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
          wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
          wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
          sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.104),trunk(0.060),top(nil), margined worst slew is leaf(0.104),trunk(0.060),top(nil)
          skew_group clk/CON: insertion delay [min=0.140, max=0.164, avg=0.156, sd=0.006], skew [0.024 vs 0.057, 100% {0.140, 0.158, 0.164}] (wid=0.021 ws=0.017) (gid=0.153 gs=0.018)
        Clock network insertion delays are now [0.140ns, 0.164ns] average 0.156ns std.dev 0.006ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13512 and nets=14195 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1270.941M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=11, i=0, cg=0, l=0, total=11
      Rebuilding timing graph   cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
      Rebuilding timing graph   sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        12 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=12)
  Non-clock: 13759 (unrouted=0, trialRouted=13759, noStatus=0, routed=0, fixed=0)
(Not counting 424 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=11, i=0, cg=0, l=0, total=11
      cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
      gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
      wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
      wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
      sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.060),top(nil), margined worst slew is leaf(0.104),trunk(0.060),top(nil)
      skew_group clk/CON: insertion delay [min=0.140, max=0.164, avg=0.156, sd=0.006], skew [0.024 vs 0.057, 100% {0.140, 0.158, 0.164}] (wid=0.021 ws=0.017) (gid=0.153 gs=0.018)
    Clock network insertion delays are now [0.140ns, 0.164ns] average 0.156ns std.dev 0.006ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------
  Cell type      Count    Area
  ------------------------------
  Buffers         11      85.680
  Inverters        0       0.000
  Clock Gates      0       0.000
  Clock Logic      0       0.000
  All             11      85.680
  ------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      411.400
  Leaf      3068.600
  Total     3480.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.047    0.068    0.115
  Leaf     0.482    0.537    1.019
  Total    0.529    0.605    1.134
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   530     0.482     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.060               0.104
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.140     0.164     0.024       0.057         0.017           0.014           0.156        0.006     100% {0.140, 0.158, 0.164}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.140ns, 0.164ns] average 0.156ns std.dev 0.006ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=11, i=0, cg=0, l=0, total=11
  cell areas     : b=85.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=85.680um^2
  gate capacitance : top=0.000pF, trunk=0.047pF, leaf=0.482pF, total=0.529pF
  wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.537pF, total=0.605pF
  wire lengths   : top=0.000um, trunk=411.400um, leaf=3068.600um, total=3480.000um
  sink capacitance : count=530, total=0.482pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.104),trunk(0.060),top(nil), margined worst slew is leaf(0.104),trunk(0.060),top(nil)
  skew_group clk/CON: insertion delay [min=0.140, max=0.164, avg=0.156, sd=0.006], skew [0.024 vs 0.057, 100% {0.140, 0.158, 0.164}] (wid=0.021 ws=0.017) (gid=0.153 gs=0.018)
Clock network insertion delays are now [0.140ns, 0.164ns] average 0.156ns std.dev 0.006ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1298.6M, totSessionCpu=0:50:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1298.6M)
Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1485.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1485.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1463.89 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1463.9M) ***
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:50:07 mem=1463.9M)
** Profile ** Overall slacks :  cpu=0:00:04.7, mem=1463.9M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1463.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.073  |
|           TNS (ns):| -3.657  |
|    Violating Paths:|   144   |
|          All Paths:|   794   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.299%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1463.9M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1336.3M, totSessionCpu=0:50:08 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 13512

Instance distribution across the VT partitions:

 LVT : inst = 6689 (49.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6689 (49.5%)

 HVT : inst = 6823 (50.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 6823 (50.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1366.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1366.4M) ***
*** Starting optimizing excluded clock nets MEM= 1366.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1366.4M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.073
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in TNS mode
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
*info: 12 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -3.658 Density 85.30
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.073|   -0.073|  -3.658|   -3.658|    85.30%|   0:00:00.0| 1524.0M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.055|   -0.055|  -2.945|   -2.945|    85.33%|   0:00:01.0| 1530.8M|   WC_VIEW|  reg2reg| sa13_reg_4_/D         |
|  -0.047|   -0.047|  -2.448|   -2.448|    85.38%|   0:00:03.0| 1552.9M|   WC_VIEW|  reg2reg| sa13_reg_4_/D         |
|  -0.041|   -0.041|  -2.239|   -2.239|    85.43%|   0:00:06.0| 1572.9M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.037|   -0.037|  -1.913|   -1.913|    85.52%|   0:00:06.0| 1572.9M|   WC_VIEW|  reg2reg| sa03_reg_7_/D         |
|  -0.037|   -0.037|  -1.621|   -1.621|    85.60%|   0:00:09.0| 1572.9M|   WC_VIEW|  reg2reg| sa03_reg_7_/D         |
|  -0.037|   -0.037|  -1.557|   -1.557|    85.62%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.031|   -0.031|  -1.326|   -1.326|    85.72%|   0:00:03.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.031|   -0.031|  -1.146|   -1.146|    85.76%|   0:00:16.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.031|   -0.031|  -1.134|   -1.134|    85.76%|   0:00:02.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.028|   -0.028|  -0.807|   -0.807|    86.03%|   0:00:04.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.028|   -0.028|  -0.685|   -0.685|    86.10%|   0:00:18.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.028|   -0.028|  -0.675|   -0.675|    86.12%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.025|   -0.025|  -0.547|   -0.547|    86.29%|   0:00:05.0| 1572.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.025|   -0.025|  -0.428|   -0.428|    86.32%|   0:00:10.0| 1572.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.023|   -0.023|  -0.433|   -0.433|    86.33%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.023|   -0.023|  -0.399|   -0.399|    86.36%|   0:00:10.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.022|   -0.022|  -0.394|   -0.394|    86.36%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.022|   -0.022|  -0.382|   -0.382|    86.41%|   0:00:03.0| 1572.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.020|   -0.020|  -0.267|   -0.267|    86.61%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.018|   -0.018|  -0.196|   -0.196|    86.77%|   0:00:04.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.018|   -0.018|  -0.196|   -0.196|    86.79%|   0:00:02.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.018|   -0.018|  -0.190|   -0.190|    86.83%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.018|   -0.018|  -0.184|   -0.184|    86.85%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.018|   -0.018|  -0.184|   -0.184|    86.88%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.019|   -0.019|  -0.167|   -0.167|    86.93%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.019|   -0.019|  -0.164|   -0.164|    86.93%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.019|   -0.019|  -0.163|   -0.163|    86.94%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.019|   -0.019|  -0.162|   -0.162|    86.94%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| sa21_reg_3_/D         |
|  -0.018|   -0.018|  -0.163|   -0.163|    86.94%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:01:44 real=0:01:47 mem=1572.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:47 mem=1572.9M) ***
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.163 Density 86.94
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.018  TNS Slack -0.163 Density 86.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.94%|        -|  -0.018|  -0.163|   0:00:00.0| 1572.9M|
|    86.39%|      126|  -0.019|  -0.155|   0:00:03.0| 1572.9M|
|    84.90%|      745|  -0.018|  -0.165|   0:00:11.0| 1572.9M|
|    84.83%|       39|  -0.018|  -0.165|   0:00:01.0| 1572.9M|
|    84.83%|        1|  -0.018|  -0.165|   0:00:00.0| 1572.9M|
|    84.83%|        0|  -0.018|  -0.165|   0:00:00.0| 1572.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.018  TNS Slack -0.165 Density 84.83
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.4) (real = 0:00:15.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:15, mem=1546.36M, totSessionCpu=0:52:14).
*** Starting refinePlace (0:52:14 mem=1556.4M) ***
Total net bbox length = 2.497e+05 (1.277e+05 1.220e+05) (ext = 1.523e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13519 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.036%
Density distribution unevenness ratio = 1.855%
Move report: Detail placement moves 2995 insts, mean move: 0.51 um, max move: 19.80 um
	Max move on inst (FE_RC_3874_0): (215.00, 123.40) --> (216.80, 141.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1559.6MB
Summary Report:
Instances move: 2995 (out of 13508 movable)
Mean displacement: 0.51 um
Max displacement: 19.80 um (Instance: FE_RC_3874_0) (215, 123.4) -> (216.8, 141.4)
	Length: 16 sites, height: 1 rows, site name: core, cell type: OA21D4
Total net bbox length = 2.504e+05 (1.282e+05 1.223e+05) (ext = 1.525e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1559.6MB
*** Finished refinePlace (0:52:14 mem=1559.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1559.6M)


Density : 0.8483
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1559.6M) ***
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.174 Density 84.83
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 146 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:00 real=0:02:05 mem=1559.6M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in WNS mode
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
*info: 12 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.174 Density 84.83
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.018|   -0.018|  -0.174|   -0.174|    84.83%|   0:00:00.0| 1549.6M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.001|   -0.001|  -0.001|   -0.001|    85.21%|   0:02:42.0| 1608.7M|   WC_VIEW|  reg2reg| sa20_reg_0_/D         |
|   0.001|    0.001|   0.000|    0.000|    85.24%|   0:00:05.0| 1608.7M|   WC_VIEW|  reg2reg| sa10_reg_4_/D         |
|   0.002|    0.002|   0.000|    0.000|    85.64%|   0:01:09.0| 1627.7M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.007|    0.007|   0.000|    0.000|    85.77%|   0:00:11.0| 1627.7M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|   0.010|    0.010|   0.000|    0.000|    86.09%|   0:01:16.0| 1627.7M|   WC_VIEW|  reg2reg| sa11_reg_3_/D         |
|   0.010|    0.010|   0.000|    0.000|    86.14%|   0:00:31.0| 1594.8M|   WC_VIEW|  reg2reg| u0/w_reg_3__9_/D      |
|   0.011|    0.011|   0.000|    0.000|    86.19%|   0:00:18.0| 1594.8M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|   0.013|    0.013|   0.000|    0.000|    86.21%|   0:00:04.0| 1594.8M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|   0.013|    0.013|   0.000|    0.000|    86.65%|   0:01:05.0| 1613.9M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|   0.018|    0.018|   0.000|    0.000|    86.79%|   0:00:02.0| 1613.9M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|   0.018|    0.018|   0.000|    0.000|    86.79%|   0:00:00.0| 1613.9M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:07:14 real=0:07:23 mem=1613.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:14 real=0:07:23 mem=1613.9M) ***
** GigaOpt Optimizer WNS Slack 0.018 TNS Slack 0.000 Density 86.79
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 86.79
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.79%|        -|   0.018|   0.000|   0:00:00.0| 1613.9M|
|    86.61%|       45|   0.015|   0.000|   0:00:02.0| 1613.9M|
|    85.44%|      539|   0.018|   0.000|   0:00:08.0| 1613.9M|
|    85.41%|       27|   0.018|   0.000|   0:00:00.0| 1613.9M|
|    85.41%|        1|   0.018|   0.000|   0:00:00.0| 1613.9M|
|    85.41%|        0|   0.018|   0.000|   0:00:00.0| 1613.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 85.41
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.2) (real = 0:00:10.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1567.60M, totSessionCpu=0:59:46).
*** Starting refinePlace (0:59:46 mem=1577.6M) ***
Total net bbox length = 2.514e+05 (1.288e+05 1.226e+05) (ext = 1.525e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13751 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.237%
Density distribution unevenness ratio = 2.108%
Move report: Detail placement moves 4176 insts, mean move: 0.52 um, max move: 4.80 um
	Max move on inst (us33/U199): (206.20, 35.20) --> (207.40, 31.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1579.9MB
Summary Report:
Instances move: 4176 (out of 13740 movable)
Mean displacement: 0.52 um
Max displacement: 4.80 um (Instance: us33/U199) (206.2, 35.2) -> (207.4, 31.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: OR4D1
Total net bbox length = 2.524e+05 (1.296e+05 1.228e+05) (ext = 1.524e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1579.9MB
*** Finished refinePlace (0:59:46 mem=1579.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.9M)


Density : 0.8541
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1579.9M) ***
** GigaOpt Optimizer WNS Slack 0.018 TNS Slack 0.000 Density 85.41
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 140 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:07:25 real=0:07:34 mem=1579.9M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 12  numPreroutedWires = 1602
[NR-eagl] Read numTotalNets=14010  numIgnoredNets=12
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13998 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 0 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 140 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.07% H + 0.01% V. EstWL: 1.853820e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13858 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.699100e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 3.600000e+00um, number of vias: 48745
[NR-eagl] Layer2(M2)(V) length: 7.176333e+04um, number of vias: 64822
[NR-eagl] Layer3(M3)(H) length: 9.463651e+04um, number of vias: 15298
[NR-eagl] Layer4(M4)(V) length: 5.726817e+04um, number of vias: 8795
[NR-eagl] Layer5(M5)(H) length: 4.549538e+04um, number of vias: 2638
[NR-eagl] Layer6(M6)(V) length: 1.308624e+04um, number of vias: 1624
[NR-eagl] Layer7(M7)(H) length: 1.028420e+04um, number of vias: 1966
[NR-eagl] Layer8(M8)(V) length: 9.661815e+03um, number of vias: 0
[NR-eagl] Total length: 3.021992e+05um, number of vias: 143888
[NR-eagl] End Peak syMemory usage = 1404.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.76 seconds
Extraction called for design 'aes_cipher_top' of instances=13751 and nets=14044 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1401.863M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1462.56 CPU=0:00:04.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1462.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  85.41  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  85.41  |   0:00:00.0|    1554.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1554.9M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.018 -> -0.012 (bump = 0.03)
Begin: GigaOpt postEco optimization
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
*info: 12 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.015 Density 85.41
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.012|   -0.012|  -0.015|   -0.015|    85.41%|   0:00:00.0| 1584.1M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|   0.000|    0.001|   0.000|    0.000|    85.41%|   0:00:01.0| 1603.2M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1603.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=1603.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 85.41
*** Starting refinePlace (1:00:07 mem=1603.2M) ***
Total net bbox length = 2.524e+05 (1.296e+05 1.228e+05) (ext = 1.524e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13751 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1603.2MB
Summary Report:
Instances move: 0 (out of 13740 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.524e+05 (1.296e+05 1.228e+05) (ext = 1.524e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1603.2MB
*** Finished refinePlace (1:00:07 mem=1603.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1603.2M)


Density : 0.8541
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1603.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 85.41
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1603.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**optDesign ... cpu = 0:10:06, real = 0:10:21, mem = 1424.3M, totSessionCpu=1:00:07 **
** Profile ** Start :  cpu=0:00:00.0, mem=1424.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1424.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1432.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1432.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.407%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1432.3M
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1177.43MB/1177.43MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1177.43MB/1177.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1177.43MB/1177.43MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT)
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 10%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 20%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 30%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 40%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 50%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 60%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 70%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 80%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 90%

Finished Levelizing
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT)

Starting Activity Propagation
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT)
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 10%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 20%
2020-Jan-29 18:58:11 (2020-Jan-30 02:58:11 GMT): 30%

Finished Activity Propagation
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1177.68MB/1177.68MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT)
 ... Calculating switching power
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT): 10%
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT): 20%
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT): 30%
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT): 40%
2020-Jan-29 18:58:12 (2020-Jan-30 02:58:12 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 18:58:13 (2020-Jan-30 02:58:13 GMT): 60%
2020-Jan-29 18:58:14 (2020-Jan-30 02:58:14 GMT): 70%
2020-Jan-29 18:58:15 (2020-Jan-30 02:58:15 GMT): 80%
2020-Jan-29 18:58:15 (2020-Jan-30 02:58:15 GMT): 90%

Finished Calculating power
2020-Jan-29 18:58:16 (2020-Jan-30 02:58:16 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:04, mem(process/total)=1177.91MB/1177.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1177.91MB/1177.91MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1177.91MB/1177.91MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 18:58:16 (2020-Jan-30 02:58:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        9.06014533 	   49.2481%
Total Switching Power:       8.94045125 	   48.5974%
Total Leakage Power:         0.39636353 	    2.1545%
Total Power:                18.39696011
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.705       0.482     0.03413       4.221       22.95
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       5.12       7.698      0.3604       13.18       71.64
Clock (Combinational)             0.2346      0.7601    0.001812      0.9965       5.417
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               9.06        8.94      0.3964        18.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9       9.06        8.94      0.3964        18.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2346      0.7601    0.001812      0.9965       5.417
-----------------------------------------------------------------------------------------
Total                             0.2346      0.7601    0.001812      0.9965       5.417
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1367
* 		Highest Leakage Power:    FE_OCPC2325_sa30_sr_3_ (BUFFD16): 	 0.0002477
* 		Total Cap: 	1.11547e-10 F
* 		Total instances in design: 13751
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1178.03MB/1178.03MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 85.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.41%|        -|   0.000|   0.000|   0:00:00.0| 1581.1M|
|    85.41%|        0|   0.000|   0.000|   0:00:07.0| 1581.1M|
|    85.41%|       26|   0.000|   0.000|   0:00:14.0| 1581.1M|
|    85.22%|       68|   0.000|   0.000|   0:00:33.0| 1575.4M|
|    85.21%|        5|   0.000|   0.000|   0:00:01.0| 1575.4M|
|    85.21%|        1|   0.000|   0.000|   0:00:00.0| 1575.4M|
|    85.06%|     1842|   0.000|   0.000|   0:00:22.0| 1577.4M|
|    85.05%|       41|   0.000|   0.000|   0:00:01.0| 1577.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 85.05
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:18) (real = 0:01:18) **
Executing incremental physical updates
*** Starting refinePlace (1:01:34 mem=1543.1M) ***
Total net bbox length = 2.522e+05 (1.295e+05 1.226e+05) (ext = 1.524e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13655 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.266%
Density distribution unevenness ratio = 2.166%
Move report: Detail placement moves 763 insts, mean move: 0.51 um, max move: 9.00 um
	Max move on inst (U1459): (217.60, 159.40) --> (217.60, 168.40)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1543.1MB
Summary Report:
Instances move: 763 (out of 13644 movable)
Mean displacement: 0.51 um
Max displacement: 9.00 um (Instance: U1459) (217.6, 159.4) -> (217.6, 168.4)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
Total net bbox length = 2.523e+05 (1.296e+05 1.227e+05) (ext = 1.524e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1543.1MB
*** Finished refinePlace (1:01:34 mem=1543.1M) ***
Checking setup slack degradation ...
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|   0.001|    0.001|   0.000|    0.000|    85.05%|   0:00:00.0| 1577.4M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|   0.001|    0.001|   0.000|    0.000|    85.05%|   0:00:01.0| 1577.4M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1577.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1577.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.98MB/1208.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.98MB/1208.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.98MB/1208.98MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 18:59:44 (2020-Jan-30 02:59:44 GMT)
2020-Jan-29 18:59:44 (2020-Jan-30 02:59:44 GMT): 10%
2020-Jan-29 18:59:44 (2020-Jan-30 02:59:44 GMT): 20%
2020-Jan-29 18:59:44 (2020-Jan-30 02:59:44 GMT): 30%
2020-Jan-29 18:59:44 (2020-Jan-30 02:59:44 GMT): 40%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 50%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 60%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 70%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 80%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 90%

Finished Levelizing
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT)

Starting Activity Propagation
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT)
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 10%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 20%
2020-Jan-29 18:59:45 (2020-Jan-30 02:59:45 GMT): 30%

Finished Activity Propagation
2020-Jan-29 18:59:46 (2020-Jan-30 02:59:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1208.98MB/1208.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 18:59:46 (2020-Jan-30 02:59:46 GMT)
 ... Calculating switching power
2020-Jan-29 18:59:46 (2020-Jan-30 02:59:46 GMT): 10%
2020-Jan-29 18:59:46 (2020-Jan-30 02:59:46 GMT): 20%
2020-Jan-29 18:59:46 (2020-Jan-30 02:59:46 GMT): 30%
2020-Jan-29 18:59:46 (2020-Jan-30 02:59:46 GMT): 40%
2020-Jan-29 18:59:47 (2020-Jan-30 02:59:47 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 18:59:47 (2020-Jan-30 02:59:47 GMT): 60%
2020-Jan-29 18:59:48 (2020-Jan-30 02:59:48 GMT): 70%
2020-Jan-29 18:59:49 (2020-Jan-30 02:59:49 GMT): 80%
2020-Jan-29 18:59:49 (2020-Jan-30 02:59:49 GMT): 90%

Finished Calculating power
2020-Jan-29 18:59:50 (2020-Jan-30 02:59:50 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1208.98MB/1208.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.98MB/1208.98MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1208.98MB/1208.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 18:59:51 (2020-Jan-30 02:59:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.99094024 	   49.3333%
Total Switching Power:       8.84771365 	   48.5474%
Total Leakage Power:         0.38624153 	    2.1193%
Total Power:                18.22489543
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.706      0.4805     0.03413        4.22       23.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.051       7.607      0.3503       13.01       71.38
Clock (Combinational)             0.2346      0.7601    0.001812      0.9965       5.468
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.991       8.848      0.3862       18.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.991       8.848      0.3862       18.22         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2346      0.7601    0.001812      0.9965       5.468
-----------------------------------------------------------------------------------------
Total                             0.2346      0.7601    0.001812      0.9965       5.468
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1367
* 		Highest Leakage Power:    FE_OCPC2325_sa30_sr_3_ (BUFFD16): 	 0.0002477
* 		Total Cap: 	1.10247e-10 F
* 		Total instances in design: 13655
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1208.98MB/1208.98MB)

*** Finished Leakage Power Optimization (cpu=0:01:32, real=0:01:33, mem=1424.60M, totSessionCpu=1:01:48).
Extraction called for design 'aes_cipher_top' of instances=13655 and nets=13948 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1406.184M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1453.91 CPU=0:00:04.2 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 1453.9M) ***

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.37MB/1179.37MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.41MB/1179.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.41MB/1179.41MB)

Begin Processing Signal Activity


Starting Activity Propagation
2020-Jan-29 18:59:58 (2020-Jan-30 02:59:58 GMT)
2020-Jan-29 18:59:58 (2020-Jan-30 02:59:58 GMT): 10%
2020-Jan-29 18:59:58 (2020-Jan-30 02:59:58 GMT): 20%
2020-Jan-29 18:59:58 (2020-Jan-30 02:59:58 GMT): 30%

Finished Activity Propagation
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1179.61MB/1179.61MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT)
 ... Calculating switching power
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT): 10%
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT): 20%
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT): 30%
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT): 40%
2020-Jan-29 18:59:59 (2020-Jan-30 02:59:59 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 19:00:00 (2020-Jan-30 03:00:00 GMT): 60%
2020-Jan-29 19:00:01 (2020-Jan-30 03:00:01 GMT): 70%
2020-Jan-29 19:00:02 (2020-Jan-30 03:00:02 GMT): 80%
2020-Jan-29 19:00:03 (2020-Jan-30 03:00:03 GMT): 90%

Finished Calculating power
2020-Jan-29 19:00:03 (2020-Jan-30 03:00:03 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1179.61MB/1179.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.61MB/1179.61MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1179.61MB/1179.61MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 19:00:03 (2020-Jan-30 03:00:03 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top

*

*	Liberty Libraries used: 

*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.99094847 	   49.3333%
Total Switching Power:       8.84771365 	   48.5474%
Total Leakage Power:         0.38624153 	    2.1193%
Total Power:                18.22490366
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.706      0.4805     0.03413        4.22       23.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.051       7.607      0.3503       13.01       71.38
Clock (Combinational)             0.2346      0.7601    0.001812      0.9965       5.468
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.991       8.848      0.3862       18.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.991       8.848      0.3862       18.22         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2346      0.7601    0.001812      0.9965       5.468
-----------------------------------------------------------------------------------------
Total                             0.2346      0.7601    0.001812      0.9965       5.468
-----------------------------------------------------------------------------------------
Total leakage power = 0.386242 mW
Cell usage statistics:  
Library tcbn65gpluswc , 13655 cells ( 100.000000%) , 0.386242 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1179.71MB/1179.71MB)


Output file is ./timingReports/aes_cipher_top_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:00, real = 0:12:16, mem = 1394.6M, totSessionCpu=1:02:01 **
** Profile ** Start :  cpu=0:00:00.0, mem=1394.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1394.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1404.7M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1396.6M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1396.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.045%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1396.6M
**optDesign ... cpu = 0:12:02, real = 0:12:18, mem = 1394.6M, totSessionCpu=1:02:02 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPSP-5140           4  Global net connect rules have not been c...
WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 25 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:13:01, real = 0:13:19, mem = 1334.3M, totSessionCpu=1:02:03 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1356.3M, totSessionCpu=1:02:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1356.3M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 473
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 473
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:02:05 mem=1370.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:03.0 totSessionCpu=0:00:05.0 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:05.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:00:06.0 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:05.7 real=0:00:07.0 totSessionCpu=1:02:11 mem=1370.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1370.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1378.4M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1378.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1378.4M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1378.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.045%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1376.4M, totSessionCpu=1:02:13 **
*info: Run optDesign holdfix with 1 thread.
Info: 12 nets with fixed/cover wires excluded.
Info: 12 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1424.6M, totSessionCpu=1:02:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1424.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1424.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:00:10.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-2:0-3.-8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:05.1, mem=1434.7M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1426.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1426.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.045%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1426.7M
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1424.6M, totSessionCpu=1:02:21 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1424.7M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/aes_cipher_top.congmap.gz ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design cts.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile aes_cipher_top.post_route.power.rpt
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.99094847 	   49.3333%
Total Switching Power:       8.84771365 	   48.5474%
Total Leakage Power:         0.38624153 	    2.1193%
Total Power:                18.22490366
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1112.15MB/1112.15MB)


Output file is aes_cipher_top.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell aes_cipher_top.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file aes_cipher_top.post_route.summary.rpt.
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.22 (MB), peak = 1283.61 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1373.6M, init mem=1373.6M)
*info: Placed = 13655          (Fixed = 11)
*info: Unplaced = 0           
Placement Density:85.05%(41744/49085)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1373.6M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (12) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1373.6M) ***
#Start route 12 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Jan 29 19:15:01 2020
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa12_reg_0_ connects to NET CTS_43 at location ( 134.100 84.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_3__19_ connects to NET CTS_43 at location ( 130.500 82.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_1__15_ connects to NET CTS_43 at location ( 125.500 88.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa13_reg_0_ connects to NET CTS_43 at location ( 127.300 86.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_1__8_ connects to NET CTS_43 at location ( 120.700 84.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_1__11_ connects to NET CTS_43 at location ( 124.500 84.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_3__11_ connects to NET CTS_43 at location ( 114.900 81.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_3__8_ connects to NET CTS_43 at location ( 122.900 81.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_1__24_ connects to NET CTS_43 at location ( 126.700 82.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa12_reg_4_ connects to NET CTS_43 at location ( 133.700 75.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa13_reg_6_ connects to NET CTS_43 at location ( 132.100 70.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_2_ connects to NET CTS_43 at location ( 135.900 70.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_3__15_ connects to NET CTS_43 at location ( 125.100 70.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_2__24_ connects to NET CTS_43 at location ( 121.300 70.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_3__27_ connects to NET CTS_43 at location ( 114.100 68.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST u0/w_reg_2__28_ connects to NET CTS_43 at location ( 130.900 57.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa32_reg_3_ connects to NET CTS_43 at location ( 145.300 43.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa32_reg_2_ connects to NET CTS_43 at location ( 140.700 43.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa32_reg_5_ connects to NET CTS_43 at location ( 137.300 48.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST sa32_reg_6_ connects to NET CTS_43 at location ( 135.700 50.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_37 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 13946 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1115.97 (MB), peak = 1283.61 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 143.920 12.690 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 140.075 12.510 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 136.520 34.290 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.320 52.290 ) on M1 for NET CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 186.520 244.910 ) on M1 for NET CTS_35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 140.675 248.690 ) on M1 for NET CTS_35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 190.920 235.890 ) on M1 for NET CTS_35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 184.720 183.710 ) on M1 for NET CTS_35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 149.120 208.910 ) on M1 for NET CTS_35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.920 181.890 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 112.920 176.510 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.120 176.510 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 111.320 183.710 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 117.320 165.710 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 108.120 171.090 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.320 187.310 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.920 199.890 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 71.520 219.710 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 65.720 219.710 ) on M1 for NET CTS_36. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 215.920 111.710 ) on M1 for NET CTS_37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#10 routed nets are extracted.
#    10 (0.07%) extracted nets are partially routed.
#2 routed nets are imported.
#13936 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 13948.
#
#Number of eco nets is 10
#
#Start data preparation...
#
#Data preparation is done on Wed Jan 29 19:15:04 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 29 19:15:04 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    67.84%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.48%
#
#  12 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.91 (MB), peak = 1283.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.66 (MB), peak = 1283.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.52 (MB), peak = 1283.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 34 (skipped).
#Total number of nets with skipped attribute = 13902 (skipped).
#Total number of routable nets = 12.
#Total number of nets in the design = 13948.
#
#10 routable nets have only global wires.
#2 routable nets have only detail routed wires.
#13902 skipped nets have only detail routed wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10               0  
#------------------------------------------------
#        Total                 10               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 12                171           13731  
#-------------------------------------------------------------------
#        Total                 12                171           13731  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 3569 um.
#Total half perimeter of net bounding box = 1693 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 202 um.
#Total wire length on LAYER M3 = 1815 um.
#Total wire length on LAYER M4 = 1549 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1532
#Total number of multi-cut vias = 11 (  0.7%)
#Total number of single cut vias = 1521 ( 99.3%)
#Up-Via Summary (total 1532):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         538 ( 98.0%)        11 (  2.0%)        549
#  Metal 2         491 (100.0%)         0 (  0.0%)        491
#  Metal 3         492 (100.0%)         0 (  0.0%)        492
#-----------------------------------------------------------
#                 1521 ( 99.3%)        11 (  0.7%)       1532 
#
#Total number of involved priority nets 10
#Maximum src to sink distance for priority net 181.8
#Average of max src_to_sink distance for priority net 136.4
#Average of ave src_to_sink distance for priority net 80.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.66 (MB), peak = 1283.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1118.11 (MB), peak = 1283.61 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 3580 um.
#Total half perimeter of net bounding box = 1693 um.
#Total wire length on LAYER M1 = 14 um.
#Total wire length on LAYER M2 = 202 um.
#Total wire length on LAYER M3 = 1814 um.
#Total wire length on LAYER M4 = 1549 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1524
#Total number of multi-cut vias = 11 (  0.7%)
#Total number of single cut vias = 1513 ( 99.3%)
#Up-Via Summary (total 1524):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         534 ( 98.0%)        11 (  2.0%)        545
#  Metal 2         487 (100.0%)         0 (  0.0%)        487
#  Metal 3         492 (100.0%)         0 (  0.0%)        492
#-----------------------------------------------------------
#                 1513 ( 99.3%)        11 (  0.7%)       1524 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.87 (MB), peak = 1283.61 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.11 (MB)
#Total memory = 1121.87 (MB)
#Peak memory = 1283.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 41.9% of the total area was rechecked for DRC, and 26.2% required routing.
#    number of violations = 0
#7772 out of 13655 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 1179.69 (MB), peak = 1283.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.21 (MB), peak = 1283.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 3557 um.
#Total half perimeter of net bounding box = 1693 um.
#Total wire length on LAYER M1 = 22 um.
#Total wire length on LAYER M2 = 426 um.
#Total wire length on LAYER M3 = 1756 um.
#Total wire length on LAYER M4 = 1353 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1356
#Total number of multi-cut vias = 11 (  0.8%)
#Total number of single cut vias = 1345 ( 99.2%)
#Up-Via Summary (total 1356):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         541 ( 98.0%)        11 (  2.0%)        552
#  Metal 2         442 (100.0%)         0 (  0.0%)        442
#  Metal 3         362 (100.0%)         0 (  0.0%)        362
#-----------------------------------------------------------
#                 1345 ( 99.2%)        11 (  0.8%)       1356 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = 7.61 (MB)
#Total memory = 1129.47 (MB)
#Peak memory = 1283.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = 7.61 (MB)
#Total memory = 1129.47 (MB)
#Peak memory = 1283.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:15
#Increased memory = -6.60 (MB)
#Total memory = 1105.67 (MB)
#Peak memory = 1283.61 (MB)
#Number of warnings = 52
#Total number of warnings = 81
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 29 19:15:16 2020
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Jan 29 19:15:16 2020
#
#Generating timing data, please wait...
#13914 total nets, 12 already routed, 12 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1410.53 CPU=0:00:03.8 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1070.88 (MB), peak = 1283.61 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_10210.tif.gz ...
#Read in timing information for 391 ports, 13655 instances from timing file .timing_file_10210.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 13946 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#167/13914 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1049.70 (MB), peak = 1283.61 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Jan 29 19:15:28 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 29 19:15:28 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    67.84%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.48%
#
#  12 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1050.95 (MB), peak = 1283.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1111.73 (MB), peak = 1283.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1112.72 (MB), peak = 1283.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 34 (skipped).
#Total number of routable nets = 13914.
#Total number of nets in the design = 13948.
#
#13902 routable nets have only global wires.
#12 routable nets have only detail routed wires.
#171 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                171           13731  
#------------------------------------------------
#        Total                171           13731  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 12                171           13731  
#-------------------------------------------------------------------
#        Total                 12                171           13731  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    112(1.46%)     59(0.77%)     24(0.31%)     14(0.18%)   (2.73%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    112(0.20%)     59(0.10%)     24(0.04%)     14(0.02%)   (0.37%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.68% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 295701 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 1447 um.
#Total wire length on LAYER M2 = 53011 um.
#Total wire length on LAYER M3 = 77446 um.
#Total wire length on LAYER M4 = 68596 um.
#Total wire length on LAYER M5 = 56703 um.
#Total wire length on LAYER M6 = 18629 um.
#Total wire length on LAYER M7 = 10725 um.
#Total wire length on LAYER M8 = 9144 um.
#Total number of vias = 111516
#Total number of multi-cut vias = 11 (  0.0%)
#Total number of single cut vias = 111505 (100.0%)
#Up-Via Summary (total 111516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       46569 (100.0%)        11 (  0.0%)      46580
#  Metal 2       33615 (100.0%)         0 (  0.0%)      33615
#  Metal 3       16107 (100.0%)         0 (  0.0%)      16107
#  Metal 4        9135 (100.0%)         0 (  0.0%)       9135
#  Metal 5        3186 (100.0%)         0 (  0.0%)       3186
#  Metal 6        1533 (100.0%)         0 (  0.0%)       1533
#  Metal 7        1360 (100.0%)         0 (  0.0%)       1360
#-----------------------------------------------------------
#               111505 (100.0%)        11 (  0.0%)     111516 
#
#Max overcon = 4 tracks.
#Total overcon = 0.37%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:23, elapsed time = 00:00:24, memory = 1112.74 (MB), peak = 1283.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.91 (MB), peak = 1283.61 (MB)
#Start Track Assignment.
#Done with 24522 horizontal wires in 1 hboxes and 24623 vertical wires in 1 hboxes.
#Done with 5614 horizontal wires in 1 hboxes and 4783 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 312418 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 13312 um.
#Total wire length on LAYER M2 = 52952 um.
#Total wire length on LAYER M3 = 80545 um.
#Total wire length on LAYER M4 = 68893 um.
#Total wire length on LAYER M5 = 57807 um.
#Total wire length on LAYER M6 = 18784 um.
#Total wire length on LAYER M7 = 10888 um.
#Total wire length on LAYER M8 = 9238 um.
#Total number of vias = 111516
#Total number of multi-cut vias = 11 (  0.0%)
#Total number of single cut vias = 111505 (100.0%)
#Up-Via Summary (total 111516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       46569 (100.0%)        11 (  0.0%)      46580
#  Metal 2       33615 (100.0%)         0 (  0.0%)      33615
#  Metal 3       16107 (100.0%)         0 (  0.0%)      16107
#  Metal 4        9135 (100.0%)         0 (  0.0%)       9135
#  Metal 5        3186 (100.0%)         0 (  0.0%)       3186
#  Metal 6        1533 (100.0%)         0 (  0.0%)       1533
#  Metal 7        1360 (100.0%)         0 (  0.0%)       1360
#-----------------------------------------------------------
#               111505 (100.0%)        11 (  0.0%)     111516 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1082.80 (MB), peak = 1283.61 (MB)
#
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = 36.54 (MB)
#Total memory = 1082.80 (MB)
#Peak memory = 1283.61 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 38
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1            1        8        2        2        4        0       17
#	M2            5        7        8        0        0        0       20
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        1        1
#	Totals        6       15       10        2        4        1       38
#cpu time = 00:04:23, elapsed time = 00:04:29, memory = 1145.98 (MB), peak = 1283.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            2        0        0        2
#	M2            3        2        3        8
#	Totals        5        2        3       10
#    number of process antenna violations = 1
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1099.52 (MB), peak = 1283.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        1        1
#	M2            3        2        5
#	Totals        3        3        6
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1098.04 (MB), peak = 1283.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1097.71 (MB), peak = 1283.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.22 (MB), peak = 1283.61 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.66 (MB), peak = 1283.61 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.91 (MB), peak = 1283.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 314302 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 2695 um.
#Total wire length on LAYER M2 = 68515 um.
#Total wire length on LAYER M3 = 89555 um.
#Total wire length on LAYER M4 = 68415 um.
#Total wire length on LAYER M5 = 50245 um.
#Total wire length on LAYER M6 = 18317 um.
#Total wire length on LAYER M7 = 9214 um.
#Total wire length on LAYER M8 = 7346 um.
#Total number of vias = 118608
#Total number of multi-cut vias = 1210 (  1.0%)
#Total number of single cut vias = 117398 ( 99.0%)
#Up-Via Summary (total 118608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       47787 ( 98.9%)       550 (  1.1%)      48337
#  Metal 2       40675 (100.0%)         0 (  0.0%)      40675
#  Metal 3       16921 (100.0%)         0 (  0.0%)      16921
#  Metal 4        8602 (100.0%)         0 (  0.0%)       8602
#  Metal 5        1912 ( 74.3%)       660 ( 25.7%)       2572
#  Metal 6         857 (100.0%)         0 (  0.0%)        857
#  Metal 7         644 (100.0%)         0 (  0.0%)        644
#-----------------------------------------------------------
#               117398 ( 99.0%)      1210 (  1.0%)     118608 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:31
#Elapsed time = 00:04:36
#Increased memory = -0.63 (MB)
#Total memory = 1082.18 (MB)
#Peak memory = 1283.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1083.94 (MB), peak = 1283.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 314302 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 2695 um.
#Total wire length on LAYER M2 = 68515 um.
#Total wire length on LAYER M3 = 89555 um.
#Total wire length on LAYER M4 = 68415 um.
#Total wire length on LAYER M5 = 50245 um.
#Total wire length on LAYER M6 = 18317 um.
#Total wire length on LAYER M7 = 9214 um.
#Total wire length on LAYER M8 = 7346 um.
#Total number of vias = 118608
#Total number of multi-cut vias = 1210 (  1.0%)
#Total number of single cut vias = 117398 ( 99.0%)
#Up-Via Summary (total 118608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       47787 ( 98.9%)       550 (  1.1%)      48337
#  Metal 2       40675 (100.0%)         0 (  0.0%)      40675
#  Metal 3       16921 (100.0%)         0 (  0.0%)      16921
#  Metal 4        8602 (100.0%)         0 (  0.0%)       8602
#  Metal 5        1912 ( 74.3%)       660 ( 25.7%)       2572
#  Metal 6         857 (100.0%)         0 (  0.0%)        857
#  Metal 7         644 (100.0%)         0 (  0.0%)        644
#-----------------------------------------------------------
#               117398 ( 99.0%)      1210 (  1.0%)     118608 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 29 19:20:36 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.95 (MB), peak = 1283.61 (MB)
#
#Start Post Route Wire Spread.
#Done with 4455 horizontal wires in 2 hboxes and 3683 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 317294 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 2707 um.
#Total wire length on LAYER M2 = 68757 um.
#Total wire length on LAYER M3 = 90209 um.
#Total wire length on LAYER M4 = 69318 um.
#Total wire length on LAYER M5 = 51090 um.
#Total wire length on LAYER M6 = 18464 um.
#Total wire length on LAYER M7 = 9309 um.
#Total wire length on LAYER M8 = 7440 um.
#Total number of vias = 118608
#Total number of multi-cut vias = 1210 (  1.0%)
#Total number of single cut vias = 117398 ( 99.0%)
#Up-Via Summary (total 118608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       47787 ( 98.9%)       550 (  1.1%)      48337
#  Metal 2       40675 (100.0%)         0 (  0.0%)      40675
#  Metal 3       16921 (100.0%)         0 (  0.0%)      16921
#  Metal 4        8602 (100.0%)         0 (  0.0%)       8602
#  Metal 5        1912 ( 74.3%)       660 ( 25.7%)       2572
#  Metal 6         857 (100.0%)         0 (  0.0%)        857
#  Metal 7         644 (100.0%)         0 (  0.0%)        644
#-----------------------------------------------------------
#               117398 ( 99.0%)      1210 (  1.0%)     118608 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1122.47 (MB), peak = 1283.61 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 317294 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 2707 um.
#Total wire length on LAYER M2 = 68757 um.
#Total wire length on LAYER M3 = 90209 um.
#Total wire length on LAYER M4 = 69318 um.
#Total wire length on LAYER M5 = 51090 um.
#Total wire length on LAYER M6 = 18464 um.
#Total wire length on LAYER M7 = 9309 um.
#Total wire length on LAYER M8 = 7440 um.
#Total number of vias = 118608
#Total number of multi-cut vias = 1210 (  1.0%)
#Total number of single cut vias = 117398 ( 99.0%)
#Up-Via Summary (total 118608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       47787 ( 98.9%)       550 (  1.1%)      48337
#  Metal 2       40675 (100.0%)         0 (  0.0%)      40675
#  Metal 3       16921 (100.0%)         0 (  0.0%)      16921
#  Metal 4        8602 (100.0%)         0 (  0.0%)       8602
#  Metal 5        1912 ( 74.3%)       660 ( 25.7%)       2572
#  Metal 6         857 (100.0%)         0 (  0.0%)        857
#  Metal 7         644 (100.0%)         0 (  0.0%)        644
#-----------------------------------------------------------
#               117398 ( 99.0%)      1210 (  1.0%)     118608 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1117.74 (MB), peak = 1283.61 (MB)
#CELL_VIEW aes_cipher_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1100.84 (MB), peak = 1283.61 (MB)
#    number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1096.74 (MB), peak = 1283.61 (MB)
#CELL_VIEW aes_cipher_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 12
#Total wire length = 317294 um.
#Total half perimeter of net bounding box = 268553 um.
#Total wire length on LAYER M1 = 2707 um.
#Total wire length on LAYER M2 = 68757 um.
#Total wire length on LAYER M3 = 90209 um.
#Total wire length on LAYER M4 = 69318 um.
#Total wire length on LAYER M5 = 51090 um.
#Total wire length on LAYER M6 = 18464 um.
#Total wire length on LAYER M7 = 9309 um.
#Total wire length on LAYER M8 = 7440 um.
#Total number of vias = 118608
#Total number of multi-cut vias = 82929 ( 69.9%)
#Total number of single cut vias = 35679 ( 30.1%)
#Up-Via Summary (total 118608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32472 ( 67.2%)     15865 ( 32.8%)      48337
#  Metal 2        2472 (  6.1%)     38203 ( 93.9%)      40675
#  Metal 3         550 (  3.3%)     16371 ( 96.7%)      16921
#  Metal 4         117 (  1.4%)      8485 ( 98.6%)       8602
#  Metal 5           7 (  0.3%)      2565 ( 99.7%)       2572
#  Metal 6          37 (  4.3%)       820 ( 95.7%)        857
#  Metal 7          24 (  3.7%)       620 ( 96.3%)        644
#-----------------------------------------------------------
#                35679 ( 30.1%)     82929 ( 69.9%)     118608 
#
#detailRoute Statistics:
#Cpu time = 00:05:24
#Elapsed time = 00:05:30
#Increased memory = 12.20 (MB)
#Total memory = 1095.01 (MB)
#Peak memory = 1283.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:04
#Elapsed time = 00:06:12
#Increased memory = -36.80 (MB)
#Total memory = 1068.87 (MB)
#Peak memory = 1283.61 (MB)
#Number of warnings = 0
#Total number of warnings = 81
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 29 19:21:28 2020
#
#routeDesign: cpu time = 00:06:18, elapsed time = 00:06:26, memory = 1068.87 (MB), peak = 1283.61 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'aes_cipher_top' of instances=13655 and nets=13948 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/aes_cipher_top_10210_ykn4ZW.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1318.0M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1388.7M)
Extracted 20.0008% (CPU Time= 0:00:00.8  MEM= 1388.7M)
Extracted 30.001% (CPU Time= 0:00:01.0  MEM= 1388.7M)
Extracted 40.0011% (CPU Time= 0:00:01.4  MEM= 1388.7M)
Extracted 50.0012% (CPU Time= 0:00:01.7  MEM= 1388.7M)
Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1388.7M)
Extracted 70.0008% (CPU Time= 0:00:02.6  MEM= 1388.7M)
Extracted 80.001% (CPU Time= 0:00:02.9  MEM= 1392.7M)
Extracted 90.0011% (CPU Time= 0:00:03.4  MEM= 1392.7M)
Extracted 100% (CPU Time= 0:00:04.1  MEM= 1392.7M)
Number of Extracted Resistors     : 309429
Number of Extracted Ground Cap.   : 300400
Number of Extracted Coupling Cap. : 557284
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1367.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1375.652M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1378.7M, totSessionCpu=1:10:45 **
#Created 847 library cell signatures
#Created 13948 NETS and 0 SPECIALNETS signatures
#Created 13656 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.75 (MB), peak = 1283.61 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.77 (MB), peak = 1283.61 (MB)
Begin checking placement ... (start mem=1378.7M, init mem=1378.7M)
*info: Placed = 13655          (Fixed = 11)
*info: Unplaced = 0           
Placement Density:85.05%(41744/49085)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1378.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 13655

Instance distribution across the VT partitions:

 LVT : inst = 6335 (46.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6335 (46.4%)

 HVT : inst = 7320 (53.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 7320 (53.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'aes_cipher_top' of instances=13655 and nets=13948 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/aes_cipher_top_10210_ykn4ZW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1370.6M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1420.3M)
Extracted 20.0008% (CPU Time= 0:00:00.9  MEM= 1420.3M)
Extracted 30.001% (CPU Time= 0:00:01.2  MEM= 1420.3M)
Extracted 40.0011% (CPU Time= 0:00:01.9  MEM= 1420.3M)
Extracted 50.0012% (CPU Time= 0:00:02.0  MEM= 1420.3M)
Extracted 60.0007% (CPU Time= 0:00:02.4  MEM= 1420.3M)
Extracted 70.0008% (CPU Time= 0:00:02.7  MEM= 1420.3M)
Extracted 80.001% (CPU Time= 0:00:02.9  MEM= 1424.3M)
Extracted 90.0011% (CPU Time= 0:00:03.4  MEM= 1424.3M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 1424.3M)
Number of Extracted Resistors     : 309429
Number of Extracted Ground Cap.   : 300400
Number of Extracted Coupling Cap. : 557284
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1393.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:06.0  MEM: 1397.309M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:17.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:07.0 real=0:00:08.0 totSessionCpu=0:00:17.0 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 13948,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1467.57 CPU=0:00:07.5 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/.AAE_u65aKa/.AAE_10210/waveform.data...
*** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1467.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 13948,  19.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1475.62 CPU=0:00:04.1 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1475.6M) ***
*** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=1:11:17 mem=1475.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=1475.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1475.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1475.6M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1475.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  0.073  |
|           TNS (ns):| -0.156  | -0.156  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.045%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1387.3M, totSessionCpu=1:11:18 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
**INFO: Start fixing DRV (Mem = 1454.05M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 12 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  85.05  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.05 |          0|          0|          0|  85.05  |   0:00:00.0|    1702.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1702.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1556.4M, totSessionCpu=1:11:25 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1556.36M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1556.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1556.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1566.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1566.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=1556.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.051  | -0.051  |  0.073  |
|           TNS (ns):| -0.156  | -0.156  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.045%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1566.4M
**optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 1556.4M, totSessionCpu=1:11:26 **
*** Timing NOT met, worst failing slack is -0.051
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in WNS mode
Info: 12 clock nets excluded from IPO operation.
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.051 TNS Slack -0.156 Density 85.05
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.051|   -0.051|  -0.156|   -0.156|    85.05%|   0:00:00.0| 1629.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__18_/D     |
|   0.000|    0.000|   0.000|    0.000|    85.07%|   0:00:01.0| 1632.9M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1632.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1632.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 85.07
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 6 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1632.9M) ***
*** Starting refinePlace (1:11:33 mem=1607.8M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13656 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.166%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1607.8MB
Summary Report:
Instances move: 0 (out of 13645 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1607.8MB
*** Finished refinePlace (1:11:33 mem=1607.8M) ***
Density distribution unevenness ratio = 2.163%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
GigaOpt: target slack met, skip TNS optimization
** Profile ** Start :  cpu=0:00:00.0, mem=1497.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1497.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1505.6M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1505.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.069%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1505.6M
Info: 12 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1251.40MB/1251.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1251.40MB/1251.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1251.40MB/1251.40MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT)
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 10%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 20%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 30%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 40%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 50%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 60%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 70%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 80%
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT): 90%

Finished Levelizing
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT)

Starting Activity Propagation
2020-Jan-29 19:22:29 (2020-Jan-30 03:22:29 GMT)
2020-Jan-29 19:22:30 (2020-Jan-30 03:22:30 GMT): 10%
2020-Jan-29 19:22:30 (2020-Jan-30 03:22:30 GMT): 20%
2020-Jan-29 19:22:30 (2020-Jan-30 03:22:30 GMT): 30%

Finished Activity Propagation
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1251.54MB/1251.54MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT)
 ... Calculating switching power
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT): 10%
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT): 20%
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT): 30%
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT): 40%
2020-Jan-29 19:22:31 (2020-Jan-30 03:22:31 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 19:22:32 (2020-Jan-30 03:22:32 GMT): 60%
2020-Jan-29 19:22:32 (2020-Jan-30 03:22:32 GMT): 70%
2020-Jan-29 19:22:33 (2020-Jan-30 03:22:33 GMT): 80%
2020-Jan-29 19:22:33 (2020-Jan-30 03:22:33 GMT): 90%

Finished Calculating power
2020-Jan-29 19:22:34 (2020-Jan-30 03:22:34 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1251.90MB/1251.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1251.90MB/1251.90MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1251.90MB/1251.90MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 19:22:34 (2020-Jan-30 03:22:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.98679139 	   50.4702%
Total Switching Power:       8.43293610 	   47.3597%
Total Leakage Power:         0.38642289 	    2.1702%
Total Power:                17.80615039
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.707      0.4267     0.03418       4.167        23.4
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.046       7.304      0.3504        12.7       71.32
Clock (Combinational)             0.2342      0.7024    0.001812      0.9384        5.27
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.987       8.433      0.3864       17.81         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.987       8.433      0.3864       17.81         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2342      0.7024    0.001812      0.9384        5.27
-----------------------------------------------------------------------------------------
Total                             0.2342      0.7024    0.001812      0.9384        5.27
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1309
* 		Highest Leakage Power:    FE_OCPC2325_sa30_sr_3_ (BUFFD16): 	 0.0002477
* 		Total Cap: 	1.06661e-10 F
* 		Total instances in design: 13656
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1251.90MB/1251.90MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 85.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.07%|        -|   0.000|   0.000|   0:00:00.0| 1763.1M|
|    83.89%|     1638|   0.000|   0.000|   0:01:03.0| 1763.1M|
|    83.81%|       57|   0.000|   0.000|   0:00:05.0| 1763.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 83.81
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:06) (real = 0:01:09) **
*** Starting refinePlace (1:12:48 mem=1728.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13656 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.289%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1728.5MB
Summary Report:
Instances move: 0 (out of 13645 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1728.5MB
*** Finished refinePlace (1:12:48 mem=1728.5M) ***
Density distribution unevenness ratio = 2.289%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:04, real = 0:02:08, mem = 1493.9M, totSessionCpu=1:12:49 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1493.87M, totSessionCpu=1:12:49 .
**optDesign ... cpu = 0:02:04, real = 0:02:08, mem = 1493.9M, totSessionCpu=1:12:49 **

Info: 12 clock nets excluded from IPO operation.
Info: 12 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|   0.003|    0.003|   0.000|    0.000|    83.81%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|   0.003|    0.003|   0.000|    0.000|    83.81%|   0:00:00.0| 1642.7M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1642.7M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1642.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1278.94MB/1278.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1278.94MB/1278.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1278.94MB/1278.94MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Jan-29 19:23:50 (2020-Jan-30 03:23:50 GMT)
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 10%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 20%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 30%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 40%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 50%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 60%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 70%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 80%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 90%

Finished Levelizing
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT)

Starting Activity Propagation
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT)
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 10%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 20%
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT): 30%

Finished Activity Propagation
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1279.08MB/1279.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 19:23:51 (2020-Jan-30 03:23:51 GMT)
 ... Calculating switching power
2020-Jan-29 19:23:52 (2020-Jan-30 03:23:52 GMT): 10%
2020-Jan-29 19:23:52 (2020-Jan-30 03:23:52 GMT): 20%
2020-Jan-29 19:23:52 (2020-Jan-30 03:23:52 GMT): 30%
2020-Jan-29 19:23:52 (2020-Jan-30 03:23:52 GMT): 40%
2020-Jan-29 19:23:52 (2020-Jan-30 03:23:52 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 19:23:52 (2020-Jan-30 03:23:52 GMT): 60%
2020-Jan-29 19:23:53 (2020-Jan-30 03:23:53 GMT): 70%
2020-Jan-29 19:23:53 (2020-Jan-30 03:23:53 GMT): 80%
2020-Jan-29 19:23:54 (2020-Jan-30 03:23:54 GMT): 90%

Finished Calculating power
2020-Jan-29 19:23:55 (2020-Jan-30 03:23:55 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1279.08MB/1279.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1279.08MB/1279.08MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total)=1279.08MB/1279.08MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Jan-29 19:23:55 (2020-Jan-30 03:23:55 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.87452242 	   50.5296%
Total Switching Power:       8.31542438 	   47.3462%
Total Leakage Power:         0.37306834 	    2.1242%
Total Power:                17.56301516
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.707      0.4234     0.03418       4.164       23.71
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      4.934        7.19      0.3371       12.46       70.95
Clock (Combinational)             0.2342      0.7024    0.001812      0.9384       5.343
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.875       8.315      0.3731       17.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.875       8.315      0.3731       17.56         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2342      0.7024    0.001812      0.9384       5.343
-----------------------------------------------------------------------------------------
Total                             0.2342      0.7024    0.001812      0.9384       5.343
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_8 (CKBD16): 	    0.1309
* 		Highest Leakage Power:    FE_OCPC2325_sa30_sr_3_ (BUFFD16): 	 0.0002477
* 		Total Cap: 	1.04832e-10 F
* 		Total instances in design: 13656
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1279.09MB/1279.09MB)

*** Finished Leakage Power Optimization (cpu=0:01:18, real=0:01:21, mem=1491.86M, totSessionCpu=1:12:59).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 473
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 473
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:13:00 mem=1491.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 13949,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.9 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/.AAE_u65aKa/.AAE_10210/waveform.data...
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 13949,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:11.0 totSessionCpu=0:00:28.0 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.0 real=0:00:12.0 totSessionCpu=0:00:28.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.7 real=0:00:13.0 totSessionCpu=0:00:28.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/coe_eosdata_Fa3Gfu/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:10.0 real=0:00:13.0 totSessionCpu=1:13:10 mem=1491.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1491.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1499.9M
Loading timing data from /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/coe_eosdata_Fa3Gfu/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1499.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1499.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1499.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.065  |  0.065  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.807%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:27, real = 0:02:34, mem = 1499.9M, totSessionCpu=1:13:12 **
*info: Run optDesign holdfix with 1 thread.
Info: 12 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.003 ns
Total 0 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: 0.0027
        slack threshold: 1.4227
GigaOpt: 22 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 418 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.003 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 0.0027
        slack threshold: 1.4227
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 418 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1613.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1613.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1613.4M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1613.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.079  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.807%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1613.4M
**optDesign ... cpu = 0:02:32, real = 0:02:39, mem = 1437.7M, totSessionCpu=1:13:17 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Jan 29 19:24:15 2020
#
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST us31/FE_RC_5469_0 connects to NET us31/FE_RN_3263_0 at location ( 53.900 27.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us31/FE_RN_3263_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us31/U41_dup connects to NET us31/FE_RN_20 at location ( 54.900 32.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C1 of INST us31/FE_RC_4467_0 connects to NET us31/FE_RN_20 at location ( 28.100 30.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us31/FE_RN_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST us23/U377 connects to NET us23/FE_RN_24 at location ( 74.900 189.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us23/FE_RN_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us20/FE_RC_5392_0 connects to NET us20/FE_RN_3244_0 at location ( 66.100 29.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us20/FE_RN_3244_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST us20/FE_RC_5392_0 connects to NET us20/FE_RN_3243_0 at location ( 66.300 29.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us20/FE_RN_3243_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us20/FE_RC_5392_0 connects to NET us20/FE_RN_3242_0 at location ( 65.700 28.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us20/FE_RN_3242_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us13/U5_dup connects to NET us13/FE_RN_20 at location ( 30.300 57.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us13/FE_RN_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST us13/FE_RC_5346_0 connects to NET us13/FE_RN_3228_0 at location ( 45.900 86.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us13/FE_RN_3228_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST u0/FE_RC_5297_0 connects to NET u0/FE_RN_3205_0 at location ( 174.900 151.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u0/FE_RN_3205_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST us22/FE_RC_5275_0 connects to NET us22/FE_RN_3201_0 at location ( 48.700 174.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us22/FE_RN_3201_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us33/FE_RC_5260_0 connects to NET us33/FE_RN_3196_0 at location ( 227.100 37.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us33/FE_RN_3196_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST us33/FE_RC_5260_0 connects to NET us33/FE_RN_3195_0 at location ( 227.300 37.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us33/FE_RN_3195_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us11/FE_RC_2190_0 connects to NET us11/FE_RN_17 at location ( 81.900 237.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us11/FE_RN_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST us10/FE_RC_5231_0 connects to NET us10/FE_RN_3187_0 at location ( 18.500 223.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us10/FE_RN_3187_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us31/FE_RC_5125_0 connects to NET us31/FE_RN_17 at location ( 24.300 27.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us31/FE_RN_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us23/FE_RC_5075_0 connects to NET us23/FE_RN_3122_0 at location ( 84.900 186.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us23/FE_RN_3122_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST u0/u0/FE_RC_5068_0 connects to NET u0/u0/FE_RN_3121_0 at location ( 149.100 134.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u0/u0/FE_RN_3121_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST u0/u0/FE_RC_5068_0 connects to NET u0/u0/FE_RN_3120_0 at location ( 149.300 135.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET u0/u0/FE_RN_3120_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST us11/FE_RC_5021_0 connects to NET us11/FE_RN_3100_0 at location ( 95.100 231.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET us11/FE_RN_3100_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET u0/u2/FE_RN_3082_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 1 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 5
#  Number of instances deleted (including moved) = 4
#  Number of instances resized = 1367
#  Number of instances with same cell size swap = 86
#  Total number of placement changes (moved instances are counted twice) = 1376
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 13947 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#418/13915 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1170.80 (MB), peak = 1298.12 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 104.200 93.800 ) on M1 for NET FE_DBTN1_w3_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 78.955 102.685 ) on M1 for NET FE_DBTN1_w3_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 120.900 104.395 ) on M1 for NET FE_DBTN4_w3_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 50.600 48.380 ) on M1 for NET FE_OCPN1807_sa31_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 79.600 209.000 ) on M1 for NET FE_OCPN1834_sa11_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 98.300 43.100 ) on M1 for NET FE_OCPN2329_sa20_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 59.900 19.765 ) on M1 for NET FE_OCPN2340_sa20_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 59.395 21.845 ) on M1 for NET FE_OCPN2340_sa20_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 76.130 41.485 ) on M1 for NET FE_OCPN2340_sa20_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 141.930 36.115 ) on M1 for NET FE_OCPN2430_sa32_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 98.400 43.400 ) on M1 for NET FE_OCPN2627_sa20_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 62.800 16.200 ) on M1 for NET FE_OCPN2627_sa20_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 55.695 172.900 ) on M1 for NET FE_OCPN2642_sa22_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A4 at ( 145.900 181.900 ) on M1 for NET FE_OFN1014_sa12_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 66.330 73.900 ) on M1 for NET FE_OFN1047_sa02_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 40.960 159.980 ) on M1 for NET FE_OFN1083_sa22_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 52.495 190.900 ) on M1 for NET FE_OFN1083_sa22_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 180.495 235.900 ) on M1 for NET FE_OFN1093_sa00_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 160.295 124.115 ) on M1 for NET FE_OFN1174_w3_20_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 173.500 124.120 ) on M1 for NET FE_OFN1174_w3_20_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#3434 routed nets are extracted.
#    1537 (11.02%) extracted nets are partially routed.
#10481 routed nets are imported.
#34 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 13949.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1537
#
#Start data preparation...
#
#Data preparation is done on Wed Jan 29 19:24:19 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Jan 29 19:24:20 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    67.78%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.47%
#
#  34 nets (0.24%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1170.80 (MB), peak = 1298.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1187.62 (MB), peak = 1298.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.48 (MB), peak = 1298.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 34 (skipped).
#Total number of routable nets = 13915.
#Total number of nets in the design = 13949.
#
#1537 routable nets have only global wires.
#12378 routable nets have only detail routed wires.
#59 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#144 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  9                 50            1478  
#-------------------------------------------------------------------
#        Total                  9                 50            1478  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 34                169           13712  
#-------------------------------------------------------------------
#        Total                 34                169           13712  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.08%)      5(0.07%)   (0.14%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.01%)      5(0.01%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 317438 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2681 um.
#Total wire length on LAYER M2 = 68647 um.
#Total wire length on LAYER M3 = 90441 um.
#Total wire length on LAYER M4 = 69330 um.
#Total wire length on LAYER M5 = 51092 um.
#Total wire length on LAYER M6 = 18466 um.
#Total wire length on LAYER M7 = 9333 um.
#Total wire length on LAYER M8 = 7449 um.
#Total number of vias = 118467
#Total number of multi-cut vias = 82535 ( 69.7%)
#Total number of single cut vias = 35932 ( 30.3%)
#Up-Via Summary (total 118467):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32411 ( 67.3%)     15714 ( 32.7%)      48125
#  Metal 2        2713 (  6.7%)     37980 ( 93.3%)      40693
#  Metal 3         576 (  3.4%)     16359 ( 96.6%)      16935
#  Metal 4         134 (  1.6%)      8482 ( 98.4%)       8616
#  Metal 5          19 (  0.7%)      2563 ( 99.3%)       2582
#  Metal 6          49 (  5.7%)       818 ( 94.3%)        867
#  Metal 7          30 (  4.6%)       619 ( 95.4%)        649
#-----------------------------------------------------------
#                35932 ( 30.3%)     82535 ( 69.7%)     118467 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1185.48 (MB), peak = 1298.12 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.93 (MB), peak = 1298.12 (MB)
#Start Track Assignment.
#Done with 149 horizontal wires in 1 hboxes and 74 vertical wires in 1 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 317625 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2799 um.
#Total wire length on LAYER M2 = 68662 um.
#Total wire length on LAYER M3 = 90487 um.
#Total wire length on LAYER M4 = 69331 um.
#Total wire length on LAYER M5 = 51093 um.
#Total wire length on LAYER M6 = 18466 um.
#Total wire length on LAYER M7 = 9336 um.
#Total wire length on LAYER M8 = 7451 um.
#Total number of vias = 118426
#Total number of multi-cut vias = 82535 ( 69.7%)
#Total number of single cut vias = 35891 ( 30.3%)
#Up-Via Summary (total 118426):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32395 ( 67.3%)     15714 ( 32.7%)      48109
#  Metal 2        2690 (  6.6%)     37980 ( 93.4%)      40670
#  Metal 3         575 (  3.4%)     16359 ( 96.6%)      16934
#  Metal 4         133 (  1.5%)      8482 ( 98.5%)       8615
#  Metal 5          19 (  0.7%)      2563 ( 99.3%)       2582
#  Metal 6          49 (  5.7%)       818 ( 94.3%)        867
#  Metal 7          30 (  4.6%)       619 ( 95.4%)        649
#-----------------------------------------------------------
#                35891 ( 30.3%)     82535 ( 69.7%)     118426 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1214.73 (MB), peak = 1298.12 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 43.99 (MB)
#Total memory = 1214.73 (MB)
#Peak memory = 1298.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.2% of the total area was rechecked for DRC, and 71.0% required routing.
#    number of violations = 223
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   AdjCut   Totals
#	M1           47       10       18       25       26        0        1      127
#	M2           39       29       21        0        1        3        0       93
#	M3            1        1        0        0        0        0        0        2
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	Totals       87       40       40       25       27        3        1      223
#1372 out of 13656 instances need to be verified(marked ipoed).
#66.3% of the total area is being checked for drcs
#66.3% of the total area was checked
#    number of violations = 574
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          190       37       80      118       28        0        7      460
#	M2           42       36       28        0        1        3        0      110
#	M3            1        1        0        0        0        0        0        2
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        2        0        0        0        0        2
#	Totals      233       74      110      118       29        3        7      574
#cpu time = 00:01:17, elapsed time = 00:01:19, memory = 1233.87 (MB), peak = 1298.12 (MB)
#start 1st optimization iteration ...
#    number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1            0        7        1        0        0        0        8
#	M2            5        2       16        4        1        3       31
#	M3            0        1        0        0        0        0        1
#	Totals        5       10       17        4        1        3       40
#    number of process antenna violations = 3
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1213.06 (MB), peak = 1298.12 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        0        1
#	M2            0        1        1
#	Totals        1        1        2
#    number of process antenna violations = 3
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1208.96 (MB), peak = 1298.12 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1203.40 (MB), peak = 1298.12 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            0        0
#	M8            1        1
#	Totals        1        1
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.73 (MB), peak = 1298.12 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.34 (MB), peak = 1298.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 316403 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2715 um.
#Total wire length on LAYER M2 = 67661 um.
#Total wire length on LAYER M3 = 90723 um.
#Total wire length on LAYER M4 = 69391 um.
#Total wire length on LAYER M5 = 50564 um.
#Total wire length on LAYER M6 = 18434 um.
#Total wire length on LAYER M7 = 9396 um.
#Total wire length on LAYER M8 = 7520 um.
#Total number of vias = 121252
#Total number of multi-cut vias = 74928 ( 61.8%)
#Total number of single cut vias = 46324 ( 38.2%)
#Up-Via Summary (total 121252):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34241 ( 70.7%)     14196 ( 29.3%)      48437
#  Metal 2        7506 ( 17.9%)     34518 ( 82.1%)      42024
#  Metal 3        2894 ( 16.4%)     14794 ( 83.6%)      17688
#  Metal 4        1171 ( 13.3%)      7657 ( 86.7%)       8828
#  Metal 5         225 (  8.4%)      2446 ( 91.6%)       2671
#  Metal 6         151 ( 16.7%)       753 ( 83.3%)        904
#  Metal 7         136 ( 19.4%)       564 ( 80.6%)        700
#-----------------------------------------------------------
#                46324 ( 38.2%)     74928 ( 61.8%)     121252 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:56
#Elapsed time = 00:01:59
#Increased memory = -25.26 (MB)
#Total memory = 1189.47 (MB)
#Peak memory = 1298.12 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.20 (MB), peak = 1298.12 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 316403 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2715 um.
#Total wire length on LAYER M2 = 67661 um.
#Total wire length on LAYER M3 = 90723 um.
#Total wire length on LAYER M4 = 69391 um.
#Total wire length on LAYER M5 = 50564 um.
#Total wire length on LAYER M6 = 18434 um.
#Total wire length on LAYER M7 = 9396 um.
#Total wire length on LAYER M8 = 7520 um.
#Total number of vias = 121252
#Total number of multi-cut vias = 74928 ( 61.8%)
#Total number of single cut vias = 46324 ( 38.2%)
#Up-Via Summary (total 121252):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34241 ( 70.7%)     14196 ( 29.3%)      48437
#  Metal 2        7506 ( 17.9%)     34518 ( 82.1%)      42024
#  Metal 3        2894 ( 16.4%)     14794 ( 83.6%)      17688
#  Metal 4        1171 ( 13.3%)      7657 ( 86.7%)       8828
#  Metal 5         225 (  8.4%)      2446 ( 91.6%)       2671
#  Metal 6         151 ( 16.7%)       753 ( 83.3%)        904
#  Metal 7         136 ( 19.4%)       564 ( 80.6%)        700
#-----------------------------------------------------------
#                46324 ( 38.2%)     74928 ( 61.8%)     121252 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 29 19:26:26 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.20 (MB), peak = 1298.12 (MB)
#
#Start Post Route Wire Spread.
#Done with 1323 horizontal wires in 2 hboxes and 1340 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 317240 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2716 um.
#Total wire length on LAYER M2 = 67729 um.
#Total wire length on LAYER M3 = 90887 um.
#Total wire length on LAYER M4 = 69663 um.
#Total wire length on LAYER M5 = 50799 um.
#Total wire length on LAYER M6 = 18509 um.
#Total wire length on LAYER M7 = 9403 um.
#Total wire length on LAYER M8 = 7534 um.
#Total number of vias = 121252
#Total number of multi-cut vias = 74928 ( 61.8%)
#Total number of single cut vias = 46324 ( 38.2%)
#Up-Via Summary (total 121252):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34241 ( 70.7%)     14196 ( 29.3%)      48437
#  Metal 2        7506 ( 17.9%)     34518 ( 82.1%)      42024
#  Metal 3        2894 ( 16.4%)     14794 ( 83.6%)      17688
#  Metal 4        1171 ( 13.3%)      7657 ( 86.7%)       8828
#  Metal 5         225 (  8.4%)      2446 ( 91.6%)       2671
#  Metal 6         151 ( 16.7%)       753 ( 83.3%)        904
#  Metal 7         136 ( 19.4%)       564 ( 80.6%)        700
#-----------------------------------------------------------
#                46324 ( 38.2%)     74928 ( 61.8%)     121252 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1224.41 (MB), peak = 1298.12 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 317240 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2716 um.
#Total wire length on LAYER M2 = 67729 um.
#Total wire length on LAYER M3 = 90887 um.
#Total wire length on LAYER M4 = 69663 um.
#Total wire length on LAYER M5 = 50799 um.
#Total wire length on LAYER M6 = 18509 um.
#Total wire length on LAYER M7 = 9403 um.
#Total wire length on LAYER M8 = 7534 um.
#Total number of vias = 121252
#Total number of multi-cut vias = 74928 ( 61.8%)
#Total number of single cut vias = 46324 ( 38.2%)
#Up-Via Summary (total 121252):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34241 ( 70.7%)     14196 ( 29.3%)      48437
#  Metal 2        7506 ( 17.9%)     34518 ( 82.1%)      42024
#  Metal 3        2894 ( 16.4%)     14794 ( 83.6%)      17688
#  Metal 4        1171 ( 13.3%)      7657 ( 86.7%)       8828
#  Metal 5         225 (  8.4%)      2446 ( 91.6%)       2671
#  Metal 6         151 ( 16.7%)       753 ( 83.3%)        904
#  Metal 7         136 ( 19.4%)       564 ( 80.6%)        700
#-----------------------------------------------------------
#                46324 ( 38.2%)     74928 ( 61.8%)     121252 
#
#
#Start Post Route via swapping..
#77.25% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:16, elapsed time = 00:00:17, memory = 1192.18 (MB), peak = 1298.12 (MB)
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:19, memory = 1192.51 (MB), peak = 1298.12 (MB)
#CELL_VIEW aes_cipher_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 34
#Total wire length = 317240 um.
#Total half perimeter of net bounding box = 268361 um.
#Total wire length on LAYER M1 = 2716 um.
#Total wire length on LAYER M2 = 67729 um.
#Total wire length on LAYER M3 = 90887 um.
#Total wire length on LAYER M4 = 69663 um.
#Total wire length on LAYER M5 = 50799 um.
#Total wire length on LAYER M6 = 18509 um.
#Total wire length on LAYER M7 = 9403 um.
#Total wire length on LAYER M8 = 7534 um.
#Total number of vias = 121252
#Total number of multi-cut vias = 85348 ( 70.4%)
#Total number of single cut vias = 35904 ( 29.6%)
#Up-Via Summary (total 121252):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32251 ( 66.6%)     16186 ( 33.4%)      48437
#  Metal 2        2636 (  6.3%)     39388 ( 93.7%)      42024
#  Metal 3         760 (  4.3%)     16928 ( 95.7%)      17688
#  Metal 4         183 (  2.1%)      8645 ( 97.9%)       8828
#  Metal 5           7 (  0.3%)      2664 ( 99.7%)       2671
#  Metal 6          40 (  4.4%)       864 ( 95.6%)        904
#  Metal 7          27 (  3.9%)       673 ( 96.1%)        700
#-----------------------------------------------------------
#                35904 ( 29.6%)     85348 ( 70.4%)     121252 
#
#detailRoute Statistics:
#Cpu time = 00:02:23
#Elapsed time = 00:02:27
#Increased memory = -23.96 (MB)
#Total memory = 1190.77 (MB)
#Peak memory = 1298.12 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 13949 NETS and 0 SPECIALNETS signatures
#Created 13657 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.77 (MB), peak = 1298.12 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1190.81 (MB), peak = 1298.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:31
#Elapsed time = 00:02:35
#Increased memory = -54.52 (MB)
#Total memory = 1147.71 (MB)
#Peak memory = 1298.12 (MB)
#Number of warnings = 63
#Total number of warnings = 145
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 29 19:26:51 2020
#
**optDesign ... cpu = 0:05:03, real = 0:05:15, mem = 1400.3M, totSessionCpu=1:15:48 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'aes_cipher_top' of instances=13656 and nets=13949 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/aes_cipher_top_10210_ykn4ZW.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1400.3M)
Extracted 10.0011% (CPU Time= 0:00:00.7  MEM= 1449.9M)
Extracted 20.0011% (CPU Time= 0:00:00.9  MEM= 1449.9M)
Extracted 30.0011% (CPU Time= 0:00:01.1  MEM= 1449.9M)
Extracted 40.0011% (CPU Time= 0:00:01.4  MEM= 1449.9M)
Extracted 50.0011% (CPU Time= 0:00:01.5  MEM= 1449.9M)
Extracted 60.0011% (CPU Time= 0:00:01.9  MEM= 1449.9M)
Extracted 70.0011% (CPU Time= 0:00:02.2  MEM= 1453.9M)
Extracted 80.0011% (CPU Time= 0:00:02.5  MEM= 1453.9M)
Extracted 90.0011% (CPU Time= 0:00:03.9  MEM= 1453.9M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 1453.9M)
Number of Extracted Resistors     : 319807
Number of Extracted Ground Cap.   : 309852
Number of Extracted Coupling Cap. : 569944
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1421.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1425.918M)
**optDesign ... cpu = 0:05:09, real = 0:05:21, mem = 1392.2M, totSessionCpu=1:15:54 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 13949,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1458.8 CPU=0:00:08.5 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/.AAE_u65aKa/.AAE_10210/waveform.data...
*** CDM Built up (cpu=0:00:10.3  real=0:00:10.0  mem= 1458.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 13949,  20.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1466.85 CPU=0:00:04.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1466.9M) ***
*** Done Building Timing Graph (cpu=0:00:18.2 real=0:00:19.0 totSessionCpu=1:16:12 mem=1466.9M)
**optDesign ... cpu = 0:05:27, real = 0:05:40, mem = 1403.1M, totSessionCpu=1:16:12 **
*** Timing NOT met, worst failing slack is -0.009
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 12 clock nets excluded from IPO operation.
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 32 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.051 Density 83.81
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.009|   -0.009|  -0.051|   -0.051|    83.81%|   0:00:00.0| 1646.6M|   WC_VIEW|  reg2reg| u0/w_reg_1__18_/D     |
|  -0.009|   -0.009|  -0.051|   -0.051|    83.81%|   0:00:00.0| 1646.6M|   WC_VIEW|  reg2reg| u0/w_reg_1__18_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1646.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1646.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 12 constrained nets 
Layer 7 has 138 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1646.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:32, real = 0:05:45, mem = 1493.6M, totSessionCpu=1:16:17 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1493.59M, totSessionCpu=1:16:18 .
**optDesign ... cpu = 0:05:33, real = 0:05:46, mem = 1493.6M, totSessionCpu=1:16:18 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:34, real = 0:05:47, mem = 1493.6M, totSessionCpu=1:16:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1550.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1550.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 13949,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_10210_ieng6-ece-01.ucsd.edu_kexia_Fpj3bU/.AAE_u65aKa/.AAE_10210/waveform.data...
*** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 13949,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:00:39.4 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-5:0-9.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:11.1, mem=1550.9M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1495.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1495.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  | -0.009  |  0.077  |
|           TNS (ns):| -0.051  | -0.051  |  0.000  |
|    Violating Paths:|   10    |   10    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.065  |  0.065  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.807%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1495.7M
**optDesign ... cpu = 0:05:46, real = 0:06:02, mem = 1493.6M, totSessionCpu=1:16:31 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1493.7M) ***
Saving DEF file ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design route.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile aes_cipher_top.post_route.power.rpt

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.08MB/1200.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.08MB/1200.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.08MB/1200.08MB)

Begin Processing Signal Activity


Starting Activity Propagation
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT)
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT): 10%
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT): 20%
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT): 30%

Finished Activity Propagation
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.22MB/1200.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT)
 ... Calculating switching power
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT): 10%
2020-Jan-29 19:28:08 (2020-Jan-30 03:28:08 GMT): 20%
2020-Jan-29 19:28:09 (2020-Jan-30 03:28:09 GMT): 30%
2020-Jan-29 19:28:09 (2020-Jan-30 03:28:09 GMT): 40%
2020-Jan-29 19:28:09 (2020-Jan-30 03:28:09 GMT): 50%
 ... Calculating internal and leakage power
2020-Jan-29 19:28:09 (2020-Jan-30 03:28:09 GMT): 60%
2020-Jan-29 19:28:10 (2020-Jan-30 03:28:10 GMT): 70%
2020-Jan-29 19:28:11 (2020-Jan-30 03:28:11 GMT): 80%
2020-Jan-29 19:28:11 (2020-Jan-30 03:28:11 GMT): 90%

Finished Calculating power
2020-Jan-29 19:28:12 (2020-Jan-30 03:28:12 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1200.58MB/1200.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.58MB/1200.58MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total)=1200.58MB/1200.58MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.87467071 	   50.4630%
Total Switching Power:       8.33875208 	   47.4157%
Total Leakage Power:         0.37306834 	    2.1213%
Total Power:                17.58649114
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1200.58MB/1200.58MB)


Output file is aes_cipher_top.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell aes_cipher_top.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file aes_cipher_top.post_route.summary.rpt.
