<profile>

<ReportVersion>
<Version>2019.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a35t-cpg236-1</Part>
<TopModelName>kernel</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.342</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>99476</Best-caseLatency>
<Average-caseLatency>99476</Average-caseLatency>
<Worst-caseLatency>99476</Worst-caseLatency>
<Best-caseRealTimeLatency>0.995 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.995 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.995 ms</Worst-caseRealTimeLatency>
<Interval-min>99477</Interval-min>
<Interval-max>99477</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop1>
<TripCount>16</TripCount>
<Latency>90736</Latency>
<IterationLatency>5671</IterationLatency>
<loop1.1>
<TripCount>512</TripCount>
<Latency>5632</Latency>
<IterationLatency>11</IterationLatency>
</loop1.1>
</loop1>
<loop2>
<TripCount>8</TripCount>
<Latency>1720</Latency>
<IterationLatency>215</IterationLatency>
<loop2.1>
<TripCount>16</TripCount>
<Latency>176</Latency>
<IterationLatency>11</IterationLatency>
</loop2.1>
</loop2>
<loop3>
<TripCount>4</TripCount>
<Latency>508</Latency>
<IterationLatency>127</IterationLatency>
<loop3.1>
<TripCount>8</TripCount>
<Latency>88</Latency>
<IterationLatency>11</IterationLatency>
</loop3.1>
</loop3>
<loop4>
<TripCount>2</TripCount>
<Latency>166</Latency>
<IterationLatency>83</IterationLatency>
<loop4.1>
<TripCount>4</TripCount>
<Latency>44</Latency>
<IterationLatency>11</IterationLatency>
</loop4.1>
</loop4>
<loopout>
<TripCount>2</TripCount>
<Latency>22</Latency>
<IterationLatency>11</IterationLatency>
</loopout>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>35</BRAM_18K>
<DSP48E>48</DSP48E>
<FF>17298</FF>
<LUT>16642</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>100</BRAM_18K>
<DSP48E>90</DSP48E>
<FF>41600</FF>
<LUT>20800</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>kernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>kernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>kernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>kernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>kernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>kernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>op_dout</name>
<Object>op</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>op_empty_n</name>
<Object>op</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>op_read</name>
<Object>op</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>res</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
<RtlPorts>
<name>res_ap_vld</name>
<Object>res</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
