#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  2 17:18:49 2024
# Process ID: 31824
# Current directory: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1
# Command line: vivado.exe -log design_1_cnn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl
# Log file: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.vds
# Journal file: C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W14_6'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 832.301 ; gain = 176.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state2 bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state3 bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state4 bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state5 bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state6 bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state7 bound to: 64 - type: integer 
	Parameter ap_ST_fsm_state8 bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state9 bound to: 256 - type: integer 
	Parameter ap_ST_fsm_state10 bound to: 512 - type: integer 
	Parameter ap_ST_fsm_state11 bound to: 1024 - type: integer 
	Parameter ap_ST_fsm_state12 bound to: 2048 - type: integer 
	Parameter ap_ST_fsm_state13 bound to: 4096 - type: integer 
	Parameter ap_ST_fsm_state14 bound to: 8192 - type: integer 
	Parameter ap_ST_fsm_state15 bound to: 16384 - type: integer 
	Parameter ap_ST_fsm_state16 bound to: 32768 - type: integer 
	Parameter ap_ST_fsm_state17 bound to: 65536 - type: integer 
	Parameter ap_ST_fsm_state18 bound to: 131072 - type: integer 
	Parameter ap_ST_fsm_state19 bound to: 262144 - type: integer 
	Parameter ap_ST_fsm_state20 bound to: 524288 - type: integer 
	Parameter ap_ST_fsm_state21 bound to: 1048576 - type: integer 
	Parameter ap_ST_fsm_state22 bound to: 2097152 - type: integer 
	Parameter ap_ST_fsm_state23 bound to: 4194304 - type: integer 
	Parameter ap_ST_fsm_state24 bound to: 8388608 - type: integer 
	Parameter ap_ST_fsm_state25 bound to: 16777216 - type: integer 
	Parameter ap_ST_fsm_state26 bound to: 33554432 - type: integer 
	Parameter ap_ST_fsm_state27 bound to: 67108864 - type: integer 
	Parameter ap_ST_fsm_state28 bound to: 134217728 - type: integer 
	Parameter ap_ST_fsm_state29 bound to: 268435456 - type: integer 
	Parameter ap_ST_fsm_state30 bound to: 536870912 - type: integer 
	Parameter ap_ST_fsm_state31 bound to: 1073741824 - type: integer 
	Parameter ap_ST_fsm_state32 bound to: -2147483648 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_weighmb6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_weighmb6.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 20000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_weighmb6_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_weighmb6.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_weighmb6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_weighmb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_weighmb6_rom' (1#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_weighmb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_weighmb6' (2#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_weighmb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_bias_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_bias_V.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_bias_V_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_bias_V.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_bias_V.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_bias_V_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_bias_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_bias_V_rom' (3#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_bias_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_bias_V' (4#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_bias_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weighncg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_weighncg.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 1500 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weighncg_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_weighncg.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1500 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_weighncg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_weighncg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weighncg_rom' (5#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_weighncg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weighncg' (6#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_weighncg.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_bias_V.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_V_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_bias_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_bias_V.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_bias_V_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_bias_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_V_rom' (7#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_bias_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_V' (8#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_bias_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_weiocq' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_weiocq.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_weiocq_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_weiocq.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_out_weiocq_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_weiocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_weiocq_rom' (9#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_weiocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_weiocq' (10#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_weiocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_biapcA' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_biapcA.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_out_biapcA_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_biapcA.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_biapcA.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_out_biapcA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_biapcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_biapcA_rom' (11#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_biapcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_out_biapcA' (12#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_out_biapcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (13#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_array_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_array_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_array_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_array_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_array_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_array_V_ram' (14#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_array_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_array_V' (15#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_array_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_input_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_input_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_input_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_V_ram' (16#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_input_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_V' (17#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_input_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_out_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 4056 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4056 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_V_ram' (18#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_V' (19#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_1_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_ouqcK' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_1_ouqcK.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1014 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_ouqcK_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_1_ouqcK.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1014 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_1_ouqcK.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_ouqcK_ram' (20#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_1_ouqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_ouqcK' (21#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_1_ouqcK.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_2_out_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1936 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_2_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1936 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_2_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V_ram' (22#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V' (23#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_conv_2_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_ourcU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_2_ourcU.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_ourcU_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_2_ourcU.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_2_ourcU.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_ourcU_ram' (24#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_2_ourcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_ourcU' (25#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_max_pool_2_ourcU.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_out_V.v:40]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_V_ram' (26#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_V' (27#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_1_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_out_V.v:40]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V_ram' (28#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V' (29#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dense_2_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:60]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weifYi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_weifYi.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 864 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weifYi_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_weifYi.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 864 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weifYi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_weifYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weifYi_rom' (30#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_weifYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weifYi' (31#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_weifYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_biag8j' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_biag8j.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_biag8j_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_biag8j.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_biag8j.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_biag8j_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_biag8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_biag8j_rom' (32#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_biag8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_biag8j' (33#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2_conv_2_biag8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dcmp_64ns_64ndEe' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dcmp_64ns_64ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (44#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dcmp_64ns_64ndEe' (45#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_dcmp_64ns_64ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10s_1hbi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_10s_1hbi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10s_1hbi_DSP48_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_10s_1hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10s_1hbi_DSP48_1' (46#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_10s_1hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10s_1hbi' (47#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_10s_1hbi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:895]
INFO: [Synth 8-6155] done synthesizing module 'conv_2' (48#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_weibkb.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_weibkb_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_weibkb.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_weibkb.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_weibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb_rom' (49#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_weibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_weibkb' (50#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_weibkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_biacud' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_biacud.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1_conv_1_biacud_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_biacud.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_biacud.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_biacud_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_biacud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_biacud_rom' (51#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_biacud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1_conv_1_biacud' (52#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1_conv_1_biacud.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_9eOg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_14s_9eOg.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14s_9eOg_DSP48_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_14s_9eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_9eOg_DSP48_0' (53#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_14s_9eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14s_9eOg' (54#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mul_mul_14s_9eOg.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:832]
INFO: [Synth 8-6155] done synthesizing module 'conv_1' (55#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'soft_max' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/soft_max.v:10]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b10000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/soft_max.v:89]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:36]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_f_x_lsibs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_f_x_lsibs.v:39]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_f_x_lsibs_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_f_x_lsibs.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_f_x_lsibs.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_f_x_lsibs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_f_x_lsibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_f_x_lsibs_rom' (56#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_f_x_lsibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_f_x_lsibs' (57#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_f_x_lsibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_jbC' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_jbC.v:39]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_jbC_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_jbC.v:6]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_jbC.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_jbC_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_jbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_jbC_rom' (58#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_jbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_jbC' (59#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_jbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_kbM' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_kbM.v:39]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp_15_7_s_exp_x_kbM_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_kbM.v:6]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_kbM.v:18]
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_kbM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_kbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_kbM_rom' (60#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_kbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s_exp_x_kbM' (61#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s_exp_x_kbM.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:440]
INFO: [Synth 8-6155] done synthesizing module 'exp_15_7_s' (62#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_sdiv_22ns_14slbW' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 26 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_sdiv_22ns_14slbW_div' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:87]
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_sdiv_22ns_14slbW_div_u' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:7]
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter cal_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_sdiv_22ns_14slbW_div_u' (63#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sdiv_22ns_14slbW_div' (64#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sdiv_22ns_14slbW' (65#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/soft_max.v:554]
INFO: [Synth 8-6155] done synthesizing module 'soft_max' (66#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/soft_max.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:424]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_1' (67#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:408]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_2' (68#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'flat' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/flat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/flat.v:53]
INFO: [Synth 8-6155] done synthesizing module 'flat' (69#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/flat.v:10]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64sc4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_fpext_32ns_64sc4.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (74#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64sc4' (75#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_fpext_32ns_64sc4.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9stde' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9stde.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9stde_DSP48_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9stde.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9stde_DSP48_2' (76#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9stde.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9stde' (77#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9stde.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9sudo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9sudo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_9sudo_DSP48_3' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9sudo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9sudo_DSP48_3' (78#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9sudo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_9sudo' (79#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_9sudo.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_13vdy' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_13vdy.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_13vdy_DSP48_4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_13vdy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_13vdy_DSP48_4' (80#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_13vdy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_13vdy' (81#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_mac_muladd_13vdy.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2306]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2308]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:2386]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (82#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnn_0_0' (83#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 984.340 ; gain = 328.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 984.340 ; gain = 328.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 984.340 ; gain = 328.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1073.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1085.188 ; gain = 11.863
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1085.188 ; gain = 429.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1085.188 ; gain = 429.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1085.188 ; gain = 429.543
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'zext_ln203_10_reg_1063_reg[4:0]' into 'zext_ln26_reg_1058_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:400]
INFO: [Synth 8-4471] merging register 'sub_ln1117_reg_1109_reg[0:0]' into 'sub_ln1116_1_reg_1104_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:630]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1117_reg_1109_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:446]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1116_1_reg_1104_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_2.v:445]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln203_14_reg_996_reg[2:0]' into 'zext_ln23_reg_991_reg[2:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:363]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln203_reg_978_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:408]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1117_reg_1019_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/conv_1.v:402]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:424]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/exp_15_7_s.v:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn_sdiv_22ns_14slbW.v:42]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln13_2_reg_423_reg[2:0]' into 'zext_ln13_reg_418_reg[2:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:252]
INFO: [Synth 8-4471] merging register 'shl_ln2_reg_454_reg[0:0]' into 'shl_ln_reg_441_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:402]
INFO: [Synth 8-4471] merging register 'mul_ln1494_reg_467_reg[0:0]' into 'shl_ln_reg_441_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_1.v:362]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln13_1_reg_386_reg[4:0]' into 'zext_ln13_reg_381_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:240]
INFO: [Synth 8-4471] merging register 'shl_ln1_reg_417_reg[0:0]' into 'shl_ln_reg_399_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1494_reg_430_reg' and it is trimmed from '8' to '7' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:222]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_404_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/max_pool_2.v:191]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_cast_reg_289_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/flat.v:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln13_3_reg_2003_reg[4:0]' into 'zext_ln14_1_reg_1997_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:1234]
INFO: [Synth 8-4471] merging register 'zext_ln13_reg_1951_reg[5:0]' into 'zext_ln14_reg_1945_reg[5:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:1241]
INFO: [Synth 8-4471] merging register 'zext_ln46_reg_2050_reg[3:0]' into 'zext_ln48_reg_2044_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:1248]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_8_reg_1911_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:1142]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln203_reg_1898_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/cnn.v:1204]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1085.188 ; gain = 429.543
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64sc4_U30/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64sc4_U30/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64sc4_U30/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64sc4_U30/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64sc4_U30/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64sc4_U30/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_271_reg' and it is trimmed from '6' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.srcs/sources_1/bd/design_1/ipshared/1b34/hdl/verilog/flat.v:164]
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/trunc_ln893_reg_1176_reg[0]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[0]' (FDE) to 'inst/grp_conv_2_fu_734/icmp_ln908_reg_1171_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[1]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/zext_ln203_10_reg_1063_reg[10]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[2]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[3]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[4]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[5]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[6]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[7]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[8]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[9]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[10]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[11]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[12]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[13]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[14]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[15]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[16]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[17]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[18]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[19]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[20]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[21]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[22]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[23]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[24]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[25]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[26]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[27]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[28]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[29]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[30]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/or_ln_reg_1166_reg[31]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[5]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[6]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[7]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[8]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[9]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[10]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[11]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[12]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[13]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[14]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[15]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[16]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[17]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[18]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[19]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[20]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[21]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[22]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[23]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[24]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[25]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[26]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[27]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[28]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[29]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[30]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[31]' (FDE) to 'inst/grp_conv_2_fu_734/sub_ln894_reg_1160_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_734/\icmp_ln908_reg_1171_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_2_fu_772/shl_ln_reg_399_reg[1]' (FDE) to 'inst/grp_max_pool_2_fu_772/add_ln203_reg_404_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pool_2_fu_772/shl_ln_reg_399_reg[2]' (FDE) to 'inst/grp_max_pool_2_fu_772/add_ln203_reg_404_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/zext_ln14_reg_1045_reg[0]' (FDR) to 'inst/grp_conv_2_fu_734/zext_ln14_reg_1045_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/zext_ln14_reg_1045_reg[1]' (FDR) to 'inst/grp_conv_2_fu_734/zext_ln14_reg_1045_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/zext_ln14_reg_1045_reg[2]' (FDR) to 'inst/grp_conv_2_fu_734/zext_ln14_reg_1045_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_734/\zext_ln14_reg_1045_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_734/\icmp_ln924_reg_1186_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[63]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[57]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[56]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[58]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[59]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[60]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[5]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[0]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[1]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[2]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[3]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[4]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[11]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[6]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[7]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[8]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[9]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[10]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[17]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[12]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[13]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[14]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[15]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[16]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[23]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[18]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[19]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[20]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[21]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[22]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[29]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[24]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[25]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[26]' (FD) to 'inst/grp_conv_2_fu_734/cnn_dcmp_64ns_64ndEe_U11/din1_buf1_reg[62]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_734/\cnn_dcmp_64ns_64ndEe_U11/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_744/\icmp_ln908_reg_1086_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_fpext_32ns_64sc4_U30/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_1_fu_744/\icmp_ln924_reg_1101_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_1_fu_744/\cnn_dcmp_64ns_64ndEe_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_744/\zext_ln203_14_reg_996_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_flat_fu_778/\tmp_15_cast_reg_289_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_2_fu_772/\zext_ln13_1_reg_386_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pool_1_fu_766/\zext_ln13_2_reg_423_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_734/\sub_ln1116_1_reg_1104_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_754/\grp_exp_15_7_s_fu_135/f_x_lsb_table_V_U/exp_15_7_s_f_x_lsibs_rom_U/q0_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_soft_max_fu_754/\grp_exp_15_7_s_fu_135/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_754/\cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_CRTL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\icmp_ln958_reg_2127_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln70_reg_2091_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_fpext_32ns_64sc4_U30/\dout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_754/\cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/dividend0_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_soft_max_fu_754/\cnn_sdiv_22ns_14slbW_U26/cnn_sdiv_22ns_14slbW_div_U/cnn_sdiv_22ns_14slbW_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_734/\sub_ln894_reg_1160_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_744/\sub_ln894_reg_1075_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_744/\sext_ln1116_reg_1014_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_734/\sext_ln1116_reg_1081_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sub_ln944_reg_2116_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_2_fu_734/\cnn_dcmp_64ns_64ndEe_U11/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_conv_1_fu_744/\cnn_dcmp_64ns_64ndEe_U1/din0_buf1_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:40 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_4_1/conv_1_input_V_U/cnn_conv_1_input_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_2/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_2/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_4/max_pool_1_out_V_U/cnn_max_pool_1_ouqcK_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_5/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_7/max_pool_2_out_V_U/cnn_max_pool_2_ourcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_4_8/flat_array_V_U/cnn_max_pool_2_ourcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:22 ; elapsed = 00:03:48 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:23 ; elapsed = 00:03:49 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_input_V_U/cnn_conv_1_input_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_1_out_V_U/cnn_conv_1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool_1_out_V_U/cnn_max_pool_1_ouqcK_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/conv_2_out_V_U/cnn_conv_2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool_2_out_V_U/cnn_max_pool_2_ourcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/flat_array_V_U/cnn_max_pool_2_ourcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:03:52 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_conv_2_fu_734/sub_ln894_reg_1160_reg[3] is being inverted and renamed to grp_conv_2_fu_734/sub_ln894_reg_1160_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_744/sub_ln894_reg_1075_reg[3] is being inverted and renamed to grp_conv_1_fu_744/sub_ln894_reg_1075_reg[3]_inv.
INFO: [Synth 8-5365] Flop sub_ln944_reg_2116_reg[2] is being inverted and renamed to sub_ln944_reg_2116_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:27 ; elapsed = 00:03:53 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:27 ; elapsed = 00:03:53 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:03:54 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:27 ; elapsed = 00:03:54 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:03:54 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:28 ; elapsed = 00:03:54 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   172|
|2     |DSP48E1    |     5|
|3     |DSP48E1_1  |     6|
|4     |LUT1       |   166|
|5     |LUT2       |   559|
|6     |LUT3       |   408|
|7     |LUT4       |   388|
|8     |LUT5       |   443|
|9     |LUT6       |  3877|
|10    |MUXCY      |   120|
|11    |MUXF7      |  1607|
|12    |MUXF8      |   732|
|13    |RAM16X1S   |    80|
|14    |RAM32X1S   |    13|
|15    |RAMB18E1   |     4|
|16    |RAMB36E1   |     2|
|17    |RAMB36E1_1 |     1|
|18    |SRLC32E    |     2|
|19    |FDRE       |  1427|
|20    |FDSE       |    35|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:28 ; elapsed = 00:03:54 . Memory (MB): peak = 1827.691 ; gain = 1172.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:12 ; elapsed = 00:03:50 . Memory (MB): peak = 1827.691 ; gain = 1071.199
Synthesis Optimization Complete : Time (s): cpu = 00:03:28 ; elapsed = 00:03:54 . Memory (MB): peak = 1827.691 ; gain = 1172.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1827.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 31 instances
  RAM16X1S => RAM32X1S (RAMS32): 80 instances
  RAM32X1S => RAM32X1S (RAMS32): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
393 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:04:04 . Memory (MB): peak = 1827.691 ; gain = 1441.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1827.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 2fbc52ae855e2b87
INFO: [Coretcl 2-1174] Renamed 97 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1827.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/APDataType/cnn_ap/cnn_ap.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 17:23:05 2024...
