; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -passes="vec-clone" -S < %s | FileCheck %s

; Check code generated from VecClone for val vector variant for optimized LLVM
; Stride should be initially stored to the memory of the arg so that subsequent
; users will get the updated value.

; Function Attrs: mustprogress nofree noinline norecurse nosync nounwind willreturn memory(argmem: read) uwtable
define dso_local noundef i64 @_Z3fooRl(ptr nocapture noundef nonnull readonly align 8 dereferenceable(8) %x) local_unnamed_addr #0 {
;
; CHECK:  define dso_local noundef <8 x i64> @_ZGVbN8L2__Z3fooRl(<8 x ptr> nocapture noundef nonnull readonly align 8 dereferenceable(8) [[X0:%.*]]) local_unnamed_addr #1 {
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[X_EXT0:%.*]] = extractelement <8 x ptr> [[X0]], i64 0
; CHECK-NEXT:    [[ALLOCA_X_SCALAR0:%.*]] = alloca ptr, align 8
; CHECK-NEXT:    store ptr [[X_EXT0]], ptr [[ALLOCA_X_SCALAR0]], align 8
; CHECK-NEXT:    [[VEC_X0:%.*]] = alloca <8 x ptr>, align 64
; CHECK-NEXT:    [[VEC_RETVAL0:%.*]] = alloca <8 x i64>, align 64
; CHECK-NEXT:    store <8 x ptr> [[X0]], ptr [[VEC_X0]], align 64
; CHECK-NEXT:    br label [[SIMD_BEGIN_REGION0:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  simd.begin.region:
; CHECK-NEXT:    [[ENTRY_REGION0:%.*]] = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.SIMDLEN"(i32 8), "QUAL.OMP.LINEAR:TYPED.PTR_TO_PTR"(ptr [[ALLOCA_X_SCALAR0]], i8 0, i32 1, i32 2) ]
; CHECK-NEXT:    br label [[SIMD_LOOP_PREHEADER0:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  simd.loop.preheader:
; CHECK-NEXT:    [[LOAD_ALLOCA_X_SCALAR0:%.*]] = load ptr, ptr [[ALLOCA_X_SCALAR0]], align 8
; CHECK-NEXT:    [[INIT_VAL_LOAD_ALLOCA_X_SCALAR0:%.*]] = load i64, ptr [[LOAD_ALLOCA_X_SCALAR0]], align 4
; CHECK-NEXT:    br label [[SIMD_LOOP_HEADER0:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  simd.loop.header:
; CHECK-NEXT:    [[INDEX0:%.*]] = phi i32 [ 0, [[SIMD_LOOP_PREHEADER0]] ], [ [[INDVAR0:%.*]], [[SIMD_LOOP_LATCH0:%.*]] ]
; CHECK-NEXT:    store i64 [[INIT_VAL_LOAD_ALLOCA_X_SCALAR0]], ptr [[LOAD_ALLOCA_X_SCALAR0]], align 4
; CHECK-NEXT:    [[LOAD_LOAD_ALLOCA_X_SCALAR0:%.*]] = load i64, ptr [[LOAD_ALLOCA_X_SCALAR0]], align 4
; CHECK-NEXT:    [[PHI_CAST0:%.*]] = zext i32 [[INDEX0]] to i64
; CHECK-NEXT:    [[STRIDE_MUL0:%.*]] = mul i64 2, [[PHI_CAST0]]
; CHECK-NEXT:    [[STRIDE_ADD0:%.*]] = add i64 [[LOAD_LOAD_ALLOCA_X_SCALAR0]], [[STRIDE_MUL0]]
; CHECK-NEXT:    store i64 [[STRIDE_ADD0]], ptr [[LOAD_ALLOCA_X_SCALAR0]], align 4
; CHECK-NEXT:    [[TMP0:%.*]] = load i64, ptr [[LOAD_ALLOCA_X_SCALAR0]], align 8
; CHECK-NEXT:    [[ADD0:%.*]] = add nsw i64 [[TMP0]], 1
; CHECK-NEXT:    [[VEC_RETVAL_GEP0:%.*]] = getelementptr i64, ptr [[VEC_RETVAL0]], i32 [[INDEX0]]
; CHECK-NEXT:    store i64 [[ADD0]], ptr [[VEC_RETVAL_GEP0]], align 4
; CHECK-NEXT:    br label [[SIMD_LOOP_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:  simd.loop.latch:
; CHECK-NEXT:    [[INDVAR0]] = add nuw nsw i32 [[INDEX0]], 1
; CHECK-NEXT:    [[VL_COND0:%.*]] = icmp ult i32 [[INDVAR0]], 8
; CHECK-NEXT:    br i1 [[VL_COND0]], label [[SIMD_LOOP_HEADER0]], label [[SIMD_END_REGION0:%.*]], !llvm.loop !0
; CHECK-EMPTY:
; CHECK-NEXT:  simd.end.region:
; CHECK-NEXT:    call void @llvm.directive.region.exit(token [[ENTRY_REGION0]]) [ "DIR.OMP.END.SIMD"() ]
; CHECK-NEXT:    br label [[RETURN0:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  return:
; CHECK-NEXT:    [[VEC_RET0:%.*]] = load <8 x i64>, ptr [[VEC_RETVAL0]], align 64
; CHECK-NEXT:    ret <8 x i64> [[VEC_RET0]]
; CHECK-NEXT:  }
;
entry:
  %0 = load i64, ptr %x, align 8
  %add = add nsw i64 %0, 1
  ret i64 %add
}

attributes #0 = { mustprogress nofree noinline norecurse nosync nounwind willreturn memory(argmem: read) uwtable "approx-func-fp-math"="true" "denormal-fp-math"="preserve-sign,preserve-sign" "frame-pointer"="none" "loopopt-pipeline"="full" "min-legal-vector-width"="0" "no-infs-fp-math"="true" "no-nans-fp-math"="true" "no-signed-zeros-fp-math"="true" "no-trapping-math"="true" "pre_loopopt" "stack-protector-buffer-size"="8" "target-cpu"="skylake-avx512" "target-features"="+adx,+aes,+avx,+avx2,+avx512bw,+avx512cd,+avx512dq,+avx512f,+avx512vl,+bmi,+bmi2,+clflushopt,+clwb,+crc32,+cx16,+cx8,+f16c,+fma,+fsgsbase,+fxsr,+invpcid,+lzcnt,+mmx,+movbe,+pclmul,+pku,+popcnt,+prfchw,+rdrnd,+rdseed,+sahf,+sse,+sse2,+sse3,+sse4.1,+sse4.2,+ssse3,+x87,+xsave,+xsavec,+xsaveopt,+xsaves" "unsafe-fp-math"="true" "vector-variants"="_ZGVbN8L2__Z3fooRl" }
