<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="DMA with separate read and write masters"><meta name="keywords" content="rust, rustlang, rust-lang, dma"><title>rp2040::dma - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../rp2040/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Module dma</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../index.html">rp2040</a></p><div id="sidebar-vars" data-name="dma" data-ty="mod" data-relpath="../"></div><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040</a>::<wbr><a class="mod" href="">dma</a></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040/dma.rs.html#1-2681" title="goto source code">[src]</a></span></h1><div class="docblock"><p>DMA with separate read and write masters</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="ch0_al1_ctrl/index.html" title="rp2040::dma::ch0_al1_ctrl mod">ch0_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 0 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al1_read_addr/index.html" title="rp2040::dma::ch0_al1_read_addr mod">ch0_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 0 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al1_trans_count_trig/index.html" title="rp2040::dma::ch0_al1_trans_count_trig mod">ch0_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 0 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al1_write_addr/index.html" title="rp2040::dma::ch0_al1_write_addr mod">ch0_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 0 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al2_ctrl/index.html" title="rp2040::dma::ch0_al2_ctrl mod">ch0_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 0 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al2_read_addr/index.html" title="rp2040::dma::ch0_al2_read_addr mod">ch0_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 0 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al2_trans_count/index.html" title="rp2040::dma::ch0_al2_trans_count mod">ch0_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 0 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al2_write_addr_trig/index.html" title="rp2040::dma::ch0_al2_write_addr_trig mod">ch0_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 0 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al3_ctrl/index.html" title="rp2040::dma::ch0_al3_ctrl mod">ch0_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 0 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al3_read_addr_trig/index.html" title="rp2040::dma::ch0_al3_read_addr_trig mod">ch0_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 0 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al3_trans_count/index.html" title="rp2040::dma::ch0_al3_trans_count mod">ch0_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 0 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_al3_write_addr/index.html" title="rp2040::dma::ch0_al3_write_addr mod">ch0_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 0 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_ctrl_trig/index.html" title="rp2040::dma::ch0_ctrl_trig mod">ch0_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 0 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_dbg_ctdreq/index.html" title="rp2040::dma::ch0_dbg_ctdreq mod">ch0_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_dbg_tcr/index.html" title="rp2040::dma::ch0_dbg_tcr mod">ch0_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_read_addr/index.html" title="rp2040::dma::ch0_read_addr mod">ch0_read_addr</a></td><td class="docblock-short"><p>DMA Channel 0 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_trans_count/index.html" title="rp2040::dma::ch0_trans_count mod">ch0_trans_count</a></td><td class="docblock-short"><p>DMA Channel 0 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch0_write_addr/index.html" title="rp2040::dma::ch0_write_addr mod">ch0_write_addr</a></td><td class="docblock-short"><p>DMA Channel 0 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al1_ctrl/index.html" title="rp2040::dma::ch1_al1_ctrl mod">ch1_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 1 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al1_read_addr/index.html" title="rp2040::dma::ch1_al1_read_addr mod">ch1_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 1 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al1_trans_count_trig/index.html" title="rp2040::dma::ch1_al1_trans_count_trig mod">ch1_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 1 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al1_write_addr/index.html" title="rp2040::dma::ch1_al1_write_addr mod">ch1_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 1 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al2_ctrl/index.html" title="rp2040::dma::ch1_al2_ctrl mod">ch1_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 1 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al2_read_addr/index.html" title="rp2040::dma::ch1_al2_read_addr mod">ch1_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 1 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al2_trans_count/index.html" title="rp2040::dma::ch1_al2_trans_count mod">ch1_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 1 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al2_write_addr_trig/index.html" title="rp2040::dma::ch1_al2_write_addr_trig mod">ch1_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 1 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al3_ctrl/index.html" title="rp2040::dma::ch1_al3_ctrl mod">ch1_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 1 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al3_read_addr_trig/index.html" title="rp2040::dma::ch1_al3_read_addr_trig mod">ch1_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 1 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al3_trans_count/index.html" title="rp2040::dma::ch1_al3_trans_count mod">ch1_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 1 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_al3_write_addr/index.html" title="rp2040::dma::ch1_al3_write_addr mod">ch1_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 1 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_ctrl_trig/index.html" title="rp2040::dma::ch1_ctrl_trig mod">ch1_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 1 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_dbg_ctdreq/index.html" title="rp2040::dma::ch1_dbg_ctdreq mod">ch1_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_dbg_tcr/index.html" title="rp2040::dma::ch1_dbg_tcr mod">ch1_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_read_addr/index.html" title="rp2040::dma::ch1_read_addr mod">ch1_read_addr</a></td><td class="docblock-short"><p>DMA Channel 1 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_trans_count/index.html" title="rp2040::dma::ch1_trans_count mod">ch1_trans_count</a></td><td class="docblock-short"><p>DMA Channel 1 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch1_write_addr/index.html" title="rp2040::dma::ch1_write_addr mod">ch1_write_addr</a></td><td class="docblock-short"><p>DMA Channel 1 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al1_ctrl/index.html" title="rp2040::dma::ch2_al1_ctrl mod">ch2_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 2 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al1_read_addr/index.html" title="rp2040::dma::ch2_al1_read_addr mod">ch2_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 2 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al1_trans_count_trig/index.html" title="rp2040::dma::ch2_al1_trans_count_trig mod">ch2_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 2 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al1_write_addr/index.html" title="rp2040::dma::ch2_al1_write_addr mod">ch2_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 2 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al2_ctrl/index.html" title="rp2040::dma::ch2_al2_ctrl mod">ch2_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 2 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al2_read_addr/index.html" title="rp2040::dma::ch2_al2_read_addr mod">ch2_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 2 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al2_trans_count/index.html" title="rp2040::dma::ch2_al2_trans_count mod">ch2_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 2 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al2_write_addr_trig/index.html" title="rp2040::dma::ch2_al2_write_addr_trig mod">ch2_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 2 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al3_ctrl/index.html" title="rp2040::dma::ch2_al3_ctrl mod">ch2_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 2 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al3_read_addr_trig/index.html" title="rp2040::dma::ch2_al3_read_addr_trig mod">ch2_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 2 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al3_trans_count/index.html" title="rp2040::dma::ch2_al3_trans_count mod">ch2_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 2 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_al3_write_addr/index.html" title="rp2040::dma::ch2_al3_write_addr mod">ch2_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 2 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_ctrl_trig/index.html" title="rp2040::dma::ch2_ctrl_trig mod">ch2_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 2 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_dbg_ctdreq/index.html" title="rp2040::dma::ch2_dbg_ctdreq mod">ch2_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_dbg_tcr/index.html" title="rp2040::dma::ch2_dbg_tcr mod">ch2_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_read_addr/index.html" title="rp2040::dma::ch2_read_addr mod">ch2_read_addr</a></td><td class="docblock-short"><p>DMA Channel 2 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_trans_count/index.html" title="rp2040::dma::ch2_trans_count mod">ch2_trans_count</a></td><td class="docblock-short"><p>DMA Channel 2 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch2_write_addr/index.html" title="rp2040::dma::ch2_write_addr mod">ch2_write_addr</a></td><td class="docblock-short"><p>DMA Channel 2 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al1_ctrl/index.html" title="rp2040::dma::ch3_al1_ctrl mod">ch3_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 3 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al1_read_addr/index.html" title="rp2040::dma::ch3_al1_read_addr mod">ch3_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 3 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al1_trans_count_trig/index.html" title="rp2040::dma::ch3_al1_trans_count_trig mod">ch3_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 3 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al1_write_addr/index.html" title="rp2040::dma::ch3_al1_write_addr mod">ch3_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 3 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al2_ctrl/index.html" title="rp2040::dma::ch3_al2_ctrl mod">ch3_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 3 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al2_read_addr/index.html" title="rp2040::dma::ch3_al2_read_addr mod">ch3_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 3 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al2_trans_count/index.html" title="rp2040::dma::ch3_al2_trans_count mod">ch3_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 3 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al2_write_addr_trig/index.html" title="rp2040::dma::ch3_al2_write_addr_trig mod">ch3_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 3 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al3_ctrl/index.html" title="rp2040::dma::ch3_al3_ctrl mod">ch3_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 3 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al3_read_addr_trig/index.html" title="rp2040::dma::ch3_al3_read_addr_trig mod">ch3_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 3 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al3_trans_count/index.html" title="rp2040::dma::ch3_al3_trans_count mod">ch3_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 3 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_al3_write_addr/index.html" title="rp2040::dma::ch3_al3_write_addr mod">ch3_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 3 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_ctrl_trig/index.html" title="rp2040::dma::ch3_ctrl_trig mod">ch3_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 3 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_dbg_ctdreq/index.html" title="rp2040::dma::ch3_dbg_ctdreq mod">ch3_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_dbg_tcr/index.html" title="rp2040::dma::ch3_dbg_tcr mod">ch3_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_read_addr/index.html" title="rp2040::dma::ch3_read_addr mod">ch3_read_addr</a></td><td class="docblock-short"><p>DMA Channel 3 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_trans_count/index.html" title="rp2040::dma::ch3_trans_count mod">ch3_trans_count</a></td><td class="docblock-short"><p>DMA Channel 3 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch3_write_addr/index.html" title="rp2040::dma::ch3_write_addr mod">ch3_write_addr</a></td><td class="docblock-short"><p>DMA Channel 3 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al1_ctrl/index.html" title="rp2040::dma::ch4_al1_ctrl mod">ch4_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 4 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al1_read_addr/index.html" title="rp2040::dma::ch4_al1_read_addr mod">ch4_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 4 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al1_trans_count_trig/index.html" title="rp2040::dma::ch4_al1_trans_count_trig mod">ch4_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 4 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al1_write_addr/index.html" title="rp2040::dma::ch4_al1_write_addr mod">ch4_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 4 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al2_ctrl/index.html" title="rp2040::dma::ch4_al2_ctrl mod">ch4_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 4 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al2_read_addr/index.html" title="rp2040::dma::ch4_al2_read_addr mod">ch4_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 4 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al2_trans_count/index.html" title="rp2040::dma::ch4_al2_trans_count mod">ch4_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 4 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al2_write_addr_trig/index.html" title="rp2040::dma::ch4_al2_write_addr_trig mod">ch4_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 4 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al3_ctrl/index.html" title="rp2040::dma::ch4_al3_ctrl mod">ch4_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 4 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al3_read_addr_trig/index.html" title="rp2040::dma::ch4_al3_read_addr_trig mod">ch4_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 4 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al3_trans_count/index.html" title="rp2040::dma::ch4_al3_trans_count mod">ch4_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 4 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_al3_write_addr/index.html" title="rp2040::dma::ch4_al3_write_addr mod">ch4_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 4 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_ctrl_trig/index.html" title="rp2040::dma::ch4_ctrl_trig mod">ch4_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 4 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_dbg_ctdreq/index.html" title="rp2040::dma::ch4_dbg_ctdreq mod">ch4_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_dbg_tcr/index.html" title="rp2040::dma::ch4_dbg_tcr mod">ch4_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_read_addr/index.html" title="rp2040::dma::ch4_read_addr mod">ch4_read_addr</a></td><td class="docblock-short"><p>DMA Channel 4 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_trans_count/index.html" title="rp2040::dma::ch4_trans_count mod">ch4_trans_count</a></td><td class="docblock-short"><p>DMA Channel 4 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch4_write_addr/index.html" title="rp2040::dma::ch4_write_addr mod">ch4_write_addr</a></td><td class="docblock-short"><p>DMA Channel 4 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al1_ctrl/index.html" title="rp2040::dma::ch5_al1_ctrl mod">ch5_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 5 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al1_read_addr/index.html" title="rp2040::dma::ch5_al1_read_addr mod">ch5_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 5 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al1_trans_count_trig/index.html" title="rp2040::dma::ch5_al1_trans_count_trig mod">ch5_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 5 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al1_write_addr/index.html" title="rp2040::dma::ch5_al1_write_addr mod">ch5_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 5 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al2_ctrl/index.html" title="rp2040::dma::ch5_al2_ctrl mod">ch5_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 5 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al2_read_addr/index.html" title="rp2040::dma::ch5_al2_read_addr mod">ch5_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 5 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al2_trans_count/index.html" title="rp2040::dma::ch5_al2_trans_count mod">ch5_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 5 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al2_write_addr_trig/index.html" title="rp2040::dma::ch5_al2_write_addr_trig mod">ch5_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 5 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al3_ctrl/index.html" title="rp2040::dma::ch5_al3_ctrl mod">ch5_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 5 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al3_read_addr_trig/index.html" title="rp2040::dma::ch5_al3_read_addr_trig mod">ch5_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 5 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al3_trans_count/index.html" title="rp2040::dma::ch5_al3_trans_count mod">ch5_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 5 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_al3_write_addr/index.html" title="rp2040::dma::ch5_al3_write_addr mod">ch5_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 5 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_ctrl_trig/index.html" title="rp2040::dma::ch5_ctrl_trig mod">ch5_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 5 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_dbg_ctdreq/index.html" title="rp2040::dma::ch5_dbg_ctdreq mod">ch5_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_dbg_tcr/index.html" title="rp2040::dma::ch5_dbg_tcr mod">ch5_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_read_addr/index.html" title="rp2040::dma::ch5_read_addr mod">ch5_read_addr</a></td><td class="docblock-short"><p>DMA Channel 5 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_trans_count/index.html" title="rp2040::dma::ch5_trans_count mod">ch5_trans_count</a></td><td class="docblock-short"><p>DMA Channel 5 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch5_write_addr/index.html" title="rp2040::dma::ch5_write_addr mod">ch5_write_addr</a></td><td class="docblock-short"><p>DMA Channel 5 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al1_ctrl/index.html" title="rp2040::dma::ch6_al1_ctrl mod">ch6_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 6 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al1_read_addr/index.html" title="rp2040::dma::ch6_al1_read_addr mod">ch6_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 6 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al1_trans_count_trig/index.html" title="rp2040::dma::ch6_al1_trans_count_trig mod">ch6_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 6 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al1_write_addr/index.html" title="rp2040::dma::ch6_al1_write_addr mod">ch6_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 6 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al2_ctrl/index.html" title="rp2040::dma::ch6_al2_ctrl mod">ch6_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 6 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al2_read_addr/index.html" title="rp2040::dma::ch6_al2_read_addr mod">ch6_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 6 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al2_trans_count/index.html" title="rp2040::dma::ch6_al2_trans_count mod">ch6_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 6 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al2_write_addr_trig/index.html" title="rp2040::dma::ch6_al2_write_addr_trig mod">ch6_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 6 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al3_ctrl/index.html" title="rp2040::dma::ch6_al3_ctrl mod">ch6_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 6 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al3_read_addr_trig/index.html" title="rp2040::dma::ch6_al3_read_addr_trig mod">ch6_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 6 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al3_trans_count/index.html" title="rp2040::dma::ch6_al3_trans_count mod">ch6_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 6 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_al3_write_addr/index.html" title="rp2040::dma::ch6_al3_write_addr mod">ch6_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 6 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_ctrl_trig/index.html" title="rp2040::dma::ch6_ctrl_trig mod">ch6_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 6 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_dbg_ctdreq/index.html" title="rp2040::dma::ch6_dbg_ctdreq mod">ch6_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_dbg_tcr/index.html" title="rp2040::dma::ch6_dbg_tcr mod">ch6_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_read_addr/index.html" title="rp2040::dma::ch6_read_addr mod">ch6_read_addr</a></td><td class="docblock-short"><p>DMA Channel 6 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_trans_count/index.html" title="rp2040::dma::ch6_trans_count mod">ch6_trans_count</a></td><td class="docblock-short"><p>DMA Channel 6 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch6_write_addr/index.html" title="rp2040::dma::ch6_write_addr mod">ch6_write_addr</a></td><td class="docblock-short"><p>DMA Channel 6 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al1_ctrl/index.html" title="rp2040::dma::ch7_al1_ctrl mod">ch7_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 7 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al1_read_addr/index.html" title="rp2040::dma::ch7_al1_read_addr mod">ch7_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 7 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al1_trans_count_trig/index.html" title="rp2040::dma::ch7_al1_trans_count_trig mod">ch7_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 7 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al1_write_addr/index.html" title="rp2040::dma::ch7_al1_write_addr mod">ch7_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 7 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al2_ctrl/index.html" title="rp2040::dma::ch7_al2_ctrl mod">ch7_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 7 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al2_read_addr/index.html" title="rp2040::dma::ch7_al2_read_addr mod">ch7_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 7 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al2_trans_count/index.html" title="rp2040::dma::ch7_al2_trans_count mod">ch7_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 7 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al2_write_addr_trig/index.html" title="rp2040::dma::ch7_al2_write_addr_trig mod">ch7_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 7 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al3_ctrl/index.html" title="rp2040::dma::ch7_al3_ctrl mod">ch7_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 7 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al3_read_addr_trig/index.html" title="rp2040::dma::ch7_al3_read_addr_trig mod">ch7_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 7 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al3_trans_count/index.html" title="rp2040::dma::ch7_al3_trans_count mod">ch7_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 7 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_al3_write_addr/index.html" title="rp2040::dma::ch7_al3_write_addr mod">ch7_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 7 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_ctrl_trig/index.html" title="rp2040::dma::ch7_ctrl_trig mod">ch7_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 7 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_dbg_ctdreq/index.html" title="rp2040::dma::ch7_dbg_ctdreq mod">ch7_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_dbg_tcr/index.html" title="rp2040::dma::ch7_dbg_tcr mod">ch7_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_read_addr/index.html" title="rp2040::dma::ch7_read_addr mod">ch7_read_addr</a></td><td class="docblock-short"><p>DMA Channel 7 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_trans_count/index.html" title="rp2040::dma::ch7_trans_count mod">ch7_trans_count</a></td><td class="docblock-short"><p>DMA Channel 7 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch7_write_addr/index.html" title="rp2040::dma::ch7_write_addr mod">ch7_write_addr</a></td><td class="docblock-short"><p>DMA Channel 7 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al1_ctrl/index.html" title="rp2040::dma::ch8_al1_ctrl mod">ch8_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 8 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al1_read_addr/index.html" title="rp2040::dma::ch8_al1_read_addr mod">ch8_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 8 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al1_trans_count_trig/index.html" title="rp2040::dma::ch8_al1_trans_count_trig mod">ch8_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 8 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al1_write_addr/index.html" title="rp2040::dma::ch8_al1_write_addr mod">ch8_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 8 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al2_ctrl/index.html" title="rp2040::dma::ch8_al2_ctrl mod">ch8_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 8 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al2_read_addr/index.html" title="rp2040::dma::ch8_al2_read_addr mod">ch8_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 8 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al2_trans_count/index.html" title="rp2040::dma::ch8_al2_trans_count mod">ch8_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 8 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al2_write_addr_trig/index.html" title="rp2040::dma::ch8_al2_write_addr_trig mod">ch8_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 8 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al3_ctrl/index.html" title="rp2040::dma::ch8_al3_ctrl mod">ch8_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 8 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al3_read_addr_trig/index.html" title="rp2040::dma::ch8_al3_read_addr_trig mod">ch8_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 8 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al3_trans_count/index.html" title="rp2040::dma::ch8_al3_trans_count mod">ch8_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 8 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_al3_write_addr/index.html" title="rp2040::dma::ch8_al3_write_addr mod">ch8_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 8 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_ctrl_trig/index.html" title="rp2040::dma::ch8_ctrl_trig mod">ch8_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 8 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_dbg_ctdreq/index.html" title="rp2040::dma::ch8_dbg_ctdreq mod">ch8_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_dbg_tcr/index.html" title="rp2040::dma::ch8_dbg_tcr mod">ch8_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_read_addr/index.html" title="rp2040::dma::ch8_read_addr mod">ch8_read_addr</a></td><td class="docblock-short"><p>DMA Channel 8 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_trans_count/index.html" title="rp2040::dma::ch8_trans_count mod">ch8_trans_count</a></td><td class="docblock-short"><p>DMA Channel 8 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch8_write_addr/index.html" title="rp2040::dma::ch8_write_addr mod">ch8_write_addr</a></td><td class="docblock-short"><p>DMA Channel 8 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al1_ctrl/index.html" title="rp2040::dma::ch9_al1_ctrl mod">ch9_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 9 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al1_read_addr/index.html" title="rp2040::dma::ch9_al1_read_addr mod">ch9_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 9 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al1_trans_count_trig/index.html" title="rp2040::dma::ch9_al1_trans_count_trig mod">ch9_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 9 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al1_write_addr/index.html" title="rp2040::dma::ch9_al1_write_addr mod">ch9_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 9 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al2_ctrl/index.html" title="rp2040::dma::ch9_al2_ctrl mod">ch9_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 9 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al2_read_addr/index.html" title="rp2040::dma::ch9_al2_read_addr mod">ch9_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 9 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al2_trans_count/index.html" title="rp2040::dma::ch9_al2_trans_count mod">ch9_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 9 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al2_write_addr_trig/index.html" title="rp2040::dma::ch9_al2_write_addr_trig mod">ch9_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 9 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al3_ctrl/index.html" title="rp2040::dma::ch9_al3_ctrl mod">ch9_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 9 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al3_read_addr_trig/index.html" title="rp2040::dma::ch9_al3_read_addr_trig mod">ch9_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 9 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al3_trans_count/index.html" title="rp2040::dma::ch9_al3_trans_count mod">ch9_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 9 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_al3_write_addr/index.html" title="rp2040::dma::ch9_al3_write_addr mod">ch9_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 9 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_ctrl_trig/index.html" title="rp2040::dma::ch9_ctrl_trig mod">ch9_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 9 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_dbg_ctdreq/index.html" title="rp2040::dma::ch9_dbg_ctdreq mod">ch9_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_dbg_tcr/index.html" title="rp2040::dma::ch9_dbg_tcr mod">ch9_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_read_addr/index.html" title="rp2040::dma::ch9_read_addr mod">ch9_read_addr</a></td><td class="docblock-short"><p>DMA Channel 9 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_trans_count/index.html" title="rp2040::dma::ch9_trans_count mod">ch9_trans_count</a></td><td class="docblock-short"><p>DMA Channel 9 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch9_write_addr/index.html" title="rp2040::dma::ch9_write_addr mod">ch9_write_addr</a></td><td class="docblock-short"><p>DMA Channel 9 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al1_ctrl/index.html" title="rp2040::dma::ch10_al1_ctrl mod">ch10_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 10 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al1_read_addr/index.html" title="rp2040::dma::ch10_al1_read_addr mod">ch10_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 10 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al1_trans_count_trig/index.html" title="rp2040::dma::ch10_al1_trans_count_trig mod">ch10_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 10 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al1_write_addr/index.html" title="rp2040::dma::ch10_al1_write_addr mod">ch10_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 10 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al2_ctrl/index.html" title="rp2040::dma::ch10_al2_ctrl mod">ch10_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 10 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al2_read_addr/index.html" title="rp2040::dma::ch10_al2_read_addr mod">ch10_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 10 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al2_trans_count/index.html" title="rp2040::dma::ch10_al2_trans_count mod">ch10_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 10 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al2_write_addr_trig/index.html" title="rp2040::dma::ch10_al2_write_addr_trig mod">ch10_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 10 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al3_ctrl/index.html" title="rp2040::dma::ch10_al3_ctrl mod">ch10_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 10 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al3_read_addr_trig/index.html" title="rp2040::dma::ch10_al3_read_addr_trig mod">ch10_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 10 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al3_trans_count/index.html" title="rp2040::dma::ch10_al3_trans_count mod">ch10_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 10 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_al3_write_addr/index.html" title="rp2040::dma::ch10_al3_write_addr mod">ch10_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 10 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_ctrl_trig/index.html" title="rp2040::dma::ch10_ctrl_trig mod">ch10_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 10 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_dbg_ctdreq/index.html" title="rp2040::dma::ch10_dbg_ctdreq mod">ch10_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_dbg_tcr/index.html" title="rp2040::dma::ch10_dbg_tcr mod">ch10_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_read_addr/index.html" title="rp2040::dma::ch10_read_addr mod">ch10_read_addr</a></td><td class="docblock-short"><p>DMA Channel 10 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_trans_count/index.html" title="rp2040::dma::ch10_trans_count mod">ch10_trans_count</a></td><td class="docblock-short"><p>DMA Channel 10 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch10_write_addr/index.html" title="rp2040::dma::ch10_write_addr mod">ch10_write_addr</a></td><td class="docblock-short"><p>DMA Channel 10 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al1_ctrl/index.html" title="rp2040::dma::ch11_al1_ctrl mod">ch11_al1_ctrl</a></td><td class="docblock-short"><p>Alias for channel 11 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al1_read_addr/index.html" title="rp2040::dma::ch11_al1_read_addr mod">ch11_al1_read_addr</a></td><td class="docblock-short"><p>Alias for channel 11 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al1_trans_count_trig/index.html" title="rp2040::dma::ch11_al1_trans_count_trig mod">ch11_al1_trans_count_trig</a></td><td class="docblock-short"><p>Alias for channel 11 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al1_write_addr/index.html" title="rp2040::dma::ch11_al1_write_addr mod">ch11_al1_write_addr</a></td><td class="docblock-short"><p>Alias for channel 11 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al2_ctrl/index.html" title="rp2040::dma::ch11_al2_ctrl mod">ch11_al2_ctrl</a></td><td class="docblock-short"><p>Alias for channel 11 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al2_read_addr/index.html" title="rp2040::dma::ch11_al2_read_addr mod">ch11_al2_read_addr</a></td><td class="docblock-short"><p>Alias for channel 11 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al2_trans_count/index.html" title="rp2040::dma::ch11_al2_trans_count mod">ch11_al2_trans_count</a></td><td class="docblock-short"><p>Alias for channel 11 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al2_write_addr_trig/index.html" title="rp2040::dma::ch11_al2_write_addr_trig mod">ch11_al2_write_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 11 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al3_ctrl/index.html" title="rp2040::dma::ch11_al3_ctrl mod">ch11_al3_ctrl</a></td><td class="docblock-short"><p>Alias for channel 11 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al3_read_addr_trig/index.html" title="rp2040::dma::ch11_al3_read_addr_trig mod">ch11_al3_read_addr_trig</a></td><td class="docblock-short"><p>Alias for channel 11 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al3_trans_count/index.html" title="rp2040::dma::ch11_al3_trans_count mod">ch11_al3_trans_count</a></td><td class="docblock-short"><p>Alias for channel 11 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_al3_write_addr/index.html" title="rp2040::dma::ch11_al3_write_addr mod">ch11_al3_write_addr</a></td><td class="docblock-short"><p>Alias for channel 11 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_ctrl_trig/index.html" title="rp2040::dma::ch11_ctrl_trig mod">ch11_ctrl_trig</a></td><td class="docblock-short"><p>DMA Channel 11 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_dbg_ctdreq/index.html" title="rp2040::dma::ch11_dbg_ctdreq mod">ch11_dbg_ctdreq</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_dbg_tcr/index.html" title="rp2040::dma::ch11_dbg_tcr mod">ch11_dbg_tcr</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_read_addr/index.html" title="rp2040::dma::ch11_read_addr mod">ch11_read_addr</a></td><td class="docblock-short"><p>DMA Channel 11 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_trans_count/index.html" title="rp2040::dma::ch11_trans_count mod">ch11_trans_count</a></td><td class="docblock-short"><p>DMA Channel 11 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ch11_write_addr/index.html" title="rp2040::dma::ch11_write_addr mod">ch11_write_addr</a></td><td class="docblock-short"><p>DMA Channel 11 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="chan_abort/index.html" title="rp2040::dma::chan_abort mod">chan_abort</a></td><td class="docblock-short"><p>Abort an in-progress transfer sequence on one or more channels</p>
</td></tr><tr class="module-item"><td><a class="mod" href="fifo_levels/index.html" title="rp2040::dma::fifo_levels mod">fifo_levels</a></td><td class="docblock-short"><p>Debug RAF, WAF, TDF levels</p>
</td></tr><tr class="module-item"><td><a class="mod" href="inte0/index.html" title="rp2040::dma::inte0 mod">inte0</a></td><td class="docblock-short"><p>Interrupt Enables for IRQ 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="inte1/index.html" title="rp2040::dma::inte1 mod">inte1</a></td><td class="docblock-short"><p>Interrupt Enables for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="intf0/index.html" title="rp2040::dma::intf0 mod">intf0</a></td><td class="docblock-short"><p>Force Interrupts</p>
</td></tr><tr class="module-item"><td><a class="mod" href="intf1/index.html" title="rp2040::dma::intf1 mod">intf1</a></td><td class="docblock-short"><p>Force Interrupts for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="intr/index.html" title="rp2040::dma::intr mod">intr</a></td><td class="docblock-short"><p>Interrupt Status (raw)</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ints0/index.html" title="rp2040::dma::ints0 mod">ints0</a></td><td class="docblock-short"><p>Interrupt Status for IRQ 0</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ints1/index.html" title="rp2040::dma::ints1 mod">ints1</a></td><td class="docblock-short"><p>Interrupt Status (masked) for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="mod" href="multi_chan_trigger/index.html" title="rp2040::dma::multi_chan_trigger mod">multi_chan_trigger</a></td><td class="docblock-short"><p>Trigger one or more channels simultaneously</p>
</td></tr><tr class="module-item"><td><a class="mod" href="n_channels/index.html" title="rp2040::dma::n_channels mod">n_channels</a></td><td class="docblock-short"><p>The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="sniff_ctrl/index.html" title="rp2040::dma::sniff_ctrl mod">sniff_ctrl</a></td><td class="docblock-short"><p>Sniffer Control</p>
</td></tr><tr class="module-item"><td><a class="mod" href="sniff_data/index.html" title="rp2040::dma::sniff_data mod">sniff_data</a></td><td class="docblock-short"><p>Data accumulator for sniff hardware\n Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="timer0/index.html" title="rp2040::dma::timer0 mod">timer0</a></td><td class="docblock-short"><p>Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="timer1/index.html" title="rp2040::dma::timer1 mod">timer1</a></td><td class="docblock-short"><p>Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="rp2040::dma::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.CH0_AL1_CTRL.html" title="rp2040::dma::CH0_AL1_CTRL type">CH0_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 0 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL1_READ_ADDR.html" title="rp2040::dma::CH0_AL1_READ_ADDR type">CH0_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 0 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH0_AL1_TRANS_COUNT_TRIG type">CH0_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 0 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL1_WRITE_ADDR.html" title="rp2040::dma::CH0_AL1_WRITE_ADDR type">CH0_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 0 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL2_CTRL.html" title="rp2040::dma::CH0_AL2_CTRL type">CH0_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 0 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL2_READ_ADDR.html" title="rp2040::dma::CH0_AL2_READ_ADDR type">CH0_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 0 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL2_TRANS_COUNT.html" title="rp2040::dma::CH0_AL2_TRANS_COUNT type">CH0_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 0 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH0_AL2_WRITE_ADDR_TRIG type">CH0_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 0 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL3_CTRL.html" title="rp2040::dma::CH0_AL3_CTRL type">CH0_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 0 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH0_AL3_READ_ADDR_TRIG type">CH0_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 0 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL3_TRANS_COUNT.html" title="rp2040::dma::CH0_AL3_TRANS_COUNT type">CH0_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 0 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_AL3_WRITE_ADDR.html" title="rp2040::dma::CH0_AL3_WRITE_ADDR type">CH0_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 0 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_CTRL_TRIG.html" title="rp2040::dma::CH0_CTRL_TRIG type">CH0_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 0 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_DBG_CTDREQ.html" title="rp2040::dma::CH0_DBG_CTDREQ type">CH0_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_DBG_TCR.html" title="rp2040::dma::CH0_DBG_TCR type">CH0_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_READ_ADDR.html" title="rp2040::dma::CH0_READ_ADDR type">CH0_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 0 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_TRANS_COUNT.html" title="rp2040::dma::CH0_TRANS_COUNT type">CH0_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 0 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH0_WRITE_ADDR.html" title="rp2040::dma::CH0_WRITE_ADDR type">CH0_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 0 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL1_CTRL.html" title="rp2040::dma::CH1_AL1_CTRL type">CH1_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 1 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL1_READ_ADDR.html" title="rp2040::dma::CH1_AL1_READ_ADDR type">CH1_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 1 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH1_AL1_TRANS_COUNT_TRIG type">CH1_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 1 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL1_WRITE_ADDR.html" title="rp2040::dma::CH1_AL1_WRITE_ADDR type">CH1_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 1 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL2_CTRL.html" title="rp2040::dma::CH1_AL2_CTRL type">CH1_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 1 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL2_READ_ADDR.html" title="rp2040::dma::CH1_AL2_READ_ADDR type">CH1_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 1 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL2_TRANS_COUNT.html" title="rp2040::dma::CH1_AL2_TRANS_COUNT type">CH1_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 1 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH1_AL2_WRITE_ADDR_TRIG type">CH1_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 1 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL3_CTRL.html" title="rp2040::dma::CH1_AL3_CTRL type">CH1_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 1 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH1_AL3_READ_ADDR_TRIG type">CH1_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 1 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL3_TRANS_COUNT.html" title="rp2040::dma::CH1_AL3_TRANS_COUNT type">CH1_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 1 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_AL3_WRITE_ADDR.html" title="rp2040::dma::CH1_AL3_WRITE_ADDR type">CH1_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 1 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_CTRL_TRIG.html" title="rp2040::dma::CH1_CTRL_TRIG type">CH1_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 1 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_DBG_CTDREQ.html" title="rp2040::dma::CH1_DBG_CTDREQ type">CH1_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_DBG_TCR.html" title="rp2040::dma::CH1_DBG_TCR type">CH1_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_READ_ADDR.html" title="rp2040::dma::CH1_READ_ADDR type">CH1_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 1 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_TRANS_COUNT.html" title="rp2040::dma::CH1_TRANS_COUNT type">CH1_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 1 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH1_WRITE_ADDR.html" title="rp2040::dma::CH1_WRITE_ADDR type">CH1_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 1 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL1_CTRL.html" title="rp2040::dma::CH2_AL1_CTRL type">CH2_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 2 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL1_READ_ADDR.html" title="rp2040::dma::CH2_AL1_READ_ADDR type">CH2_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 2 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH2_AL1_TRANS_COUNT_TRIG type">CH2_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 2 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL1_WRITE_ADDR.html" title="rp2040::dma::CH2_AL1_WRITE_ADDR type">CH2_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 2 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL2_CTRL.html" title="rp2040::dma::CH2_AL2_CTRL type">CH2_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 2 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL2_READ_ADDR.html" title="rp2040::dma::CH2_AL2_READ_ADDR type">CH2_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 2 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL2_TRANS_COUNT.html" title="rp2040::dma::CH2_AL2_TRANS_COUNT type">CH2_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 2 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH2_AL2_WRITE_ADDR_TRIG type">CH2_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 2 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL3_CTRL.html" title="rp2040::dma::CH2_AL3_CTRL type">CH2_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 2 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH2_AL3_READ_ADDR_TRIG type">CH2_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 2 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL3_TRANS_COUNT.html" title="rp2040::dma::CH2_AL3_TRANS_COUNT type">CH2_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 2 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_AL3_WRITE_ADDR.html" title="rp2040::dma::CH2_AL3_WRITE_ADDR type">CH2_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 2 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_CTRL_TRIG.html" title="rp2040::dma::CH2_CTRL_TRIG type">CH2_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 2 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_DBG_CTDREQ.html" title="rp2040::dma::CH2_DBG_CTDREQ type">CH2_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_DBG_TCR.html" title="rp2040::dma::CH2_DBG_TCR type">CH2_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_READ_ADDR.html" title="rp2040::dma::CH2_READ_ADDR type">CH2_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 2 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_TRANS_COUNT.html" title="rp2040::dma::CH2_TRANS_COUNT type">CH2_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 2 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH2_WRITE_ADDR.html" title="rp2040::dma::CH2_WRITE_ADDR type">CH2_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 2 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL1_CTRL.html" title="rp2040::dma::CH3_AL1_CTRL type">CH3_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 3 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL1_READ_ADDR.html" title="rp2040::dma::CH3_AL1_READ_ADDR type">CH3_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 3 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH3_AL1_TRANS_COUNT_TRIG type">CH3_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 3 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL1_WRITE_ADDR.html" title="rp2040::dma::CH3_AL1_WRITE_ADDR type">CH3_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 3 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL2_CTRL.html" title="rp2040::dma::CH3_AL2_CTRL type">CH3_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 3 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL2_READ_ADDR.html" title="rp2040::dma::CH3_AL2_READ_ADDR type">CH3_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 3 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL2_TRANS_COUNT.html" title="rp2040::dma::CH3_AL2_TRANS_COUNT type">CH3_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 3 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH3_AL2_WRITE_ADDR_TRIG type">CH3_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 3 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL3_CTRL.html" title="rp2040::dma::CH3_AL3_CTRL type">CH3_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 3 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH3_AL3_READ_ADDR_TRIG type">CH3_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 3 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL3_TRANS_COUNT.html" title="rp2040::dma::CH3_AL3_TRANS_COUNT type">CH3_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 3 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_AL3_WRITE_ADDR.html" title="rp2040::dma::CH3_AL3_WRITE_ADDR type">CH3_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 3 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_CTRL_TRIG.html" title="rp2040::dma::CH3_CTRL_TRIG type">CH3_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 3 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_DBG_CTDREQ.html" title="rp2040::dma::CH3_DBG_CTDREQ type">CH3_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_DBG_TCR.html" title="rp2040::dma::CH3_DBG_TCR type">CH3_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_READ_ADDR.html" title="rp2040::dma::CH3_READ_ADDR type">CH3_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 3 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_TRANS_COUNT.html" title="rp2040::dma::CH3_TRANS_COUNT type">CH3_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 3 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH3_WRITE_ADDR.html" title="rp2040::dma::CH3_WRITE_ADDR type">CH3_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 3 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL1_CTRL.html" title="rp2040::dma::CH4_AL1_CTRL type">CH4_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 4 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL1_READ_ADDR.html" title="rp2040::dma::CH4_AL1_READ_ADDR type">CH4_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 4 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH4_AL1_TRANS_COUNT_TRIG type">CH4_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 4 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL1_WRITE_ADDR.html" title="rp2040::dma::CH4_AL1_WRITE_ADDR type">CH4_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 4 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL2_CTRL.html" title="rp2040::dma::CH4_AL2_CTRL type">CH4_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 4 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL2_READ_ADDR.html" title="rp2040::dma::CH4_AL2_READ_ADDR type">CH4_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 4 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL2_TRANS_COUNT.html" title="rp2040::dma::CH4_AL2_TRANS_COUNT type">CH4_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 4 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH4_AL2_WRITE_ADDR_TRIG type">CH4_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 4 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL3_CTRL.html" title="rp2040::dma::CH4_AL3_CTRL type">CH4_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 4 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH4_AL3_READ_ADDR_TRIG type">CH4_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 4 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL3_TRANS_COUNT.html" title="rp2040::dma::CH4_AL3_TRANS_COUNT type">CH4_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 4 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_AL3_WRITE_ADDR.html" title="rp2040::dma::CH4_AL3_WRITE_ADDR type">CH4_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 4 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_CTRL_TRIG.html" title="rp2040::dma::CH4_CTRL_TRIG type">CH4_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 4 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_DBG_CTDREQ.html" title="rp2040::dma::CH4_DBG_CTDREQ type">CH4_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_DBG_TCR.html" title="rp2040::dma::CH4_DBG_TCR type">CH4_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_READ_ADDR.html" title="rp2040::dma::CH4_READ_ADDR type">CH4_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 4 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_TRANS_COUNT.html" title="rp2040::dma::CH4_TRANS_COUNT type">CH4_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 4 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH4_WRITE_ADDR.html" title="rp2040::dma::CH4_WRITE_ADDR type">CH4_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 4 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL1_CTRL.html" title="rp2040::dma::CH5_AL1_CTRL type">CH5_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 5 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL1_READ_ADDR.html" title="rp2040::dma::CH5_AL1_READ_ADDR type">CH5_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 5 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH5_AL1_TRANS_COUNT_TRIG type">CH5_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 5 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL1_WRITE_ADDR.html" title="rp2040::dma::CH5_AL1_WRITE_ADDR type">CH5_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 5 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL2_CTRL.html" title="rp2040::dma::CH5_AL2_CTRL type">CH5_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 5 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL2_READ_ADDR.html" title="rp2040::dma::CH5_AL2_READ_ADDR type">CH5_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 5 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL2_TRANS_COUNT.html" title="rp2040::dma::CH5_AL2_TRANS_COUNT type">CH5_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 5 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH5_AL2_WRITE_ADDR_TRIG type">CH5_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 5 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL3_CTRL.html" title="rp2040::dma::CH5_AL3_CTRL type">CH5_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 5 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH5_AL3_READ_ADDR_TRIG type">CH5_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 5 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL3_TRANS_COUNT.html" title="rp2040::dma::CH5_AL3_TRANS_COUNT type">CH5_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 5 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_AL3_WRITE_ADDR.html" title="rp2040::dma::CH5_AL3_WRITE_ADDR type">CH5_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 5 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_CTRL_TRIG.html" title="rp2040::dma::CH5_CTRL_TRIG type">CH5_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 5 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_DBG_CTDREQ.html" title="rp2040::dma::CH5_DBG_CTDREQ type">CH5_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_DBG_TCR.html" title="rp2040::dma::CH5_DBG_TCR type">CH5_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_READ_ADDR.html" title="rp2040::dma::CH5_READ_ADDR type">CH5_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 5 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_TRANS_COUNT.html" title="rp2040::dma::CH5_TRANS_COUNT type">CH5_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 5 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH5_WRITE_ADDR.html" title="rp2040::dma::CH5_WRITE_ADDR type">CH5_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 5 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL1_CTRL.html" title="rp2040::dma::CH6_AL1_CTRL type">CH6_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 6 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL1_READ_ADDR.html" title="rp2040::dma::CH6_AL1_READ_ADDR type">CH6_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 6 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH6_AL1_TRANS_COUNT_TRIG type">CH6_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 6 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL1_WRITE_ADDR.html" title="rp2040::dma::CH6_AL1_WRITE_ADDR type">CH6_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 6 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL2_CTRL.html" title="rp2040::dma::CH6_AL2_CTRL type">CH6_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 6 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL2_READ_ADDR.html" title="rp2040::dma::CH6_AL2_READ_ADDR type">CH6_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 6 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL2_TRANS_COUNT.html" title="rp2040::dma::CH6_AL2_TRANS_COUNT type">CH6_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 6 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH6_AL2_WRITE_ADDR_TRIG type">CH6_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 6 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL3_CTRL.html" title="rp2040::dma::CH6_AL3_CTRL type">CH6_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 6 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH6_AL3_READ_ADDR_TRIG type">CH6_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 6 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL3_TRANS_COUNT.html" title="rp2040::dma::CH6_AL3_TRANS_COUNT type">CH6_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 6 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_AL3_WRITE_ADDR.html" title="rp2040::dma::CH6_AL3_WRITE_ADDR type">CH6_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 6 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_CTRL_TRIG.html" title="rp2040::dma::CH6_CTRL_TRIG type">CH6_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 6 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_DBG_CTDREQ.html" title="rp2040::dma::CH6_DBG_CTDREQ type">CH6_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_DBG_TCR.html" title="rp2040::dma::CH6_DBG_TCR type">CH6_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_READ_ADDR.html" title="rp2040::dma::CH6_READ_ADDR type">CH6_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 6 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_TRANS_COUNT.html" title="rp2040::dma::CH6_TRANS_COUNT type">CH6_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 6 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH6_WRITE_ADDR.html" title="rp2040::dma::CH6_WRITE_ADDR type">CH6_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 6 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL1_CTRL.html" title="rp2040::dma::CH7_AL1_CTRL type">CH7_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 7 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL1_READ_ADDR.html" title="rp2040::dma::CH7_AL1_READ_ADDR type">CH7_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 7 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH7_AL1_TRANS_COUNT_TRIG type">CH7_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 7 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL1_WRITE_ADDR.html" title="rp2040::dma::CH7_AL1_WRITE_ADDR type">CH7_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 7 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL2_CTRL.html" title="rp2040::dma::CH7_AL2_CTRL type">CH7_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 7 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL2_READ_ADDR.html" title="rp2040::dma::CH7_AL2_READ_ADDR type">CH7_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 7 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL2_TRANS_COUNT.html" title="rp2040::dma::CH7_AL2_TRANS_COUNT type">CH7_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 7 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH7_AL2_WRITE_ADDR_TRIG type">CH7_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 7 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL3_CTRL.html" title="rp2040::dma::CH7_AL3_CTRL type">CH7_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 7 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH7_AL3_READ_ADDR_TRIG type">CH7_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 7 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL3_TRANS_COUNT.html" title="rp2040::dma::CH7_AL3_TRANS_COUNT type">CH7_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 7 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_AL3_WRITE_ADDR.html" title="rp2040::dma::CH7_AL3_WRITE_ADDR type">CH7_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 7 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_CTRL_TRIG.html" title="rp2040::dma::CH7_CTRL_TRIG type">CH7_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 7 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_DBG_CTDREQ.html" title="rp2040::dma::CH7_DBG_CTDREQ type">CH7_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_DBG_TCR.html" title="rp2040::dma::CH7_DBG_TCR type">CH7_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_READ_ADDR.html" title="rp2040::dma::CH7_READ_ADDR type">CH7_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 7 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_TRANS_COUNT.html" title="rp2040::dma::CH7_TRANS_COUNT type">CH7_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 7 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH7_WRITE_ADDR.html" title="rp2040::dma::CH7_WRITE_ADDR type">CH7_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 7 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL1_CTRL.html" title="rp2040::dma::CH8_AL1_CTRL type">CH8_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 8 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL1_READ_ADDR.html" title="rp2040::dma::CH8_AL1_READ_ADDR type">CH8_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 8 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH8_AL1_TRANS_COUNT_TRIG type">CH8_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 8 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL1_WRITE_ADDR.html" title="rp2040::dma::CH8_AL1_WRITE_ADDR type">CH8_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 8 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL2_CTRL.html" title="rp2040::dma::CH8_AL2_CTRL type">CH8_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 8 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL2_READ_ADDR.html" title="rp2040::dma::CH8_AL2_READ_ADDR type">CH8_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 8 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL2_TRANS_COUNT.html" title="rp2040::dma::CH8_AL2_TRANS_COUNT type">CH8_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 8 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH8_AL2_WRITE_ADDR_TRIG type">CH8_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 8 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL3_CTRL.html" title="rp2040::dma::CH8_AL3_CTRL type">CH8_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 8 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH8_AL3_READ_ADDR_TRIG type">CH8_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 8 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL3_TRANS_COUNT.html" title="rp2040::dma::CH8_AL3_TRANS_COUNT type">CH8_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 8 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_AL3_WRITE_ADDR.html" title="rp2040::dma::CH8_AL3_WRITE_ADDR type">CH8_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 8 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_CTRL_TRIG.html" title="rp2040::dma::CH8_CTRL_TRIG type">CH8_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 8 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_DBG_CTDREQ.html" title="rp2040::dma::CH8_DBG_CTDREQ type">CH8_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_DBG_TCR.html" title="rp2040::dma::CH8_DBG_TCR type">CH8_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_READ_ADDR.html" title="rp2040::dma::CH8_READ_ADDR type">CH8_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 8 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_TRANS_COUNT.html" title="rp2040::dma::CH8_TRANS_COUNT type">CH8_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 8 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH8_WRITE_ADDR.html" title="rp2040::dma::CH8_WRITE_ADDR type">CH8_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 8 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL1_CTRL.html" title="rp2040::dma::CH9_AL1_CTRL type">CH9_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 9 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL1_READ_ADDR.html" title="rp2040::dma::CH9_AL1_READ_ADDR type">CH9_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 9 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH9_AL1_TRANS_COUNT_TRIG type">CH9_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 9 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL1_WRITE_ADDR.html" title="rp2040::dma::CH9_AL1_WRITE_ADDR type">CH9_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 9 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL2_CTRL.html" title="rp2040::dma::CH9_AL2_CTRL type">CH9_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 9 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL2_READ_ADDR.html" title="rp2040::dma::CH9_AL2_READ_ADDR type">CH9_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 9 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL2_TRANS_COUNT.html" title="rp2040::dma::CH9_AL2_TRANS_COUNT type">CH9_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 9 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH9_AL2_WRITE_ADDR_TRIG type">CH9_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 9 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL3_CTRL.html" title="rp2040::dma::CH9_AL3_CTRL type">CH9_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 9 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH9_AL3_READ_ADDR_TRIG type">CH9_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 9 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL3_TRANS_COUNT.html" title="rp2040::dma::CH9_AL3_TRANS_COUNT type">CH9_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 9 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_AL3_WRITE_ADDR.html" title="rp2040::dma::CH9_AL3_WRITE_ADDR type">CH9_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 9 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_CTRL_TRIG.html" title="rp2040::dma::CH9_CTRL_TRIG type">CH9_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 9 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_DBG_CTDREQ.html" title="rp2040::dma::CH9_DBG_CTDREQ type">CH9_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_DBG_TCR.html" title="rp2040::dma::CH9_DBG_TCR type">CH9_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_READ_ADDR.html" title="rp2040::dma::CH9_READ_ADDR type">CH9_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 9 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_TRANS_COUNT.html" title="rp2040::dma::CH9_TRANS_COUNT type">CH9_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 9 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH9_WRITE_ADDR.html" title="rp2040::dma::CH9_WRITE_ADDR type">CH9_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 9 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL1_CTRL.html" title="rp2040::dma::CH10_AL1_CTRL type">CH10_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 10 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL1_READ_ADDR.html" title="rp2040::dma::CH10_AL1_READ_ADDR type">CH10_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 10 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH10_AL1_TRANS_COUNT_TRIG type">CH10_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 10 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL1_WRITE_ADDR.html" title="rp2040::dma::CH10_AL1_WRITE_ADDR type">CH10_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 10 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL2_CTRL.html" title="rp2040::dma::CH10_AL2_CTRL type">CH10_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 10 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL2_READ_ADDR.html" title="rp2040::dma::CH10_AL2_READ_ADDR type">CH10_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 10 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL2_TRANS_COUNT.html" title="rp2040::dma::CH10_AL2_TRANS_COUNT type">CH10_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 10 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH10_AL2_WRITE_ADDR_TRIG type">CH10_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 10 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL3_CTRL.html" title="rp2040::dma::CH10_AL3_CTRL type">CH10_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 10 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH10_AL3_READ_ADDR_TRIG type">CH10_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 10 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL3_TRANS_COUNT.html" title="rp2040::dma::CH10_AL3_TRANS_COUNT type">CH10_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 10 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_AL3_WRITE_ADDR.html" title="rp2040::dma::CH10_AL3_WRITE_ADDR type">CH10_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 10 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_CTRL_TRIG.html" title="rp2040::dma::CH10_CTRL_TRIG type">CH10_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 10 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_DBG_CTDREQ.html" title="rp2040::dma::CH10_DBG_CTDREQ type">CH10_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_DBG_TCR.html" title="rp2040::dma::CH10_DBG_TCR type">CH10_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_READ_ADDR.html" title="rp2040::dma::CH10_READ_ADDR type">CH10_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 10 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_TRANS_COUNT.html" title="rp2040::dma::CH10_TRANS_COUNT type">CH10_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 10 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH10_WRITE_ADDR.html" title="rp2040::dma::CH10_WRITE_ADDR type">CH10_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 10 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL1_CTRL.html" title="rp2040::dma::CH11_AL1_CTRL type">CH11_AL1_CTRL</a></td><td class="docblock-short"><p>Alias for channel 11 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL1_READ_ADDR.html" title="rp2040::dma::CH11_AL1_READ_ADDR type">CH11_AL1_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 11 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL1_TRANS_COUNT_TRIG.html" title="rp2040::dma::CH11_AL1_TRANS_COUNT_TRIG type">CH11_AL1_TRANS_COUNT_TRIG</a></td><td class="docblock-short"><p>Alias for channel 11 TRANS_COUNT register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL1_WRITE_ADDR.html" title="rp2040::dma::CH11_AL1_WRITE_ADDR type">CH11_AL1_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 11 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL2_CTRL.html" title="rp2040::dma::CH11_AL2_CTRL type">CH11_AL2_CTRL</a></td><td class="docblock-short"><p>Alias for channel 11 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL2_READ_ADDR.html" title="rp2040::dma::CH11_AL2_READ_ADDR type">CH11_AL2_READ_ADDR</a></td><td class="docblock-short"><p>Alias for channel 11 READ_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL2_TRANS_COUNT.html" title="rp2040::dma::CH11_AL2_TRANS_COUNT type">CH11_AL2_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 11 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL2_WRITE_ADDR_TRIG.html" title="rp2040::dma::CH11_AL2_WRITE_ADDR_TRIG type">CH11_AL2_WRITE_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 11 WRITE_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL3_CTRL.html" title="rp2040::dma::CH11_AL3_CTRL type">CH11_AL3_CTRL</a></td><td class="docblock-short"><p>Alias for channel 11 CTRL register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL3_READ_ADDR_TRIG.html" title="rp2040::dma::CH11_AL3_READ_ADDR_TRIG type">CH11_AL3_READ_ADDR_TRIG</a></td><td class="docblock-short"><p>Alias for channel 11 READ_ADDR register\n This is a trigger register (0xc). Writing a nonzero value will\n reload the channel counter and start the channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL3_TRANS_COUNT.html" title="rp2040::dma::CH11_AL3_TRANS_COUNT type">CH11_AL3_TRANS_COUNT</a></td><td class="docblock-short"><p>Alias for channel 11 TRANS_COUNT register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_AL3_WRITE_ADDR.html" title="rp2040::dma::CH11_AL3_WRITE_ADDR type">CH11_AL3_WRITE_ADDR</a></td><td class="docblock-short"><p>Alias for channel 11 WRITE_ADDR register</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_CTRL_TRIG.html" title="rp2040::dma::CH11_CTRL_TRIG type">CH11_CTRL_TRIG</a></td><td class="docblock-short"><p>DMA Channel 11 Control and Status</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_DBG_CTDREQ.html" title="rp2040::dma::CH11_DBG_CTDREQ type">CH11_DBG_CTDREQ</a></td><td class="docblock-short"><p>Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_DBG_TCR.html" title="rp2040::dma::CH11_DBG_TCR type">CH11_DBG_TCR</a></td><td class="docblock-short"><p>Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_READ_ADDR.html" title="rp2040::dma::CH11_READ_ADDR type">CH11_READ_ADDR</a></td><td class="docblock-short"><p>DMA Channel 11 Read Address pointer\n This register updates automatically each time a read completes. The current value is the next address to be read by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_TRANS_COUNT.html" title="rp2040::dma::CH11_TRANS_COUNT type">CH11_TRANS_COUNT</a></td><td class="docblock-short"><p>DMA Channel 11 Transfer Count\n Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).\n\n When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.\n\n Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.\n\n The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CH11_WRITE_ADDR.html" title="rp2040::dma::CH11_WRITE_ADDR type">CH11_WRITE_ADDR</a></td><td class="docblock-short"><p>DMA Channel 11 Write Address pointer\n This register updates automatically each time a write completes. The current value is the next address to be written by this channel.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CHAN_ABORT.html" title="rp2040::dma::CHAN_ABORT type">CHAN_ABORT</a></td><td class="docblock-short"><p>Abort an in-progress transfer sequence on one or more channels</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.FIFO_LEVELS.html" title="rp2040::dma::FIFO_LEVELS type">FIFO_LEVELS</a></td><td class="docblock-short"><p>Debug RAF, WAF, TDF levels</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTE0.html" title="rp2040::dma::INTE0 type">INTE0</a></td><td class="docblock-short"><p>Interrupt Enables for IRQ 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTE1.html" title="rp2040::dma::INTE1 type">INTE1</a></td><td class="docblock-short"><p>Interrupt Enables for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTF0.html" title="rp2040::dma::INTF0 type">INTF0</a></td><td class="docblock-short"><p>Force Interrupts</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTF1.html" title="rp2040::dma::INTF1 type">INTF1</a></td><td class="docblock-short"><p>Force Interrupts for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTR.html" title="rp2040::dma::INTR type">INTR</a></td><td class="docblock-short"><p>Interrupt Status (raw)</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTS0.html" title="rp2040::dma::INTS0 type">INTS0</a></td><td class="docblock-short"><p>Interrupt Status for IRQ 0</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.INTS1.html" title="rp2040::dma::INTS1 type">INTS1</a></td><td class="docblock-short"><p>Interrupt Status (masked) for IRQ 1</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MULTI_CHAN_TRIGGER.html" title="rp2040::dma::MULTI_CHAN_TRIGGER type">MULTI_CHAN_TRIGGER</a></td><td class="docblock-short"><p>Trigger one or more channels simultaneously</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.N_CHANNELS.html" title="rp2040::dma::N_CHANNELS type">N_CHANNELS</a></td><td class="docblock-short"><p>The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SNIFF_CTRL.html" title="rp2040::dma::SNIFF_CTRL type">SNIFF_CTRL</a></td><td class="docblock-short"><p>Sniffer Control</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SNIFF_DATA.html" title="rp2040::dma::SNIFF_DATA type">SNIFF_DATA</a></td><td class="docblock-short"><p>Data accumulator for sniff hardware\n Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TIMER0.html" title="rp2040::dma::TIMER0 type">TIMER0</a></td><td class="docblock-short"><p>Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.TIMER1.html" title="rp2040::dma::TIMER1 type">TIMER1</a></td><td class="docblock-short"><p>Pacing (X/Y) Fractional Timer\n The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040" data-search-js="../../search-index.js"></div>
    <script src="../../main.js"></script></body></html>