[12/17 16:07:40      0s] 
[12/17 16:07:40      0s] Cadence Innovus(TM) Implementation System.
[12/17 16:07:40      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/17 16:07:40      0s] 
[12/17 16:07:40      0s] Version:	v22.33-s094_1, built Fri Aug 25 16:48:21 PDT 2023
[12/17 16:07:40      0s] Options:	
[12/17 16:07:40      0s] Date:		Tue Dec 17 16:07:40 2024
[12/17 16:07:40      0s] Host:		ei-vm-011 (x86_64 w/Linux 4.18.0-553.30.1.el8_10.x86_64) (24cores*24cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[12/17 16:07:40      0s] OS:		Red Hat Enterprise Linux 8.10 (Green Obsidian)
[12/17 16:07:40      0s] 
[12/17 16:07:40      0s] License:
[12/17 16:07:40      0s] 		[16:07:40.434068] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[12/17 16:07:40      0s] 		invs	Innovus Implementation System	22.1	checkout succeeded
[12/17 16:07:40      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/17 16:07:54     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.33-s094_1 (64bit) 08/25/2023 16:48 (Linux 3.10.0-693.el7.x86_64)
[12/17 16:07:56     14s] @(#)CDS: NanoRoute 22.33-s094_1 NR230808-0153/22_13-UB (database version 18.20.615_1) {superthreading v2.20}
[12/17 16:07:56     14s] @(#)CDS: AAE 22.13-s029 (64bit) 08/25/2023 (Linux 3.10.0-693.el7.x86_64)
[12/17 16:07:56     14s] @(#)CDS: CTE 22.13-s030_1 () Aug 22 2023 02:51:11 ( )
[12/17 16:07:56     14s] @(#)CDS: SYNTECH 22.13-s015_1 () Aug 20 2023 22:21:55 ( )
[12/17 16:07:56     14s] @(#)CDS: CPE v22.13-s082
[12/17 16:07:56     14s] @(#)CDS: IQuantus/TQuantus 21.2.2-s211 (64bit) Tue Jun 20 22:12:10 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[12/17 16:07:56     14s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[12/17 16:07:56     14s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[12/17 16:07:56     14s] @(#)CDS: RCDB 11.15.0
[12/17 16:07:56     14s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[12/17 16:07:56     14s] @(#)CDS: IntegrityPlanner-22.13-12028 (22.13) (2023-07-13 13:54:54+0800)
[12/17 16:07:56     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C.

[12/17 16:07:56     14s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[12/17 16:07:57     15s] 
[12/17 16:07:57     15s] **INFO:  MMMC transition support version v31-84 
[12/17 16:07:57     15s] 
[12/17 16:07:57     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/17 16:07:57     15s] <CMD> suppressMessage ENCEXT-2799
[12/17 16:07:57     15s] <CMD> getVersion
[12/17 16:07:57     15s] <CMD> getVersion
[12/17 16:07:57     15s] <CMD> getVersion
[12/17 16:07:57     15s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/17 16:07:58     15s] [INFO] Loading Pegasus 23.11 fill procedures
[12/17 16:07:58     15s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/17 16:07:58     15s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/17 16:07:58     15s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/17 16:07:58     15s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/17 16:07:58     15s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/17 16:07:58     15s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/17 16:07:58     16s] <CMD> win
[12/17 16:07:58     16s] <CMD> set enc_check_rename_command_name 1
[12/17 16:08:19     18s] <CMD> set ::DelayCal::PersistentAaeDataExist 1
[12/17 16:08:19     18s] <CMD> set ::DelayCal::PrerouteDcFastMode 1
[12/17 16:08:19     18s] <CMD> set ::MSV::initSNetPrimarySNetDone 1
[12/17 16:08:19     18s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[12/17 16:08:19     18s] <CMD> set conf_qxconf_file NULL
[12/17 16:08:19     18s] <CMD> set conf_qxlib_file NULL
[12/17 16:08:19     18s] <CMD> set dbgDualViewAwareXTree 1
[12/17 16:08:19     18s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[12/17 16:08:19     18s] <CMD> set dbgSupportPGTermUdm 1
[12/17 16:08:19     18s] <CMD> set dcgHonorSignalNetNDR 1
[12/17 16:08:19     18s] <CMD> set defHierChar /
[12/17 16:08:19     18s] Set Default Input Pin Transition as 0.1 ps.
[12/17 16:08:19     18s] <CMD> set delaycal_input_transition_delay 0.1ps
[12/17 16:08:19     18s] <CMD> set delaycal_use_ideal_delay_for_clk_in_all_mode 1
[12/17 16:08:19     18s] <CMD> set distributed_client_message_echo 1
[12/17 16:08:19     18s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/17 16:08:19     18s] <CMD> set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[12/17 16:08:19     18s] <CMD> set edi_pe::pegUnassignedWHLRatio 0.2341
[12/17 16:08:19     18s] <CMD> set edi_pe::pegWireCapacityRatio 0.3378
[12/17 16:08:19     18s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/17 16:08:19     18s] <CMD> set enc_check_rename_command_name 1
[12/17 16:08:19     18s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/17 16:08:19     18s] <CMD> set floorplan_default_site 18T
[12/17 16:08:19     18s] <CMD> set fpIsMaxIoHeight 0
[12/17 16:08:19     18s] <CMD> set gpsPrivate::oigCGFixOutOfCoreChannels 1
[12/17 16:08:19     18s] <CMD> set gpsPrivate::oigPBAwareTopoMode 23
[12/17 16:08:19     18s] <CMD> set gpsPrivate::oigTopoBCMode 0
[12/17 16:08:19     18s] <CMD> set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[12/17 16:08:19     18s] <CMD> set gpsPrivate::oigUseNewMaxBufDistAPI 1
[12/17 16:08:19     18s] <CMD> set init_design_uniquify 1
[12/17 16:08:19     18s] <CMD> set init_gnd_net {gnd VSSA VSSD VSSIO_Q VSSIO G_CORE}
[12/17 16:08:19     18s] <CMD> set init_lef_file {techlef/sky130_osu_sc_18T.tlef lef/sky130_osu_sc_18T_hs.lef lef/sky130_osu_sc_18T_ls.lef lef/IO_Pad/sky130_fd_io__corner_bus_overlay.lef lef/IO_Pad/sky130_fd_io__top_gpio_ovtv2.lef lef/IO_Pad/sky130_fd_io__top_ground_hvc_wpad.lef lef/IO_Pad/sky130_fd_io__top_power_hvc_wpadv2.lef}
[12/17 16:08:19     18s] <CMD> set init_mmmc_file Fabric.view
[12/17 16:08:19     18s] <CMD> set init_original_verilog_files SRC/post_synth_fabric_netlist.v
[12/17 16:08:19     18s] <CMD> set init_pwr_net {vdd VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE AMUXBUS_A AMUXBUS_B}
[12/17 16:08:19     18s] <CMD> set init_top_cell fpga_top
[12/17 16:08:19     18s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> set latch_time_borrow_mode max_borrow
[12/17 16:08:19     18s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/17 16:08:19     18s] <CMD> set pegDefaultResScaleFactor 1
[12/17 16:08:19     18s] <CMD> set pegDetailResScaleFactor 1
[12/17 16:08:19     18s] <CMD> set pegEnableDualViewForTQuantus 1
[12/17 16:08:19     18s] <CMD> set ptngPAMaxRouteLayer 5
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/17 16:08:19     18s] **WARN: (IMPUDM-33):	Global variable "soceUseIdealDelayForClkInAllMode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/17 16:08:19     18s] <CMD> set soceUseIdealDelayForClkInAllMode 1
[12/17 16:08:19     18s] <CMD> set spgEnableMacroLayerMaskShift 1
[12/17 16:08:19     18s] <CMD> set spgLimitedSearchRadius 1
[12/17 16:08:19     18s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[12/17 16:08:19     18s] <CMD> set timing_library_ca_derate_data_consistency 0
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> get_message -id GLOBAL-100 -suppress
[12/17 16:08:19     18s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[12/17 16:08:19     18s] <CMD> set trgGlbOverflowPctH 0.441064
[12/17 16:08:19     18s] <CMD> set trgGlbOverflowPctV 0.219207
[12/17 16:08:19     18s] <CMD> set defStreamOutCheckUncolored false
[12/17 16:08:19     18s] <CMD> set init_lef_check_antenna 1
[12/17 16:08:19     18s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/17 16:08:19     18s] <CMD> set lefdefInputCheckColoredShape 0
[12/17 16:08:19     18s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/17 16:08:48     20s] <CMD> init_design
[12/17 16:08:48     20s] #% Begin Load MMMC data ... (date=12/17 16:08:48, mem=1459.8M)
[12/17 16:08:48     20s] #% End Load MMMC data ... (date=12/17 16:08:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.6M, current mem=1460.6M)
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file techlef/sky130_osu_sc_18T.tlef ...
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file lef/sky130_osu_sc_18T_hs.lef ...
[12/17 16:08:48     20s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[12/17 16:08:48     20s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/17 16:08:48     20s] Set DBUPerIGU to M2 pitch 480.
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file lef/sky130_osu_sc_18T_ls.lef ...
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file lef/IO_Pad/sky130_fd_io__corner_bus_overlay.lef ...
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file lef/IO_Pad/sky130_fd_io__top_gpio_ovtv2.lef ...
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file lef/IO_Pad/sky130_fd_io__top_ground_hvc_wpad.lef ...
[12/17 16:08:48     20s] 
[12/17 16:08:48     20s] Loading LEF file lef/IO_Pad/sky130_fd_io__top_power_hvc_wpadv2.lef ...
[12/17 16:08:48     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/IO_Pad/sky130_fd_io__top_power_hvc_wpadv2.lef at line 1013.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'ANALOG_EN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'ANALOG_POL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'ANALOG_SEL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'HLD_OVR' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'HYS_TRIM' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'IN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'INP_DIS' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'IN_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'OE_N' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__xor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_18T_ls__xor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__xor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__xnor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'B' in macro 'sky130_osu_sc_18T_ls__xnor2_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__xnor2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__tnbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'OE' in macro 'sky130_osu_sc_18T_ls__tnbufi_l' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tnbufi_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'sky130_osu_sc_18T_ls__tnbufi_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-200' for more detail.
[12/17 16:08:48     20s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/17 16:08:48     20s] To increase the message display limit, refer to the product command reference manual.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tnbufi_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tielo' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tiehi' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tbufi_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__tbufi_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__or2_l' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'sky130_osu_sc_18T_ls__or2_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/17 16:08:48     20s] Type 'man IMPLF-201' for more detail.
[12/17 16:08:48     20s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/17 16:08:48     20s] To increase the message display limit, refer to the product command reference manual.
[12/17 16:08:48     20s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/17 16:08:48     20s] Loading view definition file from Fabric.view
[12/17 16:08:48     20s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib' ...
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '27.590000'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.972701' and the first time point ignored is '27.590000'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120447)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '40.226601'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.602232' and the first time point ignored is '40.226601'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120501)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '60.382000'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.920190' and the first time point ignored is '60.382000'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120555)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '28.247499'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.411848' and the first time point ignored is '28.247499'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120456)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '25.915400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.613514' and the first time point ignored is '25.915400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120510)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '44.171902'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.622320' and the first time point ignored is '44.171902'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120564)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '63.104599'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.336250' and the first time point ignored is '63.104599'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120411)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '63.104401'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.389690' and the first time point ignored is '63.104401'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120465)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '30.038200'. The last '2' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.377448' and the first time point ignored is '30.038200'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120773)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '12.340700'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.565454' and the first time point ignored is '12.340700'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120827)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '48.437401'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.494010' and the first time point ignored is '48.437401'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120881)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133598'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.295113' and the first time point ignored is '50.133598'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120782)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '25.736300'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.564052' and the first time point ignored is '25.736300'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120836)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '45.675201'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.496440' and the first time point ignored is '45.675201'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120890)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133499'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.803768' and the first time point ignored is '50.133499'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120737)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_fall' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_1' has very long tail with time value reaching '50.133400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.886726' and the first time point ignored is '50.133400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 120791)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '29.661400'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.337382' and the first time point ignored is '29.661400'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123296)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '32.231800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.392906' and the first time point ignored is '32.231800'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123350)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '63.390800'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '0.521642' and the first time point ignored is '63.390800'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123404)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1398):	The 'output_current_rise' waveform specified in cell 'sky130_osu_sc_18T_hs__dff_l' has very long tail with time value reaching '60.527802'. The last '1' points in waveform will be ignored and tool will complete the waveform using extrapolation for timing analysis. The last time point considered is '1.433840' and the first time point ignored is '60.527802'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123458)
[12/17 16:08:48     20s] Message <TECHLIB-1398> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/17 16:08:48     20s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002502' and slew '0.016960' is '93.4%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 123625)
[12/17 16:08:48     20s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dffr_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002502' and slew '0.060748' is '93.6%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib, Line 133529)
[12/17 16:08:48     21s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_18T_hs__ant'. The cell will only be used for analysis. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ss_1P60_100C.ccs.lib)
[12/17 16:08:48     21s] Read 55 cells in library 'sky130_osu_sc_18T_hs_ss_1P60_100C.ccs' 
[12/17 16:08:48     21s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib' ...
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.053058' is '91.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120450)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.009761' and slew '0.014320' is '94.4%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120405)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.009761' and slew '0.053058' is '94.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120459)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.014320' is '94.7%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120414)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.196591' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120522)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.044576' and slew '0.728411' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120576)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.203558' and slew '0.014320' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120423)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.203558' and slew '0.053058' is '94.9%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 120477)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.053058' is '94.8%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123362)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.014320' is '94.6%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123317)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.053058' is '92.9%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123679)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.196591' is '94.7%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123733)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.014320' is '94.3%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123634)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.196591' is '94.6%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123742)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.008965' and slew '0.728411' is '94.5%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123796)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.053058' is '94.8%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123697)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dff_l', in group 'output_current_fall', voltage swing on pin/bus/bundle 'Q' with load '0.037598' and slew '0.728411' is '94.7%', should be within five percent of 'vss'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 123805)
[12/17 16:08:48     21s] **WARN: (TECHLIB-1279):	For cell 'sky130_osu_sc_18T_hs__dffr_1', in group 'output_current_rise', voltage swing on pin/bus/bundle 'Q' with load '0.002138' and slew '0.014320' is '94.4%', should be within five percent of 'vdd'. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib, Line 126242)
[12/17 16:08:48     21s] Message <TECHLIB-1279> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/17 16:08:49     21s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_osu_sc_18T_hs__ant'. The cell will only be used for analysis. (File /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/lib/sky130_osu_sc_18T_hs_ff_1P95_100C.ccs.lib)
[12/17 16:08:49     21s] Read 55 cells in library 'sky130_osu_sc_18T_hs_ff_1P95_100C.ccs' 
[12/17 16:08:49     21s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=1565.8M, current mem=1476.2M)
[12/17 16:08:49     21s] *** End library_loading (cpu=0.01min, real=0.02min, mem=42.0M, fe_cpu=0.36min, fe_real=1.15min, fe_mem=1486.7M) ***
[12/17 16:08:49     21s] #% Begin Load netlist data ... (date=12/17 16:08:49, mem=1476.0M)
[12/17 16:08:49     21s] *** Begin netlist parsing (mem=1486.7M) ***
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__xor2_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__xor2_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__xnor2_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__xnor2_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tnbufi_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tnbufi_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tnbufi_1' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tnbufi_1' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tielo' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tielo' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tiehi' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tiehi' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tbufi_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tbufi_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__tbufi_1' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__tbufi_1' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__or2_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__or2_l' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'gnd' of cell 'sky130_osu_sc_18T_hs__or2_8' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (IMPVL-159):	Pin 'vdd' of cell 'sky130_osu_sc_18T_hs__or2_8' is defined in LEF but not in the timing library.
[12/17 16:08:49     21s] Type 'man IMPVL-159' for more detail.
[12/17 16:08:49     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/17 16:08:49     21s] To increase the message display limit, refer to the product command reference manual.
[12/17 16:08:49     21s] Created 55 new cells from 2 timing libraries.
[12/17 16:08:49     21s] Reading netlist ...
[12/17 16:08:49     21s] Backslashed names will retain backslash and a trailing blank character.
[12/17 16:08:49     21s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[12/17 16:08:49     21s] **WARN: (IMPVL-346):	Module 'CLKINVX1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/17 16:08:49     21s] Type 'man IMPVL-346' for more detail.
[12/17 16:08:49     21s] 
[12/17 16:08:49     21s] *** Memory Usage v#1 (Current mem = 1493.672M, initial mem = 635.109M) ***
[12/17 16:08:49     21s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1493.7M) ***
[12/17 16:08:49     21s] #% End Load netlist data ... (date=12/17 16:08:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1491.2M, current mem=1491.2M)
[12/17 16:08:49     21s] Set top cell to fpga_top.
[12/17 16:08:49     21s] Hooked 110 DB cells to tlib cells.
[12/17 16:08:49     21s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.1M, current mem=1494.1M)
[12/17 16:08:49     21s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'CLKINVX1' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/17 16:08:49     21s] Type 'man IMPDB-2504' for more detail.
[12/17 16:08:49     21s] Cell 'CLKINVX1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'CLKINVX1' as output for net 'n_0' in module 'GPIO'.
[12/17 16:08:49     21s] 1 empty module found.
[12/17 16:08:49     21s] Starting recursive module instantiation check.
[12/17 16:08:49     21s] No recursion found.
[12/17 16:08:49     21s] Term dir updated for 0 vinsts of 1 cells.
[12/17 16:08:49     21s] Building hierarchical netlist for Cell fpga_top ...
[12/17 16:08:49     21s] ***** UseNewTieNetMode *****.
[12/17 16:08:49     21s] *** Netlist is unique.
[12/17 16:08:49     21s] Set DBUPerIGU to techSite 18T width 110.
[12/17 16:08:49     21s] Setting Std. cell height to 6660 DBU (smallest netlist inst).
[12/17 16:08:49     21s] ** info: there are 916 modules.
[12/17 16:08:49     21s] ** info: there are 8321 stdCell insts.
[12/17 16:08:49     21s] ** info: there are 39 Pad insts.
[12/17 16:08:49     21s] 
[12/17 16:08:49     21s] *** Memory Usage v#1 (Current mem = 1559.086M, initial mem = 635.109M) ***
[12/17 16:08:49     21s] Initializing I/O assignment ...
[12/17 16:08:49     21s] Adjusting Core to Left to: 0.1600. Core to Bottom to: 0.1700.
[12/17 16:08:49     21s] Horizontal Layer M1 offset = 0 (derived)
[12/17 16:08:49     21s] Vertical Layer M2 offset = 240 (guessed)
[12/17 16:08:49     21s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 16:08:49     21s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 16:08:49     21s] Start create_tracks
[12/17 16:08:49     21s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 16:08:49     21s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 16:08:49     21s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 16:08:50     22s] Extraction setup Started 
[12/17 16:08:50     22s] eee: Trim Metal Layers: { }
[12/17 16:08:50     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/17 16:08:50     22s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/17 16:08:50     22s] eee: __QRC_SADV_USE_LE__ is set 0
[12/17 16:08:50     22s] eee: Metal Layer Id 1 is met1 
[12/17 16:08:50     22s] eee: Metal Layer Id 2 is met2 
[12/17 16:08:50     22s] eee: Metal Layer Id 3 is met3 
[12/17 16:08:50     22s] eee: Metal Layer Id 4 is met4 
[12/17 16:08:50     22s] eee: Metal Layer Id 5 is met5 
[12/17 16:08:50     22s] eee: Via Layer Id 33 is mcon 
[12/17 16:08:50     22s] eee: Via Layer Id 34 is via 
[12/17 16:08:50     22s] eee: Via Layer Id 35 is via2 
[12/17 16:08:50     22s] eee: Via Layer Id 36 is via3 
[12/17 16:08:50     22s] eee: Via Layer Id 37 is via4 
[12/17 16:08:50     22s] eee: Trim Metal Layers: { }
[12/17 16:08:50     22s] Generating auto layer map file.
[12/17 16:08:50     22s] eee:  lef metal Layer Id 1 mapped to tech Id 6 of Layer li1 
[12/17 16:08:50     22s] eee:  lef via Layer Id 1 mapped to tech Id 7 of Layer mcon 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 2 mapped to tech Id 8 of Layer met1 
[12/17 16:08:50     22s] eee:  lef via Layer Id 2 mapped to tech Id 9 of Layer via 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 3 mapped to tech Id 10 of Layer met2 
[12/17 16:08:50     22s] eee:  lef via Layer Id 3 mapped to tech Id 11 of Layer via2 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 4 mapped to tech Id 12 of Layer met3 
[12/17 16:08:50     22s] eee:  lef via Layer Id 4 mapped to tech Id 13 of Layer via3 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 5 mapped to tech Id 14 of Layer met4 
[12/17 16:08:50     22s] eee:  lef via Layer Id 5 mapped to tech Id 15 of Layer via4 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 6 mapped to tech Id 16 of Layer met5 
[12/17 16:08:50     22s] eee: Metal Layer Id 1 mapped to 6 
[12/17 16:08:50     22s] eee: Via Layer Id 1 mapped to 7 
[12/17 16:08:50     22s] eee: Metal Layer Id 2 mapped to 8 
[12/17 16:08:50     22s] eee: Via Layer Id 2 mapped to 9 
[12/17 16:08:50     22s] eee: Metal Layer Id 3 mapped to 10 
[12/17 16:08:50     22s] eee: Via Layer Id 3 mapped to 11 
[12/17 16:08:50     22s] eee: Metal Layer Id 4 mapped to 12 
[12/17 16:08:50     22s] eee: Via Layer Id 4 mapped to 13 
[12/17 16:08:50     22s] eee: Metal Layer Id 5 mapped to 14 
[12/17 16:08:50     22s] eee: Via Layer Id 5 mapped to 15 
[12/17 16:08:50     22s] eee: Metal Layer Id 6 mapped to 16 
[12/17 16:08:50     22s] eee: TechFile: techlef/qrcTechFile
[12/17 16:08:50     22s] eee: HoWee: 0 0 0 0 0 
[12/17 16:08:50     22s] eee: Erosn: 0 0 0 0 0 
[12/17 16:08:50     22s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[12/17 16:08:50     22s] eee: Reading patterns meta data.
[12/17 16:08:50     22s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[12/17 16:08:50     22s] eee: Restore PreRoute Pattern Extraction data failed.
[12/17 16:08:50     22s] Importing multi-corner technology file(s) for preRoute extraction...
[12/17 16:08:50     22s] techlef/qrcTechFile
[12/17 16:08:50     22s] eee: Metal Layer Id 1 is met1 
[12/17 16:08:50     22s] eee: Metal Layer Id 2 is met2 
[12/17 16:08:50     22s] eee: Metal Layer Id 3 is met3 
[12/17 16:08:50     22s] eee: Metal Layer Id 4 is met4 
[12/17 16:08:50     22s] eee: Metal Layer Id 5 is met5 
[12/17 16:08:50     22s] eee: Via Layer Id 33 is mcon 
[12/17 16:08:50     22s] eee: Via Layer Id 34 is via 
[12/17 16:08:50     22s] eee: Via Layer Id 35 is via2 
[12/17 16:08:50     22s] eee: Via Layer Id 36 is via3 
[12/17 16:08:50     22s] eee: Via Layer Id 37 is via4 
[12/17 16:08:50     22s] eee: Trim Metal Layers: { }
[12/17 16:08:50     22s] Generating auto layer map file.
[12/17 16:08:50     22s] eee:  lef metal Layer Id 1 mapped to tech Id 6 of Layer li1 
[12/17 16:08:50     22s] eee:  lef via Layer Id 1 mapped to tech Id 7 of Layer mcon 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 2 mapped to tech Id 8 of Layer met1 
[12/17 16:08:50     22s] eee:  lef via Layer Id 2 mapped to tech Id 9 of Layer via 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 3 mapped to tech Id 10 of Layer met2 
[12/17 16:08:50     22s] eee:  lef via Layer Id 3 mapped to tech Id 11 of Layer via2 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 4 mapped to tech Id 12 of Layer met3 
[12/17 16:08:50     22s] eee:  lef via Layer Id 4 mapped to tech Id 13 of Layer via3 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 5 mapped to tech Id 14 of Layer met4 
[12/17 16:08:50     22s] eee:  lef via Layer Id 5 mapped to tech Id 15 of Layer via4 
[12/17 16:08:50     22s] eee:  lef metal Layer Id 6 mapped to tech Id 16 of Layer met5 
[12/17 16:08:50     22s] eee: Metal Layer Id 1 mapped to 6 
[12/17 16:08:50     22s] eee: Via Layer Id 1 mapped to 7 
[12/17 16:08:50     22s] eee: Metal Layer Id 2 mapped to 8 
[12/17 16:08:50     22s] eee: Via Layer Id 2 mapped to 9 
[12/17 16:08:50     22s] eee: Metal Layer Id 3 mapped to 10 
[12/17 16:08:50     22s] eee: Via Layer Id 3 mapped to 11 
[12/17 16:08:50     22s] eee: Metal Layer Id 4 mapped to 12 
[12/17 16:08:50     22s] eee: Via Layer Id 4 mapped to 13 
[12/17 16:08:50     22s] eee: Metal Layer Id 5 mapped to 14 
[12/17 16:08:50     22s] eee: Via Layer Id 5 mapped to 15 
[12/17 16:08:50     22s] eee: Metal Layer Id 6 mapped to 16 
[12/17 16:08:51     23s] Completed (cpu: 0:00:01.3 real: 0:00:01.0)
[12/17 16:08:51     23s] Set Shrink Factor to 1.00000
[12/17 16:08:51     23s] Summary of Active RC-Corners : 
[12/17 16:08:51     23s]  
[12/17 16:08:51     23s]  Analysis View: VIEW_SETUP
[12/17 16:08:51     23s]     RC-Corner Name        : RC_CORNER
[12/17 16:08:51     23s]     RC-Corner Index       : 0
[12/17 16:08:51     23s]     RC-Corner Temperature : 25 Celsius
[12/17 16:08:51     23s]     RC-Corner Cap Table   : ''
[12/17 16:08:51     23s]     RC-Corner PreRoute Res Factor         : 1
[12/17 16:08:51     23s]     RC-Corner PreRoute Cap Factor         : 1
[12/17 16:08:51     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/17 16:08:51     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/17 16:08:51     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/17 16:08:51     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/17 16:08:51     23s]     RC-Corner Technology file: 'techlef/qrcTechFile'
[12/17 16:08:51     23s]  
[12/17 16:08:51     23s]  Analysis View: VIEW_HOLD
[12/17 16:08:51     23s]     RC-Corner Name        : RC_CORNER
[12/17 16:08:51     23s]     RC-Corner Index       : 0
[12/17 16:08:51     23s]     RC-Corner Temperature : 25 Celsius
[12/17 16:08:51     23s]     RC-Corner Cap Table   : ''
[12/17 16:08:51     23s]     RC-Corner PreRoute Res Factor         : 1
[12/17 16:08:51     23s]     RC-Corner PreRoute Cap Factor         : 1
[12/17 16:08:51     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/17 16:08:51     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/17 16:08:51     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/17 16:08:51     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/17 16:08:51     23s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/17 16:08:51     23s]     RC-Corner Technology file: 'techlef/qrcTechFile'
[12/17 16:08:51     23s] eee: Trim Metal Layers: { }
[12/17 16:08:51     23s] eee: RC Grid Memory allocated=48360
[12/17 16:08:51     23s] eee: LayerId=1 widthSet size=1
[12/17 16:08:51     23s] eee: LayerId=2 widthSet size=1
[12/17 16:08:51     23s] eee: LayerId=3 widthSet size=1
[12/17 16:08:51     23s] eee: LayerId=4 widthSet size=1
[12/17 16:08:51     23s] eee: LayerId=5 widthSet size=1
[12/17 16:08:51     23s] eee: Total RC Grid memory=48360
[12/17 16:08:51     23s] Updating RC grid for preRoute extraction ...
[12/17 16:08:51     23s] eee: Metal Layers Info:
[12/17 16:08:51     23s] eee: L: met1 met2 met3 met4 met5
[12/17 16:08:51     23s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 16:08:51     23s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 16:08:51     23s] eee: pegSigSF=1.070000
[12/17 16:08:51     23s] Initializing multi-corner resistance tables ...
[12/17 16:08:51     23s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/17 16:08:51     23s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/17 16:08:51     23s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/17 16:08:51     23s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/17 16:08:51     23s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/17 16:08:51     23s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 16:08:51     23s] eee: LAM-FP: thresh=1 ; dimX=4486.486486 ; dimY=5243.243243 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 16:08:51     23s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.234100 aWlH=0.000000 lMod=0 pMax=0.863000 pMod=80 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 16:08:51     23s] eee: NetCapCache creation started. (Current Mem: 1812.312M) 
[12/17 16:08:51     23s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1812.312M) 
[12/17 16:08:51     23s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/17 16:08:51     23s] *Info: initialize multi-corner CTS.
[12/17 16:08:51     23s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1809.7M, current mem=1566.9M)
[12/17 16:08:51     24s] Reading timing constraints file 'SDC/genus.default_emulate_constraint_mode.sdc' ...
[12/17 16:08:51     24s] Current (total cpu=0:00:24.2, real=0:01:11, peak res=1938.9M, current mem=1938.9M)
[12/17 16:08:51     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 9).
[12/17 16:08:51     24s] 
[12/17 16:08:51     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/genus.default_emulate_constraint_mode.sdc, Line 10).
[12/17 16:08:51     24s] 
[12/17 16:08:52     24s] INFO (CTE): Reading of timing constraints file SDC/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[12/17 16:08:52     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1986.8M, current mem=1986.8M)
[12/17 16:08:52     24s] Current (total cpu=0:00:24.5, real=0:01:12, peak res=1986.8M, current mem=1986.8M)
[12/17 16:08:52     24s] Reading timing constraints file 'SDC/genus.dont_touch.sdc' ...
[12/17 16:08:52     24s] Current (total cpu=0:00:24.5, real=0:01:12, peak res=1986.8M, current mem=1986.8M)
[12/17 16:08:52     24s] INFO (CTE): Constraints read successfully.
[12/17 16:08:52     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1986.8M, current mem=1986.8M)
[12/17 16:08:52     24s] Current (total cpu=0:00:24.6, real=0:01:12, peak res=1986.8M, current mem=1986.8M)
[12/17 16:08:52     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/17 16:08:52     24s] Summary for sequential cells identification: 
[12/17 16:08:52     24s]   Identified SBFF number: 8
[12/17 16:08:52     24s]   Identified MBFF number: 0
[12/17 16:08:52     24s]   Identified SB Latch number: 0
[12/17 16:08:52     24s]   Identified MB Latch number: 0
[12/17 16:08:52     24s]   Not identified SBFF number: 0
[12/17 16:08:52     24s]   Not identified MBFF number: 0
[12/17 16:08:52     24s]   Not identified SB Latch number: 0
[12/17 16:08:52     24s]   Not identified MB Latch number: 0
[12/17 16:08:52     24s]   Number of sequential cells which are not FFs: 0
[12/17 16:08:52     24s] Total number of combinational cells: 43
[12/17 16:08:52     24s] Total number of sequential cells: 8
[12/17 16:08:52     24s] Total number of tristate cells: 4
[12/17 16:08:52     24s] Total number of level shifter cells: 0
[12/17 16:08:52     24s] Total number of power gating cells: 0
[12/17 16:08:52     24s] Total number of isolation cells: 0
[12/17 16:08:52     24s] Total number of power switch cells: 0
[12/17 16:08:52     24s] Total number of pulse generator cells: 0
[12/17 16:08:52     24s] Total number of always on buffers: 0
[12/17 16:08:52     24s] Total number of retention cells: 0
[12/17 16:08:52     24s] Total number of physical cells: 0
[12/17 16:08:52     24s] List of usable buffers: sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8
[12/17 16:08:52     24s] Total number of usable buffers: 5
[12/17 16:08:52     24s] List of unusable buffers:
[12/17 16:08:52     24s] Total number of unusable buffers: 0
[12/17 16:08:52     24s] List of usable inverters: sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8
[12/17 16:08:52     24s] Total number of usable inverters: 8
[12/17 16:08:52     24s] List of unusable inverters:
[12/17 16:08:52     24s] Total number of unusable inverters: 0
[12/17 16:08:52     24s] List of identified usable delay cells:
[12/17 16:08:52     24s] Total number of identified usable delay cells: 0
[12/17 16:08:52     24s] List of identified unusable delay cells:
[12/17 16:08:52     24s] Total number of identified unusable delay cells: 0
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/17 16:08:52     24s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Deleting Cell Server Begin ...
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Deleting Cell Server End ...
[12/17 16:08:52     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1991.3M, current mem=1991.2M)
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 16:08:52     24s] Summary for sequential cells identification: 
[12/17 16:08:52     24s]   Identified SBFF number: 8
[12/17 16:08:52     24s]   Identified MBFF number: 0
[12/17 16:08:52     24s]   Identified SB Latch number: 0
[12/17 16:08:52     24s]   Identified MB Latch number: 0
[12/17 16:08:52     24s]   Not identified SBFF number: 0
[12/17 16:08:52     24s]   Not identified MBFF number: 0
[12/17 16:08:52     24s]   Not identified SB Latch number: 0
[12/17 16:08:52     24s]   Not identified MB Latch number: 0
[12/17 16:08:52     24s]   Number of sequential cells which are not FFs: 0
[12/17 16:08:52     24s]  Visiting view : VIEW_SETUP
[12/17 16:08:52     24s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 16:08:52     24s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 16:08:52     24s]  Visiting view : VIEW_HOLD
[12/17 16:08:52     24s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 16:08:52     24s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 16:08:52     24s] TLC MultiMap info (StdDelay):
[12/17 16:08:52     24s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 16:08:52     24s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 16:08:52     24s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 16:08:52     24s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 16:08:52     24s]  Setting StdDelay to: 71.1ps
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Deleting Cell Server Begin ...
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] TimeStamp Deleting Cell Server End ...
[12/17 16:08:52     24s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/17 16:08:52     24s] Type 'man IMPSYC-2' for more detail.
[12/17 16:08:52     24s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_osu_sc_18T_ls__and2_8; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/17 16:08:52     24s] Type 'man IMPSYC-2' for more detail.
[12/17 16:08:52     24s] 
[12/17 16:08:52     24s] *** Summary of all messages that are not suppressed in this session:
[12/17 16:08:52     24s] Severity  ID               Count  Summary                                  
[12/17 16:08:52     24s] WARNING   IMPLF-200          229  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/17 16:08:52     24s] WARNING   IMPLF-201          168  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/17 16:08:52     24s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/17 16:08:52     24s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[12/17 16:08:52     24s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[12/17 16:08:52     24s] WARNING   IMPVL-159          110  Pin '%s' of cell '%s' is defined in LEF ...
[12/17 16:08:52     24s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[12/17 16:08:52     24s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/17 16:08:52     24s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[12/17 16:08:52     24s] WARNING   TECHLIB-1279        95  For cell '%s', in group '%s', voltage sw...
[12/17 16:08:52     24s] WARNING   TECHLIB-1398       300  The '%s' waveform specified in cell '%s'...
[12/17 16:08:52     24s] *** Message Summary: 911 warning(s), 0 error(s)
[12/17 16:08:52     24s] 
[12/17 17:47:35    540s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:35    540s] Adjusting Core to Left to: 40.4800. Core to Bottom to: 40.5000.
[12/17 17:47:35    540s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:35    540s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:35    540s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:35    540s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:35    540s] Start create_tracks
[12/17 17:47:35    540s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:35    540s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/17 17:47:35    540s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/17 17:47:35    540s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/17 17:47:35    540s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:35    540s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:35    540s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/17 17:47:35    540s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/17 17:47:35    540s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:35    540s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:35    540s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:35    540s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:35    540s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:35    540s] Start create_tracks
[12/17 17:47:35    540s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:35    540s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:35    540s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:35    540s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:35    540s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:35    540s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:35    540s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:35    540s] Start create_tracks
[12/17 17:47:35    540s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:35    540s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/17 17:47:35    540s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/17 17:47:35    540s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/17 17:47:35    540s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:35    540s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:35    540s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/17 17:47:35    540s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/17 17:47:35    540s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:35    540s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:35    540s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:35    540s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:35    540s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:35    540s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:35    540s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:35    540s] Start create_tracks
[12/17 17:47:35    540s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:35    540s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/17 17:47:35    540s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/17 17:47:35    540s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:35    540s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:35    540s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/17 17:47:35    540s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:35    540s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/17 17:47:35    540s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:35    540s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:35    540s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:35    540s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:35    540s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:35    540s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:35    540s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:35    540s] Start create_tracks
[12/17 17:47:35    540s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:35    540s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:56    542s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:56    542s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:56    542s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:56    542s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:56    542s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:56    542s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:56    542s] Start create_tracks
[12/17 17:47:56    542s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:56    542s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/17 17:47:56    542s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/17 17:47:56    542s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:56    542s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:56    542s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/17 17:47:56    542s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/17 17:47:56    542s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:56    542s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:56    542s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:56    542s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:56    542s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:56    542s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:56    542s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:56    542s] Start create_tracks
[12/17 17:47:56    542s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:56    542s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/17 17:47:56    542s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/17 17:47:56    542s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/17 17:47:56    542s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:56    542s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:56    542s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/17 17:47:56    542s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/17 17:47:56    542s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:56    542s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:56    542s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:56    542s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:56    542s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:56    542s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:56    542s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:56    542s] Start create_tracks
[12/17 17:47:56    542s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:47:56    542s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/17 17:47:56    542s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/17 17:47:56    542s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:56    542s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/17 17:47:56    542s] Type 'man IMPFP-4008' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TL1'. Use only one of them as the constraint.
[12/17 17:47:56    542s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:56    542s] **WARN: (IMPFP-4011):	There are more than one of space, offset, skip and endcap as constraints for IO instance 'Corner_TR1'. Use only one of them as the constraint.
[12/17 17:47:56    542s] Type 'man IMPFP-4011' for more detail.
[12/17 17:47:56    542s] <CMD> floorPlan -coreMarginsBy io -r 1.00 0.71 40 40 40 40
[12/17 17:47:56    542s] Adjusting Core to Left to: 40.6400. Core to Bottom to: 40.6700.
[12/17 17:47:56    542s] Horizontal Layer M1 offset = 0 (derived)
[12/17 17:47:56    542s] Vertical Layer M2 offset = 240 (guessed)
[12/17 17:47:56    542s] Suggestion: specify LAYER OFFSET in LEF file
[12/17 17:47:56    542s] Reason: hard to extract LAYER OFFSET from standard cells
[12/17 17:47:56    542s] Start create_tracks
[12/17 17:47:56    542s] Generated pitch 3.66 in met5 is different from 3.33 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.615 in met4 is different from 0.96 defined in technology file in preferred direction.
[12/17 17:47:56    542s] Generated pitch 0.61 in met3 is different from 0.74 defined in technology file in preferred direction.
[12/17 17:49:11    548s] <CMD> checkDesign -floorplan
[12/17 17:49:11    548s] Checking routing tracks.....
[12/17 17:49:11    548s] Checking other grids.....
[12/17 17:49:11    548s] Checking routing blockage.....
[12/17 17:49:11    548s] Checking components.....
[12/17 17:49:11    548s] Checking constraints (guide/region/fence).....
[12/17 17:49:11    548s] Checking groups.....
[12/17 17:49:11    548s] Checking Ptn Core Box.....
[12/17 17:49:11    548s] 
[12/17 17:49:11    548s] Checking Preroutes.....
[12/17 17:49:11    548s] No. of regular pre-routes not on tracks : 0 
[12/17 17:49:11    548s]  Design check done.
[12/17 17:49:11    548s] Report saved in file checkDesign/fpga_top.main.htm.ascii
[12/17 17:49:11    548s] *** Message Summary: 0 warning(s), 0 error(s)
[12/17 17:49:11    548s] 
[12/17 17:49:24    549s] <CMD> setDesignMode -process 130
[12/17 17:49:24    549s] ##  Process: 130           (User Set)               
[12/17 17:49:24    549s] ##     Node: (not set)                           
[12/17 17:49:24    549s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/17 17:49:24    549s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/17 17:49:24    549s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/17 17:49:24    549s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/17 17:49:24    549s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/17 17:49:24    549s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/17 17:49:33    550s] <CMD> globalNetConnect P_CORE -type pgpin -pin vdd -override -verbose -netlistOverride
[12/17 17:49:33    550s] 8321 new pwr-pin connections were made to global net 'P_CORE'.
[12/17 17:49:33    550s] <CMD> globalNetConnect G_CORE -type pgpin -pin gnd -override -verbose -netlistOverride
[12/17 17:49:33    550s] 8321 new gnd-pin connections were made to global net 'G_CORE'.
[12/17 17:49:33    550s] <CMD> globalNetConnect AMUXBUS_A -type pgpin -pin AMUXBUS_A -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'AMUXBUS_A'.
[12/17 17:49:33    550s] <CMD> globalNetConnect AMUXBUS_B -type pgpin -pin AMUXBUS_B -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'AMUXBUS_B'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new gnd-pin connections were made to global net 'VSSA'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VDDA -type pgpin -pin VDDA -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'VDDA'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'VSWITCH'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'VDDIO_Q'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'VCCHIB'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'VDDIO'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new pwr-pin connections were made to global net 'VCCD'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new gnd-pin connections were made to global net 'VSSIO'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new gnd-pin connections were made to global net 'VSSD'.
[12/17 17:49:33    550s] <CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[12/17 17:49:33    550s] 52 new gnd-pin connections were made to global net 'VSSIO_Q'.
[12/17 17:49:33    550s] <CMD> globalNetConnect P_CORE -type pgpin -pin P_CORE -override -verbose -netlistOverride
[12/17 17:49:33    550s] 3 new pwr-pin connections were made to global net 'P_CORE'.
[12/17 17:49:33    550s] <CMD> globalNetConnect G_CORE -type pgpin -pin G_CORE -override -verbose -netlistOverride
[12/17 17:49:33    550s] 2 new gnd-pin connections were made to global net 'G_CORE'.
[12/17 17:49:43    551s] <CMD> addRing -nets {P_CORE G_CORE} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 10 bottom 10 left 10 right 10} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/17 17:49:43    551s] #% Begin addRing (date=12/17 17:49:43, mem=2088.7M)
[12/17 17:49:43    551s] 
[12/17 17:49:43    551s] 
[12/17 17:49:43    551s] viaInitial starts at Tue Dec 17 17:49:43 2024
viaInitial ends at Tue Dec 17 17:49:43 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2267.1M)
[12/17 17:49:43    551s] Ring generation is complete.
[12/17 17:49:43    551s] vias are now being generated.
[12/17 17:49:43    551s] addRing created 8 wires.
[12/17 17:49:43    551s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/17 17:49:43    551s] +--------+----------------+----------------+
[12/17 17:49:43    551s] |  Layer |     Created    |     Deleted    |
[12/17 17:49:43    551s] +--------+----------------+----------------+
[12/17 17:49:43    551s] |  met4  |        4       |       NA       |
[12/17 17:49:43    551s] |  via4  |        8       |        0       |
[12/17 17:49:43    551s] |  met5  |        4       |       NA       |
[12/17 17:49:43    551s] +--------+----------------+----------------+
[12/17 17:49:43    551s] #% End addRing (date=12/17 17:49:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2092.0M, current mem=2092.0M)
[12/17 17:49:53    552s] <CMD> sroute -connect { corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { P_CORE G_CORE } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[12/17 17:49:53    552s] #% Begin sroute (date=12/17 17:49:53, mem=2092.1M)
[12/17 17:49:53    552s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/17 17:49:53    552s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/17 17:49:53    552s] **WARN: (IMPSR-4058):	Sroute option: padPinTarget should be used in conjunction with option: -connect padPin. 
[12/17 17:49:53    552s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[12/17 17:49:53    552s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/17 17:49:53    552s] *** Begin SPECIAL ROUTE on Tue Dec 17 17:49:53 2024 ***
[12/17 17:49:53    552s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
[12/17 17:49:53    552s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/17 17:49:53    552s] 
[12/17 17:49:53    552s] Begin option processing ...
[12/17 17:49:53    552s] srouteConnectPowerBump set to false
[12/17 17:49:53    552s] routeSelectNet set to "P_CORE G_CORE"
[12/17 17:49:53    552s] routeSpecial set to true
[12/17 17:49:53    552s] srouteBlockPin set to "useLef"
[12/17 17:49:53    552s] srouteBottomLayerLimit set to 1
[12/17 17:49:53    552s] srouteBottomTargetLayerLimit set to 1
[12/17 17:49:53    552s] srouteConnectBlockPin set to false
[12/17 17:49:53    552s] srouteConnectConverterPin set to false
[12/17 17:49:53    552s] srouteConnectPadPin set to false
[12/17 17:49:53    552s] srouteCrossoverViaBottomLayer set to 1
[12/17 17:49:53    552s] srouteCrossoverViaTopLayer set to 5
[12/17 17:49:53    552s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/17 17:49:53    552s] srouteFollowCorePinEnd set to 3
[12/17 17:49:53    552s] srouteFollowPadPin set to false
[12/17 17:49:53    552s] srouteJogControl set to "preferWithChanges differentLayer"
[12/17 17:49:53    552s] sroutePadPinAllPorts set to true
[12/17 17:49:53    552s] sroutePreserveExistingRoutes set to true
[12/17 17:49:53    552s] srouteRoutePowerBarPortOnBothDir set to true
[12/17 17:49:53    552s] srouteStopBlockPin set to "nearestTarget"
[12/17 17:49:53    552s] srouteTopLayerLimit set to 5
[12/17 17:49:53    552s] srouteTopTargetLayerLimit set to 5
[12/17 17:49:53    552s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3770.00 megs.
[12/17 17:49:53    552s] 
[12/17 17:49:53    552s] Reading DB technology information...
[12/17 17:49:53    552s] Finished reading DB technology information.
[12/17 17:49:53    552s] Reading floorplan and netlist information...
[12/17 17:49:53    552s] Finished reading floorplan and netlist information.
[12/17 17:49:53    552s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/17 17:49:53    552s] Read in 10 layers, 5 routing layers, 0 overlap layer
[12/17 17:49:53    552s] Read in 136 macros, 14 used
[12/17 17:49:53    552s] Read in 62 components
[12/17 17:49:53    552s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[12/17 17:49:53    552s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[12/17 17:49:53    552s] Read in 39 logical pins
[12/17 17:49:53    552s] Read in 39 nets
[12/17 17:49:53    552s] Read in 16 special nets, 2 routed
[12/17 17:49:53    552s] Read in 649 terminals
[12/17 17:49:53    552s] 2 nets selected.
[12/17 17:49:53    552s] 
[12/17 17:49:53    552s] Begin power routing ...
[12/17 17:49:53    552s] CPU time for P_CORE FollowPin 0 seconds
[12/17 17:49:53    552s] CPU time for G_CORE FollowPin 0 seconds
[12/17 17:49:54    552s]   Number of Stripe ports routed: 0
[12/17 17:49:54    552s]   Number of Core ports routed: 182
[12/17 17:49:54    552s]   Number of Followpin connections: 91
[12/17 17:49:54    552s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3772.00 megs.
[12/17 17:49:54    552s] 
[12/17 17:49:54    552s] 
[12/17 17:49:54    552s] 
[12/17 17:49:54    552s]  Begin updating DB with routing results ...
[12/17 17:49:54    552s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/17 17:49:54    552s] Pin and blockage extraction finished
[12/17 17:49:54    552s] 
[12/17 17:49:54    552s] sroute created 273 wires.
[12/17 17:49:54    552s] ViaGen created 546 vias, deleted 0 via to avoid violation.
[12/17 17:49:54    552s] +--------+----------------+----------------+
[12/17 17:49:54    552s] |  Layer |     Created    |     Deleted    |
[12/17 17:49:54    552s] +--------+----------------+----------------+
[12/17 17:49:54    552s] |  met1  |       273      |       NA       |
[12/17 17:49:54    552s] |   via  |       182      |        0       |
[12/17 17:49:54    552s] |  via2  |       182      |        0       |
[12/17 17:49:54    552s] |  via3  |       182      |        0       |
[12/17 17:49:54    552s] +--------+----------------+----------------+
[12/17 17:49:54    552s] #% End sroute (date=12/17 17:49:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=2112.1M, current mem=2099.6M)
[12/17 17:50:03    553s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/17 17:50:03    553s] #% Begin sroute (date=12/17 17:50:03, mem=2099.9M)
[12/17 17:50:03    553s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/17 17:50:03    553s] *** Begin SPECIAL ROUTE on Tue Dec 17 17:50:03 2024 ***
[12/17 17:50:03    553s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
[12/17 17:50:03    553s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/17 17:50:03    553s] 
[12/17 17:50:03    553s] Begin option processing ...
[12/17 17:50:03    553s] srouteConnectPowerBump set to false
[12/17 17:50:03    553s] routeSelectNet set to "AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[12/17 17:50:03    553s] routeSpecial set to true
[12/17 17:50:03    553s] srouteBottomLayerLimit set to 1
[12/17 17:50:03    553s] srouteBottomTargetLayerLimit set to 1
[12/17 17:50:03    553s] srouteConnectBlockPin set to false
[12/17 17:50:03    553s] srouteConnectConverterPin set to false
[12/17 17:50:03    553s] srouteConnectCorePin set to false
[12/17 17:50:03    553s] srouteConnectPadPin set to false
[12/17 17:50:03    553s] srouteConnectStripe set to false
[12/17 17:50:03    553s] srouteCrossoverViaBottomLayer set to 1
[12/17 17:50:03    553s] srouteCrossoverViaTopLayer set to 5
[12/17 17:50:03    553s] srouteFollowCorePinEnd set to 3
[12/17 17:50:03    553s] srouteJogControl set to "preferWithChanges differentLayer"
[12/17 17:50:03    553s] sroutePadPinAllPorts set to true
[12/17 17:50:03    553s] sroutePreserveExistingRoutes set to true
[12/17 17:50:03    553s] srouteRoutePowerBarPortOnBothDir set to true
[12/17 17:50:03    553s] srouteStopBlockPin set to "nearestTarget"
[12/17 17:50:03    553s] srouteTopLayerLimit set to 5
[12/17 17:50:03    553s] srouteTopTargetLayerLimit set to 5
[12/17 17:50:03    553s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3772.00 megs.
[12/17 17:50:03    553s] 
[12/17 17:50:03    553s] Reading DB technology information...
[12/17 17:50:03    553s] Finished reading DB technology information.
[12/17 17:50:03    553s] Reading floorplan and netlist information...
[12/17 17:50:03    553s] Finished reading floorplan and netlist information.
[12/17 17:50:03    553s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/17 17:50:03    553s] Read in 10 layers, 5 routing layers, 0 overlap layer
[12/17 17:50:03    553s] Read in 14 macros, 14 used
[12/17 17:50:03    553s] Read in 62 components
[12/17 17:50:03    553s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[12/17 17:50:03    553s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[12/17 17:50:03    553s] Read in 39 logical pins
[12/17 17:50:03    553s] Read in 39 nets
[12/17 17:50:03    553s] Read in 16 special nets, 2 routed
[12/17 17:50:03    553s] Read in 649 terminals
[12/17 17:50:03    553s] 12 nets selected.
[12/17 17:50:03    553s] 
[12/17 17:50:03    553s] Begin power routing ...
[12/17 17:50:03    553s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1
[12/17 17:50:03    553s]   Number of Pad ports routed: 0
[12/17 17:50:03    553s]   Number of Pad Ring connections: 1535
[12/17 17:50:03    553s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3781.00 megs.
[12/17 17:50:03    553s] 
[12/17 17:50:03    553s] 
[12/17 17:50:03    553s] 
[12/17 17:50:03    553s]  Begin updating DB with routing results ...
[12/17 17:50:03    553s]  Updating DB with 0 via definition ...
[12/17 17:50:03    553s] sroute created 1534 wires.
[12/17 17:50:03    553s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/17 17:50:03    553s] +--------+----------------+----------------+
[12/17 17:50:03    553s] |  Layer |     Created    |     Deleted    |
[12/17 17:50:03    553s] +--------+----------------+----------------+
[12/17 17:50:03    553s] |  met4  |       910      |       NA       |
[12/17 17:50:03    553s] |  met5  |       624      |       NA       |
[12/17 17:50:03    553s] +--------+----------------+----------------+
[12/17 17:50:03    553s] #% End sroute (date=12/17 17:50:03, total cpu=0:00:00.3, real=0:00:00.0, peak res=2112.4M, current mem=2107.7M)
[12/17 17:50:16    554s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/17 17:50:16    554s] <CMD> sroute -connect { padPin } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/17 17:50:16    554s] #% Begin sroute (date=12/17 17:50:16, mem=2107.7M)
[12/17 17:50:16    554s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/17 17:50:16    554s] *** Begin SPECIAL ROUTE on Tue Dec 17 17:50:16 2024 ***
[12/17 17:50:16    554s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu
[12/17 17:50:16    554s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/17 17:50:16    554s] 
[12/17 17:50:16    554s] Begin option processing ...
[12/17 17:50:16    554s] srouteConnectPowerBump set to false
[12/17 17:50:16    554s] routeSelectNet set to "G_CORE P_CORE"
[12/17 17:50:16    554s] routeSpecial set to true
[12/17 17:50:16    554s] srouteBottomLayerLimit set to 1
[12/17 17:50:16    554s] srouteBottomTargetLayerLimit set to 1
[12/17 17:50:16    554s] srouteConnectBlockPin set to false
[12/17 17:50:16    554s] srouteConnectConverterPin set to false
[12/17 17:50:16    554s] srouteConnectCorePin set to false
[12/17 17:50:16    554s] srouteConnectStripe set to false
[12/17 17:50:16    554s] srouteCrossoverViaBottomLayer set to 1
[12/17 17:50:16    554s] srouteCrossoverViaTopLayer set to 5
[12/17 17:50:16    554s] srouteFollowCorePinEnd set to 3
[12/17 17:50:16    554s] srouteFollowPadPin set to false
[12/17 17:50:16    554s] srouteJogControl set to "preferWithChanges differentLayer"
[12/17 17:50:16    554s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/17 17:50:16    554s] sroutePadPinAllPorts set to true
[12/17 17:50:16    554s] sroutePreserveExistingRoutes set to true
[12/17 17:50:16    554s] srouteRoutePowerBarPortOnBothDir set to true
[12/17 17:50:16    554s] srouteStopBlockPin set to "nearestTarget"
[12/17 17:50:16    554s] srouteTopLayerLimit set to 5
[12/17 17:50:16    554s] srouteTopTargetLayerLimit set to 5
[12/17 17:50:16    554s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3781.00 megs.
[12/17 17:50:16    554s] 
[12/17 17:50:16    554s] Reading DB technology information...
[12/17 17:50:16    554s] Finished reading DB technology information.
[12/17 17:50:16    554s] Reading floorplan and netlist information...
[12/17 17:50:16    554s] Finished reading floorplan and netlist information.
[12/17 17:50:16    554s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/17 17:50:16    554s] Read in 10 layers, 5 routing layers, 0 overlap layer
[12/17 17:50:16    554s] Read in 14 macros, 14 used
[12/17 17:50:16    554s] Read in 62 components
[12/17 17:50:16    554s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[12/17 17:50:16    554s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[12/17 17:50:16    554s] Read in 39 logical pins
[12/17 17:50:16    554s] Read in 39 nets
[12/17 17:50:16    554s] Read in 16 special nets, 14 routed
[12/17 17:50:16    554s] Read in 649 terminals
[12/17 17:50:16    554s] 2 nets selected.
[12/17 17:50:16    554s] 
[12/17 17:50:16    554s] Begin power routing ...
[12/17 17:50:20    559s]   Number of IO ports routed: 10
[12/17 17:50:20    559s] End power routing: cpu: 0:00:05, real: 0:00:04, peak: 3783.00 megs.
[12/17 17:50:20    559s] 
[12/17 17:50:20    559s] 
[12/17 17:50:20    559s] 
[12/17 17:50:20    559s]  Begin updating DB with routing results ...
[12/17 17:50:20    559s]  Updating DB with 0 via definition ...
[12/17 17:50:20    559s] sroute created 14 wires.
[12/17 17:50:20    559s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[12/17 17:50:20    559s] +--------+----------------+----------------+
[12/17 17:50:20    559s] |  Layer |     Created    |     Deleted    |
[12/17 17:50:20    559s] +--------+----------------+----------------+
[12/17 17:50:20    559s] |  met3  |       10       |       NA       |
[12/17 17:50:20    559s] |  via3  |       10       |        0       |
[12/17 17:50:20    559s] |  via4  |       14       |        0       |
[12/17 17:50:20    559s] |  met5  |        4       |       NA       |
[12/17 17:50:20    559s] +--------+----------------+----------------+
[12/17 17:50:20    559s] #% End sroute (date=12/17 17:50:20, total cpu=0:00:04.8, real=0:00:04.0, peak res=3287.9M, current mem=2128.5M)
[12/17 17:50:27    560s] <CMD> addStripe -nets {P_CORE G_CORE} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 120 -start_from left -start_offset 110 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/17 17:50:27    560s] #% Begin addStripe (date=12/17 17:50:27, mem=2128.6M)
[12/17 17:50:27    560s] 
[12/17 17:50:27    560s] Initialize fgc environment(mem: 2376.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
[12/17 17:50:27    560s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
[12/17 17:50:27    560s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
[12/17 17:50:27    560s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2376.4M)
[12/17 17:50:27    560s] Starting stripe generation ...
[12/17 17:50:27    560s] Non-Default Mode Option Settings :
[12/17 17:50:27    560s]   NONE
[12/17 17:50:27    560s] Stripe generation is complete.
[12/17 17:50:27    560s] vias are now being generated.
[12/17 17:50:27    560s] addStripe created 12 wires.
[12/17 17:50:27    560s] ViaGen created 1386 vias, deleted 0 via to avoid violation.
[12/17 17:50:27    560s] +--------+----------------+----------------+
[12/17 17:50:27    560s] |  Layer |     Created    |     Deleted    |
[12/17 17:50:27    560s] +--------+----------------+----------------+
[12/17 17:50:27    560s] |   via  |       455      |        0       |
[12/17 17:50:27    560s] |  via2  |       455      |        0       |
[12/17 17:50:27    560s] |  via3  |       455      |        0       |
[12/17 17:50:27    560s] |  met4  |       11       |       NA       |
[12/17 17:50:27    560s] |  via4  |       21       |        0       |
[12/17 17:50:27    560s] |  met5  |        1       |       NA       |
[12/17 17:50:27    560s] +--------+----------------+----------------+
[12/17 17:50:27    560s] #% End addStripe (date=12/17 17:50:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2128.9M, current mem=2128.9M)
[12/17 17:50:37    561s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/17 17:50:37    561s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:50:47    562s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/17 17:50:47    562s] Setting releaseMultiCpuLicenseMode to false.
[12/17 17:50:55    562s] <CMD> setPlaceMode -fp false
[12/17 17:50:55    562s] <CMD> place_design
[12/17 17:50:55    562s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[12/17 17:50:55    562s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/17 17:50:55    562s] *** placeDesign #1 [begin] : totSession cpu/real = 0:09:22.9/1:43:13.4 (0.1), mem = 2377.5M
[12/17 17:50:55    562s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[12/17 17:50:55    563s] #Start colorize_geometry on Tue Dec 17 17:50:55 2024
[12/17 17:50:55    563s] #
[12/17 17:50:55    563s] ### Time Record (colorize_geometry) is installed.
[12/17 17:50:55    563s] ### Time Record (Pre Callback) is installed.
[12/17 17:50:55    563s] ### Time Record (Pre Callback) is uninstalled.
[12/17 17:50:55    563s] ### Time Record (DB Import) is installed.
[12/17 17:50:55    563s] ### info: trigger incremental cell import ( 136 new cells ).
[12/17 17:50:55    563s] ### info: trigger incremental reloading library data ( #cell = 136 ).
[12/17 17:50:55    563s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[12/17 17:50:55    563s] #WARNING (NRDB-2054) CELL_VIEW sky130_fd_io__top_ground_hvc_wpad,abstract LAYER met2 has an illegal 0 width or height rectangle.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addf_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addf_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addf_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addf_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addh_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addh_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__addh_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__addh_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_6 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_6 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_8 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_8 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN GND in CELL_VIEW sky130_osu_sc_18T_hs__and2_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW sky130_osu_sc_18T_hs__and2_l does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/17 17:50:55    563s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/17 17:50:55    563s] #To increase the message display limit, refer to the product command reference manual.
[12/17 17:50:55    563s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=375712530 placement=563195442 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1
[12/17 17:50:55    563s] ### Time Record (DB Import) is uninstalled.
[12/17 17:50:55    563s] ### Time Record (DB Export) is installed.
[12/17 17:50:55    563s] Extracting standard cell pins and blockage ...... 
[12/17 17:50:55    563s] Pin and blockage extraction finished
[12/17 17:50:55    563s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=375712530 placement=563195442 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1
[12/17 17:50:55    563s] ### Time Record (DB Export) is uninstalled.
[12/17 17:50:55    563s] ### Time Record (Post Callback) is installed.
[12/17 17:50:55    563s] ### Time Record (Post Callback) is uninstalled.
[12/17 17:50:55    563s] #
[12/17 17:50:55    563s] #colorize_geometry statistics:
[12/17 17:50:55    563s] #Cpu time = 00:00:00
[12/17 17:50:55    563s] #Elapsed time = 00:00:00
[12/17 17:50:55    563s] #Increased memory = 8.63 (MB)
[12/17 17:50:55    563s] #Total memory = 2142.24 (MB)
[12/17 17:50:55    563s] #Peak memory = 3287.91 (MB)
[12/17 17:50:55    563s] #Number of warnings = 22
[12/17 17:50:55    563s] #Total number of warnings = 22
[12/17 17:50:55    563s] #Number of fails = 0
[12/17 17:50:55    563s] #Total number of fails = 0
[12/17 17:50:55    563s] #Complete colorize_geometry on Tue Dec 17 17:50:55 2024
[12/17 17:50:55    563s] #
[12/17 17:50:55    563s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1
[12/17 17:50:55    563s] ### Time Record (colorize_geometry) is uninstalled.
[12/17 17:50:55    563s] ### 
[12/17 17:50:55    563s] ###   Scalability Statistics
[12/17 17:50:55    563s] ### 
[12/17 17:50:55    563s] ### ------------------------+----------------+----------------+----------------+
[12/17 17:50:55    563s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/17 17:50:55    563s] ### ------------------------+----------------+----------------+----------------+
[12/17 17:50:55    563s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/17 17:50:55    563s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/17 17:50:55    563s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/17 17:50:55    563s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/17 17:50:55    563s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/17 17:50:55    563s] ### ------------------------+----------------+----------------+----------------+
[12/17 17:50:55    563s] ### 
[12/17 17:50:55    563s] *** Starting placeDesign default flow ***
[12/17 17:50:56    563s] ### Creating LA Mngr. totSessionCpu=0:09:24 mem=2398.5M
[12/17 17:50:56    563s] ### Creating LA Mngr, finished. totSessionCpu=0:09:24 mem=2398.5M
[12/17 17:50:56    563s] *** Start deleteBufferTree ***
[12/17 17:50:56    563s] Multithreaded Timing Analysis is initialized with 8 threads
[12/17 17:50:56    563s] 
[12/17 17:50:56    563s] Info: Detect buffers to remove automatically.
[12/17 17:50:56    563s] Analyzing netlist ...
[12/17 17:50:56    564s] Updating netlist
[12/17 17:50:56    564s] 
[12/17 17:50:56    564s] *summary: 16 instances (buffers/inverters) removed
[12/17 17:50:56    564s] *** Finish deleteBufferTree (0:00:00.5) ***
[12/17 17:50:56    564s] **INFO: Enable pre-place timing setting for timing analysis
[12/17 17:50:56    564s] Set Using Default Delay Limit as 101.
[12/17 17:50:56    564s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/17 17:50:56    564s] Set Default Net Delay as 0 ps.
[12/17 17:50:56    564s] Set Default Net Load as 0 pF. 
[12/17 17:50:56    564s] **INFO: Analyzing IO path groups for slack adjustment
[12/17 17:50:56    564s] Effort level <high> specified for reg2reg_tmp.432164 path_group
[12/17 17:50:56    564s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:50:57    564s] AAE DB initialization (MEM=2477.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/17 17:50:57    564s] #################################################################################
[12/17 17:50:57    564s] # Design Stage: PreRoute
[12/17 17:50:57    564s] # Design Name: fpga_top
[12/17 17:50:57    564s] # Design Mode: 130nm
[12/17 17:50:57    564s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:50:57    564s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:50:57    564s] # Signoff Settings: SI Off 
[12/17 17:50:57    564s] #################################################################################
[12/17 17:50:57    564s] Topological Sorting (REAL = 0:00:00.0, MEM = 2485.9M, InitMEM = 2485.9M)
[12/17 17:50:57    564s] Calculate delays in BcWc mode...
[12/17 17:50:57    564s] Start delay calculation (fullDC) (8 T). (MEM=2492.16)
[12/17 17:50:57    565s] Start AAE Lib Loading. (MEM=2503.67)
[12/17 17:50:57    565s] End AAE Lib Loading. (MEM=2541.83 CPU=0:00:00.0 Real=0:00:00.0)
[12/17 17:50:57    565s] End AAE Lib Interpolated Model. (MEM=2541.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:50:57    566s] Total number of fetched objects 10133
[12/17 17:50:57    566s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:50:57    566s] End delay calculation. (MEM=3132.24 CPU=0:00:01.3 REAL=0:00:00.0)
[12/17 17:50:57    566s] End delay calculation (fullDC). (MEM=3132.24 CPU=0:00:01.6 REAL=0:00:00.0)
[12/17 17:50:57    566s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 3132.2M) ***
[12/17 17:50:58    566s] **INFO: Disable pre-place timing setting for timing analysis
[12/17 17:50:58    566s] Set Using Default Delay Limit as 1000.
[12/17 17:50:58    566s] Set Default Net Delay as 1000 ps.
[12/17 17:50:58    566s] Set Default Net Load as 0.5 pF. 
[12/17 17:50:58    566s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/17 17:50:58    566s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3082.7M, EPOCH TIME: 1734454258.120472
[12/17 17:50:58    566s] Deleted 0 physical inst  (cell - / prefix -).
[12/17 17:50:58    566s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:3082.7M, EPOCH TIME: 1734454258.120700
[12/17 17:50:58    566s] INFO: #ExclusiveGroups=0
[12/17 17:50:58    566s] INFO: There are no Exclusive Groups.
[12/17 17:50:58    566s] *** Starting "NanoPlace(TM) placement v#7 (mem=3082.7M)" ...
[12/17 17:50:58    566s] Wait...
[12/17 17:50:58    566s] Estimated loop count for BSM: 1705
[12/17 17:50:58    566s] *** Build Buffered Sizing Timing Model
[12/17 17:50:58    566s] (cpu=0:00:00.1 mem=3146.7M) ***
[12/17 17:50:58    566s] *** Build Virtual Sizing Timing Model
[12/17 17:50:58    566s] (cpu=0:00:00.1 mem=3146.7M) ***
[12/17 17:50:58    566s] No user-set net weight.
[12/17 17:50:58    566s] Net fanout histogram:
[12/17 17:50:58    566s] 2		: 6691 (79.5%) nets
[12/17 17:50:58    566s] 3		: 1144 (13.6%) nets
[12/17 17:50:58    566s] 4     -	14	: 381 (4.5%) nets
[12/17 17:50:58    566s] 15    -	39	: 143 (1.7%) nets
[12/17 17:50:58    566s] 40    -	79	: 60 (0.7%) nets
[12/17 17:50:58    566s] 80    -	159	: 0 (0.0%) nets
[12/17 17:50:58    566s] 160   -	319	: 0 (0.0%) nets
[12/17 17:50:58    566s] 320   -	639	: 0 (0.0%) nets
[12/17 17:50:58    566s] 640   -	1279	: 0 (0.0%) nets
[12/17 17:50:58    566s] 1280  -	2559	: 2 (0.0%) nets
[12/17 17:50:58    566s] 2560  -	5119	: 0 (0.0%) nets
[12/17 17:50:58    566s] 5120+		: 0 (0.0%) nets
[12/17 17:50:58    566s] no activity file in design. spp won't run.
[12/17 17:50:58    566s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/17 17:50:58    566s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/17 17:50:58    566s] Define the scan chains before using this option.
[12/17 17:50:58    566s] Type 'man IMPSP-9042' for more detail.
[12/17 17:50:58    566s] Processing tracks to init pin-track alignment.
[12/17 17:50:58    566s] z: 2, totalTracks: 1
[12/17 17:50:58    566s] z: 4, totalTracks: 1
[12/17 17:50:58    566s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:50:58    566s] Cell fpga_top LLGs are deleted
[12/17 17:50:58    566s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:50:58    566s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:50:58    566s] # Building fpga_top llgBox search-tree.
[12/17 17:50:58    567s] #std cell=8305 (0 fixed + 8305 movable) #buf cell=0 #inv cell=2095 #block=0 (0 floating + 0 preplaced)
[12/17 17:50:58    567s] #ioInst=52 #net=8421 #term=29141 #term/net=3.46, #fixedIo=58, #floatIo=0, #fixedPin=39, #floatPin=0
[12/17 17:50:58    567s] stdCell: 8305 single + 0 double + 0 multi
[12/17 17:50:58    567s] Total standard cell length = 29.2944 (mm), area = 0.1951 (mm^2)
[12/17 17:50:58    567s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3146.7M, EPOCH TIME: 1734454258.189526
[12/17 17:50:58    567s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:50:58    567s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:50:58    567s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3146.7M, EPOCH TIME: 1734454258.189626
[12/17 17:50:58    567s] Max number of tech site patterns supported in site array is 256.
[12/17 17:50:58    567s] **WARN: (IMPSP-362):	Site '18T' has one std.Cell height, so ignoring its X-symmetry.
[12/17 17:50:58    567s] Type 'man IMPSP-362' for more detail.
[12/17 17:50:58    567s] Core basic site is 18T
[12/17 17:50:58    567s] DP-Init: Signature of floorplan is 54383a93f2f0dad0. Signature of routing blockage is 7a271bccba5460ee.
[12/17 17:50:58    567s] After signature check, allow fast init is false, keep pre-filter is false.
[12/17 17:50:58    567s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/17 17:50:58    567s] Use non-trimmed site array because memory saving is not enough.
[12/17 17:50:58    567s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 17:50:58    567s] SiteArray: use 2,650,112 bytes
[12/17 17:50:58    567s] SiteArray: current memory after site array memory allocation 3181.3M
[12/17 17:50:58    567s] SiteArray: FP blocked sites are writable
[12/17 17:50:58    567s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7fc77237b8d0.
[12/17 17:50:58    567s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 1 thread pools are available.
[12/17 17:50:58    567s] Estimated cell power/ground rail width = 0.728 um
[12/17 17:50:58    567s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:50:58    567s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3309.3M, EPOCH TIME: 1734454258.204115
[12/17 17:50:58    567s] Process 1648 wires and vias for routing blockage analysis
[12/17 17:50:58    567s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.004, MEM:3309.3M, EPOCH TIME: 1734454258.207832
[12/17 17:50:58    567s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 17:50:58    567s] Atter site array init, number of instance map data is 0.
[12/17 17:50:58    567s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.068, REAL:0.024, MEM:3309.3M, EPOCH TIME: 1734454258.213617
[12/17 17:50:58    567s] 
[12/17 17:50:58    567s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:50:58    567s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.071, REAL:0.026, MEM:3309.3M, EPOCH TIME: 1734454258.215748
[12/17 17:50:58    567s] 
[12/17 17:50:58    567s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:50:58    567s] Average module density = 0.515.
[12/17 17:50:58    567s] Density for the design = 0.515.
[12/17 17:50:58    567s]        = stdcell_area 266313 sites (195101 um^2) / alloc_area 517590 sites (379186 um^2).
[12/17 17:50:58    567s] Pin Density = 0.05630.
[12/17 17:50:58    567s]             = total # of pins 29141 / total area 517590.
[12/17 17:50:58    567s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3309.3M, EPOCH TIME: 1734454258.219303
[12/17 17:50:58    567s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.003, REAL:0.003, MEM:3309.3M, EPOCH TIME: 1734454258.222422
[12/17 17:50:58    567s] OPERPROF: Starting pre-place ADS at level 1, MEM:3309.3M, EPOCH TIME: 1734454258.222890
[12/17 17:50:58    567s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3309.3M, EPOCH TIME: 1734454258.228622
[12/17 17:50:58    567s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3309.3M, EPOCH TIME: 1734454258.228664
[12/17 17:50:58    567s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3309.3M, EPOCH TIME: 1734454258.228717
[12/17 17:50:58    567s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3309.3M, EPOCH TIME: 1734454258.228748
[12/17 17:50:58    567s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3309.3M, EPOCH TIME: 1734454258.228774
[12/17 17:50:58    567s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3309.3M, EPOCH TIME: 1734454258.229002
[12/17 17:50:58    567s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3309.3M, EPOCH TIME: 1734454258.229032
[12/17 17:50:58    567s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3309.3M, EPOCH TIME: 1734454258.229091
[12/17 17:50:58    567s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3309.3M, EPOCH TIME: 1734454258.229116
[12/17 17:50:58    567s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:3309.3M, EPOCH TIME: 1734454258.229159
[12/17 17:50:58    567s] ADSU 0.515 -> 0.532. site 517590.000 -> 500509.200. GS 53.280
[12/17 17:50:58    567s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.015, REAL:0.013, MEM:3309.3M, EPOCH TIME: 1734454258.235691
[12/17 17:50:58    567s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2851.3M, EPOCH TIME: 1734454258.237837
[12/17 17:50:58    567s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2851.3M, EPOCH TIME: 1734454258.238063
[12/17 17:50:58    567s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2851.3M, EPOCH TIME: 1734454258.238093
[12/17 17:50:58    567s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2851.3M, EPOCH TIME: 1734454258.238124
[12/17 17:50:58    567s] InitPadU 0.532 -> 0.532 for top
[12/17 17:50:58    567s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[12/17 17:50:58    567s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2851.3M, EPOCH TIME: 1734454258.249120
[12/17 17:50:58    567s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2851.3M, EPOCH TIME: 1734454258.249162
[12/17 17:50:58    567s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2851.3M, EPOCH TIME: 1734454258.249448
[12/17 17:50:58    567s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.003, REAL:0.003, MEM:2851.3M, EPOCH TIME: 1734454258.252320
[12/17 17:50:58    567s] === lastAutoLevel = 8 
[12/17 17:50:58    567s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2851.3M, EPOCH TIME: 1734454258.256300
[12/17 17:50:58    567s] no activity file in design. spp won't run.
[12/17 17:50:58    567s] [spp] 0
[12/17 17:50:58    567s] [adp] 0:1:1:3
[12/17 17:50:59    568s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:1.397, REAL:0.759, MEM:2950.7M, EPOCH TIME: 1734454259.014999
[12/17 17:50:59    568s] Clock gating cells determined by native netlist tracing.
[12/17 17:50:59    568s] no activity file in design. spp won't run.
[12/17 17:50:59    568s] no activity file in design. spp won't run.
[12/17 17:50:59    568s] Effort level <high> specified for reg2reg path_group
[12/17 17:50:59    569s] OPERPROF: Starting NP-MAIN at level 1, MEM:3011.8M, EPOCH TIME: 1734454259.258372
[12/17 17:51:00    569s] OPERPROF:   Starting NP-Place at level 2, MEM:3203.8M, EPOCH TIME: 1734454260.283289
[12/17 17:51:00    569s] Iteration  1: Total net bbox = 1.617e+05 (7.52e+04 8.64e+04)
[12/17 17:51:00    569s]               Est.  stn bbox = 1.714e+05 (7.82e+04 9.31e+04)
[12/17 17:51:00    569s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3111.8M
[12/17 17:51:00    569s] Iteration  2: Total net bbox = 1.617e+05 (7.52e+04 8.64e+04)
[12/17 17:51:00    569s]               Est.  stn bbox = 1.714e+05 (7.82e+04 9.31e+04)
[12/17 17:51:00    569s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3111.8M
[12/17 17:51:00    569s] exp_mt_sequential is set from setPlaceMode option to 1
[12/17 17:51:00    569s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[12/17 17:51:00    569s] place_exp_mt_interval set to default 32
[12/17 17:51:00    569s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/17 17:51:00    570s] Iteration  3: Total net bbox = 1.301e+05 (6.34e+04 6.67e+04)
[12/17 17:51:00    570s]               Est.  stn bbox = 1.602e+05 (7.57e+04 8.44e+04)
[12/17 17:51:00    570s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 3350.4M
[12/17 17:51:00    570s] Total number of setup views is 1.
[12/17 17:51:00    570s] Total number of active setup views is 1.
[12/17 17:51:00    570s] Active setup views:
[12/17 17:51:00    570s]     VIEW_SETUP
[12/17 17:51:01    572s] Iteration  4: Total net bbox = 2.052e+05 (1.02e+05 1.03e+05)
[12/17 17:51:01    572s]               Est.  stn bbox = 2.685e+05 (1.25e+05 1.44e+05)
[12/17 17:51:01    572s]               cpu = 0:00:02.1 real = 0:00:01.0 mem = 3350.4M
[12/17 17:51:01    574s] Iteration  5: Total net bbox = 1.817e+05 (9.37e+04 8.80e+04)
[12/17 17:51:01    574s]               Est.  stn bbox = 2.492e+05 (1.23e+05 1.26e+05)
[12/17 17:51:01    574s]               cpu = 0:00:01.9 real = 0:00:00.0 mem = 3350.4M
[12/17 17:51:01    574s] OPERPROF:   Finished NP-Place at level 2, CPU:5.139, REAL:1.369, MEM:3254.4M, EPOCH TIME: 1734454261.652305
[12/17 17:51:01    574s] OPERPROF: Finished NP-MAIN at level 1, CPU:5.202, REAL:2.404, MEM:3254.4M, EPOCH TIME: 1734454261.662093
[12/17 17:51:01    574s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3254.4M, EPOCH TIME: 1734454261.669923
[12/17 17:51:01    574s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:01    574s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.002, MEM:3254.4M, EPOCH TIME: 1734454261.672325
[12/17 17:51:01    574s] OPERPROF: Starting NP-MAIN at level 1, MEM:3254.4M, EPOCH TIME: 1734454261.672777
[12/17 17:51:01    574s] OPERPROF:   Starting NP-Place at level 2, MEM:3350.4M, EPOCH TIME: 1734454261.696235
[12/17 17:51:02    577s] Iteration  6: Total net bbox = 1.980e+05 (1.06e+05 9.20e+04)
[12/17 17:51:02    577s]               Est.  stn bbox = 2.712e+05 (1.41e+05 1.30e+05)
[12/17 17:51:02    577s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 3482.6M
[12/17 17:51:02    577s] OPERPROF:   Finished NP-Place at level 2, CPU:2.761, REAL:0.694, MEM:3386.6M, EPOCH TIME: 1734454262.389968
[12/17 17:51:02    577s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.827, REAL:0.726, MEM:3258.6M, EPOCH TIME: 1734454262.398478
[12/17 17:51:02    577s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3258.6M, EPOCH TIME: 1734454262.398952
[12/17 17:51:02    577s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:02    577s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3258.6M, EPOCH TIME: 1734454262.399727
[12/17 17:51:02    577s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3258.6M, EPOCH TIME: 1734454262.399837
[12/17 17:51:02    577s] Starting Early Global Route rough congestion estimation: mem = 3258.6M
[12/17 17:51:02    577s] (I)      Initializing eGR engine (rough)
[12/17 17:51:02    577s] Set min layer with default ( 2 )
[12/17 17:51:02    577s] Set max layer with parameter ( 5 )
[12/17 17:51:02    577s] (I)      Initializing eGR engine (rough)
[12/17 17:51:02    577s] Set min layer with default ( 2 )
[12/17 17:51:02    577s] Set max layer with parameter ( 5 )
[12/17 17:51:02    577s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.12 MB )
[12/17 17:51:02    577s] (I)      Running eGR Rough flow
[12/17 17:51:02    577s] (I)      # wire layers (front) : 6
[12/17 17:51:02    577s] (I)      # wire layers (back)  : 0
[12/17 17:51:02    577s] (I)      min wire layer : 1
[12/17 17:51:02    577s] (I)      max wire layer : 5
[12/17 17:51:02    577s] (I)      # cut layers (front) : 5
[12/17 17:51:02    577s] (I)      # cut layers (back)  : 0
[12/17 17:51:02    577s] (I)      min cut layer : 1
[12/17 17:51:02    577s] (I)      max cut layer : 4
[12/17 17:51:02    577s] (I)      ============================= Layers ==============================
[12/17 17:51:02    577s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:02    577s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:02    577s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:02    577s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:02    577s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:02    577s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:02    577s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:02    577s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:02    577s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:02    577s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:02    577s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:02    577s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:02    577s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:02    577s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:02    577s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:02    577s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:02    577s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:02    577s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:02    577s] (I)      Started Import and model ( Curr Mem: 3.12 MB )
[12/17 17:51:02    577s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:02    577s] (I)      == Non-default Options ==
[12/17 17:51:02    577s] (I)      Print mode                                         : 2
[12/17 17:51:02    577s] (I)      Stop if highly congested                           : false
[12/17 17:51:02    577s] (I)      Local connection modeling                          : true
[12/17 17:51:02    577s] (I)      Maximum routing layer                              : 5
[12/17 17:51:02    577s] (I)      Top routing layer                                  : 5
[12/17 17:51:02    577s] (I)      Assign partition pins                              : false
[12/17 17:51:02    577s] (I)      Support large GCell                                : true
[12/17 17:51:02    577s] (I)      Number of threads                                  : 8
[12/17 17:51:02    577s] (I)      Number of rows per GCell                           : 6
[12/17 17:51:02    577s] (I)      Max num rows per GCell                             : 32
[12/17 17:51:02    577s] (I)      Route tie net to shape                             : auto
[12/17 17:51:02    577s] (I)      Method to set GCell size                           : row
[12/17 17:51:02    577s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:02    577s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:02    577s] (I)      ============== Pin Summary ==============
[12/17 17:51:02    577s] (I)      +-------+--------+---------+------------+
[12/17 17:51:02    577s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:02    577s] (I)      +-------+--------+---------+------------+
[12/17 17:51:02    577s] (I)      |     1 |  28798 |   98.96 |        Pin |
[12/17 17:51:02    577s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:02    577s] (I)      |     3 |    272 |    0.93 | Pin access |
[12/17 17:51:02    577s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:02    577s] (I)      |     5 |     32 |    0.11 |      Other |
[12/17 17:51:02    577s] (I)      +-------+--------+---------+------------+
[12/17 17:51:02    577s] (I)      Use row-based GCell size
[12/17 17:51:02    577s] (I)      Use row-based GCell align
[12/17 17:51:02    577s] (I)      layer 0 area = 83000
[12/17 17:51:02    577s] (I)      layer 1 area = 67600
[12/17 17:51:02    577s] (I)      layer 2 area = 240000
[12/17 17:51:02    577s] (I)      layer 3 area = 240000
[12/17 17:51:02    577s] (I)      layer 4 area = 4000000
[12/17 17:51:02    577s] (I)      GCell unit size   : 6660
[12/17 17:51:02    577s] (I)      GCell multiplier  : 6
[12/17 17:51:02    577s] (I)      GCell row height  : 6660
[12/17 17:51:02    577s] (I)      Actual row height : 6660
[12/17 17:51:02    577s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:02    577s] (I)      Track table information for default rule: 
[12/17 17:51:02    577s] (I)      met1 has single uniform track structure
[12/17 17:51:02    577s] (I)      met2 has single uniform track structure
[12/17 17:51:02    577s] (I)      met3 has single uniform track structure
[12/17 17:51:02    577s] (I)      met4 has single uniform track structure
[12/17 17:51:02    577s] (I)      met5 has single uniform track structure
[12/17 17:51:02    577s] (I)      =============== Default via ===============
[12/17 17:51:02    577s] (I)      +---+------------------+------------------+
[12/17 17:51:02    577s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:02    577s] (I)      +---+------------------+------------------+
[12/17 17:51:02    577s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:02    577s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:02    577s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:02    577s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:02    577s] (I)      +---+------------------+------------------+
[12/17 17:51:02    577s] (I)      Read 4859 PG shapes
[12/17 17:51:02    577s] (I)      Read 0 clock shapes
[12/17 17:51:02    577s] (I)      Read 0 other shapes
[12/17 17:51:02    577s] (I)      #Routing Blockages  : 0
[12/17 17:51:02    577s] (I)      #Instance Blockages : 45786
[12/17 17:51:02    577s] (I)      #PG Blockages       : 4859
[12/17 17:51:02    577s] (I)      #Halo Blockages     : 0
[12/17 17:51:02    577s] (I)      #Boundary Blockages : 0
[12/17 17:51:02    577s] (I)      #Clock Blockages    : 0
[12/17 17:51:02    577s] (I)      #Other Blockages    : 0
[12/17 17:51:02    577s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:02    577s] (I)      Custom ignore net properties:
[12/17 17:51:02    577s] (I)      1 : NotLegal
[12/17 17:51:02    577s] (I)      Default ignore net properties:
[12/17 17:51:02    577s] (I)      1 : Special
[12/17 17:51:02    577s] (I)      2 : Analog
[12/17 17:51:02    577s] (I)      3 : Fixed
[12/17 17:51:02    577s] (I)      4 : Skipped
[12/17 17:51:02    577s] (I)      5 : MixedSignal
[12/17 17:51:02    577s] (I)      Prerouted net properties:
[12/17 17:51:02    577s] (I)      1 : NotLegal
[12/17 17:51:02    577s] (I)      2 : Special
[12/17 17:51:02    577s] (I)      3 : Analog
[12/17 17:51:02    577s] (I)      4 : Fixed
[12/17 17:51:02    577s] (I)      5 : Skipped
[12/17 17:51:02    577s] (I)      6 : MixedSignal
[12/17 17:51:02    577s] (I)      Early global route reroute all routable nets
[12/17 17:51:02    577s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:02    577s] (I)      Read 8421 nets ( ignored 0 )
[12/17 17:51:02    577s] (I)        Front-side 8421 ( ignored 0 )
[12/17 17:51:02    577s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:02    577s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:02    577s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:02    577s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:02    577s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:02    577s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:02    577s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:02    577s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:02    577s] (I)      Number of ignored nets                =      0
[12/17 17:51:02    577s] (I)      Number of connected nets              =      0
[12/17 17:51:02    577s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:02    577s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:02    577s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:02    577s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:02    577s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:02    577s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:02    577s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:02    577s] (I)      There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:02    577s] (I)      Ndr track 0 does not exist
[12/17 17:51:02    577s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:02    577s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:02    577s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:02    577s] (I)      Site width          :   110  (dbu)
[12/17 17:51:02    577s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:02    577s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:02    577s] (I)      GCell width         : 39960  (dbu)
[12/17 17:51:02    577s] (I)      GCell height        : 39960  (dbu)
[12/17 17:51:02    577s] (I)      Grid                :    40    40     5
[12/17 17:51:02    577s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:02    577s] (I)      Vertical capacity   :     0 39960     0 39960     0
[12/17 17:51:02    577s] (I)      Horizontal capacity :     0     0 39960     0 39960
[12/17 17:51:02    577s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:02    577s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:02    577s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:02    577s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:02    577s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:02    577s] (I)      Num tracks per GCell: 142.71 83.25 65.51 64.98 10.92
[12/17 17:51:02    577s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:02    577s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:02    577s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:02    577s] (I)      --------------------------------------------------------
[12/17 17:51:02    577s] 
[12/17 17:51:02    577s] (I)      ============ Routing rule table ============
[12/17 17:51:02    577s] (I)      Rule id: 0  Nets: 8389
[12/17 17:51:02    577s] (I)      ========================================
[12/17 17:51:02    577s] (I)      
[12/17 17:51:02    577s] (I)      ======== NDR :  =========
[12/17 17:51:02    577s] (I)      +--------------+--------+
[12/17 17:51:02    577s] (I)      |           ID |      0 |
[12/17 17:51:02    577s] (I)      |         Name |        |
[12/17 17:51:02    577s] (I)      |      Default |    yes |
[12/17 17:51:02    577s] (I)      |  Clk Special |     no |
[12/17 17:51:02    577s] (I)      | Hard spacing |     no |
[12/17 17:51:02    577s] (I)      |    NDR track | (none) |
[12/17 17:51:02    577s] (I)      |      NDR via | (none) |
[12/17 17:51:02    577s] (I)      |  Extra space |      0 |
[12/17 17:51:02    577s] (I)      |      Shields |      0 |
[12/17 17:51:02    577s] (I)      |   Demand (H) |      1 |
[12/17 17:51:02    577s] (I)      |   Demand (V) |      1 |
[12/17 17:51:02    577s] (I)      |        #Nets |   8389 |
[12/17 17:51:02    577s] (I)      +--------------+--------+
[12/17 17:51:02    577s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:02    577s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:02    577s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:02    577s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:02    577s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:02    577s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:02    577s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:02    577s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:02    577s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:02    577s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:02    577s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:02    577s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:02    577s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:02    577s] (I)      |     2 |  132800 |    76907 |        57.91% |
[12/17 17:51:02    577s] (I)      |     3 |  102520 |    59998 |        58.52% |
[12/17 17:51:02    577s] (I)      |     4 |  103640 |    67671 |        65.29% |
[12/17 17:51:02    577s] (I)      |     5 |   17040 |    11151 |        65.44% |
[12/17 17:51:02    577s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:02    577s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.12 MB )
[12/17 17:51:02    577s] (I)      Reset routing kernel
[12/17 17:51:02    577s] (I)      numLocalWires=31255  numGlobalNetBranches=7943  numLocalNetBranches=7711
[12/17 17:51:02    577s] (I)      totalPins=29077  totalGlobalPin=6973 (23.98%)
[12/17 17:51:02    577s] (I)      total 2D Cap : 163205 = (53017 H, 110188 V)
[12/17 17:51:02    577s] (I)      total 2D Demand : 1321 = (0 H, 1321 V)
[12/17 17:51:02    577s] (I)      
[12/17 17:51:02    577s] (I)      ============  Phase 1a Route ============
[12/17 17:51:02    577s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 16
[12/17 17:51:02    577s] (I)      Usage: 7177 = (3546 H, 3631 V) = (6.69% H, 3.30% V) = (1.417e+05um H, 1.451e+05um V)
[12/17 17:51:02    577s] (I)      
[12/17 17:51:02    577s] (I)      ============  Phase 1b Route ============
[12/17 17:51:02    577s] (I)      Usage: 7176 = (3546 H, 3630 V) = (6.69% H, 3.29% V) = (1.417e+05um H, 1.451e+05um V)
[12/17 17:51:02    577s] (I)      eGR overflow: 3.66% H + 0.67% V
[12/17 17:51:02    577s] 
[12/17 17:51:02    577s] (I)      Updating congestion map
[12/17 17:51:02    577s] (I)      Overflow after Early Global Route 2.29% H + 0.57% V
[12/17 17:51:02    577s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.13 MB )
[12/17 17:51:02    577s] Finished Early Global Route rough congestion estimation: mem = 3245.9M
[12/17 17:51:02    577s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.081, REAL:0.065, MEM:3245.9M, EPOCH TIME: 1734454262.464746
[12/17 17:51:02    577s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/17 17:51:02    577s] OPERPROF: Starting CDPad at level 1, MEM:3245.9M, EPOCH TIME: 1734454262.464959
[12/17 17:51:02    577s] CDPadU 0.532 -> 0.552. R=0.532, N=8305, GS=39.960
[12/17 17:51:02    577s] OPERPROF: Finished CDPad at level 1, CPU:0.088, REAL:0.032, MEM:3245.9M, EPOCH TIME: 1734454262.496746
[12/17 17:51:02    577s] OPERPROF: Starting NP-MAIN at level 1, MEM:3245.9M, EPOCH TIME: 1734454262.497303
[12/17 17:51:02    577s] OPERPROF:   Starting NP-Place at level 2, MEM:3346.2M, EPOCH TIME: 1734454262.521904
[12/17 17:51:02    577s] OPERPROF:   Finished NP-Place at level 2, CPU:0.035, REAL:0.014, MEM:3360.7M, EPOCH TIME: 1734454262.535601
[12/17 17:51:02    577s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.104, REAL:0.049, MEM:3264.7M, EPOCH TIME: 1734454262.546109
[12/17 17:51:02    577s] Global placement CDP skipped at cutLevel 7.
[12/17 17:51:02    577s] Iteration  7: Total net bbox = 2.134e+05 (1.15e+05 9.79e+04)
[12/17 17:51:02    577s]               Est.  stn bbox = 2.876e+05 (1.52e+05 1.36e+05)
[12/17 17:51:02    577s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3264.7M
[12/17 17:51:03    579s] 
[12/17 17:51:03    579s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:51:03    579s] TLC MultiMap info (StdDelay):
[12/17 17:51:03    579s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:51:03    579s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:51:03    579s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:51:03    579s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:51:03    579s]  Setting StdDelay to: 71.1ps
[12/17 17:51:03    579s] 
[12/17 17:51:03    579s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:51:03    579s] nrCritNet: 0.00% ( 0 / 8421 ) cutoffSlk: 214748364.7ps stdDelay: 71.1ps
[12/17 17:51:04    580s] nrCritNet: 0.00% ( 0 / 8421 ) cutoffSlk: 214748364.7ps stdDelay: 71.1ps
[12/17 17:51:04    580s] Iteration  8: Total net bbox = 2.134e+05 (1.15e+05 9.79e+04)
[12/17 17:51:04    580s]               Est.  stn bbox = 2.876e+05 (1.52e+05 1.36e+05)
[12/17 17:51:04    580s]               cpu = 0:00:02.9 real = 0:00:02.0 mem = 3232.7M
[12/17 17:51:04    580s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3232.7M, EPOCH TIME: 1734454264.223700
[12/17 17:51:04    580s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:04    580s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3232.7M, EPOCH TIME: 1734454264.224189
[12/17 17:51:04    580s] OPERPROF: Starting NP-MAIN at level 1, MEM:3232.7M, EPOCH TIME: 1734454264.224658
[12/17 17:51:04    580s] OPERPROF:   Starting NP-Place at level 2, MEM:3360.7M, EPOCH TIME: 1734454264.251742
[12/17 17:51:04    583s] OPERPROF:   Finished NP-Place at level 2, CPU:2.470, REAL:0.612, MEM:3392.7M, EPOCH TIME: 1734454264.864199
[12/17 17:51:04    583s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.540, REAL:0.649, MEM:3264.7M, EPOCH TIME: 1734454264.873950
[12/17 17:51:04    583s] Legalizing MH Cells... 0 / 0 (level 5)
[12/17 17:51:04    583s] MH packer: No MH instances from GP
[12/17 17:51:04    583s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3264.7M, DRC: 0)
[12/17 17:51:04    583s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:04    583s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3264.7M, EPOCH TIME: 1734454264.874858
[12/17 17:51:04    583s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:04    583s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3264.7M, EPOCH TIME: 1734454264.875751
[12/17 17:51:04    583s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3264.7M, EPOCH TIME: 1734454264.875867
[12/17 17:51:04    583s] Starting Early Global Route rough congestion estimation: mem = 3264.7M
[12/17 17:51:04    583s] (I)      Initializing eGR engine (rough)
[12/17 17:51:04    583s] Set min layer with default ( 2 )
[12/17 17:51:04    583s] Set max layer with parameter ( 5 )
[12/17 17:51:04    583s] (I)      Initializing eGR engine (rough)
[12/17 17:51:04    583s] Set min layer with default ( 2 )
[12/17 17:51:04    583s] Set max layer with parameter ( 5 )
[12/17 17:51:04    583s] (I)      Started Early Global Route kernel ( Curr Mem: 3.13 MB )
[12/17 17:51:04    583s] (I)      Running eGR Rough flow
[12/17 17:51:04    583s] (I)      # wire layers (front) : 6
[12/17 17:51:04    583s] (I)      # wire layers (back)  : 0
[12/17 17:51:04    583s] (I)      min wire layer : 1
[12/17 17:51:04    583s] (I)      max wire layer : 5
[12/17 17:51:04    583s] (I)      # cut layers (front) : 5
[12/17 17:51:04    583s] (I)      # cut layers (back)  : 0
[12/17 17:51:04    583s] (I)      min cut layer : 1
[12/17 17:51:04    583s] (I)      max cut layer : 4
[12/17 17:51:04    583s] (I)      ============================= Layers ==============================
[12/17 17:51:04    583s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:04    583s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:04    583s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:04    583s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:04    583s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:04    583s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:04    583s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:04    583s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:04    583s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:04    583s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:04    583s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:04    583s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:04    583s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:04    583s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:04    583s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:04    583s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:04    583s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:04    583s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:04    583s] (I)      Started Import and model ( Curr Mem: 3.13 MB )
[12/17 17:51:04    583s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:04    583s] (I)      == Non-default Options ==
[12/17 17:51:04    583s] (I)      Print mode                                         : 2
[12/17 17:51:04    583s] (I)      Stop if highly congested                           : false
[12/17 17:51:04    583s] (I)      Local connection modeling                          : true
[12/17 17:51:04    583s] (I)      Maximum routing layer                              : 5
[12/17 17:51:04    583s] (I)      Top routing layer                                  : 5
[12/17 17:51:04    583s] (I)      Assign partition pins                              : false
[12/17 17:51:04    583s] (I)      Support large GCell                                : true
[12/17 17:51:04    583s] (I)      Number of threads                                  : 8
[12/17 17:51:04    583s] (I)      Number of rows per GCell                           : 3
[12/17 17:51:04    583s] (I)      Max num rows per GCell                             : 32
[12/17 17:51:04    583s] (I)      Route tie net to shape                             : auto
[12/17 17:51:04    583s] (I)      Method to set GCell size                           : row
[12/17 17:51:04    583s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:04    583s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:04    583s] (I)      ============== Pin Summary ==============
[12/17 17:51:04    583s] (I)      +-------+--------+---------+------------+
[12/17 17:51:04    583s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:04    583s] (I)      +-------+--------+---------+------------+
[12/17 17:51:04    583s] (I)      |     1 |  28798 |   98.96 |        Pin |
[12/17 17:51:04    583s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:04    583s] (I)      |     3 |    272 |    0.93 | Pin access |
[12/17 17:51:04    583s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:04    583s] (I)      |     5 |     32 |    0.11 |      Other |
[12/17 17:51:04    583s] (I)      +-------+--------+---------+------------+
[12/17 17:51:04    583s] (I)      Use row-based GCell size
[12/17 17:51:04    583s] (I)      Use row-based GCell align
[12/17 17:51:04    583s] (I)      layer 0 area = 83000
[12/17 17:51:04    583s] (I)      layer 1 area = 67600
[12/17 17:51:04    583s] (I)      layer 2 area = 240000
[12/17 17:51:04    583s] (I)      layer 3 area = 240000
[12/17 17:51:04    583s] (I)      layer 4 area = 4000000
[12/17 17:51:04    583s] (I)      GCell unit size   : 6660
[12/17 17:51:04    583s] (I)      GCell multiplier  : 3
[12/17 17:51:04    583s] (I)      GCell row height  : 6660
[12/17 17:51:04    583s] (I)      Actual row height : 6660
[12/17 17:51:04    583s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:04    583s] (I)      Track table information for default rule: 
[12/17 17:51:04    583s] (I)      met1 has single uniform track structure
[12/17 17:51:04    583s] (I)      met2 has single uniform track structure
[12/17 17:51:04    583s] (I)      met3 has single uniform track structure
[12/17 17:51:04    583s] (I)      met4 has single uniform track structure
[12/17 17:51:04    583s] (I)      met5 has single uniform track structure
[12/17 17:51:04    583s] (I)      =============== Default via ===============
[12/17 17:51:04    583s] (I)      +---+------------------+------------------+
[12/17 17:51:04    583s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:04    583s] (I)      +---+------------------+------------------+
[12/17 17:51:04    583s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:04    583s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:04    583s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:04    583s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:04    583s] (I)      +---+------------------+------------------+
[12/17 17:51:04    583s] (I)      Read 4859 PG shapes
[12/17 17:51:04    583s] (I)      Read 0 clock shapes
[12/17 17:51:04    583s] (I)      Read 0 other shapes
[12/17 17:51:04    583s] (I)      #Routing Blockages  : 0
[12/17 17:51:04    583s] (I)      #Instance Blockages : 45786
[12/17 17:51:04    583s] (I)      #PG Blockages       : 4859
[12/17 17:51:04    583s] (I)      #Halo Blockages     : 0
[12/17 17:51:04    583s] (I)      #Boundary Blockages : 0
[12/17 17:51:04    583s] (I)      #Clock Blockages    : 0
[12/17 17:51:04    583s] (I)      #Other Blockages    : 0
[12/17 17:51:04    583s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:04    583s] (I)      Custom ignore net properties:
[12/17 17:51:04    583s] (I)      1 : NotLegal
[12/17 17:51:04    583s] (I)      Default ignore net properties:
[12/17 17:51:04    583s] (I)      1 : Special
[12/17 17:51:04    583s] (I)      2 : Analog
[12/17 17:51:04    583s] (I)      3 : Fixed
[12/17 17:51:04    583s] (I)      4 : Skipped
[12/17 17:51:04    583s] (I)      5 : MixedSignal
[12/17 17:51:04    583s] (I)      Prerouted net properties:
[12/17 17:51:04    583s] (I)      1 : NotLegal
[12/17 17:51:04    583s] (I)      2 : Special
[12/17 17:51:04    583s] (I)      3 : Analog
[12/17 17:51:04    583s] (I)      4 : Fixed
[12/17 17:51:04    583s] (I)      5 : Skipped
[12/17 17:51:04    583s] (I)      6 : MixedSignal
[12/17 17:51:04    583s] (I)      Early global route reroute all routable nets
[12/17 17:51:04    583s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:04    583s] (I)      Read 8421 nets ( ignored 0 )
[12/17 17:51:04    583s] (I)        Front-side 8421 ( ignored 0 )
[12/17 17:51:04    583s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:04    583s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:04    583s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:04    583s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:04    583s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:04    583s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:04    583s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:04    583s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:04    583s] (I)      Number of ignored nets                =      0
[12/17 17:51:04    583s] (I)      Number of connected nets              =      0
[12/17 17:51:04    583s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:04    583s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:04    583s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:04    583s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:04    583s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:04    583s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:04    583s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:04    583s] (I)      There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:04    583s] (I)      Ndr track 0 does not exist
[12/17 17:51:04    583s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:04    583s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:04    583s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:04    583s] (I)      Site width          :   110  (dbu)
[12/17 17:51:04    583s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:04    583s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:04    583s] (I)      GCell width         : 19980  (dbu)
[12/17 17:51:04    583s] (I)      GCell height        : 19980  (dbu)
[12/17 17:51:04    583s] (I)      Grid                :    80    79     5
[12/17 17:51:04    583s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:04    583s] (I)      Vertical capacity   :     0 19980     0 19980     0
[12/17 17:51:04    583s] (I)      Horizontal capacity :     0     0 19980     0 19980
[12/17 17:51:04    583s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:04    583s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:04    583s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:04    583s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:04    583s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:04    583s] (I)      Num tracks per GCell: 71.36 41.62 32.75 32.49  5.46
[12/17 17:51:04    583s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:04    583s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:04    583s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:04    583s] (I)      --------------------------------------------------------
[12/17 17:51:04    583s] 
[12/17 17:51:04    583s] (I)      ============ Routing rule table ============
[12/17 17:51:04    583s] (I)      Rule id: 0  Nets: 8389
[12/17 17:51:04    583s] (I)      ========================================
[12/17 17:51:04    583s] (I)      
[12/17 17:51:04    583s] (I)      ======== NDR :  =========
[12/17 17:51:04    583s] (I)      +--------------+--------+
[12/17 17:51:04    583s] (I)      |           ID |      0 |
[12/17 17:51:04    583s] (I)      |         Name |        |
[12/17 17:51:04    583s] (I)      |      Default |    yes |
[12/17 17:51:04    583s] (I)      |  Clk Special |     no |
[12/17 17:51:04    583s] (I)      | Hard spacing |     no |
[12/17 17:51:04    583s] (I)      |    NDR track | (none) |
[12/17 17:51:04    583s] (I)      |      NDR via | (none) |
[12/17 17:51:04    583s] (I)      |  Extra space |      0 |
[12/17 17:51:04    583s] (I)      |      Shields |      0 |
[12/17 17:51:04    583s] (I)      |   Demand (H) |      1 |
[12/17 17:51:04    583s] (I)      |   Demand (V) |      1 |
[12/17 17:51:04    583s] (I)      |        #Nets |   8389 |
[12/17 17:51:04    583s] (I)      +--------------+--------+
[12/17 17:51:04    583s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:04    583s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:04    583s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:04    583s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:04    583s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:04    583s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:04    583s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:04    583s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:04    583s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:04    583s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:04    583s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:04    583s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:04    583s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:04    583s] (I)      |     2 |  262280 |   143316 |        54.64% |
[12/17 17:51:04    583s] (I)      |     3 |  205040 |   112609 |        54.92% |
[12/17 17:51:04    583s] (I)      |     4 |  204689 |   126604 |        61.85% |
[12/17 17:51:04    583s] (I)      |     5 |   34080 |    21055 |        61.78% |
[12/17 17:51:04    583s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:04    583s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.13 MB )
[12/17 17:51:04    583s] (I)      Reset routing kernel
[12/17 17:51:04    583s] (I)      numLocalWires=23886  numGlobalNetBranches=6474  numLocalNetBranches=5487
[12/17 17:51:04    583s] (I)      totalPins=29077  totalGlobalPin=12081 (41.55%)
[12/17 17:51:04    583s] (I)      total 2D Cap : 328744 = (110096 H, 218648 V)
[12/17 17:51:04    583s] (I)      total 2D Demand : 2208 = (0 H, 2208 V)
[12/17 17:51:04    583s] (I)      
[12/17 17:51:04    583s] (I)      ============  Phase 1a Route ============
[12/17 17:51:04    583s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 18
[12/17 17:51:04    583s] (I)      Usage: 15436 = (7988 H, 7448 V) = (7.26% H, 3.41% V) = (1.596e+05um H, 1.488e+05um V)
[12/17 17:51:04    583s] (I)      
[12/17 17:51:04    583s] (I)      ============  Phase 1b Route ============
[12/17 17:51:04    583s] (I)      Usage: 15444 = (7988 H, 7456 V) = (7.26% H, 3.41% V) = (1.596e+05um H, 1.490e+05um V)
[12/17 17:51:04    583s] (I)      eGR overflow: 3.39% H + 0.92% V
[12/17 17:51:04    583s] 
[12/17 17:51:04    583s] (I)      Updating congestion map
[12/17 17:51:04    583s] (I)      Overflow after Early Global Route 1.89% H + 0.86% V
[12/17 17:51:04    583s] (I)      Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 3.14 MB )
[12/17 17:51:04    583s] Finished Early Global Route rough congestion estimation: mem = 3250.1M
[12/17 17:51:04    583s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.096, REAL:0.077, MEM:3250.1M, EPOCH TIME: 1734454264.953323
[12/17 17:51:04    583s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/17 17:51:04    583s] OPERPROF: Starting CDPad at level 1, MEM:3250.1M, EPOCH TIME: 1734454264.953567
[12/17 17:51:04    583s] CDPadU 0.552 -> 0.565. R=0.532, N=8305, GS=19.980
[12/17 17:51:04    583s] OPERPROF: Finished CDPad at level 1, CPU:0.059, REAL:0.019, MEM:3254.1M, EPOCH TIME: 1734454264.972562
[12/17 17:51:04    583s] OPERPROF: Starting NP-MAIN at level 1, MEM:3254.1M, EPOCH TIME: 1734454264.973110
[12/17 17:51:04    583s] OPERPROF:   Starting NP-Place at level 2, MEM:3351.1M, EPOCH TIME: 1734454264.998101
[12/17 17:51:05    583s] OPERPROF:   Finished NP-Place at level 2, CPU:0.039, REAL:0.014, MEM:3360.4M, EPOCH TIME: 1734454265.012381
[12/17 17:51:05    583s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.109, REAL:0.050, MEM:3264.4M, EPOCH TIME: 1734454265.023275
[12/17 17:51:05    583s] Global placement CDP skipped at cutLevel 9.
[12/17 17:51:05    583s] Iteration  9: Total net bbox = 2.307e+05 (1.24e+05 1.07e+05)
[12/17 17:51:05    583s]               Est.  stn bbox = 3.083e+05 (1.63e+05 1.45e+05)
[12/17 17:51:05    583s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 3264.4M
[12/17 17:51:05    584s] nrCritNet: 0.00% ( 0 / 8421 ) cutoffSlk: 214748364.7ps stdDelay: 71.1ps
[12/17 17:51:06    586s] nrCritNet: 0.00% ( 0 / 8421 ) cutoffSlk: 214748364.7ps stdDelay: 71.1ps
[12/17 17:51:06    586s] Iteration 10: Total net bbox = 2.307e+05 (1.24e+05 1.07e+05)
[12/17 17:51:06    586s]               Est.  stn bbox = 3.083e+05 (1.63e+05 1.45e+05)
[12/17 17:51:06    586s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 3232.4M
[12/17 17:51:06    586s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3232.4M, EPOCH TIME: 1734454266.592850
[12/17 17:51:06    586s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:06    586s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3232.4M, EPOCH TIME: 1734454266.593565
[12/17 17:51:06    586s] Legalizing MH Cells... 0 / 0 (level 8)
[12/17 17:51:06    586s] MH packer: No MH instances from GP
[12/17 17:51:06    586s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3232.4M, DRC: 0)
[12/17 17:51:06    586s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:06    586s] OPERPROF: Starting NP-MAIN at level 1, MEM:3232.4M, EPOCH TIME: 1734454266.594242
[12/17 17:51:06    586s] OPERPROF:   Starting NP-Place at level 2, MEM:3360.4M, EPOCH TIME: 1734454266.622203
[12/17 17:51:08    593s] GP RA stats: MHOnly 0 nrInst 8305 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/17 17:51:08    595s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3617.4M, EPOCH TIME: 1734454268.535200
[12/17 17:51:08    595s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3617.4M, EPOCH TIME: 1734454268.535292
[12/17 17:51:08    595s] OPERPROF:   Finished NP-Place at level 2, CPU:8.706, REAL:1.914, MEM:3393.4M, EPOCH TIME: 1734454268.536513
[12/17 17:51:08    595s] OPERPROF: Finished NP-MAIN at level 1, CPU:8.778, REAL:1.953, MEM:3265.4M, EPOCH TIME: 1734454268.546743
[12/17 17:51:08    595s] Iteration 11: Total net bbox = 2.571e+05 (1.38e+05 1.19e+05)
[12/17 17:51:08    595s]               Est.  stn bbox = 3.355e+05 (1.78e+05 1.58e+05)
[12/17 17:51:08    595s]               cpu = 0:00:08.8 real = 0:00:02.0 mem = 3265.4M
[12/17 17:51:08    595s] Iteration 12: Total net bbox = 2.571e+05 (1.38e+05 1.19e+05)
[12/17 17:51:08    595s]               Est.  stn bbox = 3.355e+05 (1.78e+05 1.58e+05)
[12/17 17:51:08    595s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3265.4M
[12/17 17:51:08    595s] [adp] clock
[12/17 17:51:08    595s] [adp] weight, nr nets, wire length
[12/17 17:51:08    595s] [adp]      0        2  1353.604000
[12/17 17:51:08    595s] [adp] data
[12/17 17:51:08    595s] [adp] weight, nr nets, wire length
[12/17 17:51:08    595s] [adp]      0     8419  255789.276000
[12/17 17:51:08    595s] [adp] 0.000000|0.000000|0.000000
[12/17 17:51:08    595s] Iteration 13: Total net bbox = 2.571e+05 (1.38e+05 1.19e+05)
[12/17 17:51:08    595s]               Est.  stn bbox = 3.355e+05 (1.78e+05 1.58e+05)
[12/17 17:51:08    595s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3265.4M
[12/17 17:51:08    595s] *** cost = 2.571e+05 (1.38e+05 1.19e+05) (cpu for global=0:00:26.5) real=0:00:09.0***
[12/17 17:51:08    595s] Placement multithread real runtime: 0:00:09.0 with 8 threads.
[12/17 17:51:08    595s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[12/17 17:51:08    595s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3265.4M, EPOCH TIME: 1734454268.604871
[12/17 17:51:08    595s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3265.4M, EPOCH TIME: 1734454268.604935
[12/17 17:51:08    595s] Saved padding area to DB
[12/17 17:51:08    595s] Cell fpga_top LLGs are deleted
[12/17 17:51:08    595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:08    595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:08    595s] # Resetting pin-track-align track data.
[12/17 17:51:08    595s] Solver runtime cpu: 0:00:18.6 real: 0:00:04.4
[12/17 17:51:08    595s] Core Placement runtime cpu: 0:00:19.6 real: 0:00:06.0
[12/17 17:51:08    595s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3265.4M, EPOCH TIME: 1734454268.608609
[12/17 17:51:08    595s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3265.4M, EPOCH TIME: 1734454268.608681
[12/17 17:51:08    595s] Processing tracks to init pin-track alignment.
[12/17 17:51:08    595s] z: 2, totalTracks: 1
[12/17 17:51:08    595s] z: 4, totalTracks: 1
[12/17 17:51:08    595s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:08    595s] Cell fpga_top LLGs are deleted
[12/17 17:51:08    595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:08    595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:08    595s] # Building fpga_top llgBox search-tree.
[12/17 17:51:08    595s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3265.4M, EPOCH TIME: 1734454268.611692
[12/17 17:51:08    595s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:08    595s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:08    595s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3265.4M, EPOCH TIME: 1734454268.611930
[12/17 17:51:08    595s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:08    595s] Core basic site is 18T
[12/17 17:51:08    595s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:08    595s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:08    595s] Fast DP-INIT is on for default
[12/17 17:51:08    595s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:08    595s] Atter site array init, number of instance map data is 0.
[12/17 17:51:08    595s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.013, REAL:0.008, MEM:3265.4M, EPOCH TIME: 1734454268.620354
[12/17 17:51:08    595s] 
[12/17 17:51:08    595s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:08    595s] OPERPROF:       Starting CMU at level 4, MEM:3265.4M, EPOCH TIME: 1734454268.621804
[12/17 17:51:08    595s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.001, MEM:3265.4M, EPOCH TIME: 1734454268.622708
[12/17 17:51:08    595s] 
[12/17 17:51:08    595s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:08    595s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.019, REAL:0.012, MEM:3265.4M, EPOCH TIME: 1734454268.623543
[12/17 17:51:08    595s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3265.4M, EPOCH TIME: 1734454268.623588
[12/17 17:51:08    595s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3265.4M, EPOCH TIME: 1734454268.623714
[12/17 17:51:08    595s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3265.4MB).
[12/17 17:51:08    595s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.018, MEM:3265.4M, EPOCH TIME: 1734454268.626983
[12/17 17:51:08    595s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.027, REAL:0.018, MEM:3265.4M, EPOCH TIME: 1734454268.627026
[12/17 17:51:08    595s] TDRefine: refinePlace mode is spiral
[12/17 17:51:08    595s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.1
[12/17 17:51:08    595s] OPERPROF: Starting Refine-Place at level 1, MEM:3265.4M, EPOCH TIME: 1734454268.627116
[12/17 17:51:08    595s] *** Starting refinePlace (0:09:55 mem=3265.4M) ***
[12/17 17:51:08    595s] Total net bbox length = 2.571e+05 (1.381e+05 1.190e+05) (ext = 4.727e+04)
[12/17 17:51:08    595s] 
[12/17 17:51:08    595s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:08    595s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:51:08    595s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:08    595s] Set min layer with default ( 2 )
[12/17 17:51:08    595s] Set max layer with parameter ( 5 )
[12/17 17:51:08    595s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:08    595s] Set min layer with default ( 2 )
[12/17 17:51:08    595s] Set max layer with parameter ( 5 )
[12/17 17:51:08    595s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3265.4M, EPOCH TIME: 1734454268.638112
[12/17 17:51:08    595s] Starting refinePlace ...
[12/17 17:51:08    595s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:08    595s] Set min layer with default ( 2 )
[12/17 17:51:08    595s] Set max layer with parameter ( 5 )
[12/17 17:51:08    595s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:08    595s] Set min layer with default ( 2 )
[12/17 17:51:08    595s] Set max layer with parameter ( 5 )
[12/17 17:51:08    595s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3393.4M, EPOCH TIME: 1734454268.652706
[12/17 17:51:08    595s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:51:08    595s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3393.4M, EPOCH TIME: 1734454268.652773
[12/17 17:51:08    595s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:3393.4M, EPOCH TIME: 1734454268.652929
[12/17 17:51:08    595s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3393.4M, EPOCH TIME: 1734454268.652969
[12/17 17:51:08    595s] DDP markSite nrRow 90 nrJob 90
[12/17 17:51:08    595s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3393.4M, EPOCH TIME: 1734454268.653148
[12/17 17:51:08    595s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.000, MEM:3393.4M, EPOCH TIME: 1734454268.653184
[12/17 17:51:08    595s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3393.4M, EPOCH TIME: 1734454268.655367
[12/17 17:51:08    595s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3393.4M, EPOCH TIME: 1734454268.655409
[12/17 17:51:08    595s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.006, REAL:0.001, MEM:3393.4M, EPOCH TIME: 1734454268.656269
[12/17 17:51:08    595s] ** Cut row section cpu time 0:00:00.0.
[12/17 17:51:08    595s]  ** Cut row section real time 0:00:00.0.
[12/17 17:51:08    595s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.006, REAL:0.001, MEM:3393.4M, EPOCH TIME: 1734454268.656343
[12/17 17:51:08    595s]   Spread Effort: high, standalone mode, useDDP on.
[12/17 17:51:08    595s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3244.4MB) @(0:09:55 - 0:09:55).
[12/17 17:51:08    595s] Move report: preRPlace moves 8304 insts, mean move: 0.55 um, max move: 4.33 um 
[12/17 17:51:08    595s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_2_in_5/mux_l3_in_6_): (809.54, 570.68) --> (808.44, 573.91)
[12/17 17:51:08    595s] 	Length: 25 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__mux2_1
[12/17 17:51:08    595s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3244.4M, EPOCH TIME: 1734454268.697714
[12/17 17:51:08    595s] Tweakage: fix icg 1, fix clk 0.
[12/17 17:51:08    595s] Tweakage: density cost 0, scale 0.4.
[12/17 17:51:08    595s] Tweakage: activity cost 0, scale 1.0.
[12/17 17:51:08    595s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3377.3M, EPOCH TIME: 1734454268.707244
[12/17 17:51:08    595s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3377.3M, EPOCH TIME: 1734454268.709792
[12/17 17:51:08    595s] Tweakage swap 805 pairs.
[12/17 17:51:08    595s] Tweakage perm 634 insts, flip 3666 insts.
[12/17 17:51:08    595s] Tweakage perm 124 insts, flip 203 insts.
[12/17 17:51:09    595s] Tweakage swap 217 pairs.
[12/17 17:51:09    595s] Tweakage perm 84 insts, flip 133 insts.
[12/17 17:51:09    595s] Tweakage perm 18 insts, flip 12 insts.
[12/17 17:51:09    596s] Tweakage swap 300 pairs.
[12/17 17:51:09    596s] Tweakage swap 35 pairs.
[12/17 17:51:09    596s] Tweakage perm 383 insts, flip 1169 insts.
[12/17 17:51:09    596s] Tweakage perm 117 insts, flip 141 insts.
[12/17 17:51:09    596s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:1.221, REAL:1.212, MEM:4394.4M, EPOCH TIME: 1734454269.921837
[12/17 17:51:09    596s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:1.225, REAL:1.216, MEM:4394.4M, EPOCH TIME: 1734454269.923383
[12/17 17:51:09    596s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:1.275, REAL:1.246, MEM:3313.4M, EPOCH TIME: 1734454269.943267
[12/17 17:51:09    596s] Move report: Congestion aware Tweak moves 2852 insts, mean move: 7.00 um, max move: 49.17 um 
[12/17 17:51:09    596s] 	Max move on inst (cby_0__1_/mux_right_ipin_5/sky130_osu_sc_18T_hs__inv_4_0_): (480.97, 707.11) --> (530.14, 707.11)
[12/17 17:51:09    596s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.3, real=0:00:01.0, mem=3313.4mb) @(0:09:55 - 0:09:57).
[12/17 17:51:09    596s] 
[12/17 17:51:09    596s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:51:09    596s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7fc764712f78.
[12/17 17:51:09    596s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 2 thread pools are available.
[12/17 17:51:10    596s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:51:10    596s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 17:51:10    596s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:51:10    596s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=3409.4MB) @(0:09:57 - 0:09:57).
[12/17 17:51:10    596s] Move report: Detail placement moves 8304 insts, mean move: 2.84 um, max move: 50.80 um 
[12/17 17:51:10    596s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_osu_sc_18T_hs__dffsr_1_0_): (618.37, 517.89) --> (666.43, 520.63)
[12/17 17:51:10    596s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3409.4MB
[12/17 17:51:10    596s] Statistics of distance of Instance movement in refine placement:
[12/17 17:51:10    596s]   maximum (X+Y) =        50.80 um
[12/17 17:51:10    596s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_osu_sc_18T_hs__dffsr_1_0_) with max move: (618.374, 517.89) -> (666.43, 520.63)
[12/17 17:51:10    596s]   mean    (X+Y) =         2.84 um
[12/17 17:51:10    596s] Summary Report:
[12/17 17:51:10    596s] Instances move: 8304 (out of 8305 movable)
[12/17 17:51:10    596s] Instances flipped: 0
[12/17 17:51:10    596s] Mean displacement: 2.84 um
[12/17 17:51:10    596s] Max displacement: 50.80 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/sky130_osu_sc_18T_hs__dffsr_1_0_) (618.374, 517.89) -> (666.43, 520.63)
[12/17 17:51:10    596s] 	Length: 95 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__dffsr_1
[12/17 17:51:10    596s] Total instances moved : 8304
[12/17 17:51:10    596s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.865, REAL:1.496, MEM:3409.4M, EPOCH TIME: 1734454270.133696
[12/17 17:51:10    596s] Total net bbox length = 2.496e+05 (1.301e+05 1.195e+05) (ext = 4.797e+04)
[12/17 17:51:10    596s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3409.4MB
[12/17 17:51:10    596s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=3409.4MB) @(0:09:55 - 0:09:57).
[12/17 17:51:10    596s] *** Finished refinePlace (0:09:57 mem=3409.4M) ***
[12/17 17:51:10    596s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.1
[12/17 17:51:10    596s] OPERPROF: Finished Refine-Place at level 1, CPU:1.879, REAL:1.510, MEM:3409.4M, EPOCH TIME: 1734454270.136857
[12/17 17:51:10    596s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3409.4M, EPOCH TIME: 1734454270.136937
[12/17 17:51:10    596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8305).
[12/17 17:51:10    596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    596s] Cell fpga_top LLGs are deleted
[12/17 17:51:10    596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    596s] # Resetting pin-track-align track data.
[12/17 17:51:10    596s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.016, REAL:0.011, MEM:3429.4M, EPOCH TIME: 1734454270.147439
[12/17 17:51:10    596s] *** End of Placement (cpu=0:00:30.1, real=0:00:12.0, mem=3429.4M) ***
[12/17 17:51:10    596s] Processing tracks to init pin-track alignment.
[12/17 17:51:10    596s] z: 2, totalTracks: 1
[12/17 17:51:10    596s] z: 4, totalTracks: 1
[12/17 17:51:10    596s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:10    596s] Cell fpga_top LLGs are deleted
[12/17 17:51:10    596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    596s] # Building fpga_top llgBox search-tree.
[12/17 17:51:10    597s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3429.4M, EPOCH TIME: 1734454270.150445
[12/17 17:51:10    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    597s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3429.4M, EPOCH TIME: 1734454270.150570
[12/17 17:51:10    597s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:10    597s] Core basic site is 18T
[12/17 17:51:10    597s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:10    597s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:10    597s] Fast DP-INIT is on for default
[12/17 17:51:10    597s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:10    597s] Atter site array init, number of instance map data is 0.
[12/17 17:51:10    597s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.010, MEM:3429.4M, EPOCH TIME: 1734454270.160728
[12/17 17:51:10    597s] 
[12/17 17:51:10    597s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:10    597s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.012, MEM:3429.4M, EPOCH TIME: 1734454270.162601
[12/17 17:51:10    597s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:3429.4M, EPOCH TIME: 1734454270.164762
[12/17 17:51:10    597s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:3429.4M, EPOCH TIME: 1734454270.165738
[12/17 17:51:10    597s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.003, MEM:3429.4M, EPOCH TIME: 1734454270.168472
[12/17 17:51:10    597s] default core: bins with density > 0.750 = 16.67 % ( 15 / 90 )
[12/17 17:51:10    597s] Density distribution unevenness ratio = 25.903%
[12/17 17:51:10    597s] Density distribution unevenness ratio (U70) = 3.988%
[12/17 17:51:10    597s] Density distribution unevenness ratio (U80) = 0.029%
[12/17 17:51:10    597s] Density distribution unevenness ratio (U90) = 0.000%
[12/17 17:51:10    597s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.011, REAL:0.004, MEM:3429.4M, EPOCH TIME: 1734454270.168591
[12/17 17:51:10    597s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3429.4M, EPOCH TIME: 1734454270.168624
[12/17 17:51:10    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    597s] Cell fpga_top LLGs are deleted
[12/17 17:51:10    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:10    597s] # Resetting pin-track-align track data.
[12/17 17:51:10    597s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.009, REAL:0.003, MEM:3429.4M, EPOCH TIME: 1734454270.171508
[12/17 17:51:10    597s] *** Free Virtual Timing Model ...(mem=3429.4M)
[12/17 17:51:10    597s] **INFO: Enable pre-place timing setting for timing analysis
[12/17 17:51:10    597s] Set Using Default Delay Limit as 101.
[12/17 17:51:10    597s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/17 17:51:10    597s] Set Default Net Delay as 0 ps.
[12/17 17:51:10    597s] Set Default Net Load as 0 pF. 
[12/17 17:51:10    597s] **INFO: Analyzing IO path groups for slack adjustment
[12/17 17:51:10    597s] Effort level <high> specified for reg2reg_tmp.432164 path_group
[12/17 17:51:10    597s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:51:10    597s] #################################################################################
[12/17 17:51:10    597s] # Design Stage: PreRoute
[12/17 17:51:10    597s] # Design Name: fpga_top
[12/17 17:51:10    597s] # Design Mode: 130nm
[12/17 17:51:10    597s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:51:10    597s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:51:10    597s] # Signoff Settings: SI Off 
[12/17 17:51:10    597s] #################################################################################
[12/17 17:51:10    597s] Topological Sorting (REAL = 0:00:00.0, MEM = 3417.9M, InitMEM = 3417.9M)
[12/17 17:51:10    597s] Calculate delays in BcWc mode...
[12/17 17:51:10    597s] Start delay calculation (fullDC) (8 T). (MEM=3417.92)
[12/17 17:51:10    597s] End AAE Lib Interpolated Model. (MEM=3429.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:51:10    598s] Total number of fetched objects 10133
[12/17 17:51:10    598s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:51:10    598s] End delay calculation. (MEM=3839 CPU=0:00:01.2 REAL=0:00:00.0)
[12/17 17:51:10    598s] End delay calculation (fullDC). (MEM=3839 CPU=0:00:01.4 REAL=0:00:00.0)
[12/17 17:51:10    598s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 3839.0M) ***
[12/17 17:51:11    599s] **INFO: Disable pre-place timing setting for timing analysis
[12/17 17:51:11    599s] Set Using Default Delay Limit as 1000.
[12/17 17:51:11    599s] Set Default Net Delay as 1000 ps.
[12/17 17:51:11    599s] Set Default Net Load as 0.5 pF. 
[12/17 17:51:11    599s] Info: Disable timing driven in postCTS congRepair.
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] Starting congRepair ...
[12/17 17:51:11    599s] User Input Parameters:
[12/17 17:51:11    599s] - Congestion Driven    : On
[12/17 17:51:11    599s] - Timing Driven        : Off
[12/17 17:51:11    599s] - Area-Violation Based : On
[12/17 17:51:11    599s] - Start Rollback Level : -5
[12/17 17:51:11    599s] - Legalized            : On
[12/17 17:51:11    599s] - Window Based         : Off
[12/17 17:51:11    599s] - eDen incr mode       : Off
[12/17 17:51:11    599s] - Small incr mode      : Off
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3829.5M, EPOCH TIME: 1734454271.294493
[12/17 17:51:11    599s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3829.5M, EPOCH TIME: 1734454271.294573
[12/17 17:51:11    599s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3829.5M, EPOCH TIME: 1734454271.294843
[12/17 17:51:11    599s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:3829.5M, EPOCH TIME: 1734454271.300580
[12/17 17:51:11    599s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3829.5M, EPOCH TIME: 1734454271.300642
[12/17 17:51:11    599s] Starting Early Global Route congestion estimation: mem = 3829.5M
[12/17 17:51:11    599s] (I)      Initializing eGR engine (regular)
[12/17 17:51:11    599s] Set min layer with default ( 2 )
[12/17 17:51:11    599s] Set max layer with parameter ( 5 )
[12/17 17:51:11    599s] (I)      Initializing eGR engine (regular)
[12/17 17:51:11    599s] Set min layer with default ( 2 )
[12/17 17:51:11    599s] Set max layer with parameter ( 5 )
[12/17 17:51:11    599s] (I)      Started Early Global Route kernel ( Curr Mem: 3.15 MB )
[12/17 17:51:11    599s] (I)      Running eGR Regular flow
[12/17 17:51:11    599s] (I)      # wire layers (front) : 6
[12/17 17:51:11    599s] (I)      # wire layers (back)  : 0
[12/17 17:51:11    599s] (I)      min wire layer : 1
[12/17 17:51:11    599s] (I)      max wire layer : 5
[12/17 17:51:11    599s] (I)      # cut layers (front) : 5
[12/17 17:51:11    599s] (I)      # cut layers (back)  : 0
[12/17 17:51:11    599s] (I)      min cut layer : 1
[12/17 17:51:11    599s] (I)      max cut layer : 4
[12/17 17:51:11    599s] (I)      ============================= Layers ==============================
[12/17 17:51:11    599s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:11    599s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:11    599s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:11    599s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:11    599s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:11    599s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:11    599s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:11    599s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:11    599s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:11    599s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:11    599s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:11    599s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:11    599s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:11    599s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:11    599s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:11    599s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:11    599s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:11    599s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:11    599s] (I)      Started Import and model ( Curr Mem: 3.15 MB )
[12/17 17:51:11    599s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:11    599s] (I)      == Non-default Options ==
[12/17 17:51:11    599s] (I)      Maximum routing layer                              : 5
[12/17 17:51:11    599s] (I)      Top routing layer                                  : 5
[12/17 17:51:11    599s] (I)      Number of threads                                  : 8
[12/17 17:51:11    599s] (I)      Route tie net to shape                             : auto
[12/17 17:51:11    599s] (I)      Use non-blocking free Dbs wires                    : false
[12/17 17:51:11    599s] (I)      Method to set GCell size                           : row
[12/17 17:51:11    599s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:11    599s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:11    599s] (I)      ============== Pin Summary ==============
[12/17 17:51:11    599s] (I)      +-------+--------+---------+------------+
[12/17 17:51:11    599s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:11    599s] (I)      +-------+--------+---------+------------+
[12/17 17:51:11    599s] (I)      |     1 |  30276 |   98.88 |        Pin |
[12/17 17:51:11    599s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:11    599s] (I)      |     3 |    304 |    0.99 | Pin access |
[12/17 17:51:11    599s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:11    599s] (I)      |     5 |     39 |    0.13 |      Other |
[12/17 17:51:11    599s] (I)      +-------+--------+---------+------------+
[12/17 17:51:11    599s] (I)      Use row-based GCell size
[12/17 17:51:11    599s] (I)      Use row-based GCell align
[12/17 17:51:11    599s] (I)      layer 0 area = 83000
[12/17 17:51:11    599s] (I)      layer 1 area = 67600
[12/17 17:51:11    599s] (I)      layer 2 area = 240000
[12/17 17:51:11    599s] (I)      layer 3 area = 240000
[12/17 17:51:11    599s] (I)      layer 4 area = 4000000
[12/17 17:51:11    599s] (I)      GCell unit size   : 6660
[12/17 17:51:11    599s] (I)      GCell multiplier  : 1
[12/17 17:51:11    599s] (I)      GCell row height  : 6660
[12/17 17:51:11    599s] (I)      Actual row height : 6660
[12/17 17:51:11    599s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:11    599s] [NR-eGR] Track table information for default rule: 
[12/17 17:51:11    599s] [NR-eGR] met1 has single uniform track structure
[12/17 17:51:11    599s] [NR-eGR] met2 has single uniform track structure
[12/17 17:51:11    599s] [NR-eGR] met3 has single uniform track structure
[12/17 17:51:11    599s] [NR-eGR] met4 has single uniform track structure
[12/17 17:51:11    599s] [NR-eGR] met5 has single uniform track structure
[12/17 17:51:11    599s] (I)      =============== Default via ===============
[12/17 17:51:11    599s] (I)      +---+------------------+------------------+
[12/17 17:51:11    599s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:11    599s] (I)      +---+------------------+------------------+
[12/17 17:51:11    599s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:11    599s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:11    599s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:11    599s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:11    599s] (I)      +---+------------------+------------------+
[12/17 17:51:11    599s] [NR-eGR] Read 4859 PG shapes
[12/17 17:51:11    599s] [NR-eGR] Read 0 clock shapes
[12/17 17:51:11    599s] [NR-eGR] Read 0 other shapes
[12/17 17:51:11    599s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:51:11    599s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:51:11    599s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:51:11    599s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:51:11    599s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:51:11    599s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:51:11    599s] [NR-eGR] #Other Blockages    : 0
[12/17 17:51:11    599s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:11    599s] (I)      Custom ignore net properties:
[12/17 17:51:11    599s] (I)      1 : NotLegal
[12/17 17:51:11    599s] (I)      Default ignore net properties:
[12/17 17:51:11    599s] (I)      1 : Special
[12/17 17:51:11    599s] (I)      2 : Analog
[12/17 17:51:11    599s] (I)      3 : Fixed
[12/17 17:51:11    599s] (I)      4 : Skipped
[12/17 17:51:11    599s] (I)      5 : MixedSignal
[12/17 17:51:11    599s] (I)      Prerouted net properties:
[12/17 17:51:11    599s] (I)      1 : NotLegal
[12/17 17:51:11    599s] (I)      2 : Special
[12/17 17:51:11    599s] (I)      3 : Analog
[12/17 17:51:11    599s] (I)      4 : Fixed
[12/17 17:51:11    599s] (I)      5 : Skipped
[12/17 17:51:11    599s] (I)      6 : MixedSignal
[12/17 17:51:11    599s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:51:11    599s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:11    599s] [NR-eGR] Read 8421 nets ( ignored 0 )
[12/17 17:51:11    599s] (I)        Front-side 8421 ( ignored 0 )
[12/17 17:51:11    599s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:11    599s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:11    599s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:11    599s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:11    599s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:11    599s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:11    599s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:11    599s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:11    599s] (I)      Number of ignored nets                =      0
[12/17 17:51:11    599s] (I)      Number of connected nets              =      0
[12/17 17:51:11    599s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:11    599s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:11    599s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:11    599s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:11    599s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:11    599s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:11    599s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:11    599s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:11    599s] (I)      Ndr track 0 does not exist
[12/17 17:51:11    599s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:11    599s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:11    599s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:11    599s] (I)      Site width          :   110  (dbu)
[12/17 17:51:11    599s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:11    599s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:11    599s] (I)      GCell width         :  6660  (dbu)
[12/17 17:51:11    599s] (I)      GCell height        :  6660  (dbu)
[12/17 17:51:11    599s] (I)      Grid                :   240   235     5
[12/17 17:51:11    599s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:11    599s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:51:11    599s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:51:11    599s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:11    599s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:11    599s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:11    599s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:11    599s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:11    599s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:51:11    599s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:11    599s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:11    599s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:11    599s] (I)      --------------------------------------------------------
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] [NR-eGR] ============ Routing rule table ============
[12/17 17:51:11    599s] [NR-eGR] Rule id: 0  Nets: 8389
[12/17 17:51:11    599s] [NR-eGR] ========================================
[12/17 17:51:11    599s] [NR-eGR] 
[12/17 17:51:11    599s] (I)      ======== NDR :  =========
[12/17 17:51:11    599s] (I)      +--------------+--------+
[12/17 17:51:11    599s] (I)      |           ID |      0 |
[12/17 17:51:11    599s] (I)      |         Name |        |
[12/17 17:51:11    599s] (I)      |      Default |    yes |
[12/17 17:51:11    599s] (I)      |  Clk Special |     no |
[12/17 17:51:11    599s] (I)      | Hard spacing |     no |
[12/17 17:51:11    599s] (I)      |    NDR track | (none) |
[12/17 17:51:11    599s] (I)      |      NDR via | (none) |
[12/17 17:51:11    599s] (I)      |  Extra space |      0 |
[12/17 17:51:11    599s] (I)      |      Shields |      0 |
[12/17 17:51:11    599s] (I)      |   Demand (H) |      1 |
[12/17 17:51:11    599s] (I)      |   Demand (V) |      1 |
[12/17 17:51:11    599s] (I)      |        #Nets |   8389 |
[12/17 17:51:11    599s] (I)      +--------------+--------+
[12/17 17:51:11    599s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:11    599s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:11    599s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:11    599s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:11    599s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:11    599s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:11    599s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:11    599s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:11    599s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:11    599s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:11    599s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:11    599s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:11    599s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:11    599s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:51:11    599s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:51:11    599s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:51:11    599s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:51:11    599s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:11    599s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.18 MB )
[12/17 17:51:11    599s] (I)      Reset routing kernel
[12/17 17:51:11    599s] (I)      Started Global Routing ( Curr Mem: 3.18 MB )
[12/17 17:51:11    599s] (I)      totalPins=29077  totalGlobalPin=24548 (84.42%)
[12/17 17:51:11    599s] (I)      ================= Net Group Info =================
[12/17 17:51:11    599s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:11    599s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:51:11    599s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:11    599s] (I)      |  1 |           8389 |      met2(2) |   met5(5) |
[12/17 17:51:11    599s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:11    599s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:51:11    599s] (I)      total 2D Demand : 2547 = (0 H, 2547 V)
[12/17 17:51:11    599s] (I)      Adjusted 0 GCells for pin access
[12/17 17:51:11    599s] [NR-eGR] Layer group 1: route 8389 net(s) in layer range [2, 5]
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] (I)      ============  Phase 1a Route ============
[12/17 17:51:11    599s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 77
[12/17 17:51:11    599s] (I)      Usage: 50762 = (26520 H, 24242 V) = (7.66% H, 3.69% V) = (1.766e+05um H, 1.615e+05um V)
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] (I)      ============  Phase 1b Route ============
[12/17 17:51:11    599s] (I)      Usage: 50833 = (26529 H, 24304 V) = (7.67% H, 3.70% V) = (1.767e+05um H, 1.619e+05um V)
[12/17 17:51:11    599s] (I)      Overflow of layer group 1: 3.39% H + 0.03% V. EstWL: 3.385478e+05um
[12/17 17:51:11    599s] (I)      Congestion metric : 10.94%H 0.09%V, 11.04%HV
[12/17 17:51:11    599s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] (I)      ============  Phase 1c Route ============
[12/17 17:51:11    599s] (I)      Level2 Grid: 48 x 47
[12/17 17:51:11    599s] (I)      Usage: 51181 = (26646 H, 24535 V) = (7.70% H, 3.74% V) = (1.775e+05um H, 1.634e+05um V)
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] (I)      ============  Phase 1d Route ============
[12/17 17:51:11    599s] (I)      Usage: 51191 = (26650 H, 24541 V) = (7.70% H, 3.74% V) = (1.775e+05um H, 1.634e+05um V)
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] (I)      ============  Phase 1e Route ============
[12/17 17:51:11    599s] (I)      Usage: 51210 = (26654 H, 24556 V) = (7.70% H, 3.74% V) = (1.775e+05um H, 1.635e+05um V)
[12/17 17:51:11    599s] [NR-eGR] Early Global Route overflow of layer group 1: 3.41% H + 0.02% V. EstWL: 3.410586e+05um
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] (I)      ============  Phase 1l Route ============
[12/17 17:51:11    599s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:51:11    599s] (I)      Layer  2:     396950     24998        12      354853      424367    (45.54%) 
[12/17 17:51:11    599s] (I)      Layer  3:     302243     51335      3673      293979      319232    (47.94%) 
[12/17 17:51:11    599s] (I)      Layer  4:     258972     12851       131      309598      298574    (50.91%) 
[12/17 17:51:11    599s] (I)      Layer  5:      42838      5082       290       56808       45394    (55.58%) 
[12/17 17:51:11    599s] (I)      Total:       1001003     94266      4106     1015236     1087564    (48.28%) 
[12/17 17:51:11    599s] (I)      
[12/17 17:51:11    599s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:51:11    599s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/17 17:51:11    599s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:51:11    599s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/17 17:51:11    599s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:51:11    599s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:51:11    599s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:51:11    599s] [NR-eGR]    met3 ( 3)      1141( 3.90%)       193( 0.66%)        14( 0.05%)   ( 4.61%) 
[12/17 17:51:11    599s] [NR-eGR]    met4 ( 4)       122( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/17 17:51:11    599s] [NR-eGR]    met5 ( 5)       257( 1.03%)         0( 0.00%)         0( 0.00%)   ( 1.03%) 
[12/17 17:51:11    599s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:51:11    599s] [NR-eGR]        Total      1532( 1.36%)       193( 0.17%)        14( 0.01%)   ( 1.55%) 
[12/17 17:51:11    599s] [NR-eGR] 
[12/17 17:51:11    599s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.08 sec, Curr Mem: 3.19 MB )
[12/17 17:51:11    599s] (I)      Updating congestion map
[12/17 17:51:11    599s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:51:11    599s] [NR-eGR] Overflow after Early Global Route 3.78% H + 0.00% V
[12/17 17:51:11    599s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.14 sec, Curr Mem: 3.19 MB )
[12/17 17:51:11    599s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3360.5M
[12/17 17:51:11    599s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.262, REAL:0.152, MEM:3360.5M, EPOCH TIME: 1734454271.452862
[12/17 17:51:11    599s] OPERPROF: Starting HotSpotCal at level 1, MEM:3360.5M, EPOCH TIME: 1734454271.452909
[12/17 17:51:11    599s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:11    599s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:51:11    599s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:11    599s] [hotspot] | normalized |        142.22 |        149.78 |
[12/17 17:51:11    599s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:11    599s] Local HotSpot Analysis: normalized max congestion hotspot area = 142.22, normalized total congestion hotspot area = 149.78 (area is in unit of 4 std-cell row bins)
[12/17 17:51:11    599s] [hotspot] max/total 142.22/149.78, big hotspot (>10) total 142.22
[12/17 17:51:11    599s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:51:11    599s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:11    599s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:51:11    599s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:11    599s] [hotspot] |  1  |   587.20   533.95   986.80   933.55 |      149.78   |
[12/17 17:51:11    599s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:11    599s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.007, MEM:3360.5M, EPOCH TIME: 1734454271.459726
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] === incrementalPlace Internal Loop 1 ===
[12/17 17:51:11    599s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/17 17:51:11    599s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3360.5M, EPOCH TIME: 1734454271.460437
[12/17 17:51:11    599s] Processing tracks to init pin-track alignment.
[12/17 17:51:11    599s] z: 2, totalTracks: 1
[12/17 17:51:11    599s] z: 4, totalTracks: 1
[12/17 17:51:11    599s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:11    599s] Cell fpga_top LLGs are deleted
[12/17 17:51:11    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:11    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:11    599s] # Building fpga_top llgBox search-tree.
[12/17 17:51:11    599s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3360.5M, EPOCH TIME: 1734454271.463691
[12/17 17:51:11    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:11    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:11    599s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3360.5M, EPOCH TIME: 1734454271.463800
[12/17 17:51:11    599s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:11    599s] Core basic site is 18T
[12/17 17:51:11    599s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:11    599s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:11    599s] Fast DP-INIT is on for default
[12/17 17:51:11    599s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:11    599s] Atter site array init, number of instance map data is 0.
[12/17 17:51:11    599s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.008, MEM:3360.5M, EPOCH TIME: 1734454271.471689
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:11    599s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.010, MEM:3360.5M, EPOCH TIME: 1734454271.473695
[12/17 17:51:11    599s] OPERPROF:   Starting post-place ADS at level 2, MEM:3360.5M, EPOCH TIME: 1734454271.473743
[12/17 17:51:11    599s] ADSU 0.515 -> 0.526. site 517590.000 -> 506436.000. GS 53.280
[12/17 17:51:11    599s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.021, REAL:0.019, MEM:3360.5M, EPOCH TIME: 1734454271.493236
[12/17 17:51:11    599s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3360.5M, EPOCH TIME: 1734454271.493408
[12/17 17:51:11    599s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3360.5M, EPOCH TIME: 1734454271.493639
[12/17 17:51:11    599s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3360.5M, EPOCH TIME: 1734454271.493674
[12/17 17:51:11    599s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.005, REAL:0.003, MEM:3360.5M, EPOCH TIME: 1734454271.496493
[12/17 17:51:11    599s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3360.5M, EPOCH TIME: 1734454271.499463
[12/17 17:51:11    599s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3360.5M, EPOCH TIME: 1734454271.499780
[12/17 17:51:11    599s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3360.5M, EPOCH TIME: 1734454271.500139
[12/17 17:51:11    599s] no activity file in design. spp won't run.
[12/17 17:51:11    599s] [spp] 0
[12/17 17:51:11    599s] [adp] 0:1:1:3
[12/17 17:51:11    599s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3360.5M, EPOCH TIME: 1734454271.501278
[12/17 17:51:11    599s] SP #FI/SF FL/PI 0/0 8305/0
[12/17 17:51:11    599s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.050, REAL:0.042, MEM:3360.5M, EPOCH TIME: 1734454271.502009
[12/17 17:51:11    599s] PP off. flexM 0
[12/17 17:51:11    599s] OPERPROF: Starting CDPad at level 1, MEM:3360.5M, EPOCH TIME: 1734454271.508251
[12/17 17:51:11    599s] 3DP is on.
[12/17 17:51:11    599s] 3DP OF M2 0.009, M4 0.005. Diff 0, Offset 0
[12/17 17:51:11    599s] 3DP (1, 3) DPT Adjust 0. 0.963, 0.976, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/17 17:51:11    599s] CDPadU 0.630 -> 0.733. R=0.526, N=8305, GS=6.660
[12/17 17:51:11    599s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.025, MEM:3360.5M, EPOCH TIME: 1734454271.533525
[12/17 17:51:11    599s] NP #FI/FS/SF FL/PI: 0/52/0 8305/0
[12/17 17:51:11    599s] no activity file in design. spp won't run.
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] AB Est...
[12/17 17:51:11    599s] OPERPROF: Starting NP-Place at level 1, MEM:3360.5M, EPOCH TIME: 1734454271.544139
[12/17 17:51:11    599s] OPERPROF: Finished NP-Place at level 1, CPU:0.035, REAL:0.013, MEM:3340.7M, EPOCH TIME: 1734454271.557549
[12/17 17:51:11    599s] Iteration  4: Skipped, with CDP Off
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] AB Est...
[12/17 17:51:11    599s] OPERPROF: Starting NP-Place at level 1, MEM:3372.7M, EPOCH TIME: 1734454271.563689
[12/17 17:51:11    599s] OPERPROF: Finished NP-Place at level 1, CPU:0.033, REAL:0.011, MEM:3340.7M, EPOCH TIME: 1734454271.575114
[12/17 17:51:11    599s] Iteration  5: Skipped, with CDP Off
[12/17 17:51:11    599s] 
[12/17 17:51:11    599s] AB Est...
[12/17 17:51:11    599s] OPERPROF: Starting NP-Place at level 1, MEM:3372.7M, EPOCH TIME: 1734454271.580887
[12/17 17:51:11    599s] AB param 99.7% (8281/8305).
[12/17 17:51:11    599s] OPERPROF: Finished NP-Place at level 1, CPU:0.037, REAL:0.013, MEM:3340.7M, EPOCH TIME: 1734454271.593448
[12/17 17:51:11    599s] AB WA 1.00. HSB #SP 0
[12/17 17:51:11    599s] AB Full.
[12/17 17:51:11    599s] OPERPROF: Starting NP-Place at level 1, MEM:3468.7M, EPOCH TIME: 1734454271.617063
[12/17 17:51:12    601s] Iteration  6: Total net bbox = 2.274e+05 (1.21e+05 1.06e+05)
[12/17 17:51:12    601s]               Est.  stn bbox = 3.210e+05 (1.68e+05 1.53e+05)
[12/17 17:51:12    601s]               cpu = 0:00:01.9 real = 0:00:01.0 mem = 3727.8M
[12/17 17:51:12    601s] OPERPROF: Finished NP-Place at level 1, CPU:1.897, REAL:0.466, MEM:3631.8M, EPOCH TIME: 1734454272.083552
[12/17 17:51:12    601s] 
[12/17 17:51:12    601s] AB Est...
[12/17 17:51:12    601s] no activity file in design. spp won't run.
[12/17 17:51:12    601s] NP #FI/FS/SF FL/PI: 0/52/0 8305/0
[12/17 17:51:12    601s] no activity file in design. spp won't run.
[12/17 17:51:12    601s] OPERPROF: Starting NP-Place at level 1, MEM:3503.8M, EPOCH TIME: 1734454272.102151
[12/17 17:51:12    601s] AB param 92.9% (7715/8305).
[12/17 17:51:12    601s] OPERPROF: Finished NP-Place at level 1, CPU:0.030, REAL:0.012, MEM:3471.8M, EPOCH TIME: 1734454272.113892
[12/17 17:51:12    601s] AB WA 0.93. HSB #SP 0
[12/17 17:51:12    601s] AB Full.
[12/17 17:51:12    601s] OPERPROF: Starting NP-Place at level 1, MEM:3599.8M, EPOCH TIME: 1734454272.138390
[12/17 17:51:12    604s] Iteration  7: Total net bbox = 2.380e+05 (1.27e+05 1.12e+05)
[12/17 17:51:12    604s]               Est.  stn bbox = 3.338e+05 (1.75e+05 1.59e+05)
[12/17 17:51:12    604s]               cpu = 0:00:02.6 real = 0:00:00.0 mem = 3722.8M
[12/17 17:51:12    604s] OPERPROF: Finished NP-Place at level 1, CPU:2.614, REAL:0.639, MEM:3626.8M, EPOCH TIME: 1734454272.777123
[12/17 17:51:12    604s] Legalizing MH Cells... 0 / 0 (level 5)
[12/17 17:51:12    604s] MH packer: No MH instances from GP
[12/17 17:51:12    604s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3498.8M, DRC: 0)
[12/17 17:51:12    604s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:12    604s] Legalizing MH Cells... 0 / 0 (level 100)
[12/17 17:51:12    604s] MH packer: No MH instances from GP
[12/17 17:51:12    604s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3498.8M, DRC: 0)
[12/17 17:51:12    604s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:12    604s] no activity file in design. spp won't run.
[12/17 17:51:12    604s] NP #FI/FS/SF FL/PI: 0/52/0 8305/0
[12/17 17:51:12    604s] no activity file in design. spp won't run.
[12/17 17:51:12    604s] OPERPROF: Starting NP-Place at level 1, MEM:3594.8M, EPOCH TIME: 1734454272.811941
[12/17 17:51:13    607s] Iteration  8: Total net bbox = 2.519e+05 (1.34e+05 1.18e+05)
[12/17 17:51:13    607s]               Est.  stn bbox = 3.485e+05 (1.83e+05 1.66e+05)
[12/17 17:51:13    607s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 3719.8M
[12/17 17:51:14    611s] Iteration  9: Total net bbox = 2.639e+05 (1.39e+05 1.25e+05)
[12/17 17:51:14    611s]               Est.  stn bbox = 3.598e+05 (1.88e+05 1.72e+05)
[12/17 17:51:14    611s]               cpu = 0:00:04.5 real = 0:00:01.0 mem = 3719.8M
[12/17 17:51:14    611s] GP RA stats: MHOnly 0 nrInst 8305 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/17 17:51:14    613s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3847.8M, EPOCH TIME: 1734454274.852270
[12/17 17:51:14    613s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3847.8M, EPOCH TIME: 1734454274.852358
[12/17 17:51:14    613s] Iteration 10: Total net bbox = 2.638e+05 (1.42e+05 1.22e+05)
[12/17 17:51:14    613s]               Est.  stn bbox = 3.588e+05 (1.90e+05 1.69e+05)
[12/17 17:51:14    613s]               cpu = 0:00:02.0 real = 0:00:00.0 mem = 3751.8M
[12/17 17:51:14    613s] OPERPROF: Finished NP-Place at level 1, CPU:9.233, REAL:2.043, MEM:3623.8M, EPOCH TIME: 1734454274.854550
[12/17 17:51:14    613s] Legalizing MH Cells... 0 / 0 (level 6)
[12/17 17:51:14    613s] MH packer: No MH instances from GP
[12/17 17:51:14    613s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3495.8M, DRC: 0)
[12/17 17:51:14    613s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:14    613s] Move report: Congestion Driven Placement moves 8305 insts, mean move: 81.15 um, max move: 217.52 um 
[12/17 17:51:14    613s] 	Max move on inst (sb_0__0_/mux_right_track_14/sky130_osu_sc_18T_hs__inv_1_0_): (764.66, 893.59) --> (895.31, 980.46)
[12/17 17:51:14    613s] no activity file in design. spp won't run.
[12/17 17:51:14    613s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3495.8M, EPOCH TIME: 1734454274.865143
[12/17 17:51:14    613s] Saved padding area to DB
[12/17 17:51:14    613s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3495.8M, EPOCH TIME: 1734454274.865578
[12/17 17:51:14    613s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.003, REAL:0.003, MEM:3495.8M, EPOCH TIME: 1734454274.868475
[12/17 17:51:14    613s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3495.8M, EPOCH TIME: 1734454274.871042
[12/17 17:51:14    613s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:14    613s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:3495.8M, EPOCH TIME: 1734454274.873177
[12/17 17:51:14    613s] Cell fpga_top LLGs are deleted
[12/17 17:51:14    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:14    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:14    613s] # Resetting pin-track-align track data.
[12/17 17:51:14    613s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.010, REAL:0.009, MEM:3495.8M, EPOCH TIME: 1734454274.874201
[12/17 17:51:14    613s] 
[12/17 17:51:14    613s] Finished Incremental Placement (cpu=0:00:14.3, real=0:00:03.0, mem=3495.8M)
[12/17 17:51:14    613s] CongRepair sets shifter mode to gplace
[12/17 17:51:14    613s] TDRefine: refinePlace mode is spiral
[12/17 17:51:14    613s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3495.8M, EPOCH TIME: 1734454274.874349
[12/17 17:51:14    613s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3495.8M, EPOCH TIME: 1734454274.874381
[12/17 17:51:14    613s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3495.8M, EPOCH TIME: 1734454274.874426
[12/17 17:51:14    613s] Processing tracks to init pin-track alignment.
[12/17 17:51:14    613s] z: 2, totalTracks: 1
[12/17 17:51:14    613s] z: 4, totalTracks: 1
[12/17 17:51:14    613s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:14    613s] Cell fpga_top LLGs are deleted
[12/17 17:51:14    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:14    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:14    613s] # Building fpga_top llgBox search-tree.
[12/17 17:51:14    613s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3495.8M, EPOCH TIME: 1734454274.877645
[12/17 17:51:14    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:14    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:14    613s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3495.8M, EPOCH TIME: 1734454274.877873
[12/17 17:51:14    613s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:14    613s] Core basic site is 18T
[12/17 17:51:14    613s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:14    613s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:14    613s] Fast DP-INIT is on for default
[12/17 17:51:14    613s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:14    613s] Atter site array init, number of instance map data is 0.
[12/17 17:51:14    613s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.014, REAL:0.009, MEM:3495.8M, EPOCH TIME: 1734454274.887312
[12/17 17:51:14    613s] 
[12/17 17:51:14    613s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:14    613s] OPERPROF:         Starting CMU at level 5, MEM:3495.8M, EPOCH TIME: 1734454274.888719
[12/17 17:51:14    613s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:3495.8M, EPOCH TIME: 1734454274.889380
[12/17 17:51:14    613s] 
[12/17 17:51:14    613s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:14    613s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.019, REAL:0.013, MEM:3495.8M, EPOCH TIME: 1734454274.890156
[12/17 17:51:14    613s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3495.8M, EPOCH TIME: 1734454274.890198
[12/17 17:51:14    613s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3495.8M, EPOCH TIME: 1734454274.890328
[12/17 17:51:14    613s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3495.8MB).
[12/17 17:51:14    613s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.019, MEM:3495.8M, EPOCH TIME: 1734454274.893510
[12/17 17:51:14    613s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.027, REAL:0.019, MEM:3495.8M, EPOCH TIME: 1734454274.893561
[12/17 17:51:14    613s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.2
[12/17 17:51:14    613s] OPERPROF:   Starting Refine-Place at level 2, MEM:3495.8M, EPOCH TIME: 1734454274.893645
[12/17 17:51:14    613s] *** Starting refinePlace (0:10:14 mem=3495.8M) ***
[12/17 17:51:14    613s] Total net bbox length = 2.799e+05 (1.495e+05 1.304e+05) (ext = 4.651e+04)
[12/17 17:51:14    613s] 
[12/17 17:51:14    613s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:14    613s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:51:14    613s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:14    613s] Set min layer with default ( 2 )
[12/17 17:51:14    613s] Set max layer with parameter ( 5 )
[12/17 17:51:14    613s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:14    613s] Set min layer with default ( 2 )
[12/17 17:51:14    613s] Set max layer with parameter ( 5 )
[12/17 17:51:14    613s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3495.8M, EPOCH TIME: 1734454274.903920
[12/17 17:51:14    613s] Starting refinePlace ...
[12/17 17:51:14    613s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:14    613s] Set min layer with default ( 2 )
[12/17 17:51:14    613s] Set max layer with parameter ( 5 )
[12/17 17:51:14    613s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:14    613s] Set min layer with default ( 2 )
[12/17 17:51:14    613s] Set max layer with parameter ( 5 )
[12/17 17:51:14    613s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3623.8M, EPOCH TIME: 1734454274.917662
[12/17 17:51:14    613s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:51:14    613s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3623.8M, EPOCH TIME: 1734454274.917718
[12/17 17:51:14    613s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:3623.8M, EPOCH TIME: 1734454274.917900
[12/17 17:51:14    613s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3623.8M, EPOCH TIME: 1734454274.917935
[12/17 17:51:14    613s] DDP markSite nrRow 90 nrJob 90
[12/17 17:51:14    613s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.000, MEM:3623.8M, EPOCH TIME: 1734454274.918226
[12/17 17:51:14    613s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.003, REAL:0.001, MEM:3623.8M, EPOCH TIME: 1734454274.918260
[12/17 17:51:14    613s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3623.8M, EPOCH TIME: 1734454274.921161
[12/17 17:51:14    613s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3623.8M, EPOCH TIME: 1734454274.921198
[12/17 17:51:14    613s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.008, REAL:0.001, MEM:3623.8M, EPOCH TIME: 1734454274.922265
[12/17 17:51:14    613s] ** Cut row section cpu time 0:00:00.0.
[12/17 17:51:14    613s]  ** Cut row section real time 0:00:00.0.
[12/17 17:51:14    613s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.008, REAL:0.001, MEM:3623.8M, EPOCH TIME: 1734454274.922336
[12/17 17:51:14    614s]   Spread Effort: high, standalone mode, useDDP on.
[12/17 17:51:14    614s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=3463.8MB) @(0:10:14 - 0:10:14).
[12/17 17:51:14    614s] Move report: preRPlace moves 8305 insts, mean move: 0.32 um, max move: 3.88 um 
[12/17 17:51:14    614s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_1/sky130_osu_sc_18T_hs__inv_1_7_): (919.42, 789.91) --> (920.42, 787.03)
[12/17 17:51:14    614s] 	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
[12/17 17:51:14    614s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3463.8M, EPOCH TIME: 1734454274.964574
[12/17 17:51:14    614s] Tweakage: fix icg 1, fix clk 0.
[12/17 17:51:14    614s] Tweakage: density cost 0, scale 0.4.
[12/17 17:51:14    614s] Tweakage: activity cost 0, scale 1.0.
[12/17 17:51:14    614s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3595.5M, EPOCH TIME: 1734454274.974495
[12/17 17:51:14    614s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3595.5M, EPOCH TIME: 1734454274.977455
[12/17 17:51:14    614s] Tweakage perm 638 insts, flip 3768 insts.
[12/17 17:51:15    614s] Tweakage perm 92 insts, flip 161 insts.
[12/17 17:51:15    614s] Tweakage perm 71 insts, flip 71 insts.
[12/17 17:51:15    614s] Tweakage perm 8 insts, flip 2 insts.
[12/17 17:51:15    614s] Tweakage perm 376 insts, flip 1225 insts.
[12/17 17:51:15    614s] Tweakage perm 98 insts, flip 125 insts.
[12/17 17:51:15    614s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.360, REAL:0.326, MEM:4586.3M, EPOCH TIME: 1734454275.303236
[12/17 17:51:15    614s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.364, REAL:0.330, MEM:4586.3M, EPOCH TIME: 1734454275.304102
[12/17 17:51:15    614s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.395, REAL:0.360, MEM:3543.3M, EPOCH TIME: 1734454275.324142
[12/17 17:51:15    614s] Move report: Congestion aware Tweak moves 1449 insts, mean move: 5.74 um, max move: 49.17 um 
[12/17 17:51:15    614s] 	Max move on inst (cby_0__1_/mux_right_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (482.51, 933.55) --> (531.68, 933.55)
[12/17 17:51:15    614s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:01.0, mem=3543.3mb) @(0:10:14 - 0:10:15).
[12/17 17:51:15    614s] 
[12/17 17:51:15    614s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:51:15    614s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:51:15    614s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/17 17:51:15    614s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:51:15    614s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=3511.3MB) @(0:10:15 - 0:10:15).
[12/17 17:51:15    614s] Move report: Detail placement moves 8305 insts, mean move: 1.29 um, max move: 49.78 um 
[12/17 17:51:15    614s] 	Max move on inst (cby_0__1_/mux_right_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (481.93, 933.58) --> (531.68, 933.55)
[12/17 17:51:15    614s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3511.3MB
[12/17 17:51:15    614s] Statistics of distance of Instance movement in refine placement:
[12/17 17:51:15    614s]   maximum (X+Y) =        49.78 um
[12/17 17:51:15    614s]   inst (cby_0__1_/mux_right_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) with max move: (481.932, 933.583) -> (531.68, 933.55)
[12/17 17:51:15    614s]   mean    (X+Y) =         1.29 um
[12/17 17:51:15    614s] Summary Report:
[12/17 17:51:15    614s] Instances move: 8305 (out of 8305 movable)
[12/17 17:51:15    614s] Instances flipped: 0
[12/17 17:51:15    614s] Mean displacement: 1.29 um
[12/17 17:51:15    614s] Max displacement: 49.78 um (Instance: cby_0__1_/mux_right_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) (481.932, 933.583) -> (531.68, 933.55)
[12/17 17:51:15    614s] 	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
[12/17 17:51:15    614s] 	Violation at original loc: Overlapping with other instance
[12/17 17:51:15    614s] Total instances moved : 8305
[12/17 17:51:15    614s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.032, REAL:0.624, MEM:3511.3M, EPOCH TIME: 1734454275.527970
[12/17 17:51:15    614s] Total net bbox length = 2.737e+05 (1.425e+05 1.311e+05) (ext = 4.717e+04)
[12/17 17:51:15    614s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3511.3MB
[12/17 17:51:15    614s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=3511.3MB) @(0:10:14 - 0:10:15).
[12/17 17:51:15    614s] *** Finished refinePlace (0:10:15 mem=3511.3M) ***
[12/17 17:51:15    614s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.2
[12/17 17:51:15    614s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.045, REAL:0.637, MEM:3511.3M, EPOCH TIME: 1734454275.531068
[12/17 17:51:15    614s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3511.3M, EPOCH TIME: 1734454275.531130
[12/17 17:51:15    614s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8305).
[12/17 17:51:15    614s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:15    614s] Cell fpga_top LLGs are deleted
[12/17 17:51:15    614s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:15    614s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:15    614s] # Resetting pin-track-align track data.
[12/17 17:51:15    614s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.013, REAL:0.007, MEM:3529.3M, EPOCH TIME: 1734454275.537778
[12/17 17:51:15    614s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.086, REAL:0.663, MEM:3529.3M, EPOCH TIME: 1734454275.537827
[12/17 17:51:15    614s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3529.3M, EPOCH TIME: 1734454275.537925
[12/17 17:51:15    614s] Starting Early Global Route congestion estimation: mem = 3529.3M
[12/17 17:51:15    614s] (I)      Initializing eGR engine (regular)
[12/17 17:51:15    614s] Set min layer with default ( 2 )
[12/17 17:51:15    614s] Set max layer with parameter ( 5 )
[12/17 17:51:15    614s] (I)      Initializing eGR engine (regular)
[12/17 17:51:15    614s] Set min layer with default ( 2 )
[12/17 17:51:15    614s] Set max layer with parameter ( 5 )
[12/17 17:51:15    614s] (I)      Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[12/17 17:51:15    614s] (I)      Running eGR Regular flow
[12/17 17:51:15    614s] (I)      # wire layers (front) : 6
[12/17 17:51:15    614s] (I)      # wire layers (back)  : 0
[12/17 17:51:15    614s] (I)      min wire layer : 1
[12/17 17:51:15    614s] (I)      max wire layer : 5
[12/17 17:51:15    614s] (I)      # cut layers (front) : 5
[12/17 17:51:15    614s] (I)      # cut layers (back)  : 0
[12/17 17:51:15    614s] (I)      min cut layer : 1
[12/17 17:51:15    614s] (I)      max cut layer : 4
[12/17 17:51:15    614s] (I)      ============================= Layers ==============================
[12/17 17:51:15    614s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:15    614s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:15    614s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:15    614s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:15    614s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:15    614s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:15    614s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:15    614s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:15    614s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:15    614s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:15    614s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:15    614s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:15    614s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:15    614s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:15    614s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:15    614s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:15    614s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:15    614s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:15    614s] (I)      Started Import and model ( Curr Mem: 3.32 MB )
[12/17 17:51:15    614s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:15    615s] (I)      == Non-default Options ==
[12/17 17:51:15    615s] (I)      Maximum routing layer                              : 5
[12/17 17:51:15    615s] (I)      Top routing layer                                  : 5
[12/17 17:51:15    615s] (I)      Number of threads                                  : 8
[12/17 17:51:15    615s] (I)      Route tie net to shape                             : auto
[12/17 17:51:15    615s] (I)      Use non-blocking free Dbs wires                    : false
[12/17 17:51:15    615s] (I)      Method to set GCell size                           : row
[12/17 17:51:15    615s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:15    615s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:15    615s] (I)      ============== Pin Summary ==============
[12/17 17:51:15    615s] (I)      +-------+--------+---------+------------+
[12/17 17:51:15    615s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:15    615s] (I)      +-------+--------+---------+------------+
[12/17 17:51:15    615s] (I)      |     1 |  30276 |   98.88 |        Pin |
[12/17 17:51:15    615s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:15    615s] (I)      |     3 |    304 |    0.99 | Pin access |
[12/17 17:51:15    615s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:15    615s] (I)      |     5 |     39 |    0.13 |      Other |
[12/17 17:51:15    615s] (I)      +-------+--------+---------+------------+
[12/17 17:51:15    615s] (I)      Use row-based GCell size
[12/17 17:51:15    615s] (I)      Use row-based GCell align
[12/17 17:51:15    615s] (I)      layer 0 area = 83000
[12/17 17:51:15    615s] (I)      layer 1 area = 67600
[12/17 17:51:15    615s] (I)      layer 2 area = 240000
[12/17 17:51:15    615s] (I)      layer 3 area = 240000
[12/17 17:51:15    615s] (I)      layer 4 area = 4000000
[12/17 17:51:15    615s] (I)      GCell unit size   : 6660
[12/17 17:51:15    615s] (I)      GCell multiplier  : 1
[12/17 17:51:15    615s] (I)      GCell row height  : 6660
[12/17 17:51:15    615s] (I)      Actual row height : 6660
[12/17 17:51:15    615s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:15    615s] [NR-eGR] Track table information for default rule: 
[12/17 17:51:15    615s] [NR-eGR] met1 has single uniform track structure
[12/17 17:51:15    615s] [NR-eGR] met2 has single uniform track structure
[12/17 17:51:15    615s] [NR-eGR] met3 has single uniform track structure
[12/17 17:51:15    615s] [NR-eGR] met4 has single uniform track structure
[12/17 17:51:15    615s] [NR-eGR] met5 has single uniform track structure
[12/17 17:51:15    615s] (I)      =============== Default via ===============
[12/17 17:51:15    615s] (I)      +---+------------------+------------------+
[12/17 17:51:15    615s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:15    615s] (I)      +---+------------------+------------------+
[12/17 17:51:15    615s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:15    615s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:15    615s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:15    615s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:15    615s] (I)      +---+------------------+------------------+
[12/17 17:51:15    615s] [NR-eGR] Read 4859 PG shapes
[12/17 17:51:15    615s] [NR-eGR] Read 0 clock shapes
[12/17 17:51:15    615s] [NR-eGR] Read 0 other shapes
[12/17 17:51:15    615s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:51:15    615s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:51:15    615s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:51:15    615s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:51:15    615s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:51:15    615s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:51:15    615s] [NR-eGR] #Other Blockages    : 0
[12/17 17:51:15    615s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:15    615s] (I)      Custom ignore net properties:
[12/17 17:51:15    615s] (I)      1 : NotLegal
[12/17 17:51:15    615s] (I)      Default ignore net properties:
[12/17 17:51:15    615s] (I)      1 : Special
[12/17 17:51:15    615s] (I)      2 : Analog
[12/17 17:51:15    615s] (I)      3 : Fixed
[12/17 17:51:15    615s] (I)      4 : Skipped
[12/17 17:51:15    615s] (I)      5 : MixedSignal
[12/17 17:51:15    615s] (I)      Prerouted net properties:
[12/17 17:51:15    615s] (I)      1 : NotLegal
[12/17 17:51:15    615s] (I)      2 : Special
[12/17 17:51:15    615s] (I)      3 : Analog
[12/17 17:51:15    615s] (I)      4 : Fixed
[12/17 17:51:15    615s] (I)      5 : Skipped
[12/17 17:51:15    615s] (I)      6 : MixedSignal
[12/17 17:51:15    615s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:51:15    615s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:15    615s] [NR-eGR] Read 8421 nets ( ignored 0 )
[12/17 17:51:15    615s] (I)        Front-side 8421 ( ignored 0 )
[12/17 17:51:15    615s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:15    615s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:15    615s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:15    615s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:15    615s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:15    615s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:15    615s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:15    615s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:15    615s] (I)      Number of ignored nets                =      0
[12/17 17:51:15    615s] (I)      Number of connected nets              =      0
[12/17 17:51:15    615s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:15    615s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:15    615s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:15    615s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:15    615s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:15    615s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:15    615s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:15    615s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:15    615s] (I)      Ndr track 0 does not exist
[12/17 17:51:15    615s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:15    615s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:15    615s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:15    615s] (I)      Site width          :   110  (dbu)
[12/17 17:51:15    615s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:15    615s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:15    615s] (I)      GCell width         :  6660  (dbu)
[12/17 17:51:15    615s] (I)      GCell height        :  6660  (dbu)
[12/17 17:51:15    615s] (I)      Grid                :   240   235     5
[12/17 17:51:15    615s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:15    615s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:51:15    615s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:51:15    615s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:15    615s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:15    615s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:15    615s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:15    615s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:15    615s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:51:15    615s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:15    615s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:15    615s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:15    615s] (I)      --------------------------------------------------------
[12/17 17:51:15    615s] 
[12/17 17:51:15    615s] [NR-eGR] ============ Routing rule table ============
[12/17 17:51:15    615s] [NR-eGR] Rule id: 0  Nets: 8389
[12/17 17:51:15    615s] [NR-eGR] ========================================
[12/17 17:51:15    615s] [NR-eGR] 
[12/17 17:51:15    615s] (I)      ======== NDR :  =========
[12/17 17:51:15    615s] (I)      +--------------+--------+
[12/17 17:51:15    615s] (I)      |           ID |      0 |
[12/17 17:51:15    615s] (I)      |         Name |        |
[12/17 17:51:15    615s] (I)      |      Default |    yes |
[12/17 17:51:15    615s] (I)      |  Clk Special |     no |
[12/17 17:51:15    615s] (I)      | Hard spacing |     no |
[12/17 17:51:15    615s] (I)      |    NDR track | (none) |
[12/17 17:51:15    615s] (I)      |      NDR via | (none) |
[12/17 17:51:15    615s] (I)      |  Extra space |      0 |
[12/17 17:51:15    615s] (I)      |      Shields |      0 |
[12/17 17:51:15    615s] (I)      |   Demand (H) |      1 |
[12/17 17:51:15    615s] (I)      |   Demand (V) |      1 |
[12/17 17:51:15    615s] (I)      |        #Nets |   8389 |
[12/17 17:51:15    615s] (I)      +--------------+--------+
[12/17 17:51:15    615s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:15    615s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:15    615s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:15    615s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:15    615s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:15    615s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:15    615s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:15    615s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:15    615s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:15    615s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:15    615s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:15    615s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:15    615s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:15    615s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:51:15    615s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:51:15    615s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:51:15    615s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:51:15    615s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:15    615s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.32 MB )
[12/17 17:51:15    615s] (I)      Reset routing kernel
[12/17 17:51:15    615s] (I)      Started Global Routing ( Curr Mem: 3.32 MB )
[12/17 17:51:15    615s] (I)      totalPins=29077  totalGlobalPin=26109 (89.79%)
[12/17 17:51:15    615s] (I)      ================= Net Group Info =================
[12/17 17:51:15    615s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:15    615s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:51:15    615s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:15    615s] (I)      |  1 |           8389 |      met2(2) |   met5(5) |
[12/17 17:51:15    615s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:15    615s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:51:15    615s] (I)      total 2D Demand : 1754 = (0 H, 1754 V)
[12/17 17:51:15    615s] (I)      Adjusted 0 GCells for pin access
[12/17 17:51:15    615s] [NR-eGR] Layer group 1: route 8389 net(s) in layer range [2, 5]
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] (I)      ============  Phase 1a Route ============
[12/17 17:51:15    615s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 71
[12/17 17:51:15    615s] (I)      Usage: 57962 = (29527 H, 28435 V) = (8.53% H, 4.33% V) = (1.966e+05um H, 1.894e+05um V)
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] (I)      ============  Phase 1b Route ============
[12/17 17:51:15    615s] (I)      Usage: 58005 = (29543 H, 28462 V) = (8.54% H, 4.34% V) = (1.968e+05um H, 1.896e+05um V)
[12/17 17:51:15    615s] (I)      Overflow of layer group 1: 0.77% H + 0.02% V. EstWL: 3.863133e+05um
[12/17 17:51:15    615s] (I)      Congestion metric : 2.12%H 0.06%V, 2.19%HV
[12/17 17:51:15    615s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] (I)      ============  Phase 1c Route ============
[12/17 17:51:15    615s] (I)      Level2 Grid: 48 x 47
[12/17 17:51:15    615s] (I)      Usage: 58332 = (29655 H, 28677 V) = (8.57% H, 4.37% V) = (1.975e+05um H, 1.910e+05um V)
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] (I)      ============  Phase 1d Route ============
[12/17 17:51:15    615s] (I)      Usage: 58342 = (29659 H, 28683 V) = (8.57% H, 4.37% V) = (1.975e+05um H, 1.910e+05um V)
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] (I)      ============  Phase 1e Route ============
[12/17 17:51:15    615s] (I)      Usage: 58359 = (29661 H, 28698 V) = (8.57% H, 4.37% V) = (1.975e+05um H, 1.911e+05um V)
[12/17 17:51:15    615s] [NR-eGR] Early Global Route overflow of layer group 1: 0.80% H + 0.02% V. EstWL: 3.886709e+05um
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] (I)      ============  Phase 1l Route ============
[12/17 17:51:15    615s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:51:15    615s] (I)      Layer  2:     396950     27702        12      354853      424367    (45.54%) 
[12/17 17:51:15    615s] (I)      Layer  3:     302243     56398      1403      293979      319232    (47.94%) 
[12/17 17:51:15    615s] (I)      Layer  4:     258972     15200       151      309598      298574    (50.91%) 
[12/17 17:51:15    615s] (I)      Layer  5:      42838      5477       118       56808       45394    (55.58%) 
[12/17 17:51:15    615s] (I)      Total:       1001003    104777      1684     1015236     1087564    (48.28%) 
[12/17 17:51:15    615s] (I)      
[12/17 17:51:15    615s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:51:15    615s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/17 17:51:15    615s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:51:15    615s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/17 17:51:15    615s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:51:15    615s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:51:15    615s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:51:15    615s] [NR-eGR]    met3 ( 3)       668( 2.28%)        36( 0.12%)         3( 0.01%)   ( 2.42%) 
[12/17 17:51:15    615s] [NR-eGR]    met4 ( 4)       136( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[12/17 17:51:15    615s] [NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/17 17:51:15    615s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:51:15    615s] [NR-eGR]        Total       927( 0.83%)        36( 0.03%)         3( 0.00%)   ( 0.86%) 
[12/17 17:51:15    615s] [NR-eGR] 
[12/17 17:51:15    615s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 3.33 MB )
[12/17 17:51:15    615s] (I)      Updating congestion map
[12/17 17:51:15    615s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:51:15    615s] [NR-eGR] Overflow after Early Global Route 1.54% H + 0.00% V
[12/17 17:51:15    615s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.15 sec, Curr Mem: 3.32 MB )
[12/17 17:51:15    615s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 3528.3M
[12/17 17:51:15    615s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.284, REAL:0.159, MEM:3528.3M, EPOCH TIME: 1734454275.696863
[12/17 17:51:15    615s] OPERPROF: Starting HotSpotCal at level 1, MEM:3528.3M, EPOCH TIME: 1734454275.696896
[12/17 17:51:15    615s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:15    615s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:51:15    615s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:15    615s] [hotspot] | normalized |          7.44 |         13.44 |
[12/17 17:51:15    615s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:15    615s] Local HotSpot Analysis: normalized max congestion hotspot area = 7.44, normalized total congestion hotspot area = 13.44 (area is in unit of 4 std-cell row bins)
[12/17 17:51:15    615s] [hotspot] max/total 7.44/13.44, big hotspot (>10) total 6.11
[12/17 17:51:15    615s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] [hotspot] |  1  |   613.84   906.91   720.40   986.83 |        7.44   |
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] [hotspot] |  2  |   720.40   693.79   773.68   773.71 |        4.22   |
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] [hotspot] |  3  |   880.24   533.95   933.52   587.23 |        0.89   |
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] [hotspot] |  4  |   800.32   507.31   853.60   560.59 |        0.44   |
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] [hotspot] |  5  |   960.16   906.91  1013.44   960.19 |        0.44   |
[12/17 17:51:15    615s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:15    615s] Top 5 hotspots total area: 13.44
[12/17 17:51:15    615s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:3528.3M, EPOCH TIME: 1734454275.704205
[12/17 17:51:15    615s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3528.3M, EPOCH TIME: 1734454275.704265
[12/17 17:51:15    615s] Starting Early Global Route wiring: mem = 3528.3M
[12/17 17:51:15    615s] (I)      Running track assignment and export wires
[12/17 17:51:15    615s] (I)      Delete wires for 8389 nets 
[12/17 17:51:15    615s] (I)      ============= Track Assignment ============
[12/17 17:51:15    615s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.32 MB )
[12/17 17:51:15    615s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:51:15    615s] (I)      Run Multi-thread track assignment
[12/17 17:51:15    615s] (I)      Finished Track Assignment (8T) ( CPU: 0.14 sec, Real: 0.03 sec, Curr Mem: 3.35 MB )
[12/17 17:51:15    615s] (I)      Started Export ( Curr Mem: 3.35 MB )
[12/17 17:51:15    615s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:51:15    615s] [NR-eGR] Total eGR-routed clock nets wire length: 15819um, number of vias: 4337
[12/17 17:51:15    615s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:15    615s] [NR-eGR]               Length (um)   Vias 
[12/17 17:51:15    615s] [NR-eGR] ---------------------------------
[12/17 17:51:15    615s] [NR-eGR]  met1  (1H)             0  28798 
[12/17 17:51:15    615s] [NR-eGR]  met2  (2V)        163697  39234 
[12/17 17:51:15    615s] [NR-eGR]  met3  (3H)        172418   6321 
[12/17 17:51:15    615s] [NR-eGR]  met4  (4V)         47669   5251 
[12/17 17:51:15    615s] [NR-eGR]  met5  (5H)         32530      0 
[12/17 17:51:15    615s] [NR-eGR] ---------------------------------
[12/17 17:51:15    615s] [NR-eGR]        Total       416314  79604 
[12/17 17:51:15    615s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:15    615s] [NR-eGR] Total half perimeter of net bounding box: 273674um
[12/17 17:51:15    615s] [NR-eGR] Total length: 416314um, number of vias: 79604
[12/17 17:51:15    615s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:15    615s] (I)      == Layer wire length by net rule ==
[12/17 17:51:15    615s] (I)                     Default 
[12/17 17:51:15    615s] (I)      -----------------------
[12/17 17:51:15    615s] (I)       met1  (1H)        0um 
[12/17 17:51:15    615s] (I)       met2  (2V)   163697um 
[12/17 17:51:15    615s] (I)       met3  (3H)   172418um 
[12/17 17:51:15    615s] (I)       met4  (4V)    47669um 
[12/17 17:51:15    615s] (I)       met5  (5H)    32530um 
[12/17 17:51:15    615s] (I)      -----------------------
[12/17 17:51:15    615s] (I)             Total  416314um 
[12/17 17:51:15    615s] (I)      == Layer via count by net rule ==
[12/17 17:51:15    615s] (I)                    Default 
[12/17 17:51:15    615s] (I)      ----------------------
[12/17 17:51:15    615s] (I)       met1  (1H)     28798 
[12/17 17:51:15    615s] (I)       met2  (2V)     39234 
[12/17 17:51:15    615s] (I)       met3  (3H)      6321 
[12/17 17:51:15    615s] (I)       met4  (4V)      5251 
[12/17 17:51:15    615s] (I)       met5  (5H)         0 
[12/17 17:51:15    615s] (I)      ----------------------
[12/17 17:51:15    615s] (I)             Total    79604 
[12/17 17:51:15    615s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.03 sec, Curr Mem: 3.35 MB )
[12/17 17:51:15    615s] eee: RC Grid Memory freed=48360
[12/17 17:51:15    615s] (I)      Global routing data unavailable, rerun eGR
[12/17 17:51:15    615s] (I)      Initializing eGR engine (regular)
[12/17 17:51:15    615s] Set min layer with default ( 2 )
[12/17 17:51:15    615s] Set max layer with parameter ( 5 )
[12/17 17:51:15    615s] Early Global Route wiring runtime: 0.06 seconds, mem = 3528.3M
[12/17 17:51:15    615s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.230, REAL:0.064, MEM:3528.3M, EPOCH TIME: 1734454275.768135
[12/17 17:51:15    615s] Tdgp not enabled or already been cleared! skip clearing
[12/17 17:51:15    615s] End of congRepair (cpu=0:00:16.2, real=0:00:04.0)
[12/17 17:51:15    615s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3528.3M, EPOCH TIME: 1734454275.768882
[12/17 17:51:15    615s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3528.3M, EPOCH TIME: 1734454275.768924
[12/17 17:51:15    615s] *** Finishing placeDesign default flow ***
[12/17 17:51:15    615s] **placeDesign ... cpu = 0: 0:53, real = 0: 0:20, mem = 3526.3M **
[12/17 17:51:15    615s] Tdgp not enabled or already been cleared! skip clearing
[12/17 17:51:15    615s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/17 17:51:15    615s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[12/17 17:51:15    615s] 
[12/17 17:51:15    615s] *** Summary of all messages that are not suppressed in this session:
[12/17 17:51:15    615s] Severity  ID               Count  Summary                                  
[12/17 17:51:15    615s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/17 17:51:15    615s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[12/17 17:51:15    615s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[12/17 17:51:15    615s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/17 17:51:15    615s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/17 17:51:15    615s] WARNING   NRDB-2054            1  %s %s %s %s has an illegal 0 width or he...
[12/17 17:51:15    615s] WARNING   NRDB-733           110  %s %s in %s %s does not have a physical ...
[12/17 17:51:15    615s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[12/17 17:51:15    615s] *** Message Summary: 119 warning(s), 0 error(s)
[12/17 17:51:15    615s] 
[12/17 17:51:15    615s] *** placeDesign #1 [finish] : cpu/real = 0:00:52.6/0:00:20.5 (2.6), totSession cpu/real = 0:10:15.5/1:43:33.8 (0.1), mem = 3526.3M
[12/17 17:51:15    615s] 
[12/17 17:51:15    615s] =============================================================================================
[12/17 17:51:15    615s]  Final TAT Report : placeDesign #1                                              22.33-s094_1
[12/17 17:51:15    615s] =============================================================================================
[12/17 17:51:15    615s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:15    615s] ---------------------------------------------------------------------------------------------
[12/17 17:51:15    615s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:15    615s] [ RefinePlace            ]      2   0:00:02.1  (  10.5 % )     0:00:02.1 /  0:00:02.9    1.4
[12/17 17:51:15    615s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.6
[12/17 17:51:15    615s] [ FullDelayCalc          ]      7   0:00:03.5  (  17.0 % )     0:00:03.5 /  0:00:07.5    2.2
[12/17 17:51:15    615s] [ TimingUpdate           ]     10   0:00:01.0  (   4.9 % )     0:00:01.0 /  0:00:02.8    2.8
[12/17 17:51:15    615s] [ MISC                   ]          0:00:13.8  (  67.5 % )     0:00:13.8 /  0:00:39.3    2.8
[12/17 17:51:15    615s] ---------------------------------------------------------------------------------------------
[12/17 17:51:15    615s]  placeDesign #1 TOTAL               0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:00:52.6    2.6
[12/17 17:51:15    615s] ---------------------------------------------------------------------------------------------
[12/17 17:51:15    615s] 
[12/17 17:51:27    616s] <CMD> timeDesign -preCTS
[12/17 17:51:27    616s] AAE DB initialization (MEM=3462.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/17 17:51:27    616s] #optDebug: fT-S <1 1 0 0 0>
[12/17 17:51:27    616s] *** timeDesign #1 [begin] : totSession cpu/real = 0:10:16.8/1:43:45.3 (0.1), mem = 3462.6M
[12/17 17:51:27    616s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3438.6M, EPOCH TIME: 1734454287.407245
[12/17 17:51:27    616s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    616s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    616s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3438.6M, EPOCH TIME: 1734454287.407419
[12/17 17:51:27    616s] Start to check current routing status for nets...
[12/17 17:51:27    616s] All nets are already routed correctly.
[12/17 17:51:27    616s] End to check current routing status for nets (mem=3438.6M)
[12/17 17:51:27    616s] Extraction called for design 'fpga_top' of instances=8357 and nets=11118 using extraction engine 'preRoute' .
[12/17 17:51:27    616s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:51:27    616s] RC Extraction called in multi-corner(1) mode.
[12/17 17:51:27    616s] RCMode: PreRoute
[12/17 17:51:27    616s]       RC Corner Indexes            0   
[12/17 17:51:27    616s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:51:27    616s] Resistance Scaling Factor    : 1.00000 
[12/17 17:51:27    616s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:51:27    616s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:51:27    616s] Shrink Factor                : 1.00000
[12/17 17:51:27    616s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:51:27    616s] Using Quantus QRC technology file ...
[12/17 17:51:27    616s] eee: Trim Metal Layers: { }
[12/17 17:51:27    616s] eee: RC Grid Memory allocated=37500
[12/17 17:51:27    616s] eee: LayerId=1 widthSet size=1
[12/17 17:51:27    616s] eee: LayerId=2 widthSet size=1
[12/17 17:51:27    616s] eee: LayerId=3 widthSet size=1
[12/17 17:51:27    616s] eee: LayerId=4 widthSet size=1
[12/17 17:51:27    616s] eee: LayerId=5 widthSet size=1
[12/17 17:51:27    616s] eee: Total RC Grid memory=37500
[12/17 17:51:27    616s] Updating RC grid for preRoute extraction ...
[12/17 17:51:27    616s] eee: Metal Layers Info:
[12/17 17:51:27    616s] eee: L: met1 met2 met3 met4 met5
[12/17 17:51:27    616s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:51:27    616s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:51:27    616s] eee: pegSigSF=1.070000
[12/17 17:51:27    616s] Initializing multi-corner resistance tables ...
[12/17 17:51:27    617s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:51:27    617s] eee: l=2 avDens=0.081900 usedTrk=2457.910357 availTrk=30011.223759 sigTrk=2457.910357
[12/17 17:51:27    617s] eee: l=3 avDens=0.128346 usedTrk=2596.550452 availTrk=20230.892610 sigTrk=2596.550452
[12/17 17:51:27    617s] eee: l=4 avDens=0.063329 usedTrk=1130.153330 availTrk=17845.764545 sigTrk=1130.153330
[12/17 17:51:27    617s] eee: l=5 avDens=0.191791 usedTrk=741.460478 availTrk=3865.986489 sigTrk=741.460478
[12/17 17:51:27    617s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:27    617s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:51:27    617s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.361425 uaWl=1.000000 uaWlH=0.192600 aWlH=0.000000 lMod=0 pMax=0.852700 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:51:27    617s] eee: NetCapCache creation started. (Current Mem: 3438.605M) 
[12/17 17:51:27    617s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3438.605M) 
[12/17 17:51:27    617s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3438.605M)
[12/17 17:51:27    617s] Effort level <high> specified for reg2reg path_group
[12/17 17:51:27    617s] Cell fpga_top LLGs are deleted
[12/17 17:51:27    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    617s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3509.2M, EPOCH TIME: 1734454287.664745
[12/17 17:51:27    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    617s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3509.2M, EPOCH TIME: 1734454287.664889
[12/17 17:51:27    617s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:27    617s] Core basic site is 18T
[12/17 17:51:27    617s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:27    617s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:27    617s] Fast DP-INIT is on for default
[12/17 17:51:27    617s] Atter site array init, number of instance map data is 0.
[12/17 17:51:27    617s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.008, MEM:3509.2M, EPOCH TIME: 1734454287.672992
[12/17 17:51:27    617s] 
[12/17 17:51:27    617s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:27    617s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.010, MEM:3509.2M, EPOCH TIME: 1734454287.674944
[12/17 17:51:27    617s] Cell fpga_top LLGs are deleted
[12/17 17:51:27    617s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    617s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:27    617s] Starting delay calculation for Setup views
[12/17 17:51:27    617s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:51:27    617s] #################################################################################
[12/17 17:51:27    617s] # Design Stage: PreRoute
[12/17 17:51:27    617s] # Design Name: fpga_top
[12/17 17:51:27    617s] # Design Mode: 130nm
[12/17 17:51:27    617s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:51:27    617s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:51:27    617s] # Signoff Settings: SI Off 
[12/17 17:51:27    617s] #################################################################################
[12/17 17:51:27    617s] Topological Sorting (REAL = 0:00:00.0, MEM = 3507.2M, InitMEM = 3507.2M)
[12/17 17:51:27    617s] Calculate delays in BcWc mode...
[12/17 17:51:27    617s] Start delay calculation (fullDC) (8 T). (MEM=3512.18)
[12/17 17:51:27    617s] Start AAE Lib Loading. (MEM=3523.69)
[12/17 17:51:27    617s] End AAE Lib Loading. (MEM=3561.85 CPU=0:00:00.0 Real=0:00:00.0)
[12/17 17:51:27    617s] End AAE Lib Interpolated Model. (MEM=3561.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:51:28    620s] Total number of fetched objects 10133
[12/17 17:51:28    620s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:51:28    620s] End delay calculation. (MEM=4069.64 CPU=0:00:02.7 REAL=0:00:01.0)
[12/17 17:51:28    620s] End delay calculation (fullDC). (MEM=4069.64 CPU=0:00:03.1 REAL=0:00:01.0)
[12/17 17:51:28    620s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 4069.6M) ***
[12/17 17:51:28    621s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:10:21 mem=4037.6M)
[12/17 17:51:30    621s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     56 (56)      |  -29.582   |     56 (56)      |
|   max_tran     |     33 (33)      |  -61.383   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.453%
Routing Overflow: 1.54% H and 0.00% V
------------------------------------------------------------------

[12/17 17:51:30    621s] Reported timing to dir ./timingReports
[12/17 17:51:30    621s] Total CPU time: 4.85 sec
[12/17 17:51:30    621s] Total Real time: 3.0 sec
[12/17 17:51:30    621s] Total Memory Usage: 3641.347656 Mbytes
[12/17 17:51:30    621s] Info: pop threads available for lower-level modules during optimization.
[12/17 17:51:30    621s] *** timeDesign #1 [finish] : cpu/real = 0:00:04.8/0:00:03.4 (1.4), totSession cpu/real = 0:10:21.6/1:43:48.7 (0.1), mem = 3641.3M
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] =============================================================================================
[12/17 17:51:30    621s]  Final TAT Report : timeDesign #1                                               22.33-s094_1
[12/17 17:51:30    621s] =============================================================================================
[12/17 17:51:30    621s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:30    621s] ---------------------------------------------------------------------------------------------
[12/17 17:51:30    621s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:30    621s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:03.0 /  0:00:04.0    1.3
[12/17 17:51:30    621s] [ DrvReport              ]      1   0:00:02.0  (  59.8 % )     0:00:02.0 /  0:00:00.2    0.1
[12/17 17:51:30    621s] [ ExtractRC              ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.3
[12/17 17:51:30    621s] [ FullDelayCalc          ]      1   0:00:00.6  (  17.7 % )     0:00:00.6 /  0:00:03.1    5.1
[12/17 17:51:30    621s] [ TimingUpdate           ]      1   0:00:00.2  (   5.0 % )     0:00:00.8 /  0:00:03.6    4.7
[12/17 17:51:30    621s] [ TimingReport           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.6
[12/17 17:51:30    621s] [ GenerateReports        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:51:30    621s] [ MISC                   ]          0:00:00.4  (  11.5 % )     0:00:00.4 /  0:00:00.8    1.9
[12/17 17:51:30    621s] ---------------------------------------------------------------------------------------------
[12/17 17:51:30    621s]  timeDesign #1 TOTAL                0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:04.8    1.4
[12/17 17:51:30    621s] ---------------------------------------------------------------------------------------------
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] <CMD> optDesign -preCTS
[12/17 17:51:30    621s] Executing: place_opt_design -opt
[12/17 17:51:30    621s] **INFO: User settings:
[12/17 17:51:30    621s] setDesignMode -process                              130
[12/17 17:51:30    621s] setExtractRCMode -coupling_c_th                     0.4
[12/17 17:51:30    621s] setExtractRCMode -engine                            preRoute
[12/17 17:51:30    621s] setExtractRCMode -relative_c_th                     1
[12/17 17:51:30    621s] setExtractRCMode -total_c_th                        0
[12/17 17:51:30    621s] setDelayCalMode -enable_high_fanout                 true
[12/17 17:51:30    621s] setDelayCalMode -eng_enablePrePlacedFlow            false
[12/17 17:51:30    621s] setDelayCalMode -engine                             aae
[12/17 17:51:30    621s] setDelayCalMode -ignoreNetLoad                      false
[12/17 17:51:30    621s] setDelayCalMode -socv_accuracy_mode                 low
[12/17 17:51:30    621s] setPlaceMode -maxRouteLayer                         5
[12/17 17:51:30    621s] setPlaceMode -place_design_floorplan_mode           false
[12/17 17:51:30    621s] setPlaceMode -place_detail_check_route              false
[12/17 17:51:30    621s] setPlaceMode -place_detail_preserve_routing         true
[12/17 17:51:30    621s] setPlaceMode -place_detail_remove_affected_routing  false
[12/17 17:51:30    621s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/17 17:51:30    621s] setPlaceMode -place_global_clock_gate_aware         true
[12/17 17:51:30    621s] setPlaceMode -place_global_cong_effort              auto
[12/17 17:51:30    621s] setPlaceMode -place_global_ignore_scan              true
[12/17 17:51:30    621s] setPlaceMode -place_global_ignore_spare             false
[12/17 17:51:30    621s] setPlaceMode -place_global_module_aware_spare       false
[12/17 17:51:30    621s] setPlaceMode -place_global_place_io_pins            false
[12/17 17:51:30    621s] setPlaceMode -place_global_reorder_scan             false
[12/17 17:51:30    621s] setPlaceMode -powerDriven                           false
[12/17 17:51:30    621s] setPlaceMode -timingDriven                          true
[12/17 17:51:30    621s] setAnalysisMode -checkType                          setup
[12/17 17:51:30    621s] setAnalysisMode -clkSrcPath                         true
[12/17 17:51:30    621s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/17 17:51:30    621s] setAnalysisMode -virtualIPO                         false
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:10:21.6/1:43:48.7 (0.1), mem = 3641.3M
[12/17 17:51:30    621s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/17 17:51:30    621s] *** Starting GigaPlace ***
[12/17 17:51:30    621s] #optDebug: fT-E <X 2 3 1 0>
[12/17 17:51:30    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:3641.3M, EPOCH TIME: 1734454290.669871
[12/17 17:51:30    621s] Processing tracks to init pin-track alignment.
[12/17 17:51:30    621s] z: 2, totalTracks: 1
[12/17 17:51:30    621s] z: 4, totalTracks: 1
[12/17 17:51:30    621s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:30    621s] Cell fpga_top LLGs are deleted
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] # Building fpga_top llgBox search-tree.
[12/17 17:51:30    621s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3638.8M, EPOCH TIME: 1734454290.673478
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3638.8M, EPOCH TIME: 1734454290.674010
[12/17 17:51:30    621s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:30    621s] Core basic site is 18T
[12/17 17:51:30    621s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:30    621s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/17 17:51:30    621s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 17:51:30    621s] SiteArray: use 2,650,112 bytes
[12/17 17:51:30    621s] SiteArray: current memory after site array memory allocation 3641.3M
[12/17 17:51:30    621s] SiteArray: FP blocked sites are writable
[12/17 17:51:30    621s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:30    621s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3641.3M, EPOCH TIME: 1734454290.684046
[12/17 17:51:30    621s] Process 1648 wires and vias for routing blockage analysis
[12/17 17:51:30    621s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.009, REAL:0.003, MEM:3641.3M, EPOCH TIME: 1734454290.687448
[12/17 17:51:30    621s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 17:51:30    621s] Atter site array init, number of instance map data is 0.
[12/17 17:51:30    621s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.073, REAL:0.020, MEM:3641.3M, EPOCH TIME: 1734454290.694184
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:30    621s] OPERPROF:     Starting CMU at level 3, MEM:3641.3M, EPOCH TIME: 1734454290.695675
[12/17 17:51:30    621s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:3641.3M, EPOCH TIME: 1734454290.696445
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:30    621s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.078, REAL:0.024, MEM:3641.3M, EPOCH TIME: 1734454290.697232
[12/17 17:51:30    621s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3641.3M, EPOCH TIME: 1734454290.697273
[12/17 17:51:30    621s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3641.3M, EPOCH TIME: 1734454290.697400
[12/17 17:51:30    621s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3641.3MB).
[12/17 17:51:30    621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.086, REAL:0.031, MEM:3641.3M, EPOCH TIME: 1734454290.700622
[12/17 17:51:30    621s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3641.3M, EPOCH TIME: 1734454290.700649
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] Cell fpga_top LLGs are deleted
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] # Resetting pin-track-align track data.
[12/17 17:51:30    621s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.024, REAL:0.007, MEM:3641.3M, EPOCH TIME: 1734454290.708096
[12/17 17:51:30    621s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:21.7/1:43:48.7 (0.1), mem = 3641.3M
[12/17 17:51:30    621s] VSMManager cleared!
[12/17 17:51:30    621s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:21.7/1:43:48.7 (0.1), mem = 3641.3M
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] =============================================================================================
[12/17 17:51:30    621s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         22.33-s094_1
[12/17 17:51:30    621s] =============================================================================================
[12/17 17:51:30    621s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:30    621s] ---------------------------------------------------------------------------------------------
[12/17 17:51:30    621s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:30    621s] ---------------------------------------------------------------------------------------------
[12/17 17:51:30    621s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:30    621s] ---------------------------------------------------------------------------------------------
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] Enable CTE adjustment.
[12/17 17:51:30    621s] Enable Layer aware incrSKP.
[12/17 17:51:30    621s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2585.9M, totSessionCpu=0:10:22 **
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] Active Setup views: VIEW_SETUP 
[12/17 17:51:30    621s] Info: 8 threads available for lower-level modules during optimization.
[12/17 17:51:30    621s] GigaOpt running with 8 threads.
[12/17 17:51:30    621s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:21.7/1:43:48.7 (0.1), mem = 3641.3M
[12/17 17:51:30    621s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 17:51:30    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:3641.3M, EPOCH TIME: 1734454290.725586
[12/17 17:51:30    621s] Processing tracks to init pin-track alignment.
[12/17 17:51:30    621s] z: 2, totalTracks: 1
[12/17 17:51:30    621s] z: 4, totalTracks: 1
[12/17 17:51:30    621s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:30    621s] Cell fpga_top LLGs are deleted
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] # Building fpga_top llgBox search-tree.
[12/17 17:51:30    621s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3641.3M, EPOCH TIME: 1734454290.728598
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3641.3M, EPOCH TIME: 1734454290.728833
[12/17 17:51:30    621s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:30    621s] Core basic site is 18T
[12/17 17:51:30    621s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:30    621s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:30    621s] Fast DP-INIT is on for default
[12/17 17:51:30    621s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:30    621s] Atter site array init, number of instance map data is 0.
[12/17 17:51:30    621s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.008, MEM:3641.3M, EPOCH TIME: 1734454290.736678
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:30    621s] OPERPROF:     Starting CMU at level 3, MEM:3641.3M, EPOCH TIME: 1734454290.738203
[12/17 17:51:30    621s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3641.3M, EPOCH TIME: 1734454290.738602
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:30    621s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.011, MEM:3641.3M, EPOCH TIME: 1734454290.739399
[12/17 17:51:30    621s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3641.3M, EPOCH TIME: 1734454290.739440
[12/17 17:51:30    621s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3641.3M, EPOCH TIME: 1734454290.739596
[12/17 17:51:30    621s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3641.3MB).
[12/17 17:51:30    621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.017, MEM:3641.3M, EPOCH TIME: 1734454290.742817
[12/17 17:51:30    621s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3641.3M, EPOCH TIME: 1734454290.742860
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:30    621s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.021, REAL:0.007, MEM:3641.3M, EPOCH TIME: 1734454290.749989
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] Creating Lib Analyzer ...
[12/17 17:51:30    621s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:51:30    621s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:51:30    621s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:51:30    621s] 
[12/17 17:51:30    621s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:30    621s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:22 mem=3647.4M
[12/17 17:51:30    621s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:22 mem=3647.4M
[12/17 17:51:30    621s] Creating Lib Analyzer, finished. 
[12/17 17:51:30    621s] #optDebug: fT-S <1 2 3 1 0>
[12/17 17:51:30    621s] Info: IPO magic value 0x826DBEEF.
[12/17 17:51:30    621s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 17:51:30    621s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 17:51:30    621s]       Genus workers will not check out additional licenses.
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__xor2_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__xnor2_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tnbufi_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tnbufi_1'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tielo'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tiehi'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tbufi_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__tbufi_1'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_8'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_4'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_2'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__or2_1'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__oai22_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__oai21_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nor2_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nor2_1'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nand2_l'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__nand2_1'
[12/17 17:51:30    621s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'sky130_osu_sc_18T_ls__mux2_1'
[12/17 17:51:30    621s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/17 17:51:30    621s] -lefTechFileMap {}                         # string, default=""
[12/17 17:51:30    621s] Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
[12/17 17:51:38    621s] **optDesign ... cpu = 0:00:00, real = 0:00:08, mem = 2591.7M, totSessionCpu=0:10:22 **
[12/17 17:51:38    621s] #optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
[12/17 17:51:38    621s] *** optDesign -preCTS ***
[12/17 17:51:38    621s] DRC Margin: user margin 0.0; extra margin 0.2
[12/17 17:51:38    621s] Setup Target Slack: user slack 0; extra slack 0.0
[12/17 17:51:38    621s] Hold Target Slack: user slack 0
[12/17 17:51:38    622s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3648.8M, EPOCH TIME: 1734454298.978918
[12/17 17:51:38    622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:38    622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:38    622s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.005, MEM:3648.8M, EPOCH TIME: 1734454298.984011
[12/17 17:51:38    622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:38    622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:51:38    622s] Deleting Lib Analyzer.
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s] TimeStamp Deleting Cell Server End ...
[12/17 17:51:38    622s] Multi-VT timing optimization disabled based on library information.
[12/17 17:51:38    622s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:51:38    622s] Summary for sequential cells identification: 
[12/17 17:51:38    622s]   Identified SBFF number: 8
[12/17 17:51:38    622s]   Identified MBFF number: 0
[12/17 17:51:38    622s]   Identified SB Latch number: 0
[12/17 17:51:38    622s]   Identified MB Latch number: 0
[12/17 17:51:38    622s]   Not identified SBFF number: 0
[12/17 17:51:38    622s]   Not identified MBFF number: 0
[12/17 17:51:38    622s]   Not identified SB Latch number: 0
[12/17 17:51:38    622s]   Not identified MB Latch number: 0
[12/17 17:51:38    622s]   Number of sequential cells which are not FFs: 0
[12/17 17:51:38    622s]  Visiting view : VIEW_SETUP
[12/17 17:51:38    622s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:51:38    622s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:51:38    622s]  Visiting view : VIEW_HOLD
[12/17 17:51:38    622s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:51:38    622s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:51:38    622s] TLC MultiMap info (StdDelay):
[12/17 17:51:38    622s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:51:38    622s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:51:38    622s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:51:38    622s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:51:38    622s]  Setting StdDelay to: 71.1ps
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:51:38    622s] 
[12/17 17:51:38    622s] TimeStamp Deleting Cell Server End ...
[12/17 17:51:39    622s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3648.8M, EPOCH TIME: 1734454299.001507
[12/17 17:51:39    622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    622s] Cell fpga_top LLGs are deleted
[12/17 17:51:39    622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    622s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3639.8M, EPOCH TIME: 1734454299.002130
[12/17 17:51:39    622s] 
[12/17 17:51:39    622s] Creating Lib Analyzer ...
[12/17 17:51:39    622s] 
[12/17 17:51:39    622s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:51:39    622s] Summary for sequential cells identification: 
[12/17 17:51:39    622s]   Identified SBFF number: 8
[12/17 17:51:39    622s]   Identified MBFF number: 0
[12/17 17:51:39    622s]   Identified SB Latch number: 0
[12/17 17:51:39    622s]   Identified MB Latch number: 0
[12/17 17:51:39    622s]   Not identified SBFF number: 0
[12/17 17:51:39    622s]   Not identified MBFF number: 0
[12/17 17:51:39    622s]   Not identified SB Latch number: 0
[12/17 17:51:39    622s]   Not identified MB Latch number: 0
[12/17 17:51:39    622s]   Number of sequential cells which are not FFs: 0
[12/17 17:51:39    622s]  Visiting view : VIEW_SETUP
[12/17 17:51:39    622s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:51:39    622s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:51:39    622s]  Visiting view : VIEW_HOLD
[12/17 17:51:39    622s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:51:39    622s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:51:39    622s] TLC MultiMap info (StdDelay):
[12/17 17:51:39    622s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:51:39    622s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:51:39    622s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:51:39    622s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:51:39    622s]  Setting StdDelay to: 71.1ps
[12/17 17:51:39    622s] 
[12/17 17:51:39    622s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:51:39    622s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:51:39    622s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:51:39    622s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:51:39    622s] 
[12/17 17:51:39    622s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:39    622s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:22 mem=3645.8M
[12/17 17:51:39    622s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:22 mem=3645.8M
[12/17 17:51:39    622s] Creating Lib Analyzer, finished. 
[12/17 17:51:39    622s] ### Creating TopoMgr, started
[12/17 17:51:39    622s] ### Creating TopoMgr, finished
[12/17 17:51:39    622s] #optDebug: Start CG creation (mem=3645.8M)
[12/17 17:51:39    622s]  ...initializing CG ToF 4343.1650um
[12/17 17:51:39    622s] (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgPrt (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgEgp (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgPbk (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgNrb(cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgObs (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgCon (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s]  ...processing cgPdm (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3745.8M)
[12/17 17:51:39    622s] {MMLU 0 0 9938}
[12/17 17:51:39    622s] ### Creating LA Mngr. totSessionCpu=0:10:22 mem=3745.8M
[12/17 17:51:39    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:22 mem=3745.8M
[12/17 17:51:39    622s] Running pre-eGR process
[12/17 17:51:39    622s] (I)      Initializing eGR engine (regular)
[12/17 17:51:39    622s] Set min layer with default ( 2 )
[12/17 17:51:39    622s] Set max layer with default ( 127 )
[12/17 17:51:39    622s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:39    622s] Min route layer (adjusted) = 2
[12/17 17:51:39    622s] Max route layer (adjusted) = 5
[12/17 17:51:39    622s] (I)      Initializing eGR engine (regular)
[12/17 17:51:39    622s] Set min layer with default ( 2 )
[12/17 17:51:39    622s] Set max layer with default ( 127 )
[12/17 17:51:39    622s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:39    622s] Min route layer (adjusted) = 2
[12/17 17:51:39    622s] Max route layer (adjusted) = 5
[12/17 17:51:39    622s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.53 MB )
[12/17 17:51:39    622s] (I)      Running eGR Regular flow
[12/17 17:51:39    622s] (I)      # wire layers (front) : 6
[12/17 17:51:39    622s] (I)      # wire layers (back)  : 0
[12/17 17:51:39    622s] (I)      min wire layer : 1
[12/17 17:51:39    622s] (I)      max wire layer : 5
[12/17 17:51:39    622s] (I)      # cut layers (front) : 5
[12/17 17:51:39    622s] (I)      # cut layers (back)  : 0
[12/17 17:51:39    622s] (I)      min cut layer : 1
[12/17 17:51:39    622s] (I)      max cut layer : 4
[12/17 17:51:39    622s] (I)      ============================= Layers ==============================
[12/17 17:51:39    622s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:39    622s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:39    622s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:39    622s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:39    622s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:39    622s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:39    622s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:39    622s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:39    622s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:39    622s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:39    622s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:39    622s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:39    622s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:39    622s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:39    622s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:39    622s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:39    622s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:39    622s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:39    622s] (I)      Started Import and model ( Curr Mem: 3.53 MB )
[12/17 17:51:39    622s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:39    622s] (I)      Number of ignored instance 0
[12/17 17:51:39    622s] (I)      Number of inbound cells 52
[12/17 17:51:39    622s] (I)      Number of opened ILM blockages 0
[12/17 17:51:39    622s] (I)      Number of instances temporarily fixed by detailed placement 52
[12/17 17:51:39    622s] (I)      numMoveCells=8305, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 17:51:39    622s] (I)      cell height: 6660, count: 8305
[12/17 17:51:39    622s] (I)      Number of nets = 8421 ( 1517 ignored )
[12/17 17:51:39    622s] (I)      Read rows... (mem=3622.3M)
[12/17 17:51:39    622s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 17:51:39    622s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 17:51:39    622s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:39    622s] (I)      Done Read rows (cpu=0.000s, mem=3622.3M)
[12/17 17:51:39    622s] (I)      Identified Clock instances: Flop 1478, Clock buffer/inverter 0, Gate 0, Logic 2
[12/17 17:51:39    622s] (I)      Read module constraints... (mem=3622.3M)
[12/17 17:51:39    622s] (I)      Done Read module constraints (cpu=0.000s, mem=3622.3M)
[12/17 17:51:39    622s] (I)      == Non-default Options ==
[12/17 17:51:39    622s] (I)      Maximum routing layer                              : 5
[12/17 17:51:39    622s] (I)      Top routing layer                                  : 5
[12/17 17:51:39    622s] (I)      Buffering-aware routing                            : true
[12/17 17:51:39    622s] (I)      Spread congestion away from blockages              : true
[12/17 17:51:39    622s] (I)      Number of threads                                  : 8
[12/17 17:51:39    622s] (I)      Overflow penalty cost                              : 10
[12/17 17:51:39    622s] (I)      Punch through distance                             : 9984.690000
[12/17 17:51:39    622s] (I)      Source-to-sink ratio                               : 0.300000
[12/17 17:51:39    622s] (I)      Route tie net to shape                             : auto
[12/17 17:51:39    622s] (I)      Method to set GCell size                           : row
[12/17 17:51:39    622s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:39    622s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:39    622s] (I)      ============== Pin Summary ==============
[12/17 17:51:39    622s] (I)      +-------+--------+---------+------------+
[12/17 17:51:39    622s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:39    622s] (I)      +-------+--------+---------+------------+
[12/17 17:51:39    622s] (I)      |     1 |  30276 |   98.88 |        Pin |
[12/17 17:51:39    622s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:39    622s] (I)      |     3 |    304 |    0.99 | Pin access |
[12/17 17:51:39    622s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:39    622s] (I)      |     5 |     39 |    0.13 |      Other |
[12/17 17:51:39    622s] (I)      +-------+--------+---------+------------+
[12/17 17:51:39    622s] (I)      Use row-based GCell size
[12/17 17:51:39    622s] (I)      Use row-based GCell align
[12/17 17:51:39    622s] (I)      layer 0 area = 83000
[12/17 17:51:39    622s] (I)      layer 1 area = 67600
[12/17 17:51:39    622s] (I)      layer 2 area = 240000
[12/17 17:51:39    622s] (I)      layer 3 area = 240000
[12/17 17:51:39    622s] (I)      layer 4 area = 4000000
[12/17 17:51:39    622s] (I)      GCell unit size   : 6660
[12/17 17:51:39    622s] (I)      GCell multiplier  : 1
[12/17 17:51:39    622s] (I)      GCell row height  : 6660
[12/17 17:51:39    622s] (I)      Actual row height : 6660
[12/17 17:51:39    622s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:39    622s] [NR-eGR] Track table information for default rule: 
[12/17 17:51:39    622s] [NR-eGR] met1 has single uniform track structure
[12/17 17:51:39    622s] [NR-eGR] met2 has single uniform track structure
[12/17 17:51:39    622s] [NR-eGR] met3 has single uniform track structure
[12/17 17:51:39    622s] [NR-eGR] met4 has single uniform track structure
[12/17 17:51:39    622s] [NR-eGR] met5 has single uniform track structure
[12/17 17:51:39    622s] (I)      =============== Default via ===============
[12/17 17:51:39    622s] (I)      +---+------------------+------------------+
[12/17 17:51:39    622s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:39    622s] (I)      +---+------------------+------------------+
[12/17 17:51:39    622s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:39    622s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:39    622s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:39    622s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:39    622s] (I)      +---+------------------+------------------+
[12/17 17:51:39    622s] [NR-eGR] Read 4859 PG shapes
[12/17 17:51:39    622s] [NR-eGR] Read 0 clock shapes
[12/17 17:51:39    622s] [NR-eGR] Read 0 other shapes
[12/17 17:51:39    622s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:51:39    622s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:51:39    622s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:51:39    622s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:51:39    622s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:51:39    622s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:51:39    622s] [NR-eGR] #Other Blockages    : 0
[12/17 17:51:39    622s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:39    622s] (I)      Custom ignore net properties:
[12/17 17:51:39    622s] (I)      1 : NotLegal
[12/17 17:51:39    622s] (I)      Default ignore net properties:
[12/17 17:51:39    622s] (I)      1 : Special
[12/17 17:51:39    622s] (I)      2 : Analog
[12/17 17:51:39    622s] (I)      3 : Fixed
[12/17 17:51:39    622s] (I)      4 : Skipped
[12/17 17:51:39    622s] (I)      5 : MixedSignal
[12/17 17:51:39    622s] (I)      Prerouted net properties:
[12/17 17:51:39    622s] (I)      1 : NotLegal
[12/17 17:51:39    622s] (I)      2 : Special
[12/17 17:51:39    622s] (I)      3 : Analog
[12/17 17:51:39    622s] (I)      4 : Fixed
[12/17 17:51:39    622s] (I)      5 : Skipped
[12/17 17:51:39    622s] (I)      6 : MixedSignal
[12/17 17:51:39    622s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:51:39    622s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:39    622s] [NR-eGR] Read 8421 nets ( ignored 0 )
[12/17 17:51:39    622s] (I)        Front-side 8421 ( ignored 0 )
[12/17 17:51:39    622s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:39    622s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:39    622s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:39    622s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:39    622s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:39    622s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:39    622s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:39    622s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:39    622s] (I)      Number of ignored nets                =      0
[12/17 17:51:39    622s] (I)      Number of connected nets              =      0
[12/17 17:51:39    622s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:39    622s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:39    622s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:39    622s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:39    622s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:39    622s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:39    622s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:39    622s] (I)      Constructing bin map
[12/17 17:51:39    622s] (I)      Initialize bin information with width=13320 height=13320
[12/17 17:51:39    622s] (I)      Done constructing bin map
[12/17 17:51:39    622s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:39    622s] (I)      Ndr track 0 does not exist
[12/17 17:51:39    622s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:39    622s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:39    622s] (I)      Core area           : (480640, 480670) - (1113250, 1080070)
[12/17 17:51:39    622s] (I)      Site width          :   110  (dbu)
[12/17 17:51:39    622s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:39    622s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:39    622s] (I)      GCell width         :  6660  (dbu)
[12/17 17:51:39    622s] (I)      GCell height        :  6660  (dbu)
[12/17 17:51:39    622s] (I)      Grid                :   240   235     5
[12/17 17:51:39    622s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:39    622s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:51:39    622s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:51:39    622s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:39    622s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:39    622s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:39    622s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:39    622s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:39    622s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:51:39    622s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:39    622s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:39    622s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:39    622s] (I)      --------------------------------------------------------
[12/17 17:51:39    622s] 
[12/17 17:51:39    622s] [NR-eGR] ============ Routing rule table ============
[12/17 17:51:39    622s] [NR-eGR] Rule id: 0  Nets: 8389
[12/17 17:51:39    622s] [NR-eGR] ========================================
[12/17 17:51:39    622s] [NR-eGR] 
[12/17 17:51:39    622s] (I)      ======== NDR :  =========
[12/17 17:51:39    622s] (I)      +--------------+--------+
[12/17 17:51:39    622s] (I)      |           ID |      0 |
[12/17 17:51:39    622s] (I)      |         Name |        |
[12/17 17:51:39    622s] (I)      |      Default |    yes |
[12/17 17:51:39    622s] (I)      |  Clk Special |     no |
[12/17 17:51:39    622s] (I)      | Hard spacing |     no |
[12/17 17:51:39    622s] (I)      |    NDR track | (none) |
[12/17 17:51:39    622s] (I)      |      NDR via | (none) |
[12/17 17:51:39    622s] (I)      |  Extra space |      0 |
[12/17 17:51:39    622s] (I)      |      Shields |      0 |
[12/17 17:51:39    622s] (I)      |   Demand (H) |      1 |
[12/17 17:51:39    622s] (I)      |   Demand (V) |      1 |
[12/17 17:51:39    622s] (I)      |        #Nets |   8389 |
[12/17 17:51:39    622s] (I)      +--------------+--------+
[12/17 17:51:39    622s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:39    622s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:39    622s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:39    622s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:39    622s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:39    622s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:39    622s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:39    622s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:39    622s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:39    622s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:39    622s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:39    622s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:39    622s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:39    622s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:51:39    622s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:51:39    622s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:51:39    622s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:51:39    622s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:39    622s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.54 MB )
[12/17 17:51:39    622s] (I)      Delete wires for 8389 nets (async)
[12/17 17:51:39    622s] (I)      Reset routing kernel
[12/17 17:51:39    622s] (I)      Started Global Routing ( Curr Mem: 3.54 MB )
[12/17 17:51:39    622s] (I)      totalPins=29077  totalGlobalPin=26109 (89.79%)
[12/17 17:51:39    622s] (I)      ================= Net Group Info =================
[12/17 17:51:39    622s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:39    622s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:51:39    622s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:39    622s] (I)      |  1 |           8389 |      met2(2) |   met5(5) |
[12/17 17:51:39    622s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:39    622s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:51:39    622s] (I)      total 2D Demand : 1754 = (0 H, 1754 V)
[12/17 17:51:39    622s] (I)      Adjusted 0 GCells for pin access
[12/17 17:51:39    622s] (I)      #blocked areas for congestion spreading : 64
[12/17 17:51:39    622s] [NR-eGR] Layer group 1: route 8389 net(s) in layer range [2, 5]
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] (I)      ============  Phase 1a Route ============
[12/17 17:51:39    622s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 69
[12/17 17:51:39    622s] (I)      Usage: 59022 = (29680 H, 29342 V) = (8.58% H, 4.47% V) = (1.977e+05um H, 1.954e+05um V)
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] (I)      ============  Phase 1b Route ============
[12/17 17:51:39    622s] (I)      Usage: 59079 = (29696 H, 29383 V) = (8.58% H, 4.48% V) = (1.978e+05um H, 1.957e+05um V)
[12/17 17:51:39    622s] (I)      Overflow of layer group 1: 0.84% H + 0.02% V. EstWL: 3.934661e+05um
[12/17 17:51:39    622s] (I)      Congestion metric : 2.34%H 0.07%V, 2.41%HV
[12/17 17:51:39    622s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] (I)      ============  Phase 1c Route ============
[12/17 17:51:39    622s] (I)      Level2 Grid: 48 x 47
[12/17 17:51:39    622s] (I)      Usage: 59410 = (29808 H, 29602 V) = (8.61% H, 4.51% V) = (1.985e+05um H, 1.971e+05um V)
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] (I)      ============  Phase 1d Route ============
[12/17 17:51:39    622s] (I)      Usage: 59420 = (29812 H, 29608 V) = (8.62% H, 4.51% V) = (1.985e+05um H, 1.972e+05um V)
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] (I)      ============  Phase 1e Route ============
[12/17 17:51:39    622s] (I)      Usage: 59434 = (29808 H, 29626 V) = (8.61% H, 4.51% V) = (1.985e+05um H, 1.973e+05um V)
[12/17 17:51:39    622s] [NR-eGR] Early Global Route overflow of layer group 1: 0.80% H + 0.02% V. EstWL: 3.958304e+05um
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] (I)      ============  Phase 1l Route ============
[12/17 17:51:39    622s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:51:39    622s] (I)      Layer  2:     396950     28475        12      354853      424367    (45.54%) 
[12/17 17:51:39    622s] (I)      Layer  3:     302243     56385      1443      293979      319232    (47.94%) 
[12/17 17:51:39    622s] (I)      Layer  4:     258972     15128       140      309598      298574    (50.91%) 
[12/17 17:51:39    622s] (I)      Layer  5:      42838      5443       125       56808       45394    (55.58%) 
[12/17 17:51:39    622s] (I)      Total:       1001003    105431      1720     1015236     1087564    (48.28%) 
[12/17 17:51:39    622s] (I)      
[12/17 17:51:39    622s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:51:39    622s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/17 17:51:39    622s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:51:39    622s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/17 17:51:39    622s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:51:39    622s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:51:39    622s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:51:39    622s] [NR-eGR]    met3 ( 3)       551( 1.88%)       142( 0.49%)        26( 0.09%)        11( 0.04%)   ( 2.50%) 
[12/17 17:51:39    622s] [NR-eGR]    met4 ( 4)       136( 0.49%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.50%) 
[12/17 17:51:39    622s] [NR-eGR]    met5 ( 5)       122( 0.49%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[12/17 17:51:39    622s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:51:39    622s] [NR-eGR]        Total       821( 0.73%)       143( 0.13%)        26( 0.02%)        11( 0.01%)   ( 0.89%) 
[12/17 17:51:39    622s] [NR-eGR] 
[12/17 17:51:39    622s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.10 sec, Curr Mem: 3.56 MB )
[12/17 17:51:39    622s] (I)      Updating congestion map
[12/17 17:51:39    622s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:51:39    622s] [NR-eGR] Overflow after Early Global Route 1.58% H + 0.00% V
[12/17 17:51:39    622s] (I)      Running track assignment and export wires
[12/17 17:51:39    622s] (I)      ============= Track Assignment ============
[12/17 17:51:39    622s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.55 MB )
[12/17 17:51:39    622s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:51:39    622s] (I)      Run Multi-thread track assignment
[12/17 17:51:39    622s] (I)      Finished Track Assignment (8T) ( CPU: 0.15 sec, Real: 0.03 sec, Curr Mem: 3.57 MB )
[12/17 17:51:39    622s] (I)      Started Export ( Curr Mem: 3.57 MB )
[12/17 17:51:39    622s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:51:39    622s] [NR-eGR] Total eGR-routed clock nets wire length: 16635um, number of vias: 4479
[12/17 17:51:39    622s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:39    623s] [NR-eGR]               Length (um)   Vias 
[12/17 17:51:39    623s] [NR-eGR] ---------------------------------
[12/17 17:51:39    623s] [NR-eGR]  met1  (1H)             0  28798 
[12/17 17:51:39    623s] [NR-eGR]  met2  (2V)        169311  39515 
[12/17 17:51:39    623s] [NR-eGR]  met3  (3H)        173739   6176 
[12/17 17:51:39    623s] [NR-eGR]  met4  (4V)         48620   5198 
[12/17 17:51:39    623s] [NR-eGR]  met5  (5H)         32682      0 
[12/17 17:51:39    623s] [NR-eGR] ---------------------------------
[12/17 17:51:39    623s] [NR-eGR]        Total       424351  79687 
[12/17 17:51:39    623s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:39    623s] [NR-eGR] Total half perimeter of net bounding box: 273674um
[12/17 17:51:39    623s] [NR-eGR] Total length: 424351um, number of vias: 79687
[12/17 17:51:39    623s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:39    623s] (I)      == Layer wire length by net rule ==
[12/17 17:51:39    623s] (I)                     Default 
[12/17 17:51:39    623s] (I)      -----------------------
[12/17 17:51:39    623s] (I)       met1  (1H)        0um 
[12/17 17:51:39    623s] (I)       met2  (2V)   169311um 
[12/17 17:51:39    623s] (I)       met3  (3H)   173739um 
[12/17 17:51:39    623s] (I)       met4  (4V)    48620um 
[12/17 17:51:39    623s] (I)       met5  (5H)    32682um 
[12/17 17:51:39    623s] (I)      -----------------------
[12/17 17:51:39    623s] (I)             Total  424351um 
[12/17 17:51:39    623s] (I)      == Layer via count by net rule ==
[12/17 17:51:39    623s] (I)                    Default 
[12/17 17:51:39    623s] (I)      ----------------------
[12/17 17:51:39    623s] (I)       met1  (1H)     28798 
[12/17 17:51:39    623s] (I)       met2  (2V)     39515 
[12/17 17:51:39    623s] (I)       met3  (3H)      6176 
[12/17 17:51:39    623s] (I)       met4  (4V)      5198 
[12/17 17:51:39    623s] (I)       met5  (5H)         0 
[12/17 17:51:39    623s] (I)      ----------------------
[12/17 17:51:39    623s] (I)             Total    79687 
[12/17 17:51:39    623s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.12 sec, Curr Mem: 3.45 MB )
[12/17 17:51:39    623s] eee: RC Grid Memory freed=37500
[12/17 17:51:39    623s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.32 sec, Curr Mem: 3.45 MB )
[12/17 17:51:39    623s] (I)      ========================================== Runtime Summary ===========================================
[12/17 17:51:39    623s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[12/17 17:51:39    623s] (I)      ------------------------------------------------------------------------------------------------------
[12/17 17:51:39    623s] (I)       Early Global Route kernel                          100.00%  37.04 sec  37.36 sec  0.32 sec  0.64 sec 
[12/17 17:51:39    623s] (I)       +-Import and model                                  20.52%  37.04 sec  37.11 sec  0.07 sec  0.07 sec 
[12/17 17:51:39    623s] (I)       | +-Create place DB                                  7.87%  37.04 sec  37.07 sec  0.03 sec  0.03 sec 
[12/17 17:51:39    623s] (I)       | | +-Import place data                              7.83%  37.04 sec  37.07 sec  0.03 sec  0.03 sec 
[12/17 17:51:39    623s] (I)       | | | +-Read instances and placement                 2.32%  37.04 sec  37.05 sec  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | | | +-Read nets                                    4.71%  37.05 sec  37.06 sec  0.02 sec  0.02 sec 
[12/17 17:51:39    623s] (I)       | +-Create route DB                                 10.56%  37.07 sec  37.10 sec  0.03 sec  0.04 sec 
[12/17 17:51:39    623s] (I)       | | +-Import route data (8T)                        10.46%  37.07 sec  37.10 sec  0.03 sec  0.04 sec 
[12/17 17:51:39    623s] (I)       | | | +-Read blockages ( Layer 2-5 )                 2.48%  37.07 sec  37.08 sec  0.01 sec  0.02 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read routing blockages                     0.00%  37.07 sec  37.07 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read instance blockages                    1.26%  37.07 sec  37.07 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read PG blockages                          0.92%  37.07 sec  37.08 sec  0.00 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | | | | | +-Allocate memory for PG via list          0.05%  37.07 sec  37.07 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read clock blockages                       0.01%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read other blockages                       0.01%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read halo blockages                        0.01%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Read boundary cut boxes                    0.00%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Read blackboxes                              0.00%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Read prerouted                               0.52%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Read nets                                    0.69%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Set up via pillars                           0.01%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Initialize 3D grid graph                     0.20%  37.08 sec  37.08 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Model blockage capacity                      5.30%  37.08 sec  37.10 sec  0.02 sec  0.02 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Initialize 3D capacity                     5.06%  37.08 sec  37.10 sec  0.02 sec  0.02 sec 
[12/17 17:51:39    623s] (I)       | +-Read aux data                                    0.15%  37.10 sec  37.10 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | +-Others data preparation                          0.01%  37.10 sec  37.10 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | +-Create route kernel                              1.42%  37.10 sec  37.11 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       +-Global Routing                                    30.40%  37.11 sec  37.21 sec  0.10 sec  0.22 sec 
[12/17 17:51:39    623s] (I)       | +-Initialization                                   0.88%  37.11 sec  37.11 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | +-Net group 1                                     28.18%  37.11 sec  37.20 sec  0.09 sec  0.21 sec 
[12/17 17:51:39    623s] (I)       | | +-Generate topology (8T)                         2.48%  37.11 sec  37.12 sec  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | | +-Phase 1a                                       5.94%  37.13 sec  37.14 sec  0.02 sec  0.04 sec 
[12/17 17:51:39    623s] (I)       | | | +-Pattern routing (8T)                         4.01%  37.13 sec  37.14 sec  0.01 sec  0.03 sec 
[12/17 17:51:39    623s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.04%  37.14 sec  37.14 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Add via demand to 2D                         0.62%  37.14 sec  37.14 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | +-Phase 1b                                       4.34%  37.14 sec  37.16 sec  0.01 sec  0.03 sec 
[12/17 17:51:39    623s] (I)       | | | +-Monotonic routing (8T)                       2.71%  37.14 sec  37.15 sec  0.01 sec  0.02 sec 
[12/17 17:51:39    623s] (I)       | | +-Phase 1c                                       1.52%  37.16 sec  37.16 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Two level Routing                            1.48%  37.16 sec  37.16 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Two Level Routing (Regular)                0.81%  37.16 sec  37.16 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Two Level Routing (Strong)                 0.36%  37.16 sec  37.16 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.09%  37.16 sec  37.16 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | +-Phase 1d                                       1.67%  37.16 sec  37.17 sec  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | | | +-Detoured routing (8T)                        1.61%  37.16 sec  37.17 sec  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | | +-Phase 1e                                       0.47%  37.17 sec  37.17 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | +-Route legalization                           0.37%  37.17 sec  37.17 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Legalize Blockage Violations               0.25%  37.17 sec  37.17 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | | | +-Legalize Reach Aware Violations            0.03%  37.17 sec  37.17 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | | +-Phase 1l                                       9.70%  37.17 sec  37.20 sec  0.03 sec  0.11 sec 
[12/17 17:51:39    623s] (I)       | | | +-Layer assignment (8T)                        9.08%  37.17 sec  37.20 sec  0.03 sec  0.10 sec 
[12/17 17:51:39    623s] (I)       +-Export cong map                                    1.58%  37.21 sec  37.21 sec  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | +-Export 2D cong map                               0.20%  37.21 sec  37.21 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       +-Extract Global 3D Wires                            0.69%  37.21 sec  37.21 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       +-Track Assignment (8T)                              8.68%  37.21 sec  37.24 sec  0.03 sec  0.15 sec 
[12/17 17:51:39    623s] (I)       | +-Initialization                                   0.28%  37.21 sec  37.22 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       | +-Track Assignment Kernel                          8.06%  37.22 sec  37.24 sec  0.03 sec  0.15 sec 
[12/17 17:51:39    623s] (I)       | +-Free Memory                                      0.00%  37.24 sec  37.24 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)       +-Export                                            36.80%  37.24 sec  37.36 sec  0.12 sec  0.18 sec 
[12/17 17:51:39    623s] (I)       | +-Export DB wires                                  4.82%  37.24 sec  37.26 sec  0.02 sec  0.06 sec 
[12/17 17:51:39    623s] (I)       | | +-Export all nets (8T)                           3.66%  37.24 sec  37.26 sec  0.01 sec  0.05 sec 
[12/17 17:51:39    623s] (I)       | | +-Set wire vias (8T)                             0.68%  37.26 sec  37.26 sec  0.00 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | +-Report wirelength                                3.85%  37.26 sec  37.27 sec  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)       | +-Update net boxes                                 1.27%  37.27 sec  37.28 sec  0.00 sec  0.02 sec 
[12/17 17:51:39    623s] (I)       | +-Update timing                                   24.45%  37.28 sec  37.35 sec  0.08 sec  0.08 sec 
[12/17 17:51:39    623s] (I)       +-Postprocess design                                 0.13%  37.36 sec  37.36 sec  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)      ========================== Summary by functions ==========================
[12/17 17:51:39    623s] (I)       Lv  Step                                           %      Real       CPU 
[12/17 17:51:39    623s] (I)      --------------------------------------------------------------------------
[12/17 17:51:39    623s] (I)        0  Early Global Route kernel                100.00%  0.32 sec  0.64 sec 
[12/17 17:51:39    623s] (I)        1  Export                                    36.80%  0.12 sec  0.18 sec 
[12/17 17:51:39    623s] (I)        1  Global Routing                            30.40%  0.10 sec  0.22 sec 
[12/17 17:51:39    623s] (I)        1  Import and model                          20.52%  0.07 sec  0.07 sec 
[12/17 17:51:39    623s] (I)        1  Track Assignment (8T)                      8.68%  0.03 sec  0.15 sec 
[12/17 17:51:39    623s] (I)        1  Export cong map                            1.58%  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        1  Extract Global 3D Wires                    0.69%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        1  Postprocess design                         0.13%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        2  Net group 1                               28.18%  0.09 sec  0.21 sec 
[12/17 17:51:39    623s] (I)        2  Update timing                             24.45%  0.08 sec  0.08 sec 
[12/17 17:51:39    623s] (I)        2  Create route DB                           10.56%  0.03 sec  0.04 sec 
[12/17 17:51:39    623s] (I)        2  Track Assignment Kernel                    8.06%  0.03 sec  0.15 sec 
[12/17 17:51:39    623s] (I)        2  Create place DB                            7.87%  0.03 sec  0.03 sec 
[12/17 17:51:39    623s] (I)        2  Export DB wires                            4.82%  0.02 sec  0.06 sec 
[12/17 17:51:39    623s] (I)        2  Report wirelength                          3.85%  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        2  Create route kernel                        1.42%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        2  Update net boxes                           1.27%  0.00 sec  0.02 sec 
[12/17 17:51:39    623s] (I)        2  Initialization                             1.16%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        2  Export 2D cong map                         0.20%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        2  Read aux data                              0.15%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        2  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        3  Import route data (8T)                    10.46%  0.03 sec  0.04 sec 
[12/17 17:51:39    623s] (I)        3  Phase 1l                                   9.70%  0.03 sec  0.11 sec 
[12/17 17:51:39    623s] (I)        3  Import place data                          7.83%  0.03 sec  0.03 sec 
[12/17 17:51:39    623s] (I)        3  Phase 1a                                   5.94%  0.02 sec  0.04 sec 
[12/17 17:51:39    623s] (I)        3  Phase 1b                                   4.34%  0.01 sec  0.03 sec 
[12/17 17:51:39    623s] (I)        3  Export all nets (8T)                       3.66%  0.01 sec  0.05 sec 
[12/17 17:51:39    623s] (I)        3  Generate topology (8T)                     2.48%  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        3  Phase 1d                                   1.67%  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        3  Phase 1c                                   1.52%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        3  Set wire vias (8T)                         0.68%  0.00 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        3  Phase 1e                                   0.47%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Layer assignment (8T)                      9.08%  0.03 sec  0.10 sec 
[12/17 17:51:39    623s] (I)        4  Read nets                                  5.40%  0.02 sec  0.02 sec 
[12/17 17:51:39    623s] (I)        4  Model blockage capacity                    5.30%  0.02 sec  0.02 sec 
[12/17 17:51:39    623s] (I)        4  Pattern routing (8T)                       4.01%  0.01 sec  0.03 sec 
[12/17 17:51:39    623s] (I)        4  Monotonic routing (8T)                     2.71%  0.01 sec  0.02 sec 
[12/17 17:51:39    623s] (I)        4  Read blockages ( Layer 2-5 )               2.48%  0.01 sec  0.02 sec 
[12/17 17:51:39    623s] (I)        4  Read instances and placement               2.32%  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        4  Detoured routing (8T)                      1.61%  0.01 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        4  Two level Routing                          1.48%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Pattern Routing Avoiding Blockages         1.04%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Add via demand to 2D                       0.62%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Read prerouted                             0.52%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Route legalization                         0.37%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Initialize 3D grid graph                   0.20%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Initialize 3D capacity                     5.06%  0.02 sec  0.02 sec 
[12/17 17:51:39    623s] (I)        5  Read instance blockages                    1.26%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Read PG blockages                          0.92%  0.00 sec  0.01 sec 
[12/17 17:51:39    623s] (I)        5  Two Level Routing (Regular)                0.81%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Two Level Routing (Strong)                 0.36%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Legalize Blockage Violations               0.25%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.09%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] (I)        6  Allocate memory for PG via list            0.05%  0.00 sec  0.00 sec 
[12/17 17:51:39    623s] Running post-eGR process
[12/17 17:51:39    623s] Extraction called for design 'fpga_top' of instances=8357 and nets=11118 using extraction engine 'preRoute' .
[12/17 17:51:39    623s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:51:39    623s] RC Extraction called in multi-corner(1) mode.
[12/17 17:51:39    623s] RCMode: PreRoute
[12/17 17:51:39    623s]       RC Corner Indexes            0   
[12/17 17:51:39    623s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:51:39    623s] Resistance Scaling Factor    : 1.00000 
[12/17 17:51:39    623s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:51:39    623s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:51:39    623s] Shrink Factor                : 1.00000
[12/17 17:51:39    623s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:51:39    623s] Using Quantus QRC technology file ...
[12/17 17:51:39    623s] eee: Trim Metal Layers: { }
[12/17 17:51:39    623s] eee: RC Grid Memory allocated=37500
[12/17 17:51:39    623s] eee: LayerId=1 widthSet size=1
[12/17 17:51:39    623s] eee: LayerId=2 widthSet size=1
[12/17 17:51:39    623s] eee: LayerId=3 widthSet size=1
[12/17 17:51:39    623s] eee: LayerId=4 widthSet size=1
[12/17 17:51:39    623s] eee: LayerId=5 widthSet size=1
[12/17 17:51:39    623s] eee: Total RC Grid memory=37500
[12/17 17:51:39    623s] Updating RC grid for preRoute extraction ...
[12/17 17:51:39    623s] eee: Metal Layers Info:
[12/17 17:51:39    623s] eee: L: met1 met2 met3 met4 met5
[12/17 17:51:39    623s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:51:39    623s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:51:39    623s] eee: pegSigSF=1.070000
[12/17 17:51:39    623s] Initializing multi-corner resistance tables ...
[12/17 17:51:39    623s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:51:39    623s] eee: l=2 avDens=0.083780 usedTrk=2542.204807 availTrk=30343.778127 sigTrk=2542.204807
[12/17 17:51:39    623s] eee: l=3 avDens=0.126817 usedTrk=2616.390768 availTrk=20631.238214 sigTrk=2616.390768
[12/17 17:51:39    623s] eee: l=4 avDens=0.063744 usedTrk=1144.425106 availTrk=17953.393196 sigTrk=1144.425106
[12/17 17:51:39    623s] eee: l=5 avDens=0.192380 usedTrk=743.736832 availTrk=3865.986489 sigTrk=743.736832
[12/17 17:51:39    623s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:39    623s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:51:39    623s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.361958 uaWl=1.000000 uaWlH=0.191600 aWlH=0.000000 lMod=0 pMax=0.852500 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:51:39    623s] eee: NetCapCache creation started. (Current Mem: 3645.035M) 
[12/17 17:51:39    623s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3645.035M) 
[12/17 17:51:39    623s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3645.035M)
[12/17 17:51:39    623s] Cell fpga_top LLGs are deleted
[12/17 17:51:39    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    623s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3645.0M, EPOCH TIME: 1734454299.868034
[12/17 17:51:39    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    623s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3645.0M, EPOCH TIME: 1734454299.868295
[12/17 17:51:39    623s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:39    623s] Core basic site is 18T
[12/17 17:51:39    623s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:39    623s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:39    623s] Fast DP-INIT is on for default
[12/17 17:51:39    623s] Atter site array init, number of instance map data is 0.
[12/17 17:51:39    623s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.008, MEM:3645.0M, EPOCH TIME: 1734454299.876381
[12/17 17:51:39    623s] 
[12/17 17:51:39    623s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:39    623s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.011, MEM:3645.0M, EPOCH TIME: 1734454299.878587
[12/17 17:51:39    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:39    623s] Starting delay calculation for Setup views
[12/17 17:51:39    623s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:51:39    623s] #################################################################################
[12/17 17:51:39    623s] # Design Stage: PreRoute
[12/17 17:51:39    623s] # Design Name: fpga_top
[12/17 17:51:39    623s] # Design Mode: 130nm
[12/17 17:51:39    623s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:51:39    623s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:51:39    623s] # Signoff Settings: SI Off 
[12/17 17:51:39    623s] #################################################################################
[12/17 17:51:40    623s] Topological Sorting (REAL = 0:00:00.0, MEM = 3689.2M, InitMEM = 3689.2M)
[12/17 17:51:40    623s] Calculate delays in BcWc mode...
[12/17 17:51:40    623s] Start delay calculation (fullDC) (8 T). (MEM=3697.77)
[12/17 17:51:40    623s] End AAE Lib Interpolated Model. (MEM=3709.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:51:40    626s] Total number of fetched objects 10133
[12/17 17:51:40    626s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:51:40    626s] End delay calculation. (MEM=4128.85 CPU=0:00:02.8 REAL=0:00:00.0)
[12/17 17:51:40    626s] End delay calculation (fullDC). (MEM=4128.85 CPU=0:00:03.1 REAL=0:00:00.0)
[12/17 17:51:40    626s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 4128.8M) ***
[12/17 17:51:40    627s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:10:27 mem=4128.8M)
[12/17 17:51:40    627s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.014  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     56 (56)      |  -29.595   |     56 (56)      |
|   max_tran     |     33 (33)      |  -59.632   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.453%
------------------------------------------------------------------

[12/17 17:51:40    627s] **optDesign ... cpu = 0:00:06, real = 0:00:10, mem = 2675.1M, totSessionCpu=0:10:28 **
[12/17 17:51:40    627s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:10.3 (0.6), totSession cpu/real = 0:10:27.7/1:43:59.0 (0.1), mem = 3721.8M
[12/17 17:51:40    627s] 
[12/17 17:51:40    627s] =============================================================================================
[12/17 17:51:40    627s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             22.33-s094_1
[12/17 17:51:40    627s] =============================================================================================
[12/17 17:51:40    627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:40    627s] ---------------------------------------------------------------------------------------------
[12/17 17:51:40    627s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:40    627s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:04.4    4.0
[12/17 17:51:40    627s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.0
[12/17 17:51:40    627s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:40    627s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/17 17:51:40    627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:40    627s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:40    627s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[12/17 17:51:40    627s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.6    1.9
[12/17 17:51:40    627s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 17:51:40    627s] [ FullDelayCalc          ]      1   0:00:00.7  (   6.9 % )     0:00:00.7 /  0:00:03.6    5.1
[12/17 17:51:40    627s] [ TimingUpdate           ]      1   0:00:00.2  (   2.2 % )     0:00:00.9 /  0:00:04.2    4.5
[12/17 17:51:40    627s] [ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:51:40    627s] [ MISC                   ]          0:00:08.4  (  82.3 % )     0:00:08.4 /  0:00:00.4    0.0
[12/17 17:51:40    627s] ---------------------------------------------------------------------------------------------
[12/17 17:51:40    627s]  InitOpt #1 TOTAL                   0:00:10.3  ( 100.0 % )     0:00:10.3 /  0:00:05.9    0.6
[12/17 17:51:40    627s] ---------------------------------------------------------------------------------------------
[12/17 17:51:40    627s] 
[12/17 17:51:40    627s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/17 17:51:40    627s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:51:40    627s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:28 mem=3721.8M
[12/17 17:51:40    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:3721.8M, EPOCH TIME: 1734454300.975435
[12/17 17:51:40    627s] Processing tracks to init pin-track alignment.
[12/17 17:51:40    627s] z: 2, totalTracks: 1
[12/17 17:51:40    627s] z: 4, totalTracks: 1
[12/17 17:51:40    627s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:40    627s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3721.8M, EPOCH TIME: 1734454300.978544
[12/17 17:51:40    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:40    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:40    627s] 
[12/17 17:51:40    627s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:40    627s] OPERPROF:     Starting CMU at level 3, MEM:3721.8M, EPOCH TIME: 1734454300.982159
[12/17 17:51:40    627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3721.8M, EPOCH TIME: 1734454300.982539
[12/17 17:51:40    627s] 
[12/17 17:51:40    627s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:40    627s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3721.8M, EPOCH TIME: 1734454300.983308
[12/17 17:51:40    627s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3721.8M, EPOCH TIME: 1734454300.983345
[12/17 17:51:40    627s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3721.8M, EPOCH TIME: 1734454300.983506
[12/17 17:51:40    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3721.8MB).
[12/17 17:51:40    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:3721.8M, EPOCH TIME: 1734454300.984325
[12/17 17:51:40    627s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:28 mem=3721.8M
[12/17 17:51:40    627s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3721.8M, EPOCH TIME: 1734454300.992013
[12/17 17:51:40    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:40    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:40    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:40    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:40    627s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.006, MEM:3721.8M, EPOCH TIME: 1734454300.998479
[12/17 17:51:40    627s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:51:40    627s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:28 mem=3721.8M
[12/17 17:51:40    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:3721.8M, EPOCH TIME: 1734454300.998832
[12/17 17:51:40    627s] Processing tracks to init pin-track alignment.
[12/17 17:51:40    627s] z: 2, totalTracks: 1
[12/17 17:51:40    627s] z: 4, totalTracks: 1
[12/17 17:51:40    627s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:41    627s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3721.8M, EPOCH TIME: 1734454301.001808
[12/17 17:51:41    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    627s] 
[12/17 17:51:41    627s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:41    627s] OPERPROF:     Starting CMU at level 3, MEM:3721.8M, EPOCH TIME: 1734454301.005302
[12/17 17:51:41    627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3721.8M, EPOCH TIME: 1734454301.005663
[12/17 17:51:41    627s] 
[12/17 17:51:41    627s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:41    627s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3721.8M, EPOCH TIME: 1734454301.006428
[12/17 17:51:41    627s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3721.8M, EPOCH TIME: 1734454301.006466
[12/17 17:51:41    627s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3721.8M, EPOCH TIME: 1734454301.006605
[12/17 17:51:41    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3721.8MB).
[12/17 17:51:41    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3721.8M, EPOCH TIME: 1734454301.007409
[12/17 17:51:41    627s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:28 mem=3721.8M
[12/17 17:51:41    627s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3721.8M, EPOCH TIME: 1734454301.014822
[12/17 17:51:41    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    627s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    627s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    627s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.006, MEM:3721.8M, EPOCH TIME: 1734454301.021239
[12/17 17:51:41    627s] *** Starting optimizing excluded clock nets MEM= 3721.8M) ***
[12/17 17:51:41    627s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3721.8M) ***
[12/17 17:51:41    627s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/17 17:51:41    627s] Begin: GigaOpt Route Type Constraints Refinement
[12/17 17:51:41    627s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:27.8/1:43:59.0 (0.1), mem = 3721.8M
[12/17 17:51:41    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.1
[12/17 17:51:41    627s] ### Creating RouteCongInterface, started
[12/17 17:51:41    627s] 
[12/17 17:51:41    627s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:51:41    627s] 
[12/17 17:51:41    627s] #optDebug: {0, 1.000}
[12/17 17:51:41    627s] ### Creating RouteCongInterface, finished
[12/17 17:51:41    627s] Updated routing constraints on 0 nets.
[12/17 17:51:41    627s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.1
[12/17 17:51:41    627s] Bottom Preferred Layer:
[12/17 17:51:41    627s]     None
[12/17 17:51:41    627s] Via Pillar Rule:
[12/17 17:51:41    627s]     None
[12/17 17:51:41    627s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.5), totSession cpu/real = 0:10:27.8/1:43:59.1 (0.1), mem = 3721.8M
[12/17 17:51:41    627s] 
[12/17 17:51:41    627s] =============================================================================================
[12/17 17:51:41    627s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 22.33-s094_1
[12/17 17:51:41    627s] =============================================================================================
[12/17 17:51:41    627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:41    627s] ---------------------------------------------------------------------------------------------
[12/17 17:51:41    627s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  43.9 % )     0:00:00.0 /  0:00:00.0    1.7
[12/17 17:51:41    627s] [ MISC                   ]          0:00:00.0  (  56.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 17:51:41    627s] ---------------------------------------------------------------------------------------------
[12/17 17:51:41    627s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.5
[12/17 17:51:41    627s] ---------------------------------------------------------------------------------------------
[12/17 17:51:41    627s] 
[12/17 17:51:41    627s] End: GigaOpt Route Type Constraints Refinement
[12/17 17:51:41    627s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 17:51:41    628s] The useful skew maximum allowed delay is: 0.3
[12/17 17:51:41    628s] Deleting Lib Analyzer.
[12/17 17:51:41    628s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:28.7/1:43:59.4 (0.1), mem = 3694.8M
[12/17 17:51:41    628s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:41    628s] Info: 39 io nets excluded
[12/17 17:51:41    628s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:41    628s] ### Creating LA Mngr. totSessionCpu=0:10:29 mem=3694.8M
[12/17 17:51:41    628s] ### Creating LA Mngr, finished. totSessionCpu=0:10:29 mem=3694.8M
[12/17 17:51:41    628s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/17 17:51:41    628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.2
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s] Creating Lib Analyzer ...
[12/17 17:51:41    628s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:51:41    628s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:51:41    628s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:41    628s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:29 mem=3694.8M
[12/17 17:51:41    628s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:29 mem=3694.8M
[12/17 17:51:41    628s] Creating Lib Analyzer, finished. 
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s] Active Setup views: VIEW_SETUP 
[12/17 17:51:41    628s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3694.8M, EPOCH TIME: 1734454301.597835
[12/17 17:51:41    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:41    628s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3694.8M, EPOCH TIME: 1734454301.602377
[12/17 17:51:41    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    628s] [oiPhyDebug] optDemand 1687964903800.00, spDemand 195100903800.00.
[12/17 17:51:41    628s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8357
[12/17 17:51:41    628s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:51:41    628s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:29 mem=3694.8M
[12/17 17:51:41    628s] OPERPROF: Starting DPlace-Init at level 1, MEM:3694.8M, EPOCH TIME: 1734454301.605930
[12/17 17:51:41    628s] Processing tracks to init pin-track alignment.
[12/17 17:51:41    628s] z: 2, totalTracks: 1
[12/17 17:51:41    628s] z: 4, totalTracks: 1
[12/17 17:51:41    628s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:41    628s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3694.8M, EPOCH TIME: 1734454301.608633
[12/17 17:51:41    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:41    628s] OPERPROF:     Starting CMU at level 3, MEM:3694.8M, EPOCH TIME: 1734454301.612107
[12/17 17:51:41    628s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3694.8M, EPOCH TIME: 1734454301.612470
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:41    628s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3694.8M, EPOCH TIME: 1734454301.613227
[12/17 17:51:41    628s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3694.8M, EPOCH TIME: 1734454301.613288
[12/17 17:51:41    628s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3694.8M, EPOCH TIME: 1734454301.613464
[12/17 17:51:41    628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3694.8MB).
[12/17 17:51:41    628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3694.8M, EPOCH TIME: 1734454301.614327
[12/17 17:51:41    628s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:41    628s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8357
[12/17 17:51:41    628s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:29 mem=3726.8M
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s] Footprint cell information for calculating maxBufDist
[12/17 17:51:41    628s] *info: There are 5 candidate Buffer cells
[12/17 17:51:41    628s] *info: There are 8 candidate Inverter cells
[12/17 17:51:41    628s] 
[12/17 17:51:41    628s] #optDebug: Start CG creation (mem=3726.8M)
[12/17 17:51:41    628s]  ...initializing CG ToF 4343.1650um
[12/17 17:51:41    629s] (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgPrt (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgEgp (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgPbk (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgNrb(cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgObs (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgCon (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s]  ...processing cgPdm (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3773.7M)
[12/17 17:51:41    629s] ### Creating RouteCongInterface, started
[12/17 17:51:41    629s] 
[12/17 17:51:41    629s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:51:41    629s] 
[12/17 17:51:41    629s] #optDebug: {0, 1.000}
[12/17 17:51:41    629s] ### Creating RouteCongInterface, finished
[12/17 17:51:41    629s] {MG  {4 0 49 0.690148} }
[12/17 17:51:41    629s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4134.3M, EPOCH TIME: 1734454301.927808
[12/17 17:51:41    629s] Found 0 hard placement blockage before merging.
[12/17 17:51:41    629s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4134.3M, EPOCH TIME: 1734454301.927936
[12/17 17:51:41    629s] 
[12/17 17:51:41    629s] Netlist preparation processing... 
[12/17 17:51:41    629s] Removed 0 instance
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:51:41    629s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[12/17 17:51:41    629s] To increase the message display limit, refer to the product command reference manual.
[12/17 17:51:41    629s] *info: Marking 0 isolation instances dont touch
[12/17 17:51:41    629s] *info: Marking 0 level shifter instances dont touch
[12/17 17:51:41    629s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:51:41    629s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8357
[12/17 17:51:41    629s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4391.6M, EPOCH TIME: 1734454301.979277
[12/17 17:51:41    629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8305).
[12/17 17:51:41    629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:41    629s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.009, MEM:3739.6M, EPOCH TIME: 1734454301.988500
[12/17 17:51:41    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.2
[12/17 17:51:41    629s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:10:29.4/1:44:00.0 (0.1), mem = 3739.6M
[12/17 17:51:41    629s] 
[12/17 17:51:41    629s] =============================================================================================
[12/17 17:51:41    629s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     22.33-s094_1
[12/17 17:51:41    629s] =============================================================================================
[12/17 17:51:41    629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:41    629s] ---------------------------------------------------------------------------------------------
[12/17 17:51:41    629s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  22.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:51:41    629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:41    629s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 17:51:41    629s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:51:41    629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:51:41    629s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  43.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/17 17:51:41    629s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    4.7
[12/17 17:51:41    629s] [ IncrDelayCalc          ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    6.6
[12/17 17:51:41    629s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:41    629s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:41    629s] [ MISC                   ]          0:00:00.1  (  18.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:51:41    629s] ---------------------------------------------------------------------------------------------
[12/17 17:51:41    629s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:51:41    629s] ---------------------------------------------------------------------------------------------
[12/17 17:51:41    629s] 
[12/17 17:51:41    629s] Running new flow changes for HFN
[12/17 17:51:41    629s] Begin: GigaOpt high fanout net optimization
[12/17 17:51:41    629s] GigaOpt HFN: use maxLocalDensity 1.2
[12/17 17:51:41    629s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/17 17:51:41    629s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:29.4/1:44:00.0 (0.1), mem = 3739.6M
[12/17 17:51:41    629s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:41    629s] Info: 39 io nets excluded
[12/17 17:51:42    629s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:42    629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.3
[12/17 17:51:42    629s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:51:42    629s] 
[12/17 17:51:42    629s] Active Setup views: VIEW_SETUP 
[12/17 17:51:42    629s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3739.6M, EPOCH TIME: 1734454302.063499
[12/17 17:51:42    629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    629s] 
[12/17 17:51:42    629s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:42    629s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:3739.6M, EPOCH TIME: 1734454302.068060
[12/17 17:51:42    629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    629s] [oiPhyDebug] optDemand 1687964903800.00, spDemand 195100903800.00.
[12/17 17:51:42    629s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8357
[12/17 17:51:42    629s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:51:42    629s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:29 mem=3739.6M
[12/17 17:51:42    629s] OPERPROF: Starting DPlace-Init at level 1, MEM:3739.6M, EPOCH TIME: 1734454302.071957
[12/17 17:51:42    629s] Processing tracks to init pin-track alignment.
[12/17 17:51:42    629s] z: 2, totalTracks: 1
[12/17 17:51:42    629s] z: 4, totalTracks: 1
[12/17 17:51:42    629s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:42    629s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3739.6M, EPOCH TIME: 1734454302.074650
[12/17 17:51:42    629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    629s] 
[12/17 17:51:42    629s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:42    629s] OPERPROF:     Starting CMU at level 3, MEM:3739.6M, EPOCH TIME: 1734454302.078034
[12/17 17:51:42    629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3739.6M, EPOCH TIME: 1734454302.078404
[12/17 17:51:42    629s] 
[12/17 17:51:42    629s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:42    629s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3739.6M, EPOCH TIME: 1734454302.079167
[12/17 17:51:42    629s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3739.6M, EPOCH TIME: 1734454302.079211
[12/17 17:51:42    629s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3739.6M, EPOCH TIME: 1734454302.079387
[12/17 17:51:42    629s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3739.6MB).
[12/17 17:51:42    629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3739.6M, EPOCH TIME: 1734454302.080166
[12/17 17:51:42    629s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:42    629s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8357
[12/17 17:51:42    629s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:30 mem=3739.6M
[12/17 17:51:42    629s] ### Creating RouteCongInterface, started
[12/17 17:51:42    629s] 
[12/17 17:51:42    629s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:51:42    629s] 
[12/17 17:51:42    629s] #optDebug: {0, 1.000}
[12/17 17:51:42    629s] ### Creating RouteCongInterface, finished
[12/17 17:51:42    629s] {MG  {4 0 49 0.690148} }
[12/17 17:51:42    629s] AoF 9812.4550um
[12/17 17:51:42    629s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:51:42    629s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:51:42    629s] [GPS-DRV] drvFixingStage: Large Scale
[12/17 17:51:42    629s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:51:42    629s] [GPS-DRV] setupTNSCost  : 0
[12/17 17:51:42    629s] [GPS-DRV] maxIter       : 1
[12/17 17:51:42    629s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/17 17:51:42    629s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:51:42    629s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:51:42    629s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:51:42    629s] [GPS-DRV] maxLocalDensity: 1.2
[12/17 17:51:42    629s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:51:42    629s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 17:51:42    629s] [GPS-DRV] All active and enabled setup views
[12/17 17:51:42    629s] [GPS-DRV]     VIEW_SETUP
[12/17 17:51:42    629s] [GPS-DRV] maxTran off
[12/17 17:51:42    629s] [GPS-DRV] maxCap off
[12/17 17:51:42    629s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:51:42    629s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 17:51:42    629s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:51:42    629s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4129.3M, EPOCH TIME: 1734454302.336270
[12/17 17:51:42    629s] Found 0 hard placement blockage before merging.
[12/17 17:51:42    629s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4129.3M, EPOCH TIME: 1734454302.336383
[12/17 17:51:42    629s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/17 17:51:42    629s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:51:42    630s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:42    630s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:51:42    630s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:42    630s] |   51.45%|        -|   0.000|   0.000|   0:00:00.0| 4129.3M|
[12/17 17:51:42    630s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:51:42    630s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:51:42    630s] |   51.45%|        -|   0.000|   0.000|   0:00:00.0| 4132.3M|
[12/17 17:51:42    630s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4132.3M) ***
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] ###############################################################################
[12/17 17:51:42    630s] #
[12/17 17:51:42    630s] #  Large fanout net report:  
[12/17 17:51:42    630s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:51:42    630s] #     - current density: 51.45
[12/17 17:51:42    630s] #
[12/17 17:51:42    630s] #  List of high fanout nets:
[12/17 17:51:42    630s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:51:42    630s] #                   - multi-driver net with 2 drivers
[12/17 17:51:42    630s] #                   - Ignored for optimization
[12/17 17:51:42    630s] #
[12/17 17:51:42    630s] ###############################################################################
[12/17 17:51:42    630s] Bottom Preferred Layer:
[12/17 17:51:42    630s]     None
[12/17 17:51:42    630s] Via Pillar Rule:
[12/17 17:51:42    630s]     None
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] =======================================================================
[12/17 17:51:42    630s]                 Reasons for remaining drv violations
[12/17 17:51:42    630s] =======================================================================
[12/17 17:51:42    630s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] HFNFixing failure reasons
[12/17 17:51:42    630s] ------------------------------------------------
[12/17 17:51:42    630s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:51:42    630s] Total-nets :: 8421, Stn-nets :: 32, ratio :: 0.380002 %, Total-len 424351, Stn-len 0
[12/17 17:51:42    630s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8357
[12/17 17:51:42    630s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4004.3M, EPOCH TIME: 1734454302.438645
[12/17 17:51:42    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8305).
[12/17 17:51:42    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.009, MEM:3740.3M, EPOCH TIME: 1734454302.447642
[12/17 17:51:42    630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.3
[12/17 17:51:42    630s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.5), totSession cpu/real = 0:10:30.1/1:44:00.5 (0.1), mem = 3740.3M
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] =============================================================================================
[12/17 17:51:42    630s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              22.33-s094_1
[12/17 17:51:42    630s] =============================================================================================
[12/17 17:51:42    630s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:42    630s] ---------------------------------------------------------------------------------------------
[12/17 17:51:42    630s] [ SlackTraversorInit     ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:51:42    630s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 17:51:42    630s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:51:42    630s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:51:42    630s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[12/17 17:51:42    630s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:42    630s] [ MISC                   ]          0:00:00.3  (  67.2 % )     0:00:00.3 /  0:00:00.5    1.6
[12/17 17:51:42    630s] ---------------------------------------------------------------------------------------------
[12/17 17:51:42    630s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.5
[12/17 17:51:42    630s] ---------------------------------------------------------------------------------------------
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/17 17:51:42    630s] End: GigaOpt high fanout net optimization
[12/17 17:51:42    630s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:51:42    630s] Deleting Lib Analyzer.
[12/17 17:51:42    630s] Begin: GigaOpt DRV Optimization
[12/17 17:51:42    630s] Begin: Processing multi-driver nets
[12/17 17:51:42    630s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:30.2/1:44:00.6 (0.1), mem = 3740.3M
[12/17 17:51:42    630s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:42    630s] Info: 39 io nets excluded
[12/17 17:51:42    630s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:42    630s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.4
[12/17 17:51:42    630s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] Creating Lib Analyzer ...
[12/17 17:51:42    630s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:51:42    630s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:51:42    630s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:42    630s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:30 mem=3740.3M
[12/17 17:51:42    630s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:30 mem=3740.3M
[12/17 17:51:42    630s] Creating Lib Analyzer, finished. 
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] Active Setup views: VIEW_SETUP 
[12/17 17:51:42    630s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3740.3M, EPOCH TIME: 1734454302.745552
[12/17 17:51:42    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:42    630s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.006, MEM:3740.3M, EPOCH TIME: 1734454302.751901
[12/17 17:51:42    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] [oiPhyDebug] optDemand 1687964903800.00, spDemand 195100903800.00.
[12/17 17:51:42    630s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8357
[12/17 17:51:42    630s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:51:42    630s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:30 mem=3740.3M
[12/17 17:51:42    630s] OPERPROF: Starting DPlace-Init at level 1, MEM:3740.3M, EPOCH TIME: 1734454302.756847
[12/17 17:51:42    630s] Processing tracks to init pin-track alignment.
[12/17 17:51:42    630s] z: 2, totalTracks: 1
[12/17 17:51:42    630s] z: 4, totalTracks: 1
[12/17 17:51:42    630s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:42    630s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3740.3M, EPOCH TIME: 1734454302.759683
[12/17 17:51:42    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:42    630s] OPERPROF:     Starting CMU at level 3, MEM:3740.3M, EPOCH TIME: 1734454302.763140
[12/17 17:51:42    630s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3740.3M, EPOCH TIME: 1734454302.763505
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:42    630s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3740.3M, EPOCH TIME: 1734454302.764283
[12/17 17:51:42    630s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3740.3M, EPOCH TIME: 1734454302.764320
[12/17 17:51:42    630s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3740.3M, EPOCH TIME: 1734454302.764467
[12/17 17:51:42    630s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3740.3MB).
[12/17 17:51:42    630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3740.3M, EPOCH TIME: 1734454302.765252
[12/17 17:51:42    630s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:42    630s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8357
[12/17 17:51:42    630s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:30 mem=3740.3M
[12/17 17:51:42    630s] ### Creating RouteCongInterface, started
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:51:42    630s] 
[12/17 17:51:42    630s] #optDebug: {0, 1.000}
[12/17 17:51:42    630s] ### Creating RouteCongInterface, finished
[12/17 17:51:42    630s] {MG  {4 0 49 0.690148} }
[12/17 17:51:43    630s] AoF 9812.4550um
[12/17 17:51:43    630s] Total-nets :: 8421, Stn-nets :: 32, ratio :: 0.380002 %, Total-len 424351, Stn-len 0
[12/17 17:51:43    630s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8357
[12/17 17:51:43    630s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4002.0M, EPOCH TIME: 1734454303.028360
[12/17 17:51:43    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.007, MEM:3741.0M, EPOCH TIME: 1734454303.035200
[12/17 17:51:43    630s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.4
[12/17 17:51:43    630s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.4), totSession cpu/real = 0:10:30.9/1:44:01.1 (0.1), mem = 3741.0M
[12/17 17:51:43    630s] 
[12/17 17:51:43    630s] =============================================================================================
[12/17 17:51:43    630s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              22.33-s094_1
[12/17 17:51:43    630s] =============================================================================================
[12/17 17:51:43    630s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:43    630s] ---------------------------------------------------------------------------------------------
[12/17 17:51:43    630s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  28.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:51:43    630s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:43    630s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 17:51:43    630s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:51:43    630s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:43    630s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:43    630s] [ MISC                   ]          0:00:00.3  (  60.2 % )     0:00:00.3 /  0:00:00.5    1.5
[12/17 17:51:43    630s] ---------------------------------------------------------------------------------------------
[12/17 17:51:43    630s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.4
[12/17 17:51:43    630s] ---------------------------------------------------------------------------------------------
[12/17 17:51:43    630s] 
[12/17 17:51:43    630s] End: Processing multi-driver nets
[12/17 17:51:43    630s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/17 17:51:43    630s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:30.9/1:44:01.1 (0.1), mem = 3741.0M
[12/17 17:51:43    630s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:43    630s] Info: 39 io nets excluded
[12/17 17:51:43    630s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:43    630s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.5
[12/17 17:51:43    630s] 
[12/17 17:51:43    630s] Active Setup views: VIEW_SETUP 
[12/17 17:51:43    630s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3741.0M, EPOCH TIME: 1734454303.100281
[12/17 17:51:43    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] 
[12/17 17:51:43    630s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:43    630s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:3741.0M, EPOCH TIME: 1734454303.104678
[12/17 17:51:43    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] [oiPhyDebug] optDemand 1687964903800.00, spDemand 195100903800.00.
[12/17 17:51:43    630s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8357
[12/17 17:51:43    630s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:51:43    630s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:31 mem=3741.0M
[12/17 17:51:43    630s] OPERPROF: Starting DPlace-Init at level 1, MEM:3741.0M, EPOCH TIME: 1734454303.108168
[12/17 17:51:43    630s] Processing tracks to init pin-track alignment.
[12/17 17:51:43    630s] z: 2, totalTracks: 1
[12/17 17:51:43    630s] z: 4, totalTracks: 1
[12/17 17:51:43    630s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:43    630s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3741.0M, EPOCH TIME: 1734454303.110977
[12/17 17:51:43    630s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:43    630s] 
[12/17 17:51:43    630s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:43    630s] OPERPROF:     Starting CMU at level 3, MEM:3741.0M, EPOCH TIME: 1734454303.114337
[12/17 17:51:43    630s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3741.0M, EPOCH TIME: 1734454303.114819
[12/17 17:51:43    630s] 
[12/17 17:51:43    630s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:43    630s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:3741.0M, EPOCH TIME: 1734454303.115587
[12/17 17:51:43    630s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3741.0M, EPOCH TIME: 1734454303.115627
[12/17 17:51:43    630s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3741.0M, EPOCH TIME: 1734454303.115774
[12/17 17:51:43    630s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3741.0MB).
[12/17 17:51:43    630s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3741.0M, EPOCH TIME: 1734454303.116578
[12/17 17:51:43    631s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:43    631s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8357
[12/17 17:51:43    631s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:31 mem=3741.0M
[12/17 17:51:43    631s] ### Creating RouteCongInterface, started
[12/17 17:51:43    631s] 
[12/17 17:51:43    631s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:51:43    631s] 
[12/17 17:51:43    631s] #optDebug: {0, 1.000}
[12/17 17:51:43    631s] ### Creating RouteCongInterface, finished
[12/17 17:51:43    631s] {MG  {4 0 49 0.690148} }
[12/17 17:51:43    631s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:51:43    631s] [GPS-DRV] drvFixingStage: Large Scale
[12/17 17:51:43    631s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:51:43    631s] [GPS-DRV] setupTNSCost  : 0
[12/17 17:51:43    631s] [GPS-DRV] maxIter       : 2
[12/17 17:51:43    631s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/17 17:51:43    631s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:51:43    631s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:51:43    631s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:51:43    631s] [GPS-DRV] maxLocalDensity: 1.2
[12/17 17:51:43    631s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:51:43    631s] [GPS-DRV] Dflt RT Characteristic Length 6761.24um AoF 9812.45um x 1
[12/17 17:51:43    631s] [GPS-DRV] All active and enabled setup views
[12/17 17:51:43    631s] [GPS-DRV]     VIEW_SETUP
[12/17 17:51:43    631s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:51:43    631s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:51:43    631s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:51:43    631s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 17:51:43    631s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:51:43    631s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4130.7M, EPOCH TIME: 1734454303.325194
[12/17 17:51:43    631s] Found 0 hard placement blockage before merging.
[12/17 17:51:43    631s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4130.7M, EPOCH TIME: 1734454303.325300
[12/17 17:51:43    631s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/17 17:51:43    631s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:51:43    631s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:51:43    631s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 17:51:43    631s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:51:43    631s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 17:51:43    631s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:51:43    631s] Info: violation cost 1677.625488 (cap = 1353.731079, tran = 323.896027, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:51:43    631s] |    33|    33|   -61.63|  3958|  3958|   -29.99|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 51.45%|          |         |
[12/17 17:51:45    640s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:51:45    640s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|    3966|       2|      56| 61.91%| 0:00:02.0|  4400.4M|
[12/17 17:51:45    640s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:51:45    640s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.91%| 0:00:00.0|  4400.4M|
[12/17 17:51:45    640s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] ###############################################################################
[12/17 17:51:45    640s] #
[12/17 17:51:45    640s] #  Large fanout net report:  
[12/17 17:51:45    640s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:51:45    640s] #     - current density: 61.91
[12/17 17:51:45    640s] #
[12/17 17:51:45    640s] #  List of high fanout nets:
[12/17 17:51:45    640s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:51:45    640s] #                   - multi-driver net with 2 drivers
[12/17 17:51:45    640s] #                   - Ignored for optimization
[12/17 17:51:45    640s] #
[12/17 17:51:45    640s] ###############################################################################
[12/17 17:51:45    640s] Bottom Preferred Layer:
[12/17 17:51:45    640s]     None
[12/17 17:51:45    640s] Via Pillar Rule:
[12/17 17:51:45    640s]     None
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] =======================================================================
[12/17 17:51:45    640s]                 Reasons for remaining drv violations
[12/17 17:51:45    640s] =======================================================================
[12/17 17:51:45    640s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] MultiBuffering failure reasons
[12/17 17:51:45    640s] ------------------------------------------------
[12/17 17:51:45    640s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] *** Finish DRV Fixing (cpu=0:00:09.4 real=0:00:02.0 mem=4400.4M) ***
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:51:45    640s] Total-nets :: 12389, Stn-nets :: 32, ratio :: 0.258294 %, Total-len 424489, Stn-len 0
[12/17 17:51:45    640s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12325
[12/17 17:51:45    640s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4272.4M, EPOCH TIME: 1734454305.670002
[12/17 17:51:45    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12273).
[12/17 17:51:45    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:45    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:45    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:45    640s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.013, MEM:3852.4M, EPOCH TIME: 1734454305.682803
[12/17 17:51:45    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.5
[12/17 17:51:45    640s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:09.9/0:00:02.6 (3.7), totSession cpu/real = 0:10:40.8/1:44:03.7 (0.1), mem = 3852.4M
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] =============================================================================================
[12/17 17:51:45    640s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              22.33-s094_1
[12/17 17:51:45    640s] =============================================================================================
[12/17 17:51:45    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:45    640s] ---------------------------------------------------------------------------------------------
[12/17 17:51:45    640s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.1
[12/17 17:51:45    640s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:45    640s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 17:51:45    640s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:51:45    640s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[12/17 17:51:45    640s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:45    640s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:09.3    4.1
[12/17 17:51:45    640s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.4 % )     0:00:02.2 /  0:00:09.1    4.1
[12/17 17:51:45    640s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:45    640s] [ OptEval                ]      8   0:00:00.4  (  13.9 % )     0:00:00.4 /  0:00:02.9    7.9
[12/17 17:51:45    640s] [ OptCommit              ]      8   0:00:00.8  (  28.7 % )     0:00:00.8 /  0:00:00.7    1.0
[12/17 17:51:45    640s] [ PostCommitDelayUpdate  ]      7   0:00:00.2  (   6.4 % )     0:00:00.8 /  0:00:04.5    5.4
[12/17 17:51:45    640s] [ IncrDelayCalc          ]     85   0:00:00.7  (  25.0 % )     0:00:00.7 /  0:00:04.2    6.4
[12/17 17:51:45    640s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    5.4
[12/17 17:51:45    640s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.6
[12/17 17:51:45    640s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:45    640s] [ IncrTimingUpdate       ]      7   0:00:00.3  (   9.8 % )     0:00:00.3 /  0:00:01.0    3.9
[12/17 17:51:45    640s] [ MISC                   ]          0:00:00.3  (   9.9 % )     0:00:00.3 /  0:00:00.5    1.7
[12/17 17:51:45    640s] ---------------------------------------------------------------------------------------------
[12/17 17:51:45    640s]  DrvOpt #3 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:09.9    3.7
[12/17 17:51:45    640s] ---------------------------------------------------------------------------------------------
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] End: GigaOpt DRV Optimization
[12/17 17:51:45    640s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/17 17:51:45    640s] **optDesign ... cpu = 0:00:19, real = 0:00:15, mem = 2743.3M, totSessionCpu=0:10:41 **
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] Active setup views:
[12/17 17:51:45    640s]  VIEW_SETUP
[12/17 17:51:45    640s]   Dominating endpoints: 0
[12/17 17:51:45    640s]   Dominating TNS: -0.000
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:51:45    640s] Deleting Lib Analyzer.
[12/17 17:51:45    640s] Begin: GigaOpt Global Optimization
[12/17 17:51:45    640s] *info: use new DP (enabled)
[12/17 17:51:45    640s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/17 17:51:45    640s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:45    640s] Info: 39 io nets excluded
[12/17 17:51:45    640s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:45    640s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:41.0/1:44:03.8 (0.1), mem = 4114.1M
[12/17 17:51:45    640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.6
[12/17 17:51:45    640s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] Creating Lib Analyzer ...
[12/17 17:51:45    640s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:51:45    640s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:51:45    640s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:51:45    640s] 
[12/17 17:51:45    640s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:45    641s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:41 mem=4114.1M
[12/17 17:51:45    641s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:41 mem=4114.1M
[12/17 17:51:45    641s] Creating Lib Analyzer, finished. 
[12/17 17:51:45    641s] 
[12/17 17:51:45    641s] Active Setup views: VIEW_SETUP 
[12/17 17:51:45    641s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4114.1M, EPOCH TIME: 1734454305.992910
[12/17 17:51:45    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:45    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:45    641s] 
[12/17 17:51:45    641s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:45    641s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4114.1M, EPOCH TIME: 1734454305.998111
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] [oiPhyDebug] optDemand 1727619076600.00, spDemand 234755076600.00.
[12/17 17:51:46    641s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12325
[12/17 17:51:46    641s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:51:46    641s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:41 mem=4114.1M
[12/17 17:51:46    641s] OPERPROF: Starting DPlace-Init at level 1, MEM:4114.1M, EPOCH TIME: 1734454306.001991
[12/17 17:51:46    641s] Processing tracks to init pin-track alignment.
[12/17 17:51:46    641s] z: 2, totalTracks: 1
[12/17 17:51:46    641s] z: 4, totalTracks: 1
[12/17 17:51:46    641s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:46    641s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4114.1M, EPOCH TIME: 1734454306.006038
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:46    641s] OPERPROF:     Starting CMU at level 3, MEM:4114.1M, EPOCH TIME: 1734454306.009864
[12/17 17:51:46    641s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4114.1M, EPOCH TIME: 1734454306.010800
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:46    641s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.006, MEM:4114.1M, EPOCH TIME: 1734454306.011959
[12/17 17:51:46    641s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4114.1M, EPOCH TIME: 1734454306.012000
[12/17 17:51:46    641s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4114.1M, EPOCH TIME: 1734454306.012123
[12/17 17:51:46    641s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4114.1MB).
[12/17 17:51:46    641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.011, MEM:4114.1M, EPOCH TIME: 1734454306.013267
[12/17 17:51:46    641s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:46    641s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12325
[12/17 17:51:46    641s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:41 mem=4114.1M
[12/17 17:51:46    641s] ### Creating RouteCongInterface, started
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] #optDebug: {0, 1.000}
[12/17 17:51:46    641s] ### Creating RouteCongInterface, finished
[12/17 17:51:46    641s] {MG  {4 0 49 0.690148} }
[12/17 17:51:46    641s] *info: 39 io nets excluded
[12/17 17:51:46    641s] *info: 2 clock nets excluded
[12/17 17:51:46    641s] *info: 38 multi-driver nets excluded.
[12/17 17:51:46    641s] *info: 876 no-driver nets excluded.
[12/17 17:51:46    641s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4271.2M, EPOCH TIME: 1734454306.259205
[12/17 17:51:46    641s] Found 0 hard placement blockage before merging.
[12/17 17:51:46    641s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4271.2M, EPOCH TIME: 1734454306.259408
[12/17 17:51:46    641s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/17 17:51:46    641s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:51:46    641s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/17 17:51:46    641s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:51:46    641s] |   0.000|   0.000|   61.91%|   0:00:00.0| 4271.2M|VIEW_SETUP|       NA| NA                                                 |
[12/17 17:51:46    641s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4271.2M) ***
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4271.2M) ***
[12/17 17:51:46    641s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:51:46    641s] Bottom Preferred Layer:
[12/17 17:51:46    641s]     None
[12/17 17:51:46    641s] Via Pillar Rule:
[12/17 17:51:46    641s]     None
[12/17 17:51:46    641s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/17 17:51:46    641s] Total-nets :: 12389, Stn-nets :: 32, ratio :: 0.258294 %, Total-len 424489, Stn-len 0
[12/17 17:51:46    641s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12325
[12/17 17:51:46    641s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4143.2M, EPOCH TIME: 1734454306.389028
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12273).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.009, MEM:3867.2M, EPOCH TIME: 1734454306.398465
[12/17 17:51:46    641s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.6
[12/17 17:51:46    641s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:10:41.6/1:44:04.4 (0.1), mem = 3867.2M
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] =============================================================================================
[12/17 17:51:46    641s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           22.33-s094_1
[12/17 17:51:46    641s] =============================================================================================
[12/17 17:51:46    641s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:46    641s] ---------------------------------------------------------------------------------------------
[12/17 17:51:46    641s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:51:46    641s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  23.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:51:46    641s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:46    641s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 17:51:46    641s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:51:46    641s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:51:46    641s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:46    641s] [ TransformInit          ]      1   0:00:00.2  (  31.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:51:46    641s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.8
[12/17 17:51:46    641s] [ MISC                   ]          0:00:00.1  (  21.0 % )     0:00:00.1 /  0:00:00.2    1.3
[12/17 17:51:46    641s] ---------------------------------------------------------------------------------------------
[12/17 17:51:46    641s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:51:46    641s] ---------------------------------------------------------------------------------------------
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] End: GigaOpt Global Optimization
[12/17 17:51:46    641s] *** Timing Is met
[12/17 17:51:46    641s] *** Check timing (0:00:00.0)
[12/17 17:51:46    641s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:51:46    641s] Deleting Lib Analyzer.
[12/17 17:51:46    641s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[12/17 17:51:46    641s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:46    641s] Info: 39 io nets excluded
[12/17 17:51:46    641s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:46    641s] ### Creating LA Mngr. totSessionCpu=0:10:42 mem=3867.2M
[12/17 17:51:46    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:42 mem=3867.2M
[12/17 17:51:46    641s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/17 17:51:46    641s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4240.9M, EPOCH TIME: 1734454306.436462
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:46    641s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4240.9M, EPOCH TIME: 1734454306.441933
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] [oiPhyDebug] optDemand 1727619076600.00, spDemand 234755076600.00.
[12/17 17:51:46    641s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12325
[12/17 17:51:46    641s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:51:46    641s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:42 mem=4240.9M
[12/17 17:51:46    641s] OPERPROF: Starting DPlace-Init at level 1, MEM:4240.9M, EPOCH TIME: 1734454306.446442
[12/17 17:51:46    641s] Processing tracks to init pin-track alignment.
[12/17 17:51:46    641s] z: 2, totalTracks: 1
[12/17 17:51:46    641s] z: 4, totalTracks: 1
[12/17 17:51:46    641s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:46    641s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4240.9M, EPOCH TIME: 1734454306.450575
[12/17 17:51:46    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:46    641s] OPERPROF:     Starting CMU at level 3, MEM:4240.9M, EPOCH TIME: 1734454306.454312
[12/17 17:51:46    641s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4240.9M, EPOCH TIME: 1734454306.454956
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:46    641s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.006, MEM:4240.9M, EPOCH TIME: 1734454306.456320
[12/17 17:51:46    641s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4240.9M, EPOCH TIME: 1734454306.456403
[12/17 17:51:46    641s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4240.9M, EPOCH TIME: 1734454306.456614
[12/17 17:51:46    641s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4240.9MB).
[12/17 17:51:46    641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.012, MEM:4240.9M, EPOCH TIME: 1734454306.458383
[12/17 17:51:46    641s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:46    641s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12325
[12/17 17:51:46    641s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:42 mem=4256.9M
[12/17 17:51:46    641s] Begin: Area Reclaim Optimization
[12/17 17:51:46    641s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:41.8/1:44:04.5 (0.1), mem = 4256.9M
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] Creating Lib Analyzer ...
[12/17 17:51:46    641s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:51:46    641s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:51:46    641s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:46    641s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:42 mem=4258.9M
[12/17 17:51:46    641s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:42 mem=4258.9M
[12/17 17:51:46    641s] Creating Lib Analyzer, finished. 
[12/17 17:51:46    641s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.7
[12/17 17:51:46    641s] 
[12/17 17:51:46    641s] Active Setup views: VIEW_SETUP 
[12/17 17:51:46    641s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12325
[12/17 17:51:46    641s] ### Creating RouteCongInterface, started
[12/17 17:51:46    642s] 
[12/17 17:51:46    642s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:51:46    642s] 
[12/17 17:51:46    642s] #optDebug: {0, 1.000}
[12/17 17:51:46    642s] ### Creating RouteCongInterface, finished
[12/17 17:51:46    642s] {MG  {4 0 49 0.690148} }
[12/17 17:51:46    642s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4258.9M, EPOCH TIME: 1734454306.704932
[12/17 17:51:46    642s] Found 0 hard placement blockage before merging.
[12/17 17:51:46    642s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4258.9M, EPOCH TIME: 1734454306.705099
[12/17 17:51:46    642s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.91
[12/17 17:51:46    642s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:46    642s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:51:46    642s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:46    642s] |   61.91%|        -|   0.000|   0.000|   0:00:00.0| 4258.9M|
[12/17 17:51:46    642s] |   61.90%|        4|   0.000|   0.000|   0:00:00.0| 4438.5M|
[12/17 17:51:46    642s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:51:46    642s] |   61.90%|        0|   0.000|   0.000|   0:00:00.0| 4438.5M|
[12/17 17:51:47    643s] |   61.89%|        4|   0.000|   0.000|   0:00:01.0| 4438.5M|
[12/17 17:51:47    643s] |   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4438.5M|
[12/17 17:51:47    643s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:51:47    643s] |   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4438.5M|
[12/17 17:51:47    643s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:47    643s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.89
[12/17 17:51:47    643s] 
[12/17 17:51:47    643s] ** Summary: Restruct = 4 Buffer Deletion = 4 Declone = 0 Resize = 0 **
[12/17 17:51:47    643s] --------------------------------------------------------------
[12/17 17:51:47    643s] |                                   | Total     | Sequential |
[12/17 17:51:47    643s] --------------------------------------------------------------
[12/17 17:51:47    643s] | Num insts resized                 |       0  |       0    |
[12/17 17:51:47    643s] | Num insts undone                  |       0  |       0    |
[12/17 17:51:47    643s] | Num insts Downsized               |       0  |       0    |
[12/17 17:51:47    643s] | Num insts Samesized               |       0  |       0    |
[12/17 17:51:47    643s] | Num insts Upsized                 |       0  |       0    |
[12/17 17:51:47    643s] | Num multiple commits+uncommits    |       0  |       -    |
[12/17 17:51:47    643s] --------------------------------------------------------------
[12/17 17:51:47    643s] Bottom Preferred Layer:
[12/17 17:51:47    643s]     None
[12/17 17:51:47    643s] Via Pillar Rule:
[12/17 17:51:47    643s]     None
[12/17 17:51:47    643s] 
[12/17 17:51:47    643s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/17 17:51:47    643s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:01.0) **
[12/17 17:51:47    643s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:51:47    643s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 12321
[12/17 17:51:47    643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.7
[12/17 17:51:47    643s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:00.7 (3.1), totSession cpu/real = 0:10:44.0/1:44:05.2 (0.1), mem = 4438.5M
[12/17 17:51:47    643s] 
[12/17 17:51:47    643s] =============================================================================================
[12/17 17:51:47    643s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             22.33-s094_1
[12/17 17:51:47    643s] =============================================================================================
[12/17 17:51:47    643s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:47    643s] ---------------------------------------------------------------------------------------------
[12/17 17:51:47    643s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:51:47    643s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:51:47    643s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:47    643s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 17:51:47    643s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:51:47    643s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:47    643s] [ OptimizationStep       ]      1   0:00:00.1  (  18.4 % )     0:00:00.4 /  0:00:01.9    4.6
[12/17 17:51:47    643s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.4 % )     0:00:00.3 /  0:00:01.7    6.3
[12/17 17:51:47    643s] [ OptGetWeight           ]     77   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:47    643s] [ OptEval                ]     77   0:00:00.2  (  31.8 % )     0:00:00.2 /  0:00:01.7    7.4
[12/17 17:51:47    643s] [ OptCommit              ]     77   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:47    643s] [ PostCommitDelayUpdate  ]     77   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.3
[12/17 17:51:47    643s] [ IncrDelayCalc          ]      7   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    2.0
[12/17 17:51:47    643s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:47    643s] [ MISC                   ]          0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 17:51:47    643s] ---------------------------------------------------------------------------------------------
[12/17 17:51:47    643s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:02.2    3.1
[12/17 17:51:47    643s] ---------------------------------------------------------------------------------------------
[12/17 17:51:47    643s] 
[12/17 17:51:47    643s] Executing incremental physical updates
[12/17 17:51:47    643s] Executing incremental physical updates
[12/17 17:51:47    643s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12321
[12/17 17:51:47    643s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4310.5M, EPOCH TIME: 1734454307.196326
[12/17 17:51:47    643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:51:47    643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.010, MEM:3895.5M, EPOCH TIME: 1734454307.205927
[12/17 17:51:47    644s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3895.53M, totSessionCpu=0:10:44).
[12/17 17:51:47    644s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3895.5M, EPOCH TIME: 1734454307.303697
[12/17 17:51:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] 
[12/17 17:51:47    644s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:47    644s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:3895.5M, EPOCH TIME: 1734454307.308921
[12/17 17:51:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] **INFO: Flow update: Design is easy to close.
[12/17 17:51:47    644s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:44.1/1:44:05.3 (0.1), mem = 3895.5M
[12/17 17:51:47    644s] 
[12/17 17:51:47    644s] *** Start incrementalPlace ***
[12/17 17:51:47    644s] User Input Parameters:
[12/17 17:51:47    644s] - Congestion Driven    : On
[12/17 17:51:47    644s] - Timing Driven        : On
[12/17 17:51:47    644s] - Area-Violation Based : On
[12/17 17:51:47    644s] - Start Rollback Level : -5
[12/17 17:51:47    644s] - Legalized            : On
[12/17 17:51:47    644s] - Window Based         : Off
[12/17 17:51:47    644s] - eDen incr mode       : Off
[12/17 17:51:47    644s] - Small incr mode      : Off
[12/17 17:51:47    644s] 
[12/17 17:51:47    644s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3895.5M, EPOCH TIME: 1734454307.321500
[12/17 17:51:47    644s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3895.5M, EPOCH TIME: 1734454307.321555
[12/17 17:51:47    644s] no activity file in design. spp won't run.
[12/17 17:51:47    644s] Effort level <high> specified for reg2reg path_group
[12/17 17:51:47    644s] No Views given, use default active views for adaptive view pruning
[12/17 17:51:47    644s] SKP will enable view:
[12/17 17:51:47    644s]   VIEW_SETUP
[12/17 17:51:47    644s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3897.5M, EPOCH TIME: 1734454307.573029
[12/17 17:51:47    644s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3897.5M, EPOCH TIME: 1734454307.577634
[12/17 17:51:47    644s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3897.5M, EPOCH TIME: 1734454307.577696
[12/17 17:51:47    644s] Starting Early Global Route congestion estimation: mem = 3897.5M
[12/17 17:51:47    644s] (I)      Initializing eGR engine (regular)
[12/17 17:51:47    644s] Set min layer with default ( 2 )
[12/17 17:51:47    644s] Set max layer with default ( 127 )
[12/17 17:51:47    644s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:47    644s] Min route layer (adjusted) = 2
[12/17 17:51:47    644s] Max route layer (adjusted) = 5
[12/17 17:51:47    644s] (I)      Initializing eGR engine (regular)
[12/17 17:51:47    644s] Set min layer with default ( 2 )
[12/17 17:51:47    644s] Set max layer with default ( 127 )
[12/17 17:51:47    644s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:47    644s] Min route layer (adjusted) = 2
[12/17 17:51:47    644s] Max route layer (adjusted) = 5
[12/17 17:51:47    644s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.71 MB )
[12/17 17:51:47    644s] (I)      Running eGR Regular flow
[12/17 17:51:47    644s] (I)      # wire layers (front) : 6
[12/17 17:51:47    644s] (I)      # wire layers (back)  : 0
[12/17 17:51:47    644s] (I)      min wire layer : 1
[12/17 17:51:47    644s] (I)      max wire layer : 5
[12/17 17:51:47    644s] (I)      # cut layers (front) : 5
[12/17 17:51:47    644s] (I)      # cut layers (back)  : 0
[12/17 17:51:47    644s] (I)      min cut layer : 1
[12/17 17:51:47    644s] (I)      max cut layer : 4
[12/17 17:51:47    644s] (I)      ============================= Layers ==============================
[12/17 17:51:47    644s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:47    644s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:47    644s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:47    644s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:47    644s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:47    644s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:47    644s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:47    644s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:47    644s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:47    644s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:47    644s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:47    644s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:47    644s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:47    644s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:47    644s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:47    644s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:47    644s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:47    644s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:47    644s] (I)      Started Import and model ( Curr Mem: 3.71 MB )
[12/17 17:51:47    644s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:47    644s] (I)      == Non-default Options ==
[12/17 17:51:47    644s] (I)      Maximum routing layer                              : 5
[12/17 17:51:47    644s] (I)      Top routing layer                                  : 5
[12/17 17:51:47    644s] (I)      Number of threads                                  : 8
[12/17 17:51:47    644s] (I)      Route tie net to shape                             : auto
[12/17 17:51:47    644s] (I)      Use non-blocking free Dbs wires                    : false
[12/17 17:51:47    644s] (I)      Method to set GCell size                           : row
[12/17 17:51:47    644s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:47    644s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:47    644s] (I)      ============== Pin Summary ==============
[12/17 17:51:47    644s] (I)      +-------+--------+---------+------------+
[12/17 17:51:47    644s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:47    644s] (I)      +-------+--------+---------+------------+
[12/17 17:51:47    644s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:51:47    644s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:47    644s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:51:47    644s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:47    644s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:51:47    644s] (I)      +-------+--------+---------+------------+
[12/17 17:51:47    644s] (I)      Use row-based GCell size
[12/17 17:51:47    644s] (I)      Use row-based GCell align
[12/17 17:51:47    644s] (I)      layer 0 area = 83000
[12/17 17:51:47    644s] (I)      layer 1 area = 67600
[12/17 17:51:47    644s] (I)      layer 2 area = 240000
[12/17 17:51:47    644s] (I)      layer 3 area = 240000
[12/17 17:51:47    644s] (I)      layer 4 area = 4000000
[12/17 17:51:47    644s] (I)      GCell unit size   : 6660
[12/17 17:51:47    644s] (I)      GCell multiplier  : 1
[12/17 17:51:47    644s] (I)      GCell row height  : 6660
[12/17 17:51:47    644s] (I)      Actual row height : 6660
[12/17 17:51:47    644s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:47    644s] [NR-eGR] Track table information for default rule: 
[12/17 17:51:47    644s] [NR-eGR] met1 has single uniform track structure
[12/17 17:51:47    644s] [NR-eGR] met2 has single uniform track structure
[12/17 17:51:47    644s] [NR-eGR] met3 has single uniform track structure
[12/17 17:51:47    644s] [NR-eGR] met4 has single uniform track structure
[12/17 17:51:47    644s] [NR-eGR] met5 has single uniform track structure
[12/17 17:51:47    644s] (I)      =============== Default via ===============
[12/17 17:51:47    644s] (I)      +---+------------------+------------------+
[12/17 17:51:47    644s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:47    644s] (I)      +---+------------------+------------------+
[12/17 17:51:47    644s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:47    644s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:47    644s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:47    644s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:47    644s] (I)      +---+------------------+------------------+
[12/17 17:51:47    644s] [NR-eGR] Read 4859 PG shapes
[12/17 17:51:47    644s] [NR-eGR] Read 0 clock shapes
[12/17 17:51:47    644s] [NR-eGR] Read 0 other shapes
[12/17 17:51:47    644s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:51:47    644s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:51:47    644s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:51:47    644s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:51:47    644s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:51:47    644s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:51:47    644s] [NR-eGR] #Other Blockages    : 0
[12/17 17:51:47    644s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:47    644s] (I)      Custom ignore net properties:
[12/17 17:51:47    644s] (I)      1 : NotLegal
[12/17 17:51:47    644s] (I)      Default ignore net properties:
[12/17 17:51:47    644s] (I)      1 : Special
[12/17 17:51:47    644s] (I)      2 : Analog
[12/17 17:51:47    644s] (I)      3 : Fixed
[12/17 17:51:47    644s] (I)      4 : Skipped
[12/17 17:51:47    644s] (I)      5 : MixedSignal
[12/17 17:51:47    644s] (I)      Prerouted net properties:
[12/17 17:51:47    644s] (I)      1 : NotLegal
[12/17 17:51:47    644s] (I)      2 : Special
[12/17 17:51:47    644s] (I)      3 : Analog
[12/17 17:51:47    644s] (I)      4 : Fixed
[12/17 17:51:47    644s] (I)      5 : Skipped
[12/17 17:51:47    644s] (I)      6 : MixedSignal
[12/17 17:51:47    644s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:51:47    644s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:47    644s] [NR-eGR] Read 12385 nets ( ignored 0 )
[12/17 17:51:47    644s] (I)        Front-side 12385 ( ignored 0 )
[12/17 17:51:47    644s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:47    644s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:47    644s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:47    644s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:47    644s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:47    644s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:47    644s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:47    644s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:47    644s] (I)      Number of ignored nets                =      0
[12/17 17:51:47    644s] (I)      Number of connected nets              =      0
[12/17 17:51:47    644s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:47    644s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:47    644s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:47    644s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:47    644s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:47    644s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:47    644s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:47    644s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:47    644s] (I)      Ndr track 0 does not exist
[12/17 17:51:47    644s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:47    644s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:47    644s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:47    644s] (I)      Site width          :   110  (dbu)
[12/17 17:51:47    644s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:47    644s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:47    644s] (I)      GCell width         :  6660  (dbu)
[12/17 17:51:47    644s] (I)      GCell height        :  6660  (dbu)
[12/17 17:51:47    644s] (I)      Grid                :   240   235     5
[12/17 17:51:47    644s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:47    644s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:51:47    644s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:51:47    644s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:47    644s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:47    644s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:47    644s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:47    644s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:47    644s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:51:47    644s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:47    644s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:47    644s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:47    644s] (I)      --------------------------------------------------------
[12/17 17:51:47    644s] 
[12/17 17:51:47    644s] [NR-eGR] ============ Routing rule table ============
[12/17 17:51:47    644s] [NR-eGR] Rule id: 0  Nets: 12353
[12/17 17:51:47    644s] [NR-eGR] ========================================
[12/17 17:51:47    644s] [NR-eGR] 
[12/17 17:51:47    644s] (I)      ======== NDR :  =========
[12/17 17:51:47    644s] (I)      +--------------+--------+
[12/17 17:51:47    644s] (I)      |           ID |      0 |
[12/17 17:51:47    644s] (I)      |         Name |        |
[12/17 17:51:47    644s] (I)      |      Default |    yes |
[12/17 17:51:47    644s] (I)      |  Clk Special |     no |
[12/17 17:51:47    644s] (I)      | Hard spacing |     no |
[12/17 17:51:47    644s] (I)      |    NDR track | (none) |
[12/17 17:51:47    644s] (I)      |      NDR via | (none) |
[12/17 17:51:47    644s] (I)      |  Extra space |      0 |
[12/17 17:51:47    644s] (I)      |      Shields |      0 |
[12/17 17:51:47    644s] (I)      |   Demand (H) |      1 |
[12/17 17:51:47    644s] (I)      |   Demand (V) |      1 |
[12/17 17:51:47    644s] (I)      |        #Nets |  12353 |
[12/17 17:51:47    644s] (I)      +--------------+--------+
[12/17 17:51:47    644s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:47    644s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:47    644s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:47    644s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:47    644s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:47    644s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:47    644s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:47    644s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:47    644s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:47    644s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:47    644s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:47    644s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:47    644s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:47    644s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:51:47    644s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:51:47    644s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:51:47    644s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:51:47    644s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:47    644s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.72 MB )
[12/17 17:51:47    644s] (I)      Reset routing kernel
[12/17 17:51:47    644s] (I)      Started Global Routing ( Curr Mem: 3.72 MB )
[12/17 17:51:47    644s] (I)      totalPins=37005  totalGlobalPin=27571 (74.51%)
[12/17 17:51:47    644s] (I)      ================= Net Group Info =================
[12/17 17:51:47    644s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:47    644s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:51:47    644s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:47    644s] (I)      |  1 |          12353 |      met2(2) |   met5(5) |
[12/17 17:51:47    644s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:47    644s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:51:47    644s] (I)      total 2D Demand : 4796 = (0 H, 4796 V)
[12/17 17:51:47    644s] (I)      Adjusted 0 GCells for pin access
[12/17 17:51:47    644s] [NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] (I)      ============  Phase 1a Route ============
[12/17 17:51:47    644s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 71
[12/17 17:51:47    644s] (I)      Usage: 58946 = (30342 H, 28604 V) = (8.77% H, 4.36% V) = (2.021e+05um H, 1.905e+05um V)
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] (I)      ============  Phase 1b Route ============
[12/17 17:51:47    644s] (I)      Usage: 58992 = (30357 H, 28635 V) = (8.77% H, 4.36% V) = (2.022e+05um H, 1.907e+05um V)
[12/17 17:51:47    644s] (I)      Overflow of layer group 1: 1.09% H + 0.02% V. EstWL: 3.928867e+05um
[12/17 17:51:47    644s] (I)      Congestion metric : 3.00%H 0.06%V, 3.07%HV
[12/17 17:51:47    644s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] (I)      ============  Phase 1c Route ============
[12/17 17:51:47    644s] (I)      Level2 Grid: 48 x 47
[12/17 17:51:47    644s] (I)      Usage: 59319 = (30469 H, 28850 V) = (8.81% H, 4.40% V) = (2.029e+05um H, 1.921e+05um V)
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] (I)      ============  Phase 1d Route ============
[12/17 17:51:47    644s] (I)      Usage: 59329 = (30473 H, 28856 V) = (8.81% H, 4.40% V) = (2.030e+05um H, 1.922e+05um V)
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] (I)      ============  Phase 1e Route ============
[12/17 17:51:47    644s] (I)      Usage: 59346 = (30475 H, 28871 V) = (8.81% H, 4.40% V) = (2.030e+05um H, 1.923e+05um V)
[12/17 17:51:47    644s] [NR-eGR] Early Global Route overflow of layer group 1: 1.11% H + 0.02% V. EstWL: 3.952444e+05um
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] (I)      ============  Phase 1l Route ============
[12/17 17:51:47    644s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:51:47    644s] (I)      Layer  2:     396950     30296        12      354853      424367    (45.54%) 
[12/17 17:51:47    644s] (I)      Layer  3:     302243     59154      2167      293979      319232    (47.94%) 
[12/17 17:51:47    644s] (I)      Layer  4:     258972     15654       142      309598      298574    (50.91%) 
[12/17 17:51:47    644s] (I)      Layer  5:      42838      5685       126       56808       45394    (55.58%) 
[12/17 17:51:47    644s] (I)      Total:       1001003    110789      2447     1015236     1087564    (48.28%) 
[12/17 17:51:47    644s] (I)      
[12/17 17:51:47    644s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:51:47    644s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/17 17:51:47    644s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:51:47    644s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/17 17:51:47    644s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:51:47    644s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:51:47    644s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:51:47    644s] [NR-eGR]    met3 ( 3)       890( 3.04%)        86( 0.29%)         5( 0.02%)   ( 3.35%) 
[12/17 17:51:47    644s] [NR-eGR]    met4 ( 4)       132( 0.48%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[12/17 17:51:47    644s] [NR-eGR]    met5 ( 5)       122( 0.49%)         0( 0.00%)         0( 0.00%)   ( 0.49%) 
[12/17 17:51:47    644s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:51:47    644s] [NR-eGR]        Total      1156( 1.03%)        86( 0.08%)         5( 0.00%)   ( 1.11%) 
[12/17 17:51:47    644s] [NR-eGR] 
[12/17 17:51:47    644s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.10 sec, Curr Mem: 3.72 MB )
[12/17 17:51:47    644s] (I)      Updating congestion map
[12/17 17:51:47    644s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:51:47    644s] [NR-eGR] Overflow after Early Global Route 2.35% H + 0.00% V
[12/17 17:51:47    644s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.18 sec, Curr Mem: 3.72 MB )
[12/17 17:51:47    644s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 3903.0M
[12/17 17:51:47    644s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.309, REAL:0.181, MEM:3903.0M, EPOCH TIME: 1734454307.759018
[12/17 17:51:47    644s] OPERPROF: Starting HotSpotCal at level 1, MEM:3903.0M, EPOCH TIME: 1734454307.759053
[12/17 17:51:47    644s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:47    644s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:51:47    644s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:47    644s] [hotspot] | normalized |         12.56 |         36.44 |
[12/17 17:51:47    644s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:47    644s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.56, normalized total congestion hotspot area = 36.44 (area is in unit of 4 std-cell row bins)
[12/17 17:51:47    644s] [hotspot] max/total 12.56/36.44, big hotspot (>10) total 15.56
[12/17 17:51:47    644s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] [hotspot] |  1  |   587.20   906.91   747.04   986.83 |       12.56   |
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] [hotspot] |  2  |   720.40   693.79   826.96   773.71 |        8.33   |
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] [hotspot] |  3  |   933.52   800.35  1013.44   880.27 |        6.67   |
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] [hotspot] |  4  |   800.32   533.95   853.60   587.23 |        1.33   |
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] [hotspot] |  5  |   906.88   507.31   960.16   560.59 |        0.89   |
[12/17 17:51:47    644s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:47    644s] Top 5 hotspots total area: 29.78
[12/17 17:51:47    644s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.010, MEM:3903.0M, EPOCH TIME: 1734454307.769456
[12/17 17:51:47    644s] 
[12/17 17:51:47    644s] === incrementalPlace Internal Loop 1 ===
[12/17 17:51:47    644s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/17 17:51:47    644s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3903.0M, EPOCH TIME: 1734454307.769634
[12/17 17:51:47    644s] Processing tracks to init pin-track alignment.
[12/17 17:51:47    644s] z: 2, totalTracks: 1
[12/17 17:51:47    644s] z: 4, totalTracks: 1
[12/17 17:51:47    644s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:47    644s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3903.0M, EPOCH TIME: 1734454307.774500
[12/17 17:51:47    644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:47    644s] 
[12/17 17:51:47    644s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:47    644s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:3903.0M, EPOCH TIME: 1734454307.778975
[12/17 17:51:47    644s] OPERPROF:   Starting post-place ADS at level 2, MEM:3903.0M, EPOCH TIME: 1734454307.779024
[12/17 17:51:47    644s] ADSU 0.619 -> 0.636. site 517590.000 -> 504030.200. GS 53.280
[12/17 17:51:47    644s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.024, REAL:0.022, MEM:3903.0M, EPOCH TIME: 1734454307.800954
[12/17 17:51:47    644s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3903.0M, EPOCH TIME: 1734454307.801095
[12/17 17:51:47    644s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3903.0M, EPOCH TIME: 1734454307.801413
[12/17 17:51:47    644s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3903.0M, EPOCH TIME: 1734454307.801445
[12/17 17:51:47    644s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.006, REAL:0.004, MEM:3903.0M, EPOCH TIME: 1734454307.804638
[12/17 17:51:47    644s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3903.0M, EPOCH TIME: 1734454307.808079
[12/17 17:51:47    644s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.000, MEM:3903.0M, EPOCH TIME: 1734454307.808577
[12/17 17:51:47    644s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3903.0M, EPOCH TIME: 1734454307.809110
[12/17 17:51:47    644s] no activity file in design. spp won't run.
[12/17 17:51:47    644s] [spp] 0
[12/17 17:51:47    644s] [adp] 0:1:1:3
[12/17 17:51:47    644s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.002, REAL:0.002, MEM:3903.0M, EPOCH TIME: 1734454307.810682
[12/17 17:51:47    644s] SP #FI/SF FL/PI 0/0 12269/0
[12/17 17:51:47    644s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.049, REAL:0.042, MEM:3903.0M, EPOCH TIME: 1734454307.811765
[12/17 17:51:47    644s] PP off. flexM 0
[12/17 17:51:47    644s] OPERPROF: Starting CDPad at level 1, MEM:3903.0M, EPOCH TIME: 1734454307.819200
[12/17 17:51:47    644s] 3DP is on.
[12/17 17:51:47    644s] 3DP OF M2 0.009, M4 0.005. Diff 0, Offset 0
[12/17 17:51:47    644s] 3DP (1, 3) DPT Adjust 0. 0.770, 0.784, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/17 17:51:47    645s] CDPadU 0.835 -> 0.854. R=0.636, N=12269, GS=6.660
[12/17 17:51:47    645s] OPERPROF: Finished CDPad at level 1, CPU:0.134, REAL:0.035, MEM:3903.0M, EPOCH TIME: 1734454307.854369
[12/17 17:51:47    645s] OPERPROF: Starting InitSKP at level 1, MEM:3903.0M, EPOCH TIME: 1734454307.854475
[12/17 17:51:47    645s] no activity file in design. spp won't run.
[12/17 17:51:47    645s] no activity file in design. spp won't run.
[12/17 17:51:48    646s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[12/17 17:51:48    646s] OPERPROF: Finished InitSKP at level 1, CPU:1.102, REAL:0.447, MEM:4020.4M, EPOCH TIME: 1734454308.301919
[12/17 17:51:48    646s] NP #FI/FS/SF FL/PI: 0/52/0 12269/0
[12/17 17:51:48    646s] no activity file in design. spp won't run.
[12/17 17:51:48    646s] 
[12/17 17:51:48    646s] AB Est...
[12/17 17:51:48    646s] OPERPROF: Starting NP-Place at level 1, MEM:4021.7M, EPOCH TIME: 1734454308.318587
[12/17 17:51:48    646s] OPERPROF: Finished NP-Place at level 1, CPU:0.057, REAL:0.032, MEM:4042.0M, EPOCH TIME: 1734454308.350274
[12/17 17:51:48    646s] Iteration  4: Skipped, with CDP Off
[12/17 17:51:48    646s] 
[12/17 17:51:48    646s] AB Est...
[12/17 17:51:48    646s] OPERPROF: Starting NP-Place at level 1, MEM:4074.0M, EPOCH TIME: 1734454308.360764
[12/17 17:51:48    646s] OPERPROF: Finished NP-Place at level 1, CPU:0.038, REAL:0.015, MEM:4042.0M, EPOCH TIME: 1734454308.375757
[12/17 17:51:48    646s] Iteration  5: Skipped, with CDP Off
[12/17 17:51:48    646s] OPERPROF: Starting NP-Place at level 1, MEM:4170.0M, EPOCH TIME: 1734454308.413433
[12/17 17:51:49    649s] Iteration  6: Total net bbox = 2.535e+05 (1.34e+05 1.19e+05)
[12/17 17:51:49    649s]               Est.  stn bbox = 3.519e+05 (1.84e+05 1.68e+05)
[12/17 17:51:49    649s]               cpu = 0:00:03.2 real = 0:00:01.0 mem = 4362.5M
[12/17 17:51:49    649s] OPERPROF: Finished NP-Place at level 1, CPU:3.181, REAL:1.400, MEM:4266.5M, EPOCH TIME: 1734454309.813835
[12/17 17:51:49    649s] no activity file in design. spp won't run.
[12/17 17:51:49    649s] NP #FI/FS/SF FL/PI: 0/52/0 12269/0
[12/17 17:51:49    649s] no activity file in design. spp won't run.
[12/17 17:51:49    649s] OPERPROF: Starting NP-Place at level 1, MEM:4234.5M, EPOCH TIME: 1734454309.871654
[12/17 17:51:51    653s] Iteration  7: Total net bbox = 2.651e+05 (1.39e+05 1.26e+05)
[12/17 17:51:51    653s]               Est.  stn bbox = 3.660e+05 (1.90e+05 1.76e+05)
[12/17 17:51:51    653s]               cpu = 0:00:04.1 real = 0:00:02.0 mem = 4353.5M
[12/17 17:51:51    653s] OPERPROF: Finished NP-Place at level 1, CPU:4.089, REAL:1.551, MEM:4257.5M, EPOCH TIME: 1734454311.422814
[12/17 17:51:51    653s] Legalizing MH Cells... 0 / 0 (level 5)
[12/17 17:51:51    653s] MH packer: No MH instances from GP
[12/17 17:51:51    653s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4129.5M, DRC: 0)
[12/17 17:51:51    653s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:51    653s] no activity file in design. spp won't run.
[12/17 17:51:51    653s] NP #FI/FS/SF FL/PI: 0/52/0 12269/0
[12/17 17:51:51    653s] no activity file in design. spp won't run.
[12/17 17:51:51    654s] OPERPROF: Starting NP-Place at level 1, MEM:4225.5M, EPOCH TIME: 1734454311.474454
[12/17 17:51:53    659s] Iteration  8: Total net bbox = 2.712e+05 (1.42e+05 1.29e+05)
[12/17 17:51:53    659s]               Est.  stn bbox = 3.733e+05 (1.93e+05 1.80e+05)
[12/17 17:51:53    659s]               cpu = 0:00:05.1 real = 0:00:02.0 mem = 4347.5M
[12/17 17:51:53    659s] OPERPROF: Finished NP-Place at level 1, CPU:5.096, REAL:1.810, MEM:4251.5M, EPOCH TIME: 1734454313.284209
[12/17 17:51:53    659s] Legalizing MH Cells... 0 / 0 (level 6)
[12/17 17:51:53    659s] MH packer: No MH instances from GP
[12/17 17:51:53    659s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4123.5M, DRC: 0)
[12/17 17:51:53    659s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:53    659s] no activity file in design. spp won't run.
[12/17 17:51:53    659s] NP #FI/FS/SF FL/PI: 0/52/0 12269/0
[12/17 17:51:53    659s] no activity file in design. spp won't run.
[12/17 17:51:53    659s] OPERPROF: Starting NP-Place at level 1, MEM:4219.5M, EPOCH TIME: 1734454313.339164
[12/17 17:51:55    670s] Iteration  9: Total net bbox = 2.876e+05 (1.50e+05 1.38e+05)
[12/17 17:51:55    670s]               Est.  stn bbox = 3.882e+05 (2.01e+05 1.88e+05)
[12/17 17:51:55    670s]               cpu = 0:00:11.2 real = 0:00:02.0 mem = 4347.5M
[12/17 17:51:55    670s] OPERPROF: Finished NP-Place at level 1, CPU:11.193, REAL:2.226, MEM:4251.5M, EPOCH TIME: 1734454315.564954
[12/17 17:51:55    670s] Legalizing MH Cells... 0 / 0 (level 7)
[12/17 17:51:55    670s] MH packer: No MH instances from GP
[12/17 17:51:55    670s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4123.5M, DRC: 0)
[12/17 17:51:55    670s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:55    670s] no activity file in design. spp won't run.
[12/17 17:51:55    670s] NP #FI/FS/SF FL/PI: 0/52/0 12269/0
[12/17 17:51:55    670s] no activity file in design. spp won't run.
[12/17 17:51:55    670s] OPERPROF: Starting NP-Place at level 1, MEM:4219.5M, EPOCH TIME: 1734454315.615383
[12/17 17:51:55    670s] GP RA stats: MHOnly 0 nrInst 12269 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/17 17:51:56    673s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4475.5M, EPOCH TIME: 1734454316.294735
[12/17 17:51:56    673s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4475.5M, EPOCH TIME: 1734454316.294866
[12/17 17:51:56    673s] Iteration 10: Total net bbox = 2.933e+05 (1.58e+05 1.36e+05)
[12/17 17:51:56    673s]               Est.  stn bbox = 3.930e+05 (2.08e+05 1.85e+05)
[12/17 17:51:56    673s]               cpu = 0:00:03.2 real = 0:00:01.0 mem = 4379.5M
[12/17 17:51:56    673s] OPERPROF: Finished NP-Place at level 1, CPU:3.234, REAL:0.682, MEM:4251.5M, EPOCH TIME: 1734454316.297578
[12/17 17:51:56    673s] Legalizing MH Cells... 0 / 0 (level 8)
[12/17 17:51:56    673s] MH packer: No MH instances from GP
[12/17 17:51:56    673s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4123.5M, DRC: 0)
[12/17 17:51:56    673s] 0 (out of 0) MH cells were successfully legalized.
[12/17 17:51:56    673s] Move report: Timing Driven Placement moves 12269 insts, mean move: 30.88 um, max move: 146.82 um 
[12/17 17:51:56    673s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_50_): (552.14, 946.87) --> (485.19, 1026.74)
[12/17 17:51:56    673s] no activity file in design. spp won't run.
[12/17 17:51:56    673s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4123.5M, EPOCH TIME: 1734454316.313533
[12/17 17:51:56    673s] Saved padding area to DB
[12/17 17:51:56    673s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4123.5M, EPOCH TIME: 1734454316.314153
[12/17 17:51:56    673s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.003, REAL:0.003, MEM:4123.5M, EPOCH TIME: 1734454316.317107
[12/17 17:51:56    673s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4123.5M, EPOCH TIME: 1734454316.319904
[12/17 17:51:56    673s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/17 17:51:56    673s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:4123.5M, EPOCH TIME: 1734454316.322573
[12/17 17:51:56    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:56    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:56    673s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.012, REAL:0.011, MEM:4123.5M, EPOCH TIME: 1734454316.324458
[12/17 17:51:56    673s] 
[12/17 17:51:56    673s] Finished Incremental Placement (cpu=0:00:28.9, real=0:00:09.0, mem=4123.5M)
[12/17 17:51:56    673s] CongRepair sets shifter mode to gplace
[12/17 17:51:56    673s] TDRefine: refinePlace mode is spiral
[12/17 17:51:56    673s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4123.5M, EPOCH TIME: 1734454316.325538
[12/17 17:51:56    673s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4123.5M, EPOCH TIME: 1734454316.325576
[12/17 17:51:56    673s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4123.5M, EPOCH TIME: 1734454316.325622
[12/17 17:51:56    673s] Processing tracks to init pin-track alignment.
[12/17 17:51:56    673s] z: 2, totalTracks: 1
[12/17 17:51:56    673s] z: 4, totalTracks: 1
[12/17 17:51:56    673s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:56    673s] Cell fpga_top LLGs are deleted
[12/17 17:51:56    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:56    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:56    673s] # Building fpga_top llgBox search-tree.
[12/17 17:51:56    673s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4123.5M, EPOCH TIME: 1734454316.330124
[12/17 17:51:56    673s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:56    673s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:56    673s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4123.5M, EPOCH TIME: 1734454316.330424
[12/17 17:51:56    673s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:56    673s] Core basic site is 18T
[12/17 17:51:56    673s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:56    673s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:56    673s] Fast DP-INIT is on for default
[12/17 17:51:56    673s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:51:56    673s] Atter site array init, number of instance map data is 0.
[12/17 17:51:56    673s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.013, REAL:0.009, MEM:4123.5M, EPOCH TIME: 1734454316.338991
[12/17 17:51:56    673s] 
[12/17 17:51:56    673s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:56    673s] OPERPROF:         Starting CMU at level 5, MEM:4123.5M, EPOCH TIME: 1734454316.340562
[12/17 17:51:56    673s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:4123.5M, EPOCH TIME: 1734454316.341325
[12/17 17:51:56    673s] 
[12/17 17:51:56    673s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:56    673s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.012, MEM:4123.5M, EPOCH TIME: 1734454316.342318
[12/17 17:51:56    673s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4123.5M, EPOCH TIME: 1734454316.342359
[12/17 17:51:56    673s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4123.5M, EPOCH TIME: 1734454316.342513
[12/17 17:51:56    673s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4123.5MB).
[12/17 17:51:56    673s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.023, REAL:0.018, MEM:4123.5M, EPOCH TIME: 1734454316.343644
[12/17 17:51:56    673s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.023, REAL:0.018, MEM:4123.5M, EPOCH TIME: 1734454316.343670
[12/17 17:51:56    673s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.3
[12/17 17:51:56    673s] OPERPROF:   Starting Refine-Place at level 2, MEM:4123.5M, EPOCH TIME: 1734454316.343734
[12/17 17:51:56    673s] *** Starting refinePlace (0:11:14 mem=4123.5M) ***
[12/17 17:51:56    673s] Total net bbox length = 3.149e+05 (1.654e+05 1.495e+05) (ext = 4.658e+04)
[12/17 17:51:56    673s] 
[12/17 17:51:56    673s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:56    673s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:51:56    673s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:56    673s] Set min layer with default ( 2 )
[12/17 17:51:56    673s] Set max layer with default ( 127 )
[12/17 17:51:56    673s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:56    673s] Min route layer (adjusted) = 2
[12/17 17:51:56    673s] Max route layer (adjusted) = 5
[12/17 17:51:56    673s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:56    673s] Set min layer with default ( 2 )
[12/17 17:51:56    673s] Set max layer with default ( 127 )
[12/17 17:51:56    673s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:56    673s] Min route layer (adjusted) = 2
[12/17 17:51:56    673s] Max route layer (adjusted) = 5
[12/17 17:51:56    673s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4123.5M, EPOCH TIME: 1734454316.356984
[12/17 17:51:56    673s] Starting refinePlace ...
[12/17 17:51:56    673s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:56    673s] Set min layer with default ( 2 )
[12/17 17:51:56    673s] Set max layer with default ( 127 )
[12/17 17:51:56    673s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:56    673s] Min route layer (adjusted) = 2
[12/17 17:51:56    673s] Max route layer (adjusted) = 5
[12/17 17:51:56    673s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:56    673s] Set min layer with default ( 2 )
[12/17 17:51:56    673s] Set max layer with default ( 127 )
[12/17 17:51:56    673s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:56    673s] Min route layer (adjusted) = 2
[12/17 17:51:56    673s] Max route layer (adjusted) = 5
[12/17 17:51:56    673s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4251.5M, EPOCH TIME: 1734454316.375880
[12/17 17:51:56    673s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:51:56    673s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4251.5M, EPOCH TIME: 1734454316.375945
[12/17 17:51:56    673s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:4251.5M, EPOCH TIME: 1734454316.376180
[12/17 17:51:56    673s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4251.5M, EPOCH TIME: 1734454316.376220
[12/17 17:51:56    673s] DDP markSite nrRow 90 nrJob 90
[12/17 17:51:56    673s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4251.5M, EPOCH TIME: 1734454316.376419
[12/17 17:51:56    673s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:4251.5M, EPOCH TIME: 1734454316.376453
[12/17 17:51:56    673s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/17 17:51:56    673s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:4251.5M, EPOCH TIME: 1734454316.381032
[12/17 17:51:56    673s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:4251.5M, EPOCH TIME: 1734454316.381068
[12/17 17:51:56    673s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.007, REAL:0.001, MEM:4251.5M, EPOCH TIME: 1734454316.381994
[12/17 17:51:56    673s] ** Cut row section cpu time 0:00:00.0.
[12/17 17:51:56    673s]  ** Cut row section real time 0:00:00.0.
[12/17 17:51:56    673s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.007, REAL:0.001, MEM:4251.5M, EPOCH TIME: 1734454316.382080
[12/17 17:51:56    674s]   Spread Effort: high, pre-route mode, useDDP on.
[12/17 17:51:56    674s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4091.5MB) @(0:11:14 - 0:11:14).
[12/17 17:51:56    674s] Move report: preRPlace moves 12269 insts, mean move: 0.33 um, max move: 10.10 um 
[12/17 17:51:56    674s] 	Max move on inst (sb_0__0_/mem_top_track_2/sky130_osu_sc_18T_hs__dffr_1_0_): (798.93, 946.83) --> (795.46, 940.21)
[12/17 17:51:56    674s] 	Length: 87 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__dffr_1
[12/17 17:51:56    674s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4091.5M, EPOCH TIME: 1734454316.444061
[12/17 17:51:56    674s] Tweakage: fix icg 0, fix clk 0.
[12/17 17:51:56    674s] Tweakage: density cost 0, scale 0.4.
[12/17 17:51:56    674s] Tweakage: activity cost 0, scale 1.0.
[12/17 17:51:56    674s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4224.9M, EPOCH TIME: 1734454316.457915
[12/17 17:51:56    674s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4224.9M, EPOCH TIME: 1734454316.462233
[12/17 17:51:56    674s] Tweakage perm 825 insts, flip 5710 insts.
[12/17 17:51:56    674s] Tweakage perm 119 insts, flip 217 insts.
[12/17 17:51:56    674s] Tweakage perm 138 insts, flip 104 insts.
[12/17 17:51:56    674s] Tweakage perm 20 insts, flip 17 insts.
[12/17 17:51:56    674s] Tweakage perm 516 insts, flip 1241 insts.
[12/17 17:51:56    674s] Tweakage perm 115 insts, flip 156 insts.
[12/17 17:51:56    674s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.416, REAL:0.410, MEM:5172.6M, EPOCH TIME: 1734454316.872579
[12/17 17:51:56    674s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.422, REAL:0.417, MEM:5172.6M, EPOCH TIME: 1734454316.874441
[12/17 17:51:56    674s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.461, REAL:0.451, MEM:4350.6M, EPOCH TIME: 1734454316.895390
[12/17 17:51:56    674s] Move report: Congestion aware Tweak moves 2159 insts, mean move: 4.95 um, max move: 48.62 um 
[12/17 17:51:56    674s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_): (481.63, 846.97) --> (530.25, 846.97)
[12/17 17:51:56    674s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:00.0, mem=4350.6mb) @(0:11:14 - 0:11:15).
[12/17 17:51:56    674s] 
[12/17 17:51:56    674s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:51:56    674s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): Create thread pool 0x7fc764ca2790.
[12/17 17:51:56    674s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x42e68660): 0 out of 3 thread pools are available.
[12/17 17:51:57    675s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:51:57    675s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 17:51:57    675s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:51:57    675s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4446.6MB) @(0:11:15 - 0:11:15).
[12/17 17:51:57    675s] Move report: Detail placement moves 12269 insts, mean move: 1.14 um, max move: 48.63 um 
[12/17 17:51:57    675s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_): (481.62, 846.97) --> (530.25, 846.97)
[12/17 17:51:57    675s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4446.6MB
[12/17 17:51:57    675s] Statistics of distance of Instance movement in refine placement:
[12/17 17:51:57    675s]   maximum (X+Y) =        48.63 um
[12/17 17:51:57    675s]   inst (cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_) with max move: (481.625, 846.974) -> (530.25, 846.97)
[12/17 17:51:57    675s]   mean    (X+Y) =         1.14 um
[12/17 17:51:57    675s] Summary Report:
[12/17 17:51:57    675s] Instances move: 12269 (out of 12269 movable)
[12/17 17:51:57    675s] Instances flipped: 0
[12/17 17:51:57    675s] Mean displacement: 1.14 um
[12/17 17:51:57    675s] Max displacement: 48.63 um (Instance: cby_0__1_/mux_right_ipin_0/sky130_osu_sc_18T_hs__inv_4_0_) (481.625, 846.974) -> (530.25, 846.97)
[12/17 17:51:57    675s] 	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
[12/17 17:51:57    675s] 	Violation at original loc: Overlapping with other instance
[12/17 17:51:57    675s] Total instances moved : 12269
[12/17 17:51:57    675s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.358, REAL:0.831, MEM:4446.6M, EPOCH TIME: 1734454317.188284
[12/17 17:51:57    675s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:51:57    675s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4446.6MB
[12/17 17:51:57    675s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=4446.6MB) @(0:11:14 - 0:11:15).
[12/17 17:51:57    675s] *** Finished refinePlace (0:11:15 mem=4446.6M) ***
[12/17 17:51:57    675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.3
[12/17 17:51:57    675s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.375, REAL:0.848, MEM:4446.6M, EPOCH TIME: 1734454317.192015
[12/17 17:51:57    675s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4446.6M, EPOCH TIME: 1734454317.192076
[12/17 17:51:57    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:51:57    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.032, REAL:0.012, MEM:4390.6M, EPOCH TIME: 1734454317.204525
[12/17 17:51:57    675s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.430, REAL:0.879, MEM:4390.6M, EPOCH TIME: 1734454317.204580
[12/17 17:51:57    675s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4390.6M, EPOCH TIME: 1734454317.204686
[12/17 17:51:57    675s] Starting Early Global Route congestion estimation: mem = 4390.6M
[12/17 17:51:57    675s] (I)      Initializing eGR engine (regular)
[12/17 17:51:57    675s] Set min layer with default ( 2 )
[12/17 17:51:57    675s] Set max layer with default ( 127 )
[12/17 17:51:57    675s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:57    675s] Min route layer (adjusted) = 2
[12/17 17:51:57    675s] Max route layer (adjusted) = 5
[12/17 17:51:57    675s] (I)      Initializing eGR engine (regular)
[12/17 17:51:57    675s] Set min layer with default ( 2 )
[12/17 17:51:57    675s] Set max layer with default ( 127 )
[12/17 17:51:57    675s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:57    675s] Min route layer (adjusted) = 2
[12/17 17:51:57    675s] Max route layer (adjusted) = 5
[12/17 17:51:57    675s] (I)      Started Early Global Route kernel ( Curr Mem: 4.01 MB )
[12/17 17:51:57    675s] (I)      Running eGR Regular flow
[12/17 17:51:57    675s] (I)      # wire layers (front) : 6
[12/17 17:51:57    675s] (I)      # wire layers (back)  : 0
[12/17 17:51:57    675s] (I)      min wire layer : 1
[12/17 17:51:57    675s] (I)      max wire layer : 5
[12/17 17:51:57    675s] (I)      # cut layers (front) : 5
[12/17 17:51:57    675s] (I)      # cut layers (back)  : 0
[12/17 17:51:57    675s] (I)      min cut layer : 1
[12/17 17:51:57    675s] (I)      max cut layer : 4
[12/17 17:51:57    675s] (I)      ============================= Layers ==============================
[12/17 17:51:57    675s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:57    675s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:51:57    675s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:57    675s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:51:57    675s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:51:57    675s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:51:57    675s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:51:57    675s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:51:57    675s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:51:57    675s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:51:57    675s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:51:57    675s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:51:57    675s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:51:57    675s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:51:57    675s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:57    675s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:51:57    675s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:51:57    675s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:51:57    675s] (I)      Started Import and model ( Curr Mem: 4.01 MB )
[12/17 17:51:57    675s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:57    675s] (I)      == Non-default Options ==
[12/17 17:51:57    675s] (I)      Maximum routing layer                              : 5
[12/17 17:51:57    675s] (I)      Top routing layer                                  : 5
[12/17 17:51:57    675s] (I)      Number of threads                                  : 8
[12/17 17:51:57    675s] (I)      Route tie net to shape                             : auto
[12/17 17:51:57    675s] (I)      Use non-blocking free Dbs wires                    : false
[12/17 17:51:57    675s] (I)      Method to set GCell size                           : row
[12/17 17:51:57    675s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:51:57    675s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:51:57    675s] (I)      ============== Pin Summary ==============
[12/17 17:51:57    675s] (I)      +-------+--------+---------+------------+
[12/17 17:51:57    675s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:51:57    675s] (I)      +-------+--------+---------+------------+
[12/17 17:51:57    675s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:51:57    675s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:51:57    675s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:51:57    675s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:51:57    675s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:51:57    675s] (I)      +-------+--------+---------+------------+
[12/17 17:51:57    675s] (I)      Use row-based GCell size
[12/17 17:51:57    675s] (I)      Use row-based GCell align
[12/17 17:51:57    675s] (I)      layer 0 area = 83000
[12/17 17:51:57    675s] (I)      layer 1 area = 67600
[12/17 17:51:57    675s] (I)      layer 2 area = 240000
[12/17 17:51:57    675s] (I)      layer 3 area = 240000
[12/17 17:51:57    675s] (I)      layer 4 area = 4000000
[12/17 17:51:57    675s] (I)      GCell unit size   : 6660
[12/17 17:51:57    675s] (I)      GCell multiplier  : 1
[12/17 17:51:57    675s] (I)      GCell row height  : 6660
[12/17 17:51:57    675s] (I)      Actual row height : 6660
[12/17 17:51:57    675s] (I)      GCell align ref   : 480640 480670
[12/17 17:51:57    675s] [NR-eGR] Track table information for default rule: 
[12/17 17:51:57    675s] [NR-eGR] met1 has single uniform track structure
[12/17 17:51:57    675s] [NR-eGR] met2 has single uniform track structure
[12/17 17:51:57    675s] [NR-eGR] met3 has single uniform track structure
[12/17 17:51:57    675s] [NR-eGR] met4 has single uniform track structure
[12/17 17:51:57    675s] [NR-eGR] met5 has single uniform track structure
[12/17 17:51:57    675s] (I)      =============== Default via ===============
[12/17 17:51:57    675s] (I)      +---+------------------+------------------+
[12/17 17:51:57    675s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:51:57    675s] (I)      +---+------------------+------------------+
[12/17 17:51:57    675s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:51:57    675s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:51:57    675s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:51:57    675s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:51:57    675s] (I)      +---+------------------+------------------+
[12/17 17:51:57    675s] [NR-eGR] Read 4859 PG shapes
[12/17 17:51:57    675s] [NR-eGR] Read 0 clock shapes
[12/17 17:51:57    675s] [NR-eGR] Read 0 other shapes
[12/17 17:51:57    675s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:51:57    675s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:51:57    675s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:51:57    675s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:51:57    675s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:51:57    675s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:51:57    675s] [NR-eGR] #Other Blockages    : 0
[12/17 17:51:57    675s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:51:57    675s] (I)      Custom ignore net properties:
[12/17 17:51:57    675s] (I)      1 : NotLegal
[12/17 17:51:57    675s] (I)      Default ignore net properties:
[12/17 17:51:57    675s] (I)      1 : Special
[12/17 17:51:57    675s] (I)      2 : Analog
[12/17 17:51:57    675s] (I)      3 : Fixed
[12/17 17:51:57    675s] (I)      4 : Skipped
[12/17 17:51:57    675s] (I)      5 : MixedSignal
[12/17 17:51:57    675s] (I)      Prerouted net properties:
[12/17 17:51:57    675s] (I)      1 : NotLegal
[12/17 17:51:57    675s] (I)      2 : Special
[12/17 17:51:57    675s] (I)      3 : Analog
[12/17 17:51:57    675s] (I)      4 : Fixed
[12/17 17:51:57    675s] (I)      5 : Skipped
[12/17 17:51:57    675s] (I)      6 : MixedSignal
[12/17 17:51:57    675s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:51:57    675s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:51:57    675s] [NR-eGR] Read 12385 nets ( ignored 0 )
[12/17 17:51:57    675s] (I)        Front-side 12385 ( ignored 0 )
[12/17 17:51:57    675s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:51:57    675s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:51:57    675s] (I)      early_global_route_priority property id does not exist.
[12/17 17:51:57    675s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:51:57    675s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:51:57    675s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:51:57    675s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:51:57    675s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:51:57    675s] (I)      Number of ignored nets                =      0
[12/17 17:51:57    675s] (I)      Number of connected nets              =      0
[12/17 17:51:57    675s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:51:57    675s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:51:57    675s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:51:57    675s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:51:57    675s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:51:57    675s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:51:57    675s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:51:57    675s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:51:57    675s] (I)      Ndr track 0 does not exist
[12/17 17:51:57    675s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:51:57    675s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:51:57    675s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:51:57    675s] (I)      Site width          :   110  (dbu)
[12/17 17:51:57    675s] (I)      Row height          :  6660  (dbu)
[12/17 17:51:57    675s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:51:57    675s] (I)      GCell width         :  6660  (dbu)
[12/17 17:51:57    675s] (I)      GCell height        :  6660  (dbu)
[12/17 17:51:57    675s] (I)      Grid                :   240   235     5
[12/17 17:51:57    675s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:51:57    675s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:51:57    675s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:51:57    675s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:51:57    675s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:51:57    675s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:51:57    675s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:51:57    675s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:51:57    675s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:51:57    675s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:51:57    675s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:51:57    675s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:51:57    675s] (I)      --------------------------------------------------------
[12/17 17:51:57    675s] 
[12/17 17:51:57    675s] [NR-eGR] ============ Routing rule table ============
[12/17 17:51:57    675s] [NR-eGR] Rule id: 0  Nets: 12353
[12/17 17:51:57    675s] [NR-eGR] ========================================
[12/17 17:51:57    675s] [NR-eGR] 
[12/17 17:51:57    675s] (I)      ======== NDR :  =========
[12/17 17:51:57    675s] (I)      +--------------+--------+
[12/17 17:51:57    675s] (I)      |           ID |      0 |
[12/17 17:51:57    675s] (I)      |         Name |        |
[12/17 17:51:57    675s] (I)      |      Default |    yes |
[12/17 17:51:57    675s] (I)      |  Clk Special |     no |
[12/17 17:51:57    675s] (I)      | Hard spacing |     no |
[12/17 17:51:57    675s] (I)      |    NDR track | (none) |
[12/17 17:51:57    675s] (I)      |      NDR via | (none) |
[12/17 17:51:57    675s] (I)      |  Extra space |      0 |
[12/17 17:51:57    675s] (I)      |      Shields |      0 |
[12/17 17:51:57    675s] (I)      |   Demand (H) |      1 |
[12/17 17:51:57    675s] (I)      |   Demand (V) |      1 |
[12/17 17:51:57    675s] (I)      |        #Nets |  12353 |
[12/17 17:51:57    675s] (I)      +--------------+--------+
[12/17 17:51:57    675s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:57    675s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:51:57    675s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:57    675s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:51:57    675s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:51:57    675s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:51:57    675s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:51:57    675s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:51:57    675s] (I)      =============== Blocked Tracks ===============
[12/17 17:51:57    675s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:57    675s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:51:57    675s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:57    675s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:51:57    675s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:51:57    675s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:51:57    675s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:51:57    675s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:51:57    675s] (I)      +-------+---------+----------+---------------+
[12/17 17:51:57    675s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4.02 MB )
[12/17 17:51:57    675s] (I)      Reset routing kernel
[12/17 17:51:57    675s] (I)      Started Global Routing ( Curr Mem: 4.02 MB )
[12/17 17:51:57    675s] (I)      totalPins=37005  totalGlobalPin=30330 (81.96%)
[12/17 17:51:57    675s] (I)      ================= Net Group Info =================
[12/17 17:51:57    675s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:57    675s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:51:57    675s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:57    675s] (I)      |  1 |          12353 |      met2(2) |   met5(5) |
[12/17 17:51:57    675s] (I)      +----+----------------+--------------+-----------+
[12/17 17:51:57    675s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:51:57    675s] (I)      total 2D Demand : 3583 = (0 H, 3583 V)
[12/17 17:51:57    675s] (I)      Adjusted 0 GCells for pin access
[12/17 17:51:57    675s] [NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] (I)      ============  Phase 1a Route ============
[12/17 17:51:57    675s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 74
[12/17 17:51:57    675s] (I)      Usage: 59721 = (30616 H, 29105 V) = (8.85% H, 4.44% V) = (2.039e+05um H, 1.938e+05um V)
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] (I)      ============  Phase 1b Route ============
[12/17 17:51:57    675s] (I)      Usage: 59763 = (30626 H, 29137 V) = (8.85% H, 4.44% V) = (2.040e+05um H, 1.941e+05um V)
[12/17 17:51:57    675s] (I)      Overflow of layer group 1: 0.90% H + 0.02% V. EstWL: 3.980216e+05um
[12/17 17:51:57    675s] (I)      Congestion metric : 2.45%H 0.06%V, 2.51%HV
[12/17 17:51:57    675s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] (I)      ============  Phase 1c Route ============
[12/17 17:51:57    675s] (I)      Level2 Grid: 48 x 47
[12/17 17:51:57    675s] (I)      Usage: 60090 = (30736 H, 29354 V) = (8.88% H, 4.47% V) = (2.047e+05um H, 1.955e+05um V)
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] (I)      ============  Phase 1d Route ============
[12/17 17:51:57    675s] (I)      Usage: 60100 = (30740 H, 29360 V) = (8.88% H, 4.47% V) = (2.047e+05um H, 1.955e+05um V)
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] (I)      ============  Phase 1e Route ============
[12/17 17:51:57    675s] (I)      Usage: 60121 = (30746 H, 29375 V) = (8.89% H, 4.48% V) = (2.048e+05um H, 1.956e+05um V)
[12/17 17:51:57    675s] [NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.02% V. EstWL: 4.004059e+05um
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] (I)      ============  Phase 1l Route ============
[12/17 17:51:57    675s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:51:57    675s] (I)      Layer  2:     396950     30434        12      354853      424367    (45.54%) 
[12/17 17:51:57    675s] (I)      Layer  3:     302243     59974      1378      293979      319232    (47.94%) 
[12/17 17:51:57    675s] (I)      Layer  4:     258972     14556       164      309598      298574    (50.91%) 
[12/17 17:51:57    675s] (I)      Layer  5:      42838      5374       113       56808       45394    (55.58%) 
[12/17 17:51:57    675s] (I)      Total:       1001003    110338      1667     1015236     1087564    (48.28%) 
[12/17 17:51:57    675s] (I)      
[12/17 17:51:57    675s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:51:57    675s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/17 17:51:57    675s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:51:57    675s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/17 17:51:57    675s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:51:57    675s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:51:57    675s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:51:57    675s] [NR-eGR]    met3 ( 3)       572( 1.96%)       138( 0.47%)        25( 0.09%)         3( 0.01%)   ( 2.52%) 
[12/17 17:51:57    675s] [NR-eGR]    met4 ( 4)       152( 0.55%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.56%) 
[12/17 17:51:57    675s] [NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/17 17:51:57    675s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:51:57    675s] [NR-eGR]        Total       847( 0.75%)       141( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.90%) 
[12/17 17:51:57    675s] [NR-eGR] 
[12/17 17:51:57    675s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 4.02 MB )
[12/17 17:51:57    675s] (I)      Updating congestion map
[12/17 17:51:57    675s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:51:57    675s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[12/17 17:51:57    675s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.18 sec, Curr Mem: 4.02 MB )
[12/17 17:51:57    675s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 4389.7M
[12/17 17:51:57    675s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.305, REAL:0.181, MEM:4389.7M, EPOCH TIME: 1734454317.385787
[12/17 17:51:57    675s] OPERPROF: Starting HotSpotCal at level 1, MEM:4389.7M, EPOCH TIME: 1734454317.385820
[12/17 17:51:57    675s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:57    675s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:51:57    675s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:57    675s] [hotspot] | normalized |          0.44 |          3.11 |
[12/17 17:51:57    675s] [hotspot] +------------+---------------+---------------+
[12/17 17:51:57    675s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[12/17 17:51:57    675s] [hotspot] max/total 0.44/3.11, big hotspot (>10) total 0.00
[12/17 17:51:57    675s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] [hotspot] |  1  |   933.52   560.59   986.80   613.87 |        0.44   |
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] [hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] [hotspot] |  3  |   693.76   640.51   747.04   693.79 |        0.44   |
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] [hotspot] |  4  |   747.04   800.35   800.32   853.63 |        0.44   |
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] [hotspot] |  5  |   560.56   826.99   613.84   880.27 |        0.44   |
[12/17 17:51:57    675s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:51:57    675s] Top 5 hotspots total area: 2.22
[12/17 17:51:57    675s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:4389.7M, EPOCH TIME: 1734454317.392853
[12/17 17:51:57    675s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4389.7M, EPOCH TIME: 1734454317.393684
[12/17 17:51:57    675s] Starting Early Global Route wiring: mem = 4389.7M
[12/17 17:51:57    675s] (I)      Running track assignment and export wires
[12/17 17:51:57    675s] (I)      Delete wires for 12353 nets 
[12/17 17:51:57    675s] (I)      ============= Track Assignment ============
[12/17 17:51:57    675s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.02 MB )
[12/17 17:51:57    675s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:51:57    675s] (I)      Run Multi-thread track assignment
[12/17 17:51:57    675s] (I)      Finished Track Assignment (8T) ( CPU: 0.17 sec, Real: 0.03 sec, Curr Mem: 4.03 MB )
[12/17 17:51:57    675s] (I)      Started Export ( Curr Mem: 4.03 MB )
[12/17 17:51:57    675s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:51:57    675s] [NR-eGR] Total eGR-routed clock nets wire length: 15036um, number of vias: 4195
[12/17 17:51:57    675s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:57    675s] [NR-eGR]               Length (um)   Vias 
[12/17 17:51:57    675s] [NR-eGR] ---------------------------------
[12/17 17:51:57    675s] [NR-eGR]  met1  (1H)             0  36726 
[12/17 17:51:57    675s] [NR-eGR]  met2  (2V)        175228  46496 
[12/17 17:51:57    675s] [NR-eGR]  met3  (3H)        181143   5808 
[12/17 17:51:57    675s] [NR-eGR]  met4  (4V)         47232   4735 
[12/17 17:51:57    675s] [NR-eGR]  met5  (5H)         31707      0 
[12/17 17:51:57    675s] [NR-eGR] ---------------------------------
[12/17 17:51:57    675s] [NR-eGR]        Total       435311  93765 
[12/17 17:51:57    675s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:57    675s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:51:57    675s] [NR-eGR] Total length: 435311um, number of vias: 93765
[12/17 17:51:57    675s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:51:57    675s] (I)      == Layer wire length by net rule ==
[12/17 17:51:57    675s] (I)                     Default 
[12/17 17:51:57    675s] (I)      -----------------------
[12/17 17:51:57    675s] (I)       met1  (1H)        0um 
[12/17 17:51:57    675s] (I)       met2  (2V)   175228um 
[12/17 17:51:57    675s] (I)       met3  (3H)   181143um 
[12/17 17:51:57    675s] (I)       met4  (4V)    47232um 
[12/17 17:51:57    675s] (I)       met5  (5H)    31707um 
[12/17 17:51:57    675s] (I)      -----------------------
[12/17 17:51:57    675s] (I)             Total  435311um 
[12/17 17:51:57    675s] (I)      == Layer via count by net rule ==
[12/17 17:51:57    675s] (I)                    Default 
[12/17 17:51:57    675s] (I)      ----------------------
[12/17 17:51:57    675s] (I)       met1  (1H)     36726 
[12/17 17:51:57    675s] (I)       met2  (2V)     46496 
[12/17 17:51:57    675s] (I)       met3  (3H)      5808 
[12/17 17:51:57    675s] (I)       met4  (4V)      4735 
[12/17 17:51:57    675s] (I)       met5  (5H)         0 
[12/17 17:51:57    675s] (I)      ----------------------
[12/17 17:51:57    675s] (I)             Total    93765 
[12/17 17:51:57    675s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.04 sec, Curr Mem: 4.03 MB )
[12/17 17:51:57    675s] eee: RC Grid Memory freed=37500
[12/17 17:51:57    675s] (I)      Global routing data unavailable, rerun eGR
[12/17 17:51:57    675s] (I)      Initializing eGR engine (regular)
[12/17 17:51:57    675s] Set min layer with default ( 2 )
[12/17 17:51:57    675s] Set max layer with default ( 127 )
[12/17 17:51:57    675s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:57    675s] Min route layer (adjusted) = 2
[12/17 17:51:57    675s] Max route layer (adjusted) = 5
[12/17 17:51:57    675s] Early Global Route wiring runtime: 0.09 seconds, mem = 4389.7M
[12/17 17:51:57    675s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.300, REAL:0.089, MEM:4389.7M, EPOCH TIME: 1734454317.482856
[12/17 17:51:57    675s] 0 delay mode for cte disabled.
[12/17 17:51:57    675s] SKP cleared!
[12/17 17:51:57    675s] 
[12/17 17:51:57    675s] *** Finished incrementalPlace (cpu=0:00:31.8, real=0:00:10.0)***
[12/17 17:51:57    675s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4181.7M, EPOCH TIME: 1734454317.497947
[12/17 17:51:57    675s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4181.7M, EPOCH TIME: 1734454317.498000
[12/17 17:51:57    675s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4181.7M, EPOCH TIME: 1734454317.500189
[12/17 17:51:57    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] Cell fpga_top LLGs are deleted
[12/17 17:51:57    675s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:57    675s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4173.7M, EPOCH TIME: 1734454317.503055
[12/17 17:51:57    675s] Start to check current routing status for nets...
[12/17 17:51:57    675s] All nets are already routed correctly.
[12/17 17:51:57    675s] End to check current routing status for nets (mem=4173.7M)
[12/17 17:51:57    675s] Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
[12/17 17:51:57    675s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:51:57    675s] RC Extraction called in multi-corner(1) mode.
[12/17 17:51:57    675s] RCMode: PreRoute
[12/17 17:51:57    675s]       RC Corner Indexes            0   
[12/17 17:51:57    675s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:51:57    675s] Resistance Scaling Factor    : 1.00000 
[12/17 17:51:57    675s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:51:57    675s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:51:57    675s] Shrink Factor                : 1.00000
[12/17 17:51:57    675s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:51:57    675s] Using Quantus QRC technology file ...
[12/17 17:51:57    675s] eee: Trim Metal Layers: { }
[12/17 17:51:57    675s] eee: RC Grid Memory allocated=37500
[12/17 17:51:57    675s] eee: LayerId=1 widthSet size=1
[12/17 17:51:57    675s] eee: LayerId=2 widthSet size=1
[12/17 17:51:57    675s] eee: LayerId=3 widthSet size=1
[12/17 17:51:57    675s] eee: LayerId=4 widthSet size=1
[12/17 17:51:57    675s] eee: LayerId=5 widthSet size=1
[12/17 17:51:57    675s] eee: Total RC Grid memory=37500
[12/17 17:51:57    675s] Updating RC grid for preRoute extraction ...
[12/17 17:51:57    675s] eee: Metal Layers Info:
[12/17 17:51:57    675s] eee: L: met1 met2 met3 met4 met5
[12/17 17:51:57    675s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:51:57    675s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:51:57    675s] eee: pegSigSF=1.070000
[12/17 17:51:57    675s] Initializing multi-corner resistance tables ...
[12/17 17:51:57    675s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:51:57    675s] eee: l=2 avDens=0.082441 usedTrk=2631.053008 availTrk=31914.507098 sigTrk=2631.053008
[12/17 17:51:57    675s] eee: l=3 avDens=0.139463 usedTrk=2727.565320 availTrk=19557.693736 sigTrk=2727.565320
[12/17 17:51:57    675s] eee: l=4 avDens=0.061911 usedTrk=1123.595229 availTrk=18148.512494 sigTrk=1123.595229
[12/17 17:51:57    675s] eee: l=5 avDens=0.188945 usedTrk=729.108003 availTrk=3858.829379 sigTrk=729.108003
[12/17 17:51:57    675s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:51:57    675s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:51:57    675s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347450 uaWl=1.000000 uaWlH=0.181300 aWlH=0.000000 lMod=0 pMax=0.850100 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:51:57    675s] eee: NetCapCache creation started. (Current Mem: 4173.723M) 
[12/17 17:51:57    676s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4173.723M) 
[12/17 17:51:57    676s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4173.723M)
[12/17 17:51:57    676s] Compute RC Scale Done ...
[12/17 17:51:57    676s] **optDesign ... cpu = 0:00:55, real = 0:00:27, mem = 2660.4M, totSessionCpu=0:11:16 **
[12/17 17:51:58    676s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:51:58    676s] #################################################################################
[12/17 17:51:58    676s] # Design Stage: PreRoute
[12/17 17:51:58    676s] # Design Name: fpga_top
[12/17 17:51:58    676s] # Design Mode: 130nm
[12/17 17:51:58    676s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:51:58    676s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:51:58    676s] # Signoff Settings: SI Off 
[12/17 17:51:58    676s] #################################################################################
[12/17 17:51:58    676s] Topological Sorting (REAL = 0:00:00.0, MEM = 4157.9M, InitMEM = 4157.9M)
[12/17 17:51:58    677s] Calculate delays in BcWc mode...
[12/17 17:51:58    677s] Start delay calculation (fullDC) (8 T). (MEM=4162.92)
[12/17 17:51:58    677s] End AAE Lib Interpolated Model. (MEM=4174.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:51:58    679s] Total number of fetched objects 14097
[12/17 17:51:58    679s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:51:58    679s] End delay calculation. (MEM=4594 CPU=0:00:02.3 REAL=0:00:00.0)
[12/17 17:51:58    679s] End delay calculation (fullDC). (MEM=4594 CPU=0:00:02.7 REAL=0:00:00.0)
[12/17 17:51:58    679s] *** CDM Built up (cpu=0:00:03.2  real=0:00:00.0  mem= 4594.0M) ***
[12/17 17:51:58    680s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:36.0/0:00:11.5 (3.1), totSession cpu/real = 0:11:20.1/1:44:16.8 (0.1), mem = 4594.0M
[12/17 17:51:58    680s] 
[12/17 17:51:58    680s] =============================================================================================
[12/17 17:51:58    680s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         22.33-s094_1
[12/17 17:51:58    680s] =============================================================================================
[12/17 17:51:58    680s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:51:58    680s] ---------------------------------------------------------------------------------------------
[12/17 17:51:58    680s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:51:58    680s] [ RefinePlace            ]      1   0:00:00.8  (   7.4 % )     0:00:00.8 /  0:00:01.4    1.6
[12/17 17:51:58    680s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[12/17 17:51:58    680s] [ ExtractRC              ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.4
[12/17 17:51:58    680s] [ FullDelayCalc          ]      1   0:00:00.6  (   5.4 % )     0:00:00.6 /  0:00:03.2    5.2
[12/17 17:51:58    680s] [ TimingUpdate           ]      4   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.8    3.9
[12/17 17:51:58    680s] [ MISC                   ]          0:00:09.7  (  84.5 % )     0:00:09.7 /  0:00:30.5    3.1
[12/17 17:51:58    680s] ---------------------------------------------------------------------------------------------
[12/17 17:51:58    680s]  IncrReplace #1 TOTAL               0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:36.0    3.1
[12/17 17:51:58    680s] ---------------------------------------------------------------------------------------------
[12/17 17:51:58    680s] 
[12/17 17:51:58    680s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/17 17:51:58    680s] *** Timing Is met
[12/17 17:51:58    680s] *** Check timing (0:00:00.0)
[12/17 17:51:58    680s] *** Timing Is met
[12/17 17:51:58    680s] *** Check timing (0:00:00.0)
[12/17 17:51:59    680s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/17 17:51:59    680s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:51:59    680s] Info: 39 io nets excluded
[12/17 17:51:59    680s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:51:59    680s] ### Creating LA Mngr. totSessionCpu=0:11:20 mem=4626.0M
[12/17 17:51:59    680s] ### Creating LA Mngr, finished. totSessionCpu=0:11:20 mem=4626.0M
[12/17 17:51:59    680s] Cell fpga_top LLGs are deleted
[12/17 17:51:59    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4722.0M, EPOCH TIME: 1734454319.086327
[12/17 17:51:59    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4722.0M, EPOCH TIME: 1734454319.086660
[12/17 17:51:59    680s] Max number of tech site patterns supported in site array is 256.
[12/17 17:51:59    680s] Core basic site is 18T
[12/17 17:51:59    680s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:51:59    680s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:51:59    680s] Fast DP-INIT is on for default
[12/17 17:51:59    680s] Atter site array init, number of instance map data is 0.
[12/17 17:51:59    680s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.016, REAL:0.011, MEM:4754.0M, EPOCH TIME: 1734454319.097832
[12/17 17:51:59    680s] 
[12/17 17:51:59    680s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:59    680s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.019, REAL:0.014, MEM:4754.0M, EPOCH TIME: 1734454319.100472
[12/17 17:51:59    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] [oiPhyDebug] optDemand 1727557538200.00, spDemand 234693538200.00.
[12/17 17:51:59    680s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12321
[12/17 17:51:59    680s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:51:59    680s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:20 mem=4754.0M
[12/17 17:51:59    680s] OPERPROF: Starting DPlace-Init at level 1, MEM:4754.0M, EPOCH TIME: 1734454319.104537
[12/17 17:51:59    680s] Processing tracks to init pin-track alignment.
[12/17 17:51:59    680s] z: 2, totalTracks: 1
[12/17 17:51:59    680s] z: 4, totalTracks: 1
[12/17 17:51:59    680s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:51:59    680s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4754.0M, EPOCH TIME: 1734454319.108688
[12/17 17:51:59    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    680s] 
[12/17 17:51:59    680s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:59    680s] OPERPROF:     Starting CMU at level 3, MEM:4754.0M, EPOCH TIME: 1734454319.112505
[12/17 17:51:59    680s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4754.0M, EPOCH TIME: 1734454319.113010
[12/17 17:51:59    680s] 
[12/17 17:51:59    680s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:51:59    680s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4754.0M, EPOCH TIME: 1734454319.114012
[12/17 17:51:59    680s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4754.0M, EPOCH TIME: 1734454319.114053
[12/17 17:51:59    680s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4754.0M, EPOCH TIME: 1734454319.114228
[12/17 17:51:59    680s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4754.0MB).
[12/17 17:51:59    680s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:4754.0M, EPOCH TIME: 1734454319.115352
[12/17 17:51:59    680s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:51:59    680s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12321
[12/17 17:51:59    680s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:21 mem=4754.0M
[12/17 17:51:59    680s] Begin: Area Reclaim Optimization
[12/17 17:51:59    680s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:20.5/1:44:17.2 (0.1), mem = 4754.0M
[12/17 17:51:59    680s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.8
[12/17 17:51:59    680s] 
[12/17 17:51:59    680s] Active Setup views: VIEW_SETUP 
[12/17 17:51:59    680s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12321
[12/17 17:51:59    680s] ### Creating RouteCongInterface, started
[12/17 17:51:59    680s] 
[12/17 17:51:59    680s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:51:59    680s] 
[12/17 17:51:59    680s] #optDebug: {0, 1.000}
[12/17 17:51:59    680s] ### Creating RouteCongInterface, finished
[12/17 17:51:59    680s] {MG  {4 0 49 0.690148} }
[12/17 17:51:59    680s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4754.0M, EPOCH TIME: 1734454319.225022
[12/17 17:51:59    680s] Found 0 hard placement blockage before merging.
[12/17 17:51:59    680s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4754.0M, EPOCH TIME: 1734454319.225197
[12/17 17:51:59    680s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.89
[12/17 17:51:59    680s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:59    680s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:51:59    680s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:59    680s] |   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4754.0M|
[12/17 17:51:59    680s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:51:59    680s] |   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
[12/17 17:51:59    681s] |   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
[12/17 17:51:59    682s] |   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
[12/17 17:51:59    682s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:51:59    682s] #optDebug: RTR_SNLTF <10.0000 6.6600> <66.6000> 
[12/17 17:51:59    682s] |   61.89%|        0|   0.000|   0.000|   0:00:00.0| 4754.0M|
[12/17 17:51:59    682s] +---------+---------+--------+--------+------------+--------+
[12/17 17:51:59    682s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 61.89
[12/17 17:51:59    682s] 
[12/17 17:51:59    682s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/17 17:51:59    682s] --------------------------------------------------------------
[12/17 17:51:59    682s] |                                   | Total     | Sequential |
[12/17 17:51:59    682s] --------------------------------------------------------------
[12/17 17:51:59    682s] | Num insts resized                 |       0  |       0    |
[12/17 17:51:59    682s] | Num insts undone                  |       0  |       0    |
[12/17 17:51:59    682s] | Num insts Downsized               |       0  |       0    |
[12/17 17:51:59    682s] | Num insts Samesized               |       0  |       0    |
[12/17 17:51:59    682s] | Num insts Upsized                 |       0  |       0    |
[12/17 17:51:59    682s] | Num multiple commits+uncommits    |       0  |       -    |
[12/17 17:51:59    682s] --------------------------------------------------------------
[12/17 17:51:59    682s] Bottom Preferred Layer:
[12/17 17:51:59    682s]     None
[12/17 17:51:59    682s] Via Pillar Rule:
[12/17 17:51:59    682s]     None
[12/17 17:51:59    682s] 
[12/17 17:51:59    682s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/17 17:51:59    682s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:00.0) **
[12/17 17:51:59    682s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4754.0M, EPOCH TIME: 1734454319.599060
[12/17 17:51:59    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:51:59    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.008, MEM:4550.0M, EPOCH TIME: 1734454319.607221
[12/17 17:51:59    682s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4550.0M, EPOCH TIME: 1734454319.610626
[12/17 17:51:59    682s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4550.0M, EPOCH TIME: 1734454319.610699
[12/17 17:51:59    682s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4550.0M, EPOCH TIME: 1734454319.615203
[12/17 17:51:59    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] 
[12/17 17:51:59    682s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:59    682s] OPERPROF:       Starting CMU at level 4, MEM:4550.0M, EPOCH TIME: 1734454319.619210
[12/17 17:51:59    682s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:4550.0M, EPOCH TIME: 1734454319.619733
[12/17 17:51:59    682s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.007, REAL:0.006, MEM:4550.0M, EPOCH TIME: 1734454319.620735
[12/17 17:51:59    682s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4550.0M, EPOCH TIME: 1734454319.620776
[12/17 17:51:59    682s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.001, REAL:0.000, MEM:4550.0M, EPOCH TIME: 1734454319.621192
[12/17 17:51:59    682s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4550.0M, EPOCH TIME: 1734454319.622260
[12/17 17:51:59    682s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4550.0M, EPOCH TIME: 1734454319.622368
[12/17 17:51:59    682s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.012, MEM:4550.0M, EPOCH TIME: 1734454319.622443
[12/17 17:51:59    682s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.012, MEM:4550.0M, EPOCH TIME: 1734454319.622471
[12/17 17:51:59    682s] TDRefine: refinePlace mode is spiral
[12/17 17:51:59    682s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.4
[12/17 17:51:59    682s] OPERPROF: Starting Refine-Place at level 1, MEM:4550.0M, EPOCH TIME: 1734454319.622543
[12/17 17:51:59    682s] *** Starting refinePlace (0:11:22 mem=4550.0M) ***
[12/17 17:51:59    682s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:51:59    682s] 
[12/17 17:51:59    682s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:51:59    682s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:51:59    682s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:59    682s] Set min layer with default ( 2 )
[12/17 17:51:59    682s] Set max layer with default ( 127 )
[12/17 17:51:59    682s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:59    682s] Min route layer (adjusted) = 2
[12/17 17:51:59    682s] Max route layer (adjusted) = 5
[12/17 17:51:59    682s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:59    682s] Set min layer with default ( 2 )
[12/17 17:51:59    682s] Set max layer with default ( 127 )
[12/17 17:51:59    682s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:59    682s] Min route layer (adjusted) = 2
[12/17 17:51:59    682s] Max route layer (adjusted) = 5
[12/17 17:51:59    682s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4550.0M, EPOCH TIME: 1734454319.634876
[12/17 17:51:59    682s] Starting refinePlace ...
[12/17 17:51:59    682s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:51:59    682s] Set min layer with default ( 2 )
[12/17 17:51:59    682s] Set max layer with default ( 127 )
[12/17 17:51:59    682s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:51:59    682s] Min route layer (adjusted) = 2
[12/17 17:51:59    682s] Max route layer (adjusted) = 5
[12/17 17:51:59    682s] One DDP V2 for no tweak run.
[12/17 17:51:59    682s] 
[12/17 17:51:59    682s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:51:59    682s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:51:59    682s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 17:51:59    682s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:51:59    682s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=4518.0MB) @(0:11:22 - 0:11:23).
[12/17 17:51:59    682s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:51:59    682s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4518.0MB
[12/17 17:51:59    682s] Statistics of distance of Instance movement in refine placement:
[12/17 17:51:59    682s]   maximum (X+Y) =         0.00 um
[12/17 17:51:59    682s]   mean    (X+Y) =         0.00 um
[12/17 17:51:59    682s] Summary Report:
[12/17 17:51:59    682s] Instances move: 0 (out of 12269 movable)
[12/17 17:51:59    682s] Instances flipped: 0
[12/17 17:51:59    682s] Mean displacement: 0.00 um
[12/17 17:51:59    682s] Max displacement: 0.00 um 
[12/17 17:51:59    682s] Total instances moved : 0
[12/17 17:51:59    682s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.553, REAL:0.276, MEM:4518.0M, EPOCH TIME: 1734454319.911308
[12/17 17:51:59    682s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:51:59    682s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4518.0MB
[12/17 17:51:59    682s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4518.0MB) @(0:11:22 - 0:11:23).
[12/17 17:51:59    682s] *** Finished refinePlace (0:11:23 mem=4518.0M) ***
[12/17 17:51:59    682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.4
[12/17 17:51:59    682s] OPERPROF: Finished Refine-Place at level 1, CPU:0.569, REAL:0.293, MEM:4518.0M, EPOCH TIME: 1734454319.915258
[12/17 17:51:59    682s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4518.0M, EPOCH TIME: 1734454319.962249
[12/17 17:51:59    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:51:59    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:51:59    682s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.017, MEM:4550.0M, EPOCH TIME: 1734454319.979270
[12/17 17:51:59    682s] *** maximum move = 0.00 um ***
[12/17 17:51:59    682s] *** Finished re-routing un-routed nets (4550.0M) ***
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[8].
[12/17 17:52:00    682s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[12/17 17:52:00    682s] OPERPROF: Starting DPlace-Init at level 1, MEM:4702.6M, EPOCH TIME: 1734454320.008614
[12/17 17:52:00    682s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4702.6M, EPOCH TIME: 1734454320.013262
[12/17 17:52:00    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    682s] 
[12/17 17:52:00    682s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:00    682s] OPERPROF:     Starting CMU at level 3, MEM:4702.6M, EPOCH TIME: 1734454320.017405
[12/17 17:52:00    682s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4702.6M, EPOCH TIME: 1734454320.017923
[12/17 17:52:00    682s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.006, MEM:4702.6M, EPOCH TIME: 1734454320.018919
[12/17 17:52:00    682s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4702.6M, EPOCH TIME: 1734454320.018961
[12/17 17:52:00    682s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4702.6M, EPOCH TIME: 1734454320.019097
[12/17 17:52:00    682s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4702.6M, EPOCH TIME: 1734454320.020179
[12/17 17:52:00    682s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4702.6M, EPOCH TIME: 1734454320.020300
[12/17 17:52:00    682s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.012, MEM:4702.6M, EPOCH TIME: 1734454320.020379
[12/17 17:52:00    682s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:00    682s] 
[12/17 17:52:00    682s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=4702.6M) ***
[12/17 17:52:00    682s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:52:00    682s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 12321
[12/17 17:52:00    682s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.8
[12/17 17:52:00    682s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:00.9 (2.6), totSession cpu/real = 0:11:22.9/1:44:18.1 (0.1), mem = 4702.6M
[12/17 17:52:00    682s] 
[12/17 17:52:00    682s] =============================================================================================
[12/17 17:52:00    682s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             22.33-s094_1
[12/17 17:52:00    682s] =============================================================================================
[12/17 17:52:00    682s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:00    682s] ---------------------------------------------------------------------------------------------
[12/17 17:52:00    682s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.1    1.2
[12/17 17:52:00    682s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    682s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:52:00    682s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 17:52:00    682s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    682s] [ OptimizationStep       ]      1   0:00:00.1  (  12.1 % )     0:00:00.3 /  0:00:01.4    4.6
[12/17 17:52:00    682s] [ OptSingleIteration     ]      4   0:00:00.0  (   2.1 % )     0:00:00.2 /  0:00:01.3    6.9
[12/17 17:52:00    682s] [ OptGetWeight           ]     50   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    682s] [ OptEval                ]     50   0:00:00.2  (  17.5 % )     0:00:00.2 /  0:00:01.2    7.8
[12/17 17:52:00    682s] [ OptCommit              ]     50   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    682s] [ PostCommitDelayUpdate  ]     50   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    682s] [ RefinePlace            ]      1   0:00:00.5  (  49.7 % )     0:00:00.5 /  0:00:00.8    1.8
[12/17 17:52:00    682s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    682s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:52:00    682s] ---------------------------------------------------------------------------------------------
[12/17 17:52:00    682s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:02.4    2.6
[12/17 17:52:00    682s] ---------------------------------------------------------------------------------------------
[12/17 17:52:00    682s] 
[12/17 17:52:00    682s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12321
[12/17 17:52:00    682s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4574.6M, EPOCH TIME: 1734454320.054789
[12/17 17:52:00    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    682s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.009, MEM:4161.6M, EPOCH TIME: 1734454320.063946
[12/17 17:52:00    682s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=4161.62M, totSessionCpu=0:11:23).
[12/17 17:52:00    683s] **INFO: Flow update: Design timing is met.
[12/17 17:52:00    683s] Begin: GigaOpt postEco DRV Optimization
[12/17 17:52:00    683s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[12/17 17:52:00    683s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:23.0/1:44:18.2 (0.1), mem = 4161.6M
[12/17 17:52:00    683s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:52:00    683s] Info: 39 io nets excluded
[12/17 17:52:00    683s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:52:00    683s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.9
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] Active Setup views: VIEW_SETUP 
[12/17 17:52:00    683s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4161.6M, EPOCH TIME: 1734454320.201697
[12/17 17:52:00    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:00    683s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4161.6M, EPOCH TIME: 1734454320.206734
[12/17 17:52:00    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] [oiPhyDebug] optDemand 1727557538200.00, spDemand 234693538200.00.
[12/17 17:52:00    683s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12321
[12/17 17:52:00    683s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:52:00    683s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:23 mem=4161.6M
[12/17 17:52:00    683s] OPERPROF: Starting DPlace-Init at level 1, MEM:4161.6M, EPOCH TIME: 1734454320.210577
[12/17 17:52:00    683s] Processing tracks to init pin-track alignment.
[12/17 17:52:00    683s] z: 2, totalTracks: 1
[12/17 17:52:00    683s] z: 4, totalTracks: 1
[12/17 17:52:00    683s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:00    683s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4161.6M, EPOCH TIME: 1734454320.214552
[12/17 17:52:00    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:00    683s] OPERPROF:     Starting CMU at level 3, MEM:4161.6M, EPOCH TIME: 1734454320.218274
[12/17 17:52:00    683s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:4161.6M, EPOCH TIME: 1734454320.218797
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:00    683s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4161.6M, EPOCH TIME: 1734454320.219790
[12/17 17:52:00    683s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4161.6M, EPOCH TIME: 1734454320.219832
[12/17 17:52:00    683s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4161.6M, EPOCH TIME: 1734454320.220020
[12/17 17:52:00    683s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4161.6MB).
[12/17 17:52:00    683s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:4161.6M, EPOCH TIME: 1734454320.221143
[12/17 17:52:00    683s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:00    683s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12321
[12/17 17:52:00    683s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:23 mem=4161.6M
[12/17 17:52:00    683s] ### Creating RouteCongInterface, started
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] #optDebug: {0, 1.000}
[12/17 17:52:00    683s] ### Creating RouteCongInterface, finished
[12/17 17:52:00    683s] {MG  {4 0 49 0.690148} }
[12/17 17:52:00    683s] AoF 9812.4550um
[12/17 17:52:00    683s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:52:00    683s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 17:52:00    683s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:52:00    683s] [GPS-DRV] setupTNSCost  : 1
[12/17 17:52:00    683s] [GPS-DRV] maxIter       : 3
[12/17 17:52:00    683s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 17:52:00    683s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:52:00    683s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:52:00    683s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:52:00    683s] [GPS-DRV] maxLocalDensity: 0.98
[12/17 17:52:00    683s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:52:00    683s] [GPS-DRV] Dflt RT Characteristic Length 6761.32um AoF 9812.45um x 1
[12/17 17:52:00    683s] [GPS-DRV] All active and enabled setup views
[12/17 17:52:00    683s] [GPS-DRV]     VIEW_SETUP
[12/17 17:52:00    683s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:52:00    683s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:52:00    683s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:52:00    683s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/17 17:52:00    683s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:52:00    683s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4551.3M, EPOCH TIME: 1734454320.472144
[12/17 17:52:00    683s] Found 0 hard placement blockage before merging.
[12/17 17:52:00    683s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4551.3M, EPOCH TIME: 1734454320.472281
[12/17 17:52:00    683s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/17 17:52:00    683s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:52:00    683s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:52:00    683s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 17:52:00    683s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:52:00    683s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 17:52:00    683s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:52:00    683s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:52:00    683s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 17:52:00    683s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:52:00    683s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  4551.3M|
[12/17 17:52:00    683s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] ###############################################################################
[12/17 17:52:00    683s] #
[12/17 17:52:00    683s] #  Large fanout net report:  
[12/17 17:52:00    683s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:52:00    683s] #     - current density: 61.89
[12/17 17:52:00    683s] #
[12/17 17:52:00    683s] #  List of high fanout nets:
[12/17 17:52:00    683s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:52:00    683s] #                   - multi-driver net with 2 drivers
[12/17 17:52:00    683s] #                   - Ignored for optimization
[12/17 17:52:00    683s] #
[12/17 17:52:00    683s] ###############################################################################
[12/17 17:52:00    683s] Bottom Preferred Layer:
[12/17 17:52:00    683s]     None
[12/17 17:52:00    683s] Via Pillar Rule:
[12/17 17:52:00    683s]     None
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] =======================================================================
[12/17 17:52:00    683s]                 Reasons for remaining drv violations
[12/17 17:52:00    683s] =======================================================================
[12/17 17:52:00    683s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] MultiBuffering failure reasons
[12/17 17:52:00    683s] ------------------------------------------------
[12/17 17:52:00    683s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4551.3M) ***
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:52:00    683s] Total-nets :: 12385, Stn-nets :: 32, ratio :: 0.258377 %, Total-len 438669, Stn-len 3357.34
[12/17 17:52:00    683s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12321
[12/17 17:52:00    683s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4423.3M, EPOCH TIME: 1734454320.587037
[12/17 17:52:00    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:00    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.009, MEM:4162.3M, EPOCH TIME: 1734454320.595690
[12/17 17:52:00    683s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.9
[12/17 17:52:00    683s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.8), totSession cpu/real = 0:11:23.8/1:44:18.6 (0.1), mem = 4162.3M
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] =============================================================================================
[12/17 17:52:00    683s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              22.33-s094_1
[12/17 17:52:00    683s] =============================================================================================
[12/17 17:52:00    683s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:00    683s] ---------------------------------------------------------------------------------------------
[12/17 17:52:00    683s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 17:52:00    683s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.1    1.9
[12/17 17:52:00    683s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 17:52:00    683s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 17:52:00    683s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.9
[12/17 17:52:00    683s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    5.5
[12/17 17:52:00    683s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:00    683s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:52:00    683s] [ MISC                   ]          0:00:00.3  (  63.7 % )     0:00:00.3 /  0:00:00.6    1.9
[12/17 17:52:00    683s] ---------------------------------------------------------------------------------------------
[12/17 17:52:00    683s]  DrvOpt #4 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.8    1.8
[12/17 17:52:00    683s] ---------------------------------------------------------------------------------------------
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] End: GigaOpt postEco DRV Optimization
[12/17 17:52:00    683s] **INFO: Flow update: Design timing is met.
[12/17 17:52:00    683s] Running refinePlace -preserveRouting true -hardFence false
[12/17 17:52:00    683s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4162.3M, EPOCH TIME: 1734454320.601469
[12/17 17:52:00    683s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4162.3M, EPOCH TIME: 1734454320.601530
[12/17 17:52:00    683s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4162.3M, EPOCH TIME: 1734454320.601586
[12/17 17:52:00    683s] Processing tracks to init pin-track alignment.
[12/17 17:52:00    683s] z: 2, totalTracks: 1
[12/17 17:52:00    683s] z: 4, totalTracks: 1
[12/17 17:52:00    683s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:00    683s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4162.3M, EPOCH TIME: 1734454320.606455
[12/17 17:52:00    683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:00    683s] OPERPROF:         Starting CMU at level 5, MEM:4162.3M, EPOCH TIME: 1734454320.610443
[12/17 17:52:00    683s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:4162.3M, EPOCH TIME: 1734454320.610953
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:00    683s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:4162.3M, EPOCH TIME: 1734454320.611955
[12/17 17:52:00    683s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4162.3M, EPOCH TIME: 1734454320.611996
[12/17 17:52:00    683s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4162.3M, EPOCH TIME: 1734454320.612174
[12/17 17:52:00    683s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4162.3MB).
[12/17 17:52:00    683s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.012, MEM:4162.3M, EPOCH TIME: 1734454320.613308
[12/17 17:52:00    683s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.012, MEM:4162.3M, EPOCH TIME: 1734454320.613335
[12/17 17:52:00    683s] TDRefine: refinePlace mode is spiral
[12/17 17:52:00    683s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.5
[12/17 17:52:00    683s] OPERPROF:   Starting Refine-Place at level 2, MEM:4162.3M, EPOCH TIME: 1734454320.613383
[12/17 17:52:00    683s] *** Starting refinePlace (0:11:24 mem=4162.3M) ***
[12/17 17:52:00    683s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:00    683s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:00    683s] Set min layer with default ( 2 )
[12/17 17:52:00    683s] Set max layer with default ( 127 )
[12/17 17:52:00    683s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:00    683s] Min route layer (adjusted) = 2
[12/17 17:52:00    683s] Max route layer (adjusted) = 5
[12/17 17:52:00    683s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:00    683s] Set min layer with default ( 2 )
[12/17 17:52:00    683s] Set max layer with default ( 127 )
[12/17 17:52:00    683s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:00    683s] Min route layer (adjusted) = 2
[12/17 17:52:00    683s] Max route layer (adjusted) = 5
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] Starting Small incrNP...
[12/17 17:52:00    683s] User Input Parameters:
[12/17 17:52:00    683s] - Congestion Driven    : Off
[12/17 17:52:00    683s] - Timing Driven        : Off
[12/17 17:52:00    683s] - Area-Violation Based : Off
[12/17 17:52:00    683s] - Start Rollback Level : -5
[12/17 17:52:00    683s] - Legalized            : On
[12/17 17:52:00    683s] - Window Based         : Off
[12/17 17:52:00    683s] - eDen incr mode       : Off
[12/17 17:52:00    683s] - Small incr mode      : On
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] OPERPROF:     Starting Report-Density-Map (exclude fixed instaces) at level 3, MEM:4162.3M, EPOCH TIME: 1734454320.627763
[12/17 17:52:00    683s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:4162.3M, EPOCH TIME: 1734454320.629139
[12/17 17:52:00    683s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.005, REAL:0.002, MEM:4162.3M, EPOCH TIME: 1734454320.631506
[12/17 17:52:00    683s] default core: bins with density > 0.750 =  8.89 % ( 8 / 90 )
[12/17 17:52:00    683s] Density distribution unevenness ratio = 6.843%
[12/17 17:52:00    683s] Density distribution unevenness ratio (U70) = 1.678%
[12/17 17:52:00    683s] Density distribution unevenness ratio (U80) = 0.000%
[12/17 17:52:00    683s] Density distribution unevenness ratio (U90) = 0.000%
[12/17 17:52:00    683s] OPERPROF:     Finished Report-Density-Map (exclude fixed instaces) at level 3, CPU:0.007, REAL:0.004, MEM:4162.3M, EPOCH TIME: 1734454320.631582
[12/17 17:52:00    683s] cost 0.777355, thresh 1.000000
[12/17 17:52:00    683s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4162.3M)
[12/17 17:52:00    683s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:52:00    683s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4162.3M, EPOCH TIME: 1734454320.631954
[12/17 17:52:00    683s] Starting refinePlace ...
[12/17 17:52:00    683s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:00    683s] Set min layer with default ( 2 )
[12/17 17:52:00    683s] Set max layer with default ( 127 )
[12/17 17:52:00    683s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:00    683s] Min route layer (adjusted) = 2
[12/17 17:52:00    683s] Max route layer (adjusted) = 5
[12/17 17:52:00    683s] One DDP V2 for no tweak run.
[12/17 17:52:00    683s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:00    683s] Set min layer with default ( 2 )
[12/17 17:52:00    683s] Set max layer with default ( 127 )
[12/17 17:52:00    683s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:00    683s] Min route layer (adjusted) = 2
[12/17 17:52:00    683s] Max route layer (adjusted) = 5
[12/17 17:52:00    683s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4274.3M, EPOCH TIME: 1734454320.651367
[12/17 17:52:00    683s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:52:00    683s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4274.3M, EPOCH TIME: 1734454320.651439
[12/17 17:52:00    683s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:4274.3M, EPOCH TIME: 1734454320.651618
[12/17 17:52:00    683s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4274.3M, EPOCH TIME: 1734454320.651660
[12/17 17:52:00    683s] DDP markSite nrRow 90 nrJob 90
[12/17 17:52:00    683s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4274.3M, EPOCH TIME: 1734454320.651858
[12/17 17:52:00    683s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:4274.3M, EPOCH TIME: 1734454320.651892
[12/17 17:52:00    683s]   Spread Effort: high, pre-route mode, useDDP on.
[12/17 17:52:00    683s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4162.3MB) @(0:11:24 - 0:11:24).
[12/17 17:52:00    683s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:00    683s] wireLenOptFixPriorityInst 0 inst fixed
[12/17 17:52:00    683s] 
[12/17 17:52:00    683s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:52:00    684s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:52:00    684s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 17:52:00    684s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:52:00    684s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4130.3MB) @(0:11:24 - 0:11:24).
[12/17 17:52:00    684s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:00    684s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4130.3MB
[12/17 17:52:00    684s] Statistics of distance of Instance movement in refine placement:
[12/17 17:52:00    684s]   maximum (X+Y) =         0.00 um
[12/17 17:52:00    684s]   mean    (X+Y) =         0.00 um
[12/17 17:52:00    684s] Summary Report:
[12/17 17:52:00    684s] Instances move: 0 (out of 12269 movable)
[12/17 17:52:00    684s] Instances flipped: 0
[12/17 17:52:00    684s] Mean displacement: 0.00 um
[12/17 17:52:00    684s] Max displacement: 0.00 um 
[12/17 17:52:00    684s] Total instances moved : 0
[12/17 17:52:00    684s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.597, REAL:0.314, MEM:4130.3M, EPOCH TIME: 1734454320.945605
[12/17 17:52:00    684s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:00    684s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4130.3MB
[12/17 17:52:00    684s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4130.3MB) @(0:11:24 - 0:11:24).
[12/17 17:52:00    684s] *** Finished refinePlace (0:11:24 mem=4130.3M) ***
[12/17 17:52:00    684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.5
[12/17 17:52:00    684s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.622, REAL:0.336, MEM:4130.3M, EPOCH TIME: 1734454320.949471
[12/17 17:52:00    684s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4130.3M, EPOCH TIME: 1734454320.949509
[12/17 17:52:00    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:00    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:00    684s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.032, REAL:0.010, MEM:4162.3M, EPOCH TIME: 1734454320.959512
[12/17 17:52:00    684s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.668, REAL:0.358, MEM:4162.3M, EPOCH TIME: 1734454320.959583
[12/17 17:52:00    684s] **INFO: Flow update: Design timing is met.
[12/17 17:52:00    684s] **INFO: Flow update: Design timing is met.
[12/17 17:52:00    684s] **INFO: Flow update: Design timing is met.
[12/17 17:52:00    684s] Register exp ratio and priority group on 0 nets on 13902 nets : 
[12/17 17:52:01    684s] 
[12/17 17:52:01    684s] Active setup views:
[12/17 17:52:01    684s]  VIEW_SETUP
[12/17 17:52:01    684s]   Dominating endpoints: 0
[12/17 17:52:01    684s]   Dominating TNS: -0.000
[12/17 17:52:01    684s] 
[12/17 17:52:01    684s] Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
[12/17 17:52:01    684s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:52:01    684s] RC Extraction called in multi-corner(1) mode.
[12/17 17:52:01    684s] RCMode: PreRoute
[12/17 17:52:01    684s]       RC Corner Indexes            0   
[12/17 17:52:01    684s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:52:01    684s] Resistance Scaling Factor    : 1.00000 
[12/17 17:52:01    684s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:52:01    684s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:52:01    684s] Shrink Factor                : 1.00000
[12/17 17:52:01    684s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:52:01    684s] Using Quantus QRC technology file ...
[12/17 17:52:01    684s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[12/17 17:52:01    684s] eee: Trim Metal Layers: { }
[12/17 17:52:01    684s] eee: LayerId=1 widthSet size=1
[12/17 17:52:01    684s] eee: LayerId=2 widthSet size=1
[12/17 17:52:01    684s] eee: LayerId=3 widthSet size=1
[12/17 17:52:01    684s] eee: LayerId=4 widthSet size=1
[12/17 17:52:01    684s] eee: LayerId=5 widthSet size=1
[12/17 17:52:01    684s] eee: Total RC Grid memory=37500
[12/17 17:52:01    684s] Skipped RC grid update for preRoute extraction.
[12/17 17:52:01    684s] eee: Metal Layers Info:
[12/17 17:52:01    684s] eee: L: met1 met2 met3 met4 met5
[12/17 17:52:01    684s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:01    684s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:01    684s] eee: pegSigSF=1.070000
[12/17 17:52:01    684s] Initializing multi-corner resistance tables ...
[12/17 17:52:01    684s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:52:01    684s] eee: l=2 avDens=0.082441 usedTrk=2631.053008 availTrk=31914.507098 sigTrk=2631.053008
[12/17 17:52:01    684s] eee: l=3 avDens=0.139463 usedTrk=2727.565320 availTrk=19557.693736 sigTrk=2727.565320
[12/17 17:52:01    684s] eee: l=4 avDens=0.061911 usedTrk=1123.595229 availTrk=18148.512494 sigTrk=1123.595229
[12/17 17:52:01    684s] eee: l=5 avDens=0.188945 usedTrk=729.108003 availTrk=3858.829379 sigTrk=729.108003
[12/17 17:52:01    684s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:01    684s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:52:01    684s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347450 uaWl=0.000000 uaWlH=0.181300 aWlH=0.000000 lMod=0 pMax=0.850100 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:52:01    684s] eee: NetCapCache creation started. (Current Mem: 4108.512M) 
[12/17 17:52:01    684s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4116.512M) 
[12/17 17:52:01    684s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4116.512M)
[12/17 17:52:01    684s] Skewing Data Summary (End_of_FINAL)
[12/17 17:52:01    684s] 
[12/17 17:52:01    684s] Skew summary for view VIEW_SETUP:
[12/17 17:52:01    684s] * Accumulated skew : count = 0
[12/17 17:52:01    684s] *     Internal use : count = 0
[12/17 17:52:01    684s] 
[12/17 17:52:01    684s] Starting delay calculation for Setup views
[12/17 17:52:01    684s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:52:01    684s] #################################################################################
[12/17 17:52:01    684s] # Design Stage: PreRoute
[12/17 17:52:01    684s] # Design Name: fpga_top
[12/17 17:52:01    684s] # Design Mode: 130nm
[12/17 17:52:01    684s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:52:01    684s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:52:01    684s] # Signoff Settings: SI Off 
[12/17 17:52:01    684s] #################################################################################
[12/17 17:52:01    685s] Topological Sorting (REAL = 0:00:00.0, MEM = 4148.6M, InitMEM = 4148.6M)
[12/17 17:52:01    685s] Calculate delays in BcWc mode...
[12/17 17:52:01    685s] Start delay calculation (fullDC) (8 T). (MEM=4153.66)
[12/17 17:52:01    685s] End AAE Lib Interpolated Model. (MEM=4165.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:01    688s] Total number of fetched objects 14097
[12/17 17:52:01    688s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:52:01    688s] End delay calculation. (MEM=4584.74 CPU=0:00:02.6 REAL=0:00:00.0)
[12/17 17:52:01    688s] End delay calculation (fullDC). (MEM=4584.74 CPU=0:00:02.9 REAL=0:00:00.0)
[12/17 17:52:01    688s] *** CDM Built up (cpu=0:00:03.5  real=0:00:00.0  mem= 4584.7M) ***
[12/17 17:52:02    688s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:11:29 mem=4584.7M)
[12/17 17:52:02    688s] OPTC: user 20.0
[12/17 17:52:02    688s] Running pre-eGR process
[12/17 17:52:02    688s] (I)      Initializing eGR engine (regular)
[12/17 17:52:02    688s] Set min layer with default ( 2 )
[12/17 17:52:02    688s] Set max layer with default ( 127 )
[12/17 17:52:02    688s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:02    688s] Min route layer (adjusted) = 2
[12/17 17:52:02    688s] Max route layer (adjusted) = 5
[12/17 17:52:02    688s] (I)      Initializing eGR engine (regular)
[12/17 17:52:02    688s] Set min layer with default ( 2 )
[12/17 17:52:02    688s] Set max layer with default ( 127 )
[12/17 17:52:02    688s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:02    688s] Min route layer (adjusted) = 2
[12/17 17:52:02    688s] Max route layer (adjusted) = 5
[12/17 17:52:02    688s] (I)      Started Early Global Route kernel ( Curr Mem: 3.86 MB )
[12/17 17:52:02    688s] (I)      Running eGR Regular flow
[12/17 17:52:02    688s] (I)      # wire layers (front) : 6
[12/17 17:52:02    688s] (I)      # wire layers (back)  : 0
[12/17 17:52:02    688s] (I)      min wire layer : 1
[12/17 17:52:02    688s] (I)      max wire layer : 5
[12/17 17:52:02    688s] (I)      # cut layers (front) : 5
[12/17 17:52:02    688s] (I)      # cut layers (back)  : 0
[12/17 17:52:02    688s] (I)      min cut layer : 1
[12/17 17:52:02    688s] (I)      max cut layer : 4
[12/17 17:52:02    688s] (I)      ============================= Layers ==============================
[12/17 17:52:02    688s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:02    688s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:02    688s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:02    688s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:02    688s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:02    688s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:02    688s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:02    688s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:02    688s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:02    688s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:02    688s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:02    688s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:02    688s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:02    688s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:02    688s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:02    688s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:02    688s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:02    688s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:02    688s] (I)      Started Import and model ( Curr Mem: 3.86 MB )
[12/17 17:52:02    688s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:02    688s] (I)      == Non-default Options ==
[12/17 17:52:02    688s] (I)      Build term to term wires                           : false
[12/17 17:52:02    688s] (I)      Maximum routing layer                              : 5
[12/17 17:52:02    688s] (I)      Top routing layer                                  : 5
[12/17 17:52:02    688s] (I)      Number of threads                                  : 8
[12/17 17:52:02    688s] (I)      Route tie net to shape                             : auto
[12/17 17:52:02    688s] (I)      Method to set GCell size                           : row
[12/17 17:52:02    688s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:02    688s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:02    688s] (I)      ============== Pin Summary ==============
[12/17 17:52:02    688s] (I)      +-------+--------+---------+------------+
[12/17 17:52:02    688s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:02    688s] (I)      +-------+--------+---------+------------+
[12/17 17:52:02    688s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:02    688s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:02    688s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:02    688s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:02    688s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:02    688s] (I)      +-------+--------+---------+------------+
[12/17 17:52:02    688s] (I)      Use row-based GCell size
[12/17 17:52:02    688s] (I)      Use row-based GCell align
[12/17 17:52:02    688s] (I)      layer 0 area = 83000
[12/17 17:52:02    688s] (I)      layer 1 area = 67600
[12/17 17:52:02    688s] (I)      layer 2 area = 240000
[12/17 17:52:02    688s] (I)      layer 3 area = 240000
[12/17 17:52:02    688s] (I)      layer 4 area = 4000000
[12/17 17:52:02    688s] (I)      GCell unit size   : 6660
[12/17 17:52:02    688s] (I)      GCell multiplier  : 1
[12/17 17:52:02    688s] (I)      GCell row height  : 6660
[12/17 17:52:02    688s] (I)      Actual row height : 6660
[12/17 17:52:02    688s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:02    688s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:02    688s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:02    688s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:02    688s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:02    688s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:02    688s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:02    688s] (I)      =============== Default via ===============
[12/17 17:52:02    688s] (I)      +---+------------------+------------------+
[12/17 17:52:02    688s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:52:02    688s] (I)      +---+------------------+------------------+
[12/17 17:52:02    688s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:52:02    688s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:52:02    688s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:52:02    688s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:52:02    688s] (I)      +---+------------------+------------------+
[12/17 17:52:02    688s] [NR-eGR] Read 4859 PG shapes
[12/17 17:52:02    688s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:02    688s] [NR-eGR] Read 0 other shapes
[12/17 17:52:02    688s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:02    688s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:52:02    688s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:52:02    688s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:02    688s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:02    688s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:02    688s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:02    688s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:02    688s] (I)      Custom ignore net properties:
[12/17 17:52:02    688s] (I)      1 : NotLegal
[12/17 17:52:02    688s] (I)      Default ignore net properties:
[12/17 17:52:02    688s] (I)      1 : Special
[12/17 17:52:02    688s] (I)      2 : Analog
[12/17 17:52:02    688s] (I)      3 : Fixed
[12/17 17:52:02    688s] (I)      4 : Skipped
[12/17 17:52:02    688s] (I)      5 : MixedSignal
[12/17 17:52:02    688s] (I)      Prerouted net properties:
[12/17 17:52:02    688s] (I)      1 : NotLegal
[12/17 17:52:02    688s] (I)      2 : Special
[12/17 17:52:02    688s] (I)      3 : Analog
[12/17 17:52:02    688s] (I)      4 : Fixed
[12/17 17:52:02    688s] (I)      5 : Skipped
[12/17 17:52:02    688s] (I)      6 : MixedSignal
[12/17 17:52:02    688s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:52:02    688s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:52:02    688s] [NR-eGR] Read 12385 nets ( ignored 0 )
[12/17 17:52:02    688s] (I)        Front-side 12385 ( ignored 0 )
[12/17 17:52:02    688s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:02    688s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:02    688s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:02    688s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:52:02    688s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:52:02    688s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:52:02    688s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:52:02    688s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:52:02    688s] (I)      Number of ignored nets                =      0
[12/17 17:52:02    688s] (I)      Number of connected nets              =      0
[12/17 17:52:02    688s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:52:02    688s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:02    688s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:02    688s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:02    688s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:02    688s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:02    688s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:02    688s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:52:02    688s] (I)      Ndr track 0 does not exist
[12/17 17:52:02    688s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:02    688s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:02    688s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:02    688s] (I)      Site width          :   110  (dbu)
[12/17 17:52:02    688s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:02    688s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:02    688s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:02    688s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:02    688s] (I)      Grid                :   240   235     5
[12/17 17:52:02    688s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:02    688s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:02    688s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:02    688s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:02    688s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:02    688s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:02    688s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:02    688s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:02    688s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:02    688s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:02    688s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:02    688s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:02    688s] (I)      --------------------------------------------------------
[12/17 17:52:02    688s] 
[12/17 17:52:02    688s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:02    688s] [NR-eGR] Rule id: 0  Nets: 12353
[12/17 17:52:02    688s] [NR-eGR] ========================================
[12/17 17:52:02    688s] [NR-eGR] 
[12/17 17:52:02    688s] (I)      ======== NDR :  =========
[12/17 17:52:02    688s] (I)      +--------------+--------+
[12/17 17:52:02    688s] (I)      |           ID |      0 |
[12/17 17:52:02    688s] (I)      |         Name |        |
[12/17 17:52:02    688s] (I)      |      Default |    yes |
[12/17 17:52:02    688s] (I)      |  Clk Special |     no |
[12/17 17:52:02    688s] (I)      | Hard spacing |     no |
[12/17 17:52:02    688s] (I)      |    NDR track | (none) |
[12/17 17:52:02    688s] (I)      |      NDR via | (none) |
[12/17 17:52:02    688s] (I)      |  Extra space |      0 |
[12/17 17:52:02    688s] (I)      |      Shields |      0 |
[12/17 17:52:02    688s] (I)      |   Demand (H) |      1 |
[12/17 17:52:02    688s] (I)      |   Demand (V) |      1 |
[12/17 17:52:02    688s] (I)      |        #Nets |  12353 |
[12/17 17:52:02    688s] (I)      +--------------+--------+
[12/17 17:52:02    688s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:02    688s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:02    688s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:02    688s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:02    688s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:02    688s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:02    688s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:02    688s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:02    688s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:02    688s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:02    688s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:02    688s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:02    688s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:02    688s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:52:02    688s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:52:02    688s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:52:02    688s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:52:02    688s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:02    688s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 3.90 MB )
[12/17 17:52:02    688s] (I)      Reset routing kernel
[12/17 17:52:02    688s] (I)      Started Global Routing ( Curr Mem: 3.90 MB )
[12/17 17:52:02    688s] (I)      totalPins=37005  totalGlobalPin=30330 (81.96%)
[12/17 17:52:02    688s] (I)      ================= Net Group Info =================
[12/17 17:52:02    688s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:02    688s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:02    688s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:02    688s] (I)      |  1 |          12353 |      met2(2) |   met5(5) |
[12/17 17:52:02    688s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:02    688s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:52:02    688s] (I)      total 2D Demand : 3583 = (0 H, 3583 V)
[12/17 17:52:02    688s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:02    688s] [NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[12/17 17:52:02    688s] (I)      
[12/17 17:52:02    688s] (I)      ============  Phase 1a Route ============
[12/17 17:52:02    688s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 74
[12/17 17:52:02    688s] (I)      Usage: 59721 = (30616 H, 29105 V) = (8.85% H, 4.44% V) = (2.039e+05um H, 1.938e+05um V)
[12/17 17:52:02    688s] (I)      
[12/17 17:52:02    688s] (I)      ============  Phase 1b Route ============
[12/17 17:52:02    689s] (I)      Usage: 59763 = (30626 H, 29137 V) = (8.85% H, 4.44% V) = (2.040e+05um H, 1.941e+05um V)
[12/17 17:52:02    689s] (I)      Overflow of layer group 1: 0.90% H + 0.02% V. EstWL: 3.980216e+05um
[12/17 17:52:02    689s] (I)      Congestion metric : 2.45%H 0.06%V, 2.51%HV
[12/17 17:52:02    689s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:02    689s] (I)      
[12/17 17:52:02    689s] (I)      ============  Phase 1c Route ============
[12/17 17:52:02    689s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:02    689s] (I)      Usage: 60090 = (30736 H, 29354 V) = (8.88% H, 4.47% V) = (2.047e+05um H, 1.955e+05um V)
[12/17 17:52:02    689s] (I)      
[12/17 17:52:02    689s] (I)      ============  Phase 1d Route ============
[12/17 17:52:02    689s] (I)      Usage: 60100 = (30740 H, 29360 V) = (8.88% H, 4.47% V) = (2.047e+05um H, 1.955e+05um V)
[12/17 17:52:02    689s] (I)      
[12/17 17:52:02    689s] (I)      ============  Phase 1e Route ============
[12/17 17:52:02    689s] (I)      Usage: 60121 = (30746 H, 29375 V) = (8.89% H, 4.48% V) = (2.048e+05um H, 1.956e+05um V)
[12/17 17:52:02    689s] [NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.02% V. EstWL: 4.004059e+05um
[12/17 17:52:02    689s] (I)      
[12/17 17:52:02    689s] (I)      ============  Phase 1l Route ============
[12/17 17:52:02    689s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:52:02    689s] (I)      Layer  2:     396950     30434        12      354853      424367    (45.54%) 
[12/17 17:52:02    689s] (I)      Layer  3:     302243     59974      1378      293979      319232    (47.94%) 
[12/17 17:52:02    689s] (I)      Layer  4:     258972     14556       164      309598      298574    (50.91%) 
[12/17 17:52:02    689s] (I)      Layer  5:      42838      5374       113       56808       45394    (55.58%) 
[12/17 17:52:02    689s] (I)      Total:       1001003    110338      1667     1015236     1087564    (48.28%) 
[12/17 17:52:02    689s] (I)      
[12/17 17:52:02    689s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:02    689s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/17 17:52:02    689s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:52:02    689s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/17 17:52:02    689s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:02    689s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:02    689s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:52:02    689s] [NR-eGR]    met3 ( 3)       572( 1.96%)       138( 0.47%)        25( 0.09%)         3( 0.01%)   ( 2.52%) 
[12/17 17:52:02    689s] [NR-eGR]    met4 ( 4)       152( 0.55%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.56%) 
[12/17 17:52:02    689s] [NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/17 17:52:02    689s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:02    689s] [NR-eGR]        Total       847( 0.75%)       141( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.90%) 
[12/17 17:52:02    689s] [NR-eGR] 
[12/17 17:52:02    689s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 3.90 MB )
[12/17 17:52:02    689s] (I)      Updating congestion map
[12/17 17:52:02    689s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:52:02    689s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[12/17 17:52:02    689s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.18 sec, Curr Mem: 3.89 MB )
[12/17 17:52:02    689s] (I)      ======================================= Runtime Summary ========================================
[12/17 17:52:02    689s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/17 17:52:02    689s] (I)      ------------------------------------------------------------------------------------------------
[12/17 17:52:02    689s] (I)       Early Global Route kernel                    100.00%  59.77 sec  59.95 sec  0.18 sec  0.32 sec 
[12/17 17:52:02    689s] (I)       +-Import and model                            46.10%  59.77 sec  59.85 sec  0.08 sec  0.09 sec 
[12/17 17:52:02    689s] (I)       | +-Create place DB                           18.43%  59.77 sec  59.80 sec  0.03 sec  0.03 sec 
[12/17 17:52:02    689s] (I)       | | +-Import place data                       18.30%  59.77 sec  59.80 sec  0.03 sec  0.03 sec 
[12/17 17:52:02    689s] (I)       | | | +-Read instances and placement           5.51%  59.77 sec  59.78 sec  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)       | | | +-Read nets                             12.30%  59.78 sec  59.80 sec  0.02 sec  0.02 sec 
[12/17 17:52:02    689s] (I)       | +-Create route DB                           23.45%  59.80 sec  59.85 sec  0.04 sec  0.05 sec 
[12/17 17:52:02    689s] (I)       | | +-Import route data (8T)                  23.22%  59.80 sec  59.85 sec  0.04 sec  0.05 sec 
[12/17 17:52:02    689s] (I)       | | | +-Read blockages ( Layer 2-5 )           5.05%  59.81 sec  59.81 sec  0.01 sec  0.02 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read routing blockages               0.00%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read instance blockages              2.58%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read PG blockages                    1.79%  59.81 sec  59.81 sec  0.00 sec  0.01 sec 
[12/17 17:52:02    689s] (I)       | | | | | +-Allocate memory for PG via list    0.09%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read clock blockages                 0.01%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read other blockages                 0.01%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read halo blockages                  0.04%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Read boundary cut boxes              0.00%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Read blackboxes                        0.01%  59.81 sec  59.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Read prerouted                         4.43%  59.81 sec  59.82 sec  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)       | | | +-Read nets                              1.49%  59.82 sec  59.83 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Set up via pillars                     0.02%  59.83 sec  59.83 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Initialize 3D grid graph               0.34%  59.83 sec  59.83 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Model blockage capacity                9.12%  59.83 sec  59.84 sec  0.02 sec  0.02 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Initialize 3D capacity               8.68%  59.83 sec  59.84 sec  0.02 sec  0.02 sec 
[12/17 17:52:02    689s] (I)       | +-Read aux data                              0.00%  59.85 sec  59.85 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | +-Others data preparation                    0.02%  59.85 sec  59.85 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | +-Create route kernel                        2.69%  59.85 sec  59.85 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       +-Global Routing                              49.95%  59.85 sec  59.95 sec  0.09 sec  0.21 sec 
[12/17 17:52:02    689s] (I)       | +-Initialization                             1.82%  59.85 sec  59.86 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | +-Net group 1                               45.74%  59.86 sec  59.94 sec  0.08 sec  0.21 sec 
[12/17 17:52:02    689s] (I)       | | +-Generate topology (8T)                   2.87%  59.86 sec  59.86 sec  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)       | | +-Phase 1a                                 9.07%  59.87 sec  59.88 sec  0.02 sec  0.04 sec 
[12/17 17:52:02    689s] (I)       | | | +-Pattern routing (8T)                   6.22%  59.87 sec  59.88 sec  0.01 sec  0.04 sec 
[12/17 17:52:02    689s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.36%  59.88 sec  59.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Add via demand to 2D                   1.07%  59.88 sec  59.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | +-Phase 1b                                 6.61%  59.88 sec  59.90 sec  0.01 sec  0.03 sec 
[12/17 17:52:02    689s] (I)       | | | +-Monotonic routing (8T)                 4.03%  59.88 sec  59.89 sec  0.01 sec  0.02 sec 
[12/17 17:52:02    689s] (I)       | | +-Phase 1c                                 2.34%  59.90 sec  59.90 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Two level Routing                      2.26%  59.90 sec  59.90 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Two Level Routing (Regular)          1.43%  59.90 sec  59.90 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Two Level Routing (Strong)           0.48%  59.90 sec  59.90 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | +-Phase 1d                                 3.07%  59.90 sec  59.91 sec  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)       | | | +-Detoured routing (8T)                  2.95%  59.90 sec  59.91 sec  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)       | | +-Phase 1e                                 0.89%  59.91 sec  59.91 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | +-Route legalization                     0.70%  59.91 sec  59.91 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | | | +-Legalize Blockage Violations         0.62%  59.91 sec  59.91 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | | +-Phase 1l                                17.24%  59.91 sec  59.94 sec  0.03 sec  0.10 sec 
[12/17 17:52:02    689s] (I)       | | | +-Layer assignment (8T)                 16.14%  59.91 sec  59.94 sec  0.03 sec  0.10 sec 
[12/17 17:52:02    689s] (I)       +-Export cong map                              2.33%  59.95 sec  59.95 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)       | +-Export 2D cong map                         0.34%  59.95 sec  59.95 sec  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)      ======================= Summary by functions ========================
[12/17 17:52:02    689s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:52:02    689s] (I)      ---------------------------------------------------------------------
[12/17 17:52:02    689s] (I)        0  Early Global Route kernel           100.00%  0.18 sec  0.32 sec 
[12/17 17:52:02    689s] (I)        1  Global Routing                       49.95%  0.09 sec  0.21 sec 
[12/17 17:52:02    689s] (I)        1  Import and model                     46.10%  0.08 sec  0.09 sec 
[12/17 17:52:02    689s] (I)        1  Export cong map                       2.33%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        2  Net group 1                          45.74%  0.08 sec  0.21 sec 
[12/17 17:52:02    689s] (I)        2  Create route DB                      23.45%  0.04 sec  0.05 sec 
[12/17 17:52:02    689s] (I)        2  Create place DB                      18.43%  0.03 sec  0.03 sec 
[12/17 17:52:02    689s] (I)        2  Create route kernel                   2.69%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        2  Initialization                        1.82%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        2  Export 2D cong map                    0.34%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        3  Import route data (8T)               23.22%  0.04 sec  0.05 sec 
[12/17 17:52:02    689s] (I)        3  Import place data                    18.30%  0.03 sec  0.03 sec 
[12/17 17:52:02    689s] (I)        3  Phase 1l                             17.24%  0.03 sec  0.10 sec 
[12/17 17:52:02    689s] (I)        3  Phase 1a                              9.07%  0.02 sec  0.04 sec 
[12/17 17:52:02    689s] (I)        3  Phase 1b                              6.61%  0.01 sec  0.03 sec 
[12/17 17:52:02    689s] (I)        3  Phase 1d                              3.07%  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)        3  Generate topology (8T)                2.87%  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)        3  Phase 1c                              2.34%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        3  Phase 1e                              0.89%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Layer assignment (8T)                16.14%  0.03 sec  0.10 sec 
[12/17 17:52:02    689s] (I)        4  Read nets                            13.79%  0.03 sec  0.03 sec 
[12/17 17:52:02    689s] (I)        4  Model blockage capacity               9.12%  0.02 sec  0.02 sec 
[12/17 17:52:02    689s] (I)        4  Pattern routing (8T)                  6.22%  0.01 sec  0.04 sec 
[12/17 17:52:02    689s] (I)        4  Read instances and placement          5.51%  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)        4  Read blockages ( Layer 2-5 )          5.05%  0.01 sec  0.02 sec 
[12/17 17:52:02    689s] (I)        4  Read prerouted                        4.43%  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)        4  Monotonic routing (8T)                4.03%  0.01 sec  0.02 sec 
[12/17 17:52:02    689s] (I)        4  Detoured routing (8T)                 2.95%  0.01 sec  0.01 sec 
[12/17 17:52:02    689s] (I)        4  Two level Routing                     2.26%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Pattern Routing Avoiding Blockages    1.36%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Add via demand to 2D                  1.07%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Route legalization                    0.70%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Initialize 3D grid graph              0.34%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Initialize 3D capacity                8.68%  0.02 sec  0.02 sec 
[12/17 17:52:02    689s] (I)        5  Read instance blockages               2.58%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Read PG blockages                     1.79%  0.00 sec  0.01 sec 
[12/17 17:52:02    689s] (I)        5  Two Level Routing (Regular)           1.43%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Legalize Blockage Violations          0.62%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Two Level Routing (Strong)            0.48%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] (I)        6  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[12/17 17:52:02    689s] Running post-eGR process
[12/17 17:52:02    689s] OPERPROF: Starting HotSpotCal at level 1, MEM:4167.8M, EPOCH TIME: 1734454322.363700
[12/17 17:52:02    689s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:02    689s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:52:02    689s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:02    689s] [hotspot] | normalized |          0.44 |          3.11 |
[12/17 17:52:02    689s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:02    689s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[12/17 17:52:02    689s] [hotspot] max/total 0.44/3.11, big hotspot (>10) total 0.00
[12/17 17:52:02    689s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  1  |   933.52   560.59   986.80   613.87 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  3  |   693.76   640.51   747.04   693.79 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  4  |   747.04   800.35   800.32   853.63 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  5  |   560.56   826.99   613.84   880.27 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] Top 5 hotspots total area: 2.22
[12/17 17:52:02    689s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:4167.8M, EPOCH TIME: 1734454322.371137
[12/17 17:52:02    689s] [hotspot] Hotspot report including placement blocked areas
[12/17 17:52:02    689s] OPERPROF: Starting HotSpotCal at level 1, MEM:4167.8M, EPOCH TIME: 1734454322.371321
[12/17 17:52:02    689s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:02    689s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:52:02    689s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:02    689s] [hotspot] | normalized |          0.44 |          3.11 |
[12/17 17:52:02    689s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:02    689s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 3.11 (area is in unit of 4 std-cell row bins)
[12/17 17:52:02    689s] [hotspot] max/total 0.44/3.11, big hotspot (>10) total 0.00
[12/17 17:52:02    689s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  1  |   933.52   560.59   986.80   613.87 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  3  |   693.76   640.51   747.04   693.79 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  4  |   747.04   800.35   800.32   853.63 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] [hotspot] |  5  |   560.56   826.99   613.84   880.27 |        0.44   |
[12/17 17:52:02    689s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:02    689s] Top 5 hotspots total area: 2.22
[12/17 17:52:02    689s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.006, MEM:4167.8M, EPOCH TIME: 1734454322.377598
[12/17 17:52:02    689s] Reported timing to dir ./timingReports
[12/17 17:52:02    689s] **optDesign ... cpu = 0:01:07, real = 0:00:32, mem = 2797.5M, totSessionCpu=0:11:29 **
[12/17 17:52:02    689s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4164.8M, EPOCH TIME: 1734454322.384649
[12/17 17:52:02    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:02    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:02    689s] 
[12/17 17:52:02    689s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:02    689s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4164.8M, EPOCH TIME: 1734454322.389579
[12/17 17:52:02    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:02    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:04    690s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.894%
Routing Overflow: 1.61% H and 0.00% V
------------------------------------------------------------------

[12/17 17:52:04    690s] **optDesign ... cpu = 0:01:08, real = 0:00:34, mem = 2806.5M, totSessionCpu=0:11:30 **
[12/17 17:52:04    690s] *** Finished optDesign ***
[12/17 17:52:09    690s] Info: final physical memory for 9 CRR processes is 419.82MB.
[12/17 17:52:10    690s] Info: Summary of CRR changes:
[12/17 17:52:10    690s]       - Timing transform commits:       0
[12/17 17:52:10    690s] 
[12/17 17:52:10    690s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=0:00:50.5)
[12/17 17:52:10    690s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[12/17 17:52:10    690s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[12/17 17:52:10    690s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.9 real=0:00:01.8)
[12/17 17:52:10    690s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:32.2 real=0:00:10.6)
[12/17 17:52:10    690s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.5 real=0:00:00.8)
[12/17 17:52:10    690s] Deleting Lib Analyzer.
[12/17 17:52:10    690s] clean pInstBBox. size 0
[12/17 17:52:10    690s] Cell fpga_top LLGs are deleted
[12/17 17:52:10    690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:10    690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:10    690s] Info: pop threads available for lower-level modules during optimization.
[12/17 17:52:10    690s] 
[12/17 17:52:10    690s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:52:10    690s] 
[12/17 17:52:10    690s] TimeStamp Deleting Cell Server End ...
[12/17 17:52:10    690s] Disable CTE adjustment.
[12/17 17:52:10    690s] Disable Layer aware incrSKP.
[12/17 17:52:10    690s] #optDebug: fT-D <X 1 0 0 0>
[12/17 17:52:10    690s] VSMManager cleared!
[12/17 17:52:10    690s] **place_opt_design ... cpu = 0:01:09, real = 0:00:40, mem = 4116.9M **
[12/17 17:52:10    690s] *** Finished GigaPlace ***
[12/17 17:52:10    690s] 
[12/17 17:52:10    690s] *** Summary of all messages that are not suppressed in this session:
[12/17 17:52:10    690s] Severity  ID               Count  Summary                                  
[12/17 17:52:10    690s] ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
[12/17 17:52:10    690s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/17 17:52:10    690s] WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
[12/17 17:52:10    690s] WARNING   TCLCMD-513          77  The software could not find a matching o...
[12/17 17:52:10    690s] *** Message Summary: 110 warning(s), 32 error(s)
[12/17 17:52:10    690s] 
[12/17 17:52:10    690s] *** place_opt_design #1 [finish] : cpu/real = 0:01:08.8/0:00:40.2 (1.7), totSession cpu/real = 0:11:30.4/1:44:28.8 (0.1), mem = 4116.9M
[12/17 17:52:10    690s] 
[12/17 17:52:10    690s] =============================================================================================
[12/17 17:52:10    690s]  Final TAT Report : place_opt_design #1                                         22.33-s094_1
[12/17 17:52:10    690s] =============================================================================================
[12/17 17:52:10    690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:10    690s] ---------------------------------------------------------------------------------------------
[12/17 17:52:10    690s] [ InitOpt                ]      1   0:00:08.7  (  21.7 % )     0:00:10.3 /  0:00:05.9    0.6
[12/17 17:52:10    690s] [ GlobalOpt              ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:52:10    690s] [ DrvOpt                 ]      4   0:00:04.1  (  10.1 % )     0:00:04.1 /  0:00:12.2    3.0
[12/17 17:52:10    690s] [ SimplifyNetlist        ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:52:10    690s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:10    690s] [ AreaOpt                ]      2   0:00:01.2  (   2.9 % )     0:00:01.6 /  0:00:04.6    2.8
[12/17 17:52:10    690s] [ ViewPruning            ]      8   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[12/17 17:52:10    690s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:03.3 /  0:00:05.4    1.6
[12/17 17:52:10    690s] [ DrvReport              ]      2   0:00:02.0  (   5.0 % )     0:00:02.0 /  0:00:00.3    0.2
[12/17 17:52:10    690s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[12/17 17:52:10    690s] [ SlackTraversorInit     ]      5   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[12/17 17:52:10    690s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:10    690s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[12/17 17:52:10    690s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:52:10    690s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 17:52:10    690s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:10    690s] [ IncrReplace            ]      1   0:00:09.7  (  24.2 % )     0:00:11.5 /  0:00:36.0    3.1
[12/17 17:52:10    690s] [ RefinePlace            ]      3   0:00:01.7  (   4.1 % )     0:00:01.7 /  0:00:02.9    1.7
[12/17 17:52:10    690s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.8
[12/17 17:52:10    690s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:01.0    1.8
[12/17 17:52:10    690s] [ ExtractRC              ]      3   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.3
[12/17 17:52:10    690s] [ FullDelayCalc          ]      3   0:00:02.0  (   5.1 % )     0:00:02.0 /  0:00:10.4    5.1
[12/17 17:52:10    690s] [ TimingUpdate           ]     28   0:00:00.9  (   2.3 % )     0:00:02.4 /  0:00:10.2    4.3
[12/17 17:52:10    690s] [ TimingReport           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.3
[12/17 17:52:10    690s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/17 17:52:10    690s] [ MISC                   ]          0:00:06.9  (  17.2 % )     0:00:06.9 /  0:00:01.1    0.2
[12/17 17:52:10    690s] ---------------------------------------------------------------------------------------------
[12/17 17:52:10    690s]  place_opt_design #1 TOTAL          0:00:40.2  ( 100.0 % )     0:00:40.2 /  0:01:08.8    1.7
[12/17 17:52:10    690s] ---------------------------------------------------------------------------------------------
[12/17 17:52:10    690s] 
[12/17 17:52:17    691s] <CMD> set_ccopt_property buffer_cells {sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_6 sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_l}
[12/17 17:52:27    692s] <CMD> create_ccopt_clock_tree_spec
[12/17 17:52:27    692s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/17 17:52:27    692s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/17 17:52:27    692s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:52:27    692s] 
[12/17 17:52:27    692s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:52:27    692s] Summary for sequential cells identification: 
[12/17 17:52:27    692s]   Identified SBFF number: 8
[12/17 17:52:27    692s]   Identified MBFF number: 0
[12/17 17:52:27    692s]   Identified SB Latch number: 0
[12/17 17:52:27    692s]   Identified MB Latch number: 0
[12/17 17:52:27    692s]   Not identified SBFF number: 0
[12/17 17:52:27    692s]   Not identified MBFF number: 0
[12/17 17:52:27    692s]   Not identified SB Latch number: 0
[12/17 17:52:27    692s]   Not identified MB Latch number: 0
[12/17 17:52:27    692s]   Number of sequential cells which are not FFs: 0
[12/17 17:52:27    692s]  Visiting view : VIEW_SETUP
[12/17 17:52:27    692s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:52:27    692s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:52:27    692s]  Visiting view : VIEW_HOLD
[12/17 17:52:27    692s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:52:27    692s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:52:27    692s] TLC MultiMap info (StdDelay):
[12/17 17:52:27    692s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:52:27    692s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:52:27    692s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:52:27    692s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:52:27    692s]  Setting StdDelay to: 71.1ps
[12/17 17:52:27    692s] 
[12/17 17:52:27    692s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:52:27    692s] Reset timing graph...
[12/17 17:52:27    692s] Ignoring AAE DB Resetting ...
[12/17 17:52:27    692s] Reset timing graph done.
[12/17 17:52:27    692s] Ignoring AAE DB Resetting ...
[12/17 17:52:27    692s] Analyzing clock structure...
[12/17 17:52:27    692s] Analyzing clock structure done.
[12/17 17:52:27    692s] Reset timing graph...
[12/17 17:52:27    692s] Ignoring AAE DB Resetting ...
[12/17 17:52:27    692s] Reset timing graph done.
[12/17 17:52:27    692s] Extracting original clock gating for prog_clk[0]...
[12/17 17:52:27    692s]   clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
[12/17 17:52:27    692s] Extracting original clock gating for prog_clk[0] done.
[12/17 17:52:27    692s] Extracting original clock gating for clk[0]...
[12/17 17:52:27    692s]   clock_tree clk[0] contains 20 sinks and 0 clock gates.
[12/17 17:52:27    692s] Extracting original clock gating for clk[0] done.
[12/17 17:52:27    692s] The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
[12/17 17:52:27    692s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
[12/17 17:52:27    692s] Checking clock tree convergence...
[12/17 17:52:27    692s] Checking clock tree convergence done.
[12/17 17:52:35    693s] <CMD> ccopt_design
[12/17 17:52:35    693s] #% Begin ccopt_design (date=12/17 17:52:35, mem=2637.3M)
[12/17 17:52:35    693s] Turning off fast DC mode.
[12/17 17:52:35    693s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:11:33.4/1:44:53.5 (0.1), mem = 4073.5M
[12/17 17:52:35    693s] Runtime...
[12/17 17:52:35    693s] **INFO: User's settings:
[12/17 17:52:35    693s] setNanoRouteMode -route_extract_third_party_compatible         false
[12/17 17:52:35    693s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     71.1
[12/17 17:52:35    693s] setDesignMode -process                                         130
[12/17 17:52:35    693s] setExtractRCMode -coupling_c_th                                0.4
[12/17 17:52:35    693s] setExtractRCMode -engine                                       preRoute
[12/17 17:52:35    693s] setExtractRCMode -relative_c_th                                1
[12/17 17:52:35    693s] setExtractRCMode -total_c_th                                   0
[12/17 17:52:35    693s] setDelayCalMode -enable_high_fanout                            true
[12/17 17:52:35    693s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/17 17:52:35    693s] setDelayCalMode -engine                                        aae
[12/17 17:52:35    693s] setDelayCalMode -ignoreNetLoad                                 false
[12/17 17:52:35    693s] setDelayCalMode -socv_accuracy_mode                            low
[12/17 17:52:35    693s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[12/17 17:52:35    693s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/17 17:52:35    693s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/17 17:52:35    693s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/17 17:52:35    693s] setOptMode -opt_drv_margin                                     0
[12/17 17:52:35    693s] setOptMode -opt_drv                                            true
[12/17 17:52:35    693s] setOptMode -opt_resize_flip_flops                              true
[12/17 17:52:35    693s] setOptMode -opt_preserve_all_sequential                        true
[12/17 17:52:35    693s] setOptMode -opt_setup_target_slack                             0
[12/17 17:52:35    693s] setPlaceMode -maxRouteLayer                                    5
[12/17 17:52:35    693s] setPlaceMode -place_design_floorplan_mode                      false
[12/17 17:52:35    693s] setPlaceMode -place_detail_check_route                         false
[12/17 17:52:35    693s] setPlaceMode -place_detail_preserve_routing                    true
[12/17 17:52:35    693s] setPlaceMode -place_detail_remove_affected_routing             false
[12/17 17:52:35    693s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/17 17:52:35    693s] setPlaceMode -place_global_clock_gate_aware                    true
[12/17 17:52:35    693s] setPlaceMode -place_global_cong_effort                         auto
[12/17 17:52:35    693s] setPlaceMode -place_global_ignore_scan                         true
[12/17 17:52:35    693s] setPlaceMode -place_global_ignore_spare                        false
[12/17 17:52:35    693s] setPlaceMode -place_global_module_aware_spare                  false
[12/17 17:52:35    693s] setPlaceMode -place_global_place_io_pins                       false
[12/17 17:52:35    693s] setPlaceMode -place_global_reorder_scan                        false
[12/17 17:52:35    693s] setPlaceMode -powerDriven                                      false
[12/17 17:52:35    693s] setPlaceMode -timingDriven                                     true
[12/17 17:52:35    693s] 
[12/17 17:52:35    693s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/17 17:52:35    693s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/17 17:52:35    693s] Set place::cacheFPlanSiteMark to 1
[12/17 17:52:35    693s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/17 17:52:35    693s] Using CCOpt effort standard.
[12/17 17:52:35    693s] Updating ideal nets and annotations...
[12/17 17:52:35    693s] Reset timing graph...
[12/17 17:52:35    693s] Ignoring AAE DB Resetting ...
[12/17 17:52:35    693s] Reset timing graph done.
[12/17 17:52:35    693s] Ignoring AAE DB Resetting ...
[12/17 17:52:35    693s] Reset timing graph...
[12/17 17:52:36    693s] Ignoring AAE DB Resetting ...
[12/17 17:52:36    693s] Reset timing graph done.
[12/17 17:52:36    693s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[12/17 17:52:36    693s] Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 17:52:36    693s] CCOpt::Phase::Initialization...
[12/17 17:52:36    693s] Check Prerequisites...
[12/17 17:52:36    693s] Leaving CCOpt scope - CheckPlace...
[12/17 17:52:36    693s] OPERPROF: Starting checkPlace at level 1, MEM:4086.6M, EPOCH TIME: 1734454356.028511
[12/17 17:52:36    693s] Processing tracks to init pin-track alignment.
[12/17 17:52:36    693s] z: 2, totalTracks: 1
[12/17 17:52:36    693s] z: 4, totalTracks: 1
[12/17 17:52:36    693s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:36    693s] Cell fpga_top LLGs are deleted
[12/17 17:52:36    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    693s] # Building fpga_top llgBox search-tree.
[12/17 17:52:36    693s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4086.6M, EPOCH TIME: 1734454356.032803
[12/17 17:52:36    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    693s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4086.6M, EPOCH TIME: 1734454356.033117
[12/17 17:52:36    693s] Max number of tech site patterns supported in site array is 256.
[12/17 17:52:36    693s] Core basic site is 18T
[12/17 17:52:36    693s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 17:52:36    693s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 17:52:36    693s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 17:52:36    693s] SiteArray: use 2,650,112 bytes
[12/17 17:52:36    693s] SiteArray: current memory after site array memory allocation 4086.6M
[12/17 17:52:36    693s] SiteArray: FP blocked sites are writable
[12/17 17:52:36    694s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 17:52:36    694s] Atter site array init, number of instance map data is 0.
[12/17 17:52:36    694s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.080, REAL:0.025, MEM:4086.6M, EPOCH TIME: 1734454356.057756
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:36    694s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.082, REAL:0.026, MEM:4086.6M, EPOCH TIME: 1734454356.059151
[12/17 17:52:36    694s] Begin checking placement ... (start mem=4086.6M, init mem=4086.6M)
[12/17 17:52:36    694s] Begin checking exclusive groups violation ...
[12/17 17:52:36    694s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 17:52:36    694s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Running CheckPlace using 8 threads!...
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] ...checkPlace MT is done!
[12/17 17:52:36    694s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4054.6M, EPOCH TIME: 1734454356.101565
[12/17 17:52:36    694s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4054.6M, EPOCH TIME: 1734454356.107707
[12/17 17:52:36    694s] *info: Placed = 12269         
[12/17 17:52:36    694s] *info: Unplaced = 0           
[12/17 17:52:36    694s] Placement Density:61.89%(234693/379186)
[12/17 17:52:36    694s] Placement Density (including fixed std cells):61.89%(234693/379186)
[12/17 17:52:36    694s] Cell fpga_top LLGs are deleted
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] # Resetting pin-track-align track data.
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4054.6M)
[12/17 17:52:36    694s] OPERPROF: Finished checkPlace at level 1, CPU:0.204, REAL:0.083, MEM:4054.6M, EPOCH TIME: 1734454356.111981
[12/17 17:52:36    694s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/17 17:52:36    694s] Innovus will update I/O latencies
[12/17 17:52:36    694s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[12/17 17:52:36    694s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[12/17 17:52:36    694s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/17 17:52:36    694s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/17 17:52:36    694s] Info: 8 threads available for lower-level modules during optimization.
[12/17 17:52:36    694s] Executing ccopt post-processing.
[12/17 17:52:36    694s] Synthesizing clock trees with CCOpt...
[12/17 17:52:36    694s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:34.1/1:44:54.1 (0.1), mem = 4054.6M
[12/17 17:52:36    694s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/17 17:52:36    694s] CCOpt::Phase::PreparingToBalance...
[12/17 17:52:36    694s] Leaving CCOpt scope - Initializing power interface...
[12/17 17:52:36    694s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Positive (advancing) pin insertion delays
[12/17 17:52:36    694s] =========================================
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Found 0 advancing pin insertion delay (0.000% of 1478 clock tree sinks)
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Negative (delaying) pin insertion delays
[12/17 17:52:36    694s] ========================================
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
[12/17 17:52:36    694s] Notify start of optimization...
[12/17 17:52:36    694s] Notify start of optimization done.
[12/17 17:52:36    694s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/17 17:52:36    694s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4054.6M, EPOCH TIME: 1734454356.123547
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4042.6M, EPOCH TIME: 1734454356.126237
[12/17 17:52:36    694s] ### Creating LA Mngr. totSessionCpu=0:11:34 mem=4042.6M
[12/17 17:52:36    694s] ### Creating LA Mngr, finished. totSessionCpu=0:11:34 mem=4042.6M
[12/17 17:52:36    694s] Running pre-eGR process
[12/17 17:52:36    694s] (I)      Initializing eGR engine (regular)
[12/17 17:52:36    694s] Set min layer with default ( 2 )
[12/17 17:52:36    694s] Set max layer with default ( 127 )
[12/17 17:52:36    694s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    694s] Min route layer (adjusted) = 2
[12/17 17:52:36    694s] Max route layer (adjusted) = 5
[12/17 17:52:36    694s] (I)      Initializing eGR engine (regular)
[12/17 17:52:36    694s] Set min layer with default ( 2 )
[12/17 17:52:36    694s] Set max layer with default ( 127 )
[12/17 17:52:36    694s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    694s] Min route layer (adjusted) = 2
[12/17 17:52:36    694s] Max route layer (adjusted) = 5
[12/17 17:52:36    694s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.69 MB )
[12/17 17:52:36    694s] (I)      Running eGR Regular flow
[12/17 17:52:36    694s] (I)      # wire layers (front) : 6
[12/17 17:52:36    694s] (I)      # wire layers (back)  : 0
[12/17 17:52:36    694s] (I)      min wire layer : 1
[12/17 17:52:36    694s] (I)      max wire layer : 5
[12/17 17:52:36    694s] (I)      # cut layers (front) : 5
[12/17 17:52:36    694s] (I)      # cut layers (back)  : 0
[12/17 17:52:36    694s] (I)      min cut layer : 1
[12/17 17:52:36    694s] (I)      max cut layer : 4
[12/17 17:52:36    694s] (I)      ============================= Layers ==============================
[12/17 17:52:36    694s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:36    694s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:36    694s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:36    694s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:36    694s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:36    694s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:36    694s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:36    694s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:36    694s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:36    694s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:36    694s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:36    694s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:36    694s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:36    694s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:36    694s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:36    694s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:36    694s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:36    694s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:36    694s] (I)      Started Import and model ( Curr Mem: 3.69 MB )
[12/17 17:52:36    694s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:36    694s] (I)      == Non-default Options ==
[12/17 17:52:36    694s] (I)      Maximum routing layer                              : 5
[12/17 17:52:36    694s] (I)      Top routing layer                                  : 5
[12/17 17:52:36    694s] (I)      Number of threads                                  : 8
[12/17 17:52:36    694s] (I)      Route tie net to shape                             : auto
[12/17 17:52:36    694s] (I)      Method to set GCell size                           : row
[12/17 17:52:36    694s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:36    694s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:36    694s] (I)      ============== Pin Summary ==============
[12/17 17:52:36    694s] (I)      +-------+--------+---------+------------+
[12/17 17:52:36    694s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:36    694s] (I)      +-------+--------+---------+------------+
[12/17 17:52:36    694s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:36    694s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:36    694s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:36    694s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:36    694s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:36    694s] (I)      +-------+--------+---------+------------+
[12/17 17:52:36    694s] (I)      Use row-based GCell size
[12/17 17:52:36    694s] (I)      Use row-based GCell align
[12/17 17:52:36    694s] (I)      layer 0 area = 83000
[12/17 17:52:36    694s] (I)      layer 1 area = 67600
[12/17 17:52:36    694s] (I)      layer 2 area = 240000
[12/17 17:52:36    694s] (I)      layer 3 area = 240000
[12/17 17:52:36    694s] (I)      layer 4 area = 4000000
[12/17 17:52:36    694s] (I)      GCell unit size   : 6660
[12/17 17:52:36    694s] (I)      GCell multiplier  : 1
[12/17 17:52:36    694s] (I)      GCell row height  : 6660
[12/17 17:52:36    694s] (I)      Actual row height : 6660
[12/17 17:52:36    694s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:36    694s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:36    694s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:36    694s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:36    694s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:36    694s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:36    694s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:36    694s] (I)      =============== Default via ===============
[12/17 17:52:36    694s] (I)      +---+------------------+------------------+
[12/17 17:52:36    694s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:52:36    694s] (I)      +---+------------------+------------------+
[12/17 17:52:36    694s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:52:36    694s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:52:36    694s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:52:36    694s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:52:36    694s] (I)      +---+------------------+------------------+
[12/17 17:52:36    694s] [NR-eGR] Read 4859 PG shapes
[12/17 17:52:36    694s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:36    694s] [NR-eGR] Read 0 other shapes
[12/17 17:52:36    694s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:36    694s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:52:36    694s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:52:36    694s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:36    694s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:36    694s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:36    694s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:36    694s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:36    694s] (I)      Custom ignore net properties:
[12/17 17:52:36    694s] (I)      1 : NotLegal
[12/17 17:52:36    694s] (I)      Default ignore net properties:
[12/17 17:52:36    694s] (I)      1 : Special
[12/17 17:52:36    694s] (I)      2 : Analog
[12/17 17:52:36    694s] (I)      3 : Fixed
[12/17 17:52:36    694s] (I)      4 : Skipped
[12/17 17:52:36    694s] (I)      5 : MixedSignal
[12/17 17:52:36    694s] (I)      Prerouted net properties:
[12/17 17:52:36    694s] (I)      1 : NotLegal
[12/17 17:52:36    694s] (I)      2 : Special
[12/17 17:52:36    694s] (I)      3 : Analog
[12/17 17:52:36    694s] (I)      4 : Fixed
[12/17 17:52:36    694s] (I)      5 : Skipped
[12/17 17:52:36    694s] (I)      6 : MixedSignal
[12/17 17:52:36    694s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:52:36    694s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:52:36    694s] [NR-eGR] Read 12385 nets ( ignored 0 )
[12/17 17:52:36    694s] (I)        Front-side 12385 ( ignored 0 )
[12/17 17:52:36    694s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:36    694s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:36    694s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:36    694s] (I)      Read Num Blocks=50645  Num Prerouted Wires=0  Num CS=0
[12/17 17:52:36    694s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 0
[12/17 17:52:36    694s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 0
[12/17 17:52:36    694s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 0
[12/17 17:52:36    694s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 0
[12/17 17:52:36    694s] (I)      Number of ignored nets                =      0
[12/17 17:52:36    694s] (I)      Number of connected nets              =      0
[12/17 17:52:36    694s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:52:36    694s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:36    694s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:36    694s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:36    694s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:36    694s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:36    694s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:36    694s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/17 17:52:36    694s] (I)      Ndr track 0 does not exist
[12/17 17:52:36    694s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:36    694s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:36    694s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:36    694s] (I)      Site width          :   110  (dbu)
[12/17 17:52:36    694s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:36    694s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:36    694s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:36    694s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:36    694s] (I)      Grid                :   240   235     5
[12/17 17:52:36    694s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:36    694s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:36    694s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:36    694s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:36    694s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:36    694s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:36    694s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:36    694s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:36    694s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:36    694s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:36    694s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:36    694s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:36    694s] (I)      --------------------------------------------------------
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:36    694s] [NR-eGR] Rule id: 0  Nets: 12353
[12/17 17:52:36    694s] [NR-eGR] ========================================
[12/17 17:52:36    694s] [NR-eGR] 
[12/17 17:52:36    694s] (I)      ======== NDR :  =========
[12/17 17:52:36    694s] (I)      +--------------+--------+
[12/17 17:52:36    694s] (I)      |           ID |      0 |
[12/17 17:52:36    694s] (I)      |         Name |        |
[12/17 17:52:36    694s] (I)      |      Default |    yes |
[12/17 17:52:36    694s] (I)      |  Clk Special |     no |
[12/17 17:52:36    694s] (I)      | Hard spacing |     no |
[12/17 17:52:36    694s] (I)      |    NDR track | (none) |
[12/17 17:52:36    694s] (I)      |      NDR via | (none) |
[12/17 17:52:36    694s] (I)      |  Extra space |      0 |
[12/17 17:52:36    694s] (I)      |      Shields |      0 |
[12/17 17:52:36    694s] (I)      |   Demand (H) |      1 |
[12/17 17:52:36    694s] (I)      |   Demand (V) |      1 |
[12/17 17:52:36    694s] (I)      |        #Nets |  12353 |
[12/17 17:52:36    694s] (I)      +--------------+--------+
[12/17 17:52:36    694s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:36    694s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:36    694s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:36    694s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:36    694s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:36    694s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:36    694s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:36    694s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:36    694s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:36    694s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:36    694s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:36    694s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:36    694s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:36    694s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:52:36    694s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:52:36    694s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:52:36    694s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:52:36    694s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:36    694s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 3.73 MB )
[12/17 17:52:36    694s] (I)      Delete wires for 12353 nets (async)
[12/17 17:52:36    694s] (I)      Reset routing kernel
[12/17 17:52:36    694s] (I)      Started Global Routing ( Curr Mem: 3.73 MB )
[12/17 17:52:36    694s] (I)      totalPins=37005  totalGlobalPin=30330 (81.96%)
[12/17 17:52:36    694s] (I)      ================= Net Group Info =================
[12/17 17:52:36    694s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:36    694s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:36    694s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:36    694s] (I)      |  1 |          12353 |      met2(2) |   met5(5) |
[12/17 17:52:36    694s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:36    694s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:52:36    694s] (I)      total 2D Demand : 3583 = (0 H, 3583 V)
[12/17 17:52:36    694s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:36    694s] [NR-eGR] Layer group 1: route 12353 net(s) in layer range [2, 5]
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] (I)      ============  Phase 1a Route ============
[12/17 17:52:36    694s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 74
[12/17 17:52:36    694s] (I)      Usage: 59721 = (30616 H, 29105 V) = (8.85% H, 4.44% V) = (2.039e+05um H, 1.938e+05um V)
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] (I)      ============  Phase 1b Route ============
[12/17 17:52:36    694s] (I)      Usage: 59763 = (30626 H, 29137 V) = (8.85% H, 4.44% V) = (2.040e+05um H, 1.941e+05um V)
[12/17 17:52:36    694s] (I)      Overflow of layer group 1: 0.90% H + 0.02% V. EstWL: 3.980216e+05um
[12/17 17:52:36    694s] (I)      Congestion metric : 2.45%H 0.06%V, 2.51%HV
[12/17 17:52:36    694s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] (I)      ============  Phase 1c Route ============
[12/17 17:52:36    694s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:36    694s] (I)      Usage: 60090 = (30736 H, 29354 V) = (8.88% H, 4.47% V) = (2.047e+05um H, 1.955e+05um V)
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] (I)      ============  Phase 1d Route ============
[12/17 17:52:36    694s] (I)      Usage: 60100 = (30740 H, 29360 V) = (8.88% H, 4.47% V) = (2.047e+05um H, 1.955e+05um V)
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] (I)      ============  Phase 1e Route ============
[12/17 17:52:36    694s] (I)      Usage: 60121 = (30746 H, 29375 V) = (8.89% H, 4.48% V) = (2.048e+05um H, 1.956e+05um V)
[12/17 17:52:36    694s] [NR-eGR] Early Global Route overflow of layer group 1: 0.87% H + 0.02% V. EstWL: 4.004059e+05um
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] (I)      ============  Phase 1l Route ============
[12/17 17:52:36    694s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:52:36    694s] (I)      Layer  2:     396950     30434        12      354853      424367    (45.54%) 
[12/17 17:52:36    694s] (I)      Layer  3:     302243     59974      1378      293979      319232    (47.94%) 
[12/17 17:52:36    694s] (I)      Layer  4:     258972     14556       164      309598      298574    (50.91%) 
[12/17 17:52:36    694s] (I)      Layer  5:      42838      5374       113       56808       45394    (55.58%) 
[12/17 17:52:36    694s] (I)      Total:       1001003    110338      1667     1015236     1087564    (48.28%) 
[12/17 17:52:36    694s] (I)      
[12/17 17:52:36    694s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:36    694s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/17 17:52:36    694s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:52:36    694s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/17 17:52:36    694s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:36    694s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:36    694s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:52:36    694s] [NR-eGR]    met3 ( 3)       572( 1.96%)       138( 0.47%)        25( 0.09%)         3( 0.01%)   ( 2.52%) 
[12/17 17:52:36    694s] [NR-eGR]    met4 ( 4)       152( 0.55%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.56%) 
[12/17 17:52:36    694s] [NR-eGR]    met5 ( 5)       111( 0.44%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.44%) 
[12/17 17:52:36    694s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:36    694s] [NR-eGR]        Total       847( 0.75%)       141( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.90%) 
[12/17 17:52:36    694s] [NR-eGR] 
[12/17 17:52:36    694s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 3.74 MB )
[12/17 17:52:36    694s] (I)      Updating congestion map
[12/17 17:52:36    694s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:52:36    694s] [NR-eGR] Overflow after Early Global Route 1.61% H + 0.00% V
[12/17 17:52:36    694s] (I)      Running track assignment and export wires
[12/17 17:52:36    694s] (I)      ============= Track Assignment ============
[12/17 17:52:36    694s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.74 MB )
[12/17 17:52:36    694s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:52:36    694s] (I)      Run Multi-thread track assignment
[12/17 17:52:36    694s] (I)      Finished Track Assignment (8T) ( CPU: 0.16 sec, Real: 0.03 sec, Curr Mem: 3.76 MB )
[12/17 17:52:36    694s] (I)      Started Export ( Curr Mem: 3.76 MB )
[12/17 17:52:36    694s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:52:36    694s] [NR-eGR] Total eGR-routed clock nets wire length: 15036um, number of vias: 4195
[12/17 17:52:36    694s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:36    694s] [NR-eGR]               Length (um)   Vias 
[12/17 17:52:36    694s] [NR-eGR] ---------------------------------
[12/17 17:52:36    694s] [NR-eGR]  met1  (1H)             0  36726 
[12/17 17:52:36    694s] [NR-eGR]  met2  (2V)        175228  46496 
[12/17 17:52:36    694s] [NR-eGR]  met3  (3H)        181143   5808 
[12/17 17:52:36    694s] [NR-eGR]  met4  (4V)         47232   4735 
[12/17 17:52:36    694s] [NR-eGR]  met5  (5H)         31707      0 
[12/17 17:52:36    694s] [NR-eGR] ---------------------------------
[12/17 17:52:36    694s] [NR-eGR]        Total       435311  93765 
[12/17 17:52:36    694s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:36    694s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:52:36    694s] [NR-eGR] Total length: 435311um, number of vias: 93765
[12/17 17:52:36    694s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:36    694s] (I)      == Layer wire length by net rule ==
[12/17 17:52:36    694s] (I)                     Default 
[12/17 17:52:36    694s] (I)      -----------------------
[12/17 17:52:36    694s] (I)       met1  (1H)        0um 
[12/17 17:52:36    694s] (I)       met2  (2V)   175228um 
[12/17 17:52:36    694s] (I)       met3  (3H)   181143um 
[12/17 17:52:36    694s] (I)       met4  (4V)    47232um 
[12/17 17:52:36    694s] (I)       met5  (5H)    31707um 
[12/17 17:52:36    694s] (I)      -----------------------
[12/17 17:52:36    694s] (I)             Total  435311um 
[12/17 17:52:36    694s] (I)      == Layer via count by net rule ==
[12/17 17:52:36    694s] (I)                    Default 
[12/17 17:52:36    694s] (I)      ----------------------
[12/17 17:52:36    694s] (I)       met1  (1H)     36726 
[12/17 17:52:36    694s] (I)       met2  (2V)     46496 
[12/17 17:52:36    694s] (I)       met3  (3H)      5808 
[12/17 17:52:36    694s] (I)       met4  (4V)      4735 
[12/17 17:52:36    694s] (I)       met5  (5H)         0 
[12/17 17:52:36    694s] (I)      ----------------------
[12/17 17:52:36    694s] (I)             Total    93765 
[12/17 17:52:36    694s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.04 sec, Curr Mem: 3.75 MB )
[12/17 17:52:36    694s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[12/17 17:52:36    694s] eee: RC Grid Memory freed=37500
[12/17 17:52:36    694s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.26 sec, Curr Mem: 3.75 MB )
[12/17 17:52:36    694s] (I)      ======================================= Runtime Summary ========================================
[12/17 17:52:36    694s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/17 17:52:36    694s] (I)      ------------------------------------------------------------------------------------------------
[12/17 17:52:36    694s] (I)       Early Global Route kernel                    100.00%  93.75 sec  94.01 sec  0.26 sec  0.60 sec 
[12/17 17:52:36    694s] (I)       +-Import and model                            30.02%  93.75 sec  93.83 sec  0.08 sec  0.09 sec 
[12/17 17:52:36    694s] (I)       | +-Create place DB                           11.78%  93.75 sec  93.78 sec  0.03 sec  0.03 sec 
[12/17 17:52:36    694s] (I)       | | +-Import place data                       11.71%  93.75 sec  93.78 sec  0.03 sec  0.03 sec 
[12/17 17:52:36    694s] (I)       | | | +-Read instances and placement           3.76%  93.75 sec  93.76 sec  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | | | +-Read nets                              7.64%  93.76 sec  93.78 sec  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)       | +-Create route DB                           14.89%  93.78 sec  93.82 sec  0.04 sec  0.05 sec 
[12/17 17:52:36    694s] (I)       | | +-Import route data (8T)                  14.74%  93.78 sec  93.82 sec  0.04 sec  0.05 sec 
[12/17 17:52:36    694s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.79%  93.78 sec  93.79 sec  0.01 sec  0.02 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read routing blockages               0.00%  93.78 sec  93.78 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read instance blockages              1.79%  93.78 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read PG blockages                    1.42%  93.79 sec  93.79 sec  0.00 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | | | | | +-Allocate memory for PG via list    0.07%  93.79 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read clock blockages                 0.01%  93.79 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read other blockages                 0.01%  93.79 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read halo blockages                  0.03%  93.79 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Read boundary cut boxes              0.00%  93.79 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Read blackboxes                        0.00%  93.79 sec  93.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Read prerouted                         0.97%  93.79 sec  93.80 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Read nets                              0.92%  93.80 sec  93.80 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Set up via pillars                     0.02%  93.80 sec  93.80 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Initialize 3D grid graph               0.28%  93.80 sec  93.80 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Model blockage capacity                6.35%  93.80 sec  93.82 sec  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Initialize 3D capacity               6.04%  93.80 sec  93.82 sec  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)       | +-Read aux data                              0.00%  93.82 sec  93.82 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | +-Others data preparation                    0.01%  93.82 sec  93.82 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | +-Create route kernel                        2.30%  93.82 sec  93.82 sec  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       +-Global Routing                              36.11%  93.83 sec  93.92 sec  0.09 sec  0.22 sec 
[12/17 17:52:36    694s] (I)       | +-Initialization                             1.19%  93.83 sec  93.83 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | +-Net group 1                               33.16%  93.83 sec  93.92 sec  0.09 sec  0.21 sec 
[12/17 17:52:36    694s] (I)       | | +-Generate topology (8T)                   1.98%  93.83 sec  93.84 sec  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | | +-Phase 1a                                 5.94%  93.84 sec  93.86 sec  0.02 sec  0.04 sec 
[12/17 17:52:36    694s] (I)       | | | +-Pattern routing (8T)                   4.00%  93.84 sec  93.85 sec  0.01 sec  0.03 sec 
[12/17 17:52:36    694s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.86%  93.85 sec  93.85 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Add via demand to 2D                   0.73%  93.86 sec  93.86 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | +-Phase 1b                                 5.54%  93.86 sec  93.87 sec  0.01 sec  0.03 sec 
[12/17 17:52:36    694s] (I)       | | | +-Monotonic routing (8T)                 3.49%  93.86 sec  93.87 sec  0.01 sec  0.03 sec 
[12/17 17:52:36    694s] (I)       | | +-Phase 1c                                 1.82%  93.87 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Two level Routing                      1.75%  93.87 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Two Level Routing (Regular)          1.15%  93.87 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Two Level Routing (Strong)           0.35%  93.88 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | +-Phase 1d                                 2.26%  93.88 sec  93.88 sec  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | | | +-Detoured routing (8T)                  2.16%  93.88 sec  93.88 sec  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | | +-Phase 1e                                 0.69%  93.88 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | +-Route legalization                     0.55%  93.88 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | | | +-Legalize Blockage Violations         0.47%  93.88 sec  93.88 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | | +-Phase 1l                                12.43%  93.89 sec  93.92 sec  0.03 sec  0.10 sec 
[12/17 17:52:36    694s] (I)       | | | +-Layer assignment (8T)                 11.61%  93.89 sec  93.92 sec  0.03 sec  0.10 sec 
[12/17 17:52:36    694s] (I)       +-Export cong map                              2.04%  93.92 sec  93.93 sec  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | +-Export 2D cong map                         0.24%  93.93 sec  93.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       +-Extract Global 3D Wires                      0.98%  93.93 sec  93.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       +-Track Assignment (8T)                       12.09%  93.93 sec  93.96 sec  0.03 sec  0.16 sec 
[12/17 17:52:36    694s] (I)       | +-Initialization                             0.46%  93.93 sec  93.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       | +-Track Assignment Kernel                   11.04%  93.93 sec  93.96 sec  0.03 sec  0.16 sec 
[12/17 17:52:36    694s] (I)       | +-Free Memory                                0.01%  93.96 sec  93.96 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       +-Export                                      17.04%  93.96 sec  94.01 sec  0.04 sec  0.12 sec 
[12/17 17:52:36    694s] (I)       | +-Export DB wires                            7.93%  93.96 sec  93.98 sec  0.02 sec  0.08 sec 
[12/17 17:52:36    694s] (I)       | | +-Export all nets (8T)                     6.10%  93.96 sec  93.98 sec  0.02 sec  0.06 sec 
[12/17 17:52:36    694s] (I)       | | +-Set wire vias (8T)                       1.10%  93.98 sec  93.98 sec  0.00 sec  0.01 sec 
[12/17 17:52:36    694s] (I)       | +-Report wirelength                          6.92%  93.98 sec  94.00 sec  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)       | +-Update net boxes                           1.81%  94.00 sec  94.01 sec  0.00 sec  0.03 sec 
[12/17 17:52:36    694s] (I)       | +-Update timing                              0.00%  94.01 sec  94.01 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)       +-Postprocess design                           0.11%  94.01 sec  94.01 sec  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)      ======================= Summary by functions ========================
[12/17 17:52:36    694s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:52:36    694s] (I)      ---------------------------------------------------------------------
[12/17 17:52:36    694s] (I)        0  Early Global Route kernel           100.00%  0.26 sec  0.60 sec 
[12/17 17:52:36    694s] (I)        1  Global Routing                       36.11%  0.09 sec  0.22 sec 
[12/17 17:52:36    694s] (I)        1  Import and model                     30.02%  0.08 sec  0.09 sec 
[12/17 17:52:36    694s] (I)        1  Export                               17.04%  0.04 sec  0.12 sec 
[12/17 17:52:36    694s] (I)        1  Track Assignment (8T)                12.09%  0.03 sec  0.16 sec 
[12/17 17:52:36    694s] (I)        1  Export cong map                       2.04%  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        1  Extract Global 3D Wires               0.98%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        1  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        2  Net group 1                          33.16%  0.09 sec  0.21 sec 
[12/17 17:52:36    694s] (I)        2  Create route DB                      14.89%  0.04 sec  0.05 sec 
[12/17 17:52:36    694s] (I)        2  Create place DB                      11.78%  0.03 sec  0.03 sec 
[12/17 17:52:36    694s] (I)        2  Track Assignment Kernel              11.04%  0.03 sec  0.16 sec 
[12/17 17:52:36    694s] (I)        2  Export DB wires                       7.93%  0.02 sec  0.08 sec 
[12/17 17:52:36    694s] (I)        2  Report wirelength                     6.92%  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)        2  Create route kernel                   2.30%  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        2  Update net boxes                      1.81%  0.00 sec  0.03 sec 
[12/17 17:52:36    694s] (I)        2  Initialization                        1.66%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        3  Import route data (8T)               14.74%  0.04 sec  0.05 sec 
[12/17 17:52:36    694s] (I)        3  Phase 1l                             12.43%  0.03 sec  0.10 sec 
[12/17 17:52:36    694s] (I)        3  Import place data                    11.71%  0.03 sec  0.03 sec 
[12/17 17:52:36    694s] (I)        3  Export all nets (8T)                  6.10%  0.02 sec  0.06 sec 
[12/17 17:52:36    694s] (I)        3  Phase 1a                              5.94%  0.02 sec  0.04 sec 
[12/17 17:52:36    694s] (I)        3  Phase 1b                              5.54%  0.01 sec  0.03 sec 
[12/17 17:52:36    694s] (I)        3  Phase 1d                              2.26%  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        3  Generate topology (8T)                1.98%  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        3  Phase 1c                              1.82%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        3  Set wire vias (8T)                    1.10%  0.00 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        3  Phase 1e                              0.69%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Layer assignment (8T)                11.61%  0.03 sec  0.10 sec 
[12/17 17:52:36    694s] (I)        4  Read nets                             8.56%  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)        4  Model blockage capacity               6.35%  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)        4  Pattern routing (8T)                  4.00%  0.01 sec  0.03 sec 
[12/17 17:52:36    694s] (I)        4  Read blockages ( Layer 2-5 )          3.79%  0.01 sec  0.02 sec 
[12/17 17:52:36    694s] (I)        4  Read instances and placement          3.76%  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        4  Monotonic routing (8T)                3.49%  0.01 sec  0.03 sec 
[12/17 17:52:36    694s] (I)        4  Detoured routing (8T)                 2.16%  0.01 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        4  Two level Routing                     1.75%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Read prerouted                        0.97%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Pattern Routing Avoiding Blockages    0.86%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Add via demand to 2D                  0.73%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Route legalization                    0.55%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Initialize 3D grid graph              0.28%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Initialize 3D capacity                6.04%  0.02 sec  0.02 sec 
[12/17 17:52:36    694s] (I)        5  Read instance blockages               1.79%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Read PG blockages                     1.42%  0.00 sec  0.01 sec 
[12/17 17:52:36    694s] (I)        5  Two Level Routing (Regular)           1.15%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Legalize Blockage Violations          0.47%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Two Level Routing (Strong)            0.35%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] (I)        6  Allocate memory for PG via list       0.07%  0.00 sec  0.00 sec 
[12/17 17:52:36    694s] Running post-eGR process
[12/17 17:52:36    694s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:00.3)
[12/17 17:52:36    694s] Legalization setup...
[12/17 17:52:36    694s] Using cell based legalization.
[12/17 17:52:36    694s] Initializing placement interface...
[12/17 17:52:36    694s]   Use check_library -place or consult logv if problems occur.
[12/17 17:52:36    694s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 17:52:36    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:4075.7M, EPOCH TIME: 1734454356.427053
[12/17 17:52:36    694s] Processing tracks to init pin-track alignment.
[12/17 17:52:36    694s] z: 2, totalTracks: 1
[12/17 17:52:36    694s] z: 4, totalTracks: 1
[12/17 17:52:36    694s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:36    694s] Cell fpga_top LLGs are deleted
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] # Building fpga_top llgBox search-tree.
[12/17 17:52:36    694s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4075.7M, EPOCH TIME: 1734454356.432726
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4075.7M, EPOCH TIME: 1734454356.433036
[12/17 17:52:36    694s] Max number of tech site patterns supported in site array is 256.
[12/17 17:52:36    694s] Core basic site is 18T
[12/17 17:52:36    694s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 17:52:36    694s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 17:52:36    694s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 17:52:36    694s] SiteArray: use 2,650,112 bytes
[12/17 17:52:36    694s] SiteArray: current memory after site array memory allocation 4075.7M
[12/17 17:52:36    694s] SiteArray: FP blocked sites are writable
[12/17 17:52:36    694s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:52:36    694s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4075.7M, EPOCH TIME: 1734454356.443057
[12/17 17:52:36    694s] Process 1648 wires and vias for routing blockage analysis
[12/17 17:52:36    694s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.004, MEM:4075.7M, EPOCH TIME: 1734454356.446899
[12/17 17:52:36    694s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 17:52:36    694s] Atter site array init, number of instance map data is 0.
[12/17 17:52:36    694s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.081, REAL:0.022, MEM:4075.7M, EPOCH TIME: 1734454356.454750
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:36    694s] OPERPROF:     Starting CMU at level 3, MEM:4075.7M, EPOCH TIME: 1734454356.456677
[12/17 17:52:36    694s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4075.7M, EPOCH TIME: 1734454356.457428
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:36    694s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.086, REAL:0.026, MEM:4075.7M, EPOCH TIME: 1734454356.458441
[12/17 17:52:36    694s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4075.7M, EPOCH TIME: 1734454356.458483
[12/17 17:52:36    694s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4075.7M, EPOCH TIME: 1734454356.458620
[12/17 17:52:36    694s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4075.7MB).
[12/17 17:52:36    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.035, MEM:4075.7M, EPOCH TIME: 1734454356.462476
[12/17 17:52:36    694s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/17 17:52:36    694s] Initializing placement interface done.
[12/17 17:52:36    694s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 17:52:36    694s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4075.7M, EPOCH TIME: 1734454356.462702
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.028, REAL:0.007, MEM:4075.7M, EPOCH TIME: 1734454356.469920
[12/17 17:52:36    694s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    694s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:36    694s] Leaving CCOpt scope - Initializing placement interface...
[12/17 17:52:36    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:4075.7M, EPOCH TIME: 1734454356.480782
[12/17 17:52:36    694s] Processing tracks to init pin-track alignment.
[12/17 17:52:36    694s] z: 2, totalTracks: 1
[12/17 17:52:36    694s] z: 4, totalTracks: 1
[12/17 17:52:36    694s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:36    694s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4075.7M, EPOCH TIME: 1734454356.485439
[12/17 17:52:36    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:36    694s] OPERPROF:     Starting CMU at level 3, MEM:4075.7M, EPOCH TIME: 1734454356.489456
[12/17 17:52:36    694s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4075.7M, EPOCH TIME: 1734454356.490135
[12/17 17:52:36    694s] 
[12/17 17:52:36    694s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:36    694s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:4075.7M, EPOCH TIME: 1734454356.491146
[12/17 17:52:36    694s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4075.7M, EPOCH TIME: 1734454356.491188
[12/17 17:52:36    694s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4075.7M, EPOCH TIME: 1734454356.491333
[12/17 17:52:36    694s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4075.7MB).
[12/17 17:52:36    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.012, MEM:4075.7M, EPOCH TIME: 1734454356.492469
[12/17 17:52:36    694s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    694s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:36    694s] Set min layer with default ( 2 )
[12/17 17:52:36    694s] Set max layer with default ( 127 )
[12/17 17:52:36    694s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    694s] Min route layer (adjusted) = 2
[12/17 17:52:36    694s] Max route layer (adjusted) = 5
[12/17 17:52:36    694s] (I)      Load db... (mem=3815.7M)
[12/17 17:52:36    694s] (I)      Read data from FE... (mem=3815.7M)
[12/17 17:52:36    694s] (I)      Number of ignored instance 0
[12/17 17:52:36    694s] (I)      Number of inbound cells 0
[12/17 17:52:36    694s] (I)      Number of opened ILM blockages 0
[12/17 17:52:36    694s] (I)      Number of instances temporarily fixed by detailed placement 52
[12/17 17:52:36    694s] (I)      numMoveCells=12269, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 17:52:36    694s] (I)      cell height: 6660, count: 12269
[12/17 17:52:36    694s] (I)      Read rows... (mem=3818.8M)
[12/17 17:52:36    694s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 17:52:36    694s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 17:52:36    694s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:36    694s] (I)      Done Read rows (cpu=0.000s, mem=3818.8M)
[12/17 17:52:36    694s] (I)      Done Read data from FE (cpu=0.011s, mem=3818.8M)
[12/17 17:52:36    694s] (I)      Done Load db (cpu=0.011s, mem=3818.8M)
[12/17 17:52:36    694s] (I)      Constructing placeable region... (mem=3818.8M)
[12/17 17:52:36    694s] (I)      Constructing bin map
[12/17 17:52:36    694s] (I)      Initialize bin information with width=66600 height=66600
[12/17 17:52:36    694s] (I)      Done constructing bin map
[12/17 17:52:36    694s] (I)      Compute region effective width... (mem=3818.8M)
[12/17 17:52:36    694s] (I)      Done Compute region effective width (cpu=0.000s, mem=3818.8M)
[12/17 17:52:36    694s] (I)      Done Constructing placeable region (cpu=0.002s, mem=3818.8M)
[12/17 17:52:36    694s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/17 17:52:36    694s] Validating CTS configuration...
[12/17 17:52:36    694s] Checking module port directions...
[12/17 17:52:36    694s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    694s] Non-default CCOpt properties:
[12/17 17:52:36    694s]   Public non-default CCOpt properties:
[12/17 17:52:36    694s]     buffer_cells is set for at least one object
[12/17 17:52:36    694s]     cts_merge_clock_gates is set for at least one object
[12/17 17:52:36    694s]     cts_merge_clock_logic is set for at least one object
[12/17 17:52:36    694s]     route_type is set for at least one object
[12/17 17:52:36    694s]   No private non-default CCOpt properties
[12/17 17:52:36    694s] Route type trimming info:
[12/17 17:52:36    694s]   No route type modifications were made.
[12/17 17:52:36    694s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 17:52:36    694s] eee: Trim Metal Layers: { }
[12/17 17:52:36    694s] eee: RC Grid Memory allocated=37500
[12/17 17:52:36    695s] eee: LayerId=1 widthSet size=1
[12/17 17:52:36    695s] eee: LayerId=2 widthSet size=1
[12/17 17:52:36    695s] eee: LayerId=3 widthSet size=1
[12/17 17:52:36    695s] eee: LayerId=4 widthSet size=1
[12/17 17:52:36    695s] eee: LayerId=5 widthSet size=1
[12/17 17:52:36    695s] eee: Total RC Grid memory=37500
[12/17 17:52:36    695s] Updating RC grid for preRoute extraction ...
[12/17 17:52:36    695s] eee: Metal Layers Info:
[12/17 17:52:36    695s] eee: L: met1 met2 met3 met4 met5
[12/17 17:52:36    695s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:36    695s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:36    695s] eee: pegSigSF=1.070000
[12/17 17:52:36    695s] Initializing multi-corner resistance tables ...
[12/17 17:52:36    695s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:52:36    695s] eee: l=2 avDens=0.082441 usedTrk=2631.053008 availTrk=31914.507098 sigTrk=2631.053008
[12/17 17:52:36    695s] eee: l=3 avDens=0.139463 usedTrk=2727.565320 availTrk=19557.693736 sigTrk=2727.565320
[12/17 17:52:36    695s] eee: l=4 avDens=0.061911 usedTrk=1123.595229 availTrk=18148.512494 sigTrk=1123.595229
[12/17 17:52:36    695s] eee: l=5 avDens=0.188945 usedTrk=729.108003 availTrk=3858.829379 sigTrk=729.108003
[12/17 17:52:36    695s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:36    695s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:52:36    695s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.347450 uaWl=1.000000 uaWlH=0.181300 aWlH=0.000000 lMod=0 pMax=0.850100 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:52:36    695s] eee: NetCapCache creation started. (Current Mem: 4078.152M) 
[12/17 17:52:36    695s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4078.152M) 
[12/17 17:52:36    695s] End AAE Lib Interpolated Model. (MEM=4078.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:36    695s] Accumulated time to calculate placeable region: 9e-05
[12/17 17:52:36    695s] Accumulated time to calculate placeable region: 0.000448
[12/17 17:52:36    695s] Accumulated time to calculate placeable region: 0.000461
[12/17 17:52:36    695s] Accumulated time to calculate placeable region: 0.000474
[12/17 17:52:36    695s] Accumulated time to calculate placeable region: 0.000487
[12/17 17:52:36    695s] Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 17:52:36    695s] Original list had 5 cells:
[12/17 17:52:36    695s] sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 17:52:36    695s] Library trimming was not able to trim any cells:
[12/17 17:52:36    695s] sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 17:52:36    695s] Accumulated time to calculate placeable region: 0.000564
[12/17 17:52:36    695s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 17:52:36    695s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 17:52:36    695s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 17:52:36    695s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 17:52:36    695s] Non-default CCOpt properties:
[12/17 17:52:36    695s]   Public non-default CCOpt properties:
[12/17 17:52:36    695s]     cts_merge_clock_gates: true (default: false)
[12/17 17:52:36    695s]     cts_merge_clock_logic: true (default: false)
[12/17 17:52:36    695s]     route_type (leaf): default_route_type_leaf (default: default)
[12/17 17:52:36    695s]     route_type (top): default_route_type_nonleaf (default: default)
[12/17 17:52:36    695s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 17:52:36    695s]   No private non-default CCOpt properties
[12/17 17:52:36    695s] For power domain auto-default:
[12/17 17:52:36    695s]   Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 17:52:36    695s]   Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 17:52:36    695s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 17:52:36    695s] Top Routing info:
[12/17 17:52:36    695s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 17:52:36    695s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 17:52:36    695s] Trunk Routing info:
[12/17 17:52:36    695s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 17:52:36    695s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 17:52:36    695s] Leaf Routing info:
[12/17 17:52:36    695s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 17:52:36    695s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 17:52:36    695s] For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 17:52:36    695s]   Slew time target (leaf):    0.172ns
[12/17 17:52:36    695s]   Slew time target (trunk):   0.172ns
[12/17 17:52:36    695s]   Slew time target (top):     0.173ns (Note: no nets are considered top nets in this clock tree)
[12/17 17:52:36    695s]   Buffer unit delay: 0.222ns
[12/17 17:52:36    695s]   Buffer max distance: 697.778um
[12/17 17:52:36    695s] Fastest wire driving cells and distances:
[12/17 17:52:36    695s]   Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=697.778um, saturatedSlew=0.139ns, speed=1903.896um per ns, cellArea=43.046um^2 per 1000um}
[12/17 17:52:36    695s]   Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.826um, saturatedSlew=0.133ns, speed=525.265um per ns, cellArea=89.310um^2 per 1000um}
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Logic Sizing Table:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] ----------------------------------------------------------
[12/17 17:52:36    695s] Cell    Instance count    Source    Eligible library cells
[12/17 17:52:36    695s] ----------------------------------------------------------
[12/17 17:52:36    695s]   (empty table)
[12/17 17:52:36    695s] ----------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 17:52:36    695s]  Created from constraint modes: {[]}
[12/17 17:52:36    695s]   Sources:                     pin clk[0]
[12/17 17:52:36    695s]   Total number of sinks:       20
[12/17 17:52:36    695s]   Delay constrained sinks:     20
[12/17 17:52:36    695s]   Constrains:                  default
[12/17 17:52:36    695s]   Non-leaf sinks:              0
[12/17 17:52:36    695s]   Ignore pins:                 0
[12/17 17:52:36    695s]  Timing corner MAX_DELAY:setup.late:
[12/17 17:52:36    695s]   Skew target:                 0.222ns
[12/17 17:52:36    695s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 17:52:36    695s]  Created from constraint modes: {[]}
[12/17 17:52:36    695s]   Sources:                     pin prog_clk[0]
[12/17 17:52:36    695s]   Total number of sinks:       1458
[12/17 17:52:36    695s]   Delay constrained sinks:     1458
[12/17 17:52:36    695s]   Constrains:                  default
[12/17 17:52:36    695s]   Non-leaf sinks:              0
[12/17 17:52:36    695s]   Ignore pins:                 0
[12/17 17:52:36    695s]  Timing corner MAX_DELAY:setup.late:
[12/17 17:52:36    695s]   Skew target:                 0.222ns
[12/17 17:52:36    695s] Primary reporting skew groups are:
[12/17 17:52:36    695s] skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Constraint summary
[12/17 17:52:36    695s] ==================
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Transition constraints are active in the following delay corners:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] MAX_DELAY:setup.late
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Cap constraints are active in the following delay corners:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] MAX_DELAY:setup.late
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Transition constraint summary:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] -------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 17:52:36    695s] -------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 17:52:36    695s]               -                      0.172         1482      auto computed    all
[12/17 17:52:36    695s] -------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Capacitance constraint summary:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] ------------------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 17:52:36    695s] ------------------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 17:52:36    695s]               -                     1.424          2        library_or_sdc_constraint    all
[12/17 17:52:36    695s] ------------------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 17:52:36    695s] CTS services accumulated run-time stats initial state:
[12/17 17:52:36    695s]   delay calculator: calls=1526, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:36    695s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:36    695s]   steiner router: calls=1528, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:36    695s] Clock DAG stats initial state:
[12/17 17:52:36    695s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:36    695s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:36    695s]   misc counts      : r=2, pp=0, mci=0
[12/17 17:52:36    695s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:36    695s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:36    695s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 17:52:36    695s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Layer information for route type default_route_type_leaf:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] Layer    Preferred    Route    Res.          Cap.          RC
[12/17 17:52:36    695s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] met1     N            H          81.281        0.153        12.429
[12/17 17:52:36    695s] met2     N            V           1.218        0.193         0.235
[12/17 17:52:36    695s] met3     Y            H           0.471        0.222         0.104
[12/17 17:52:36    695s] met4     Y            V           0.168        0.273         0.046
[12/17 17:52:36    695s] met5     N            H           0.029        0.265         0.008
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 17:52:36    695s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Layer information for route type default_route_type_nonleaf:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] Layer    Preferred    Route    Res.          Cap.          RC
[12/17 17:52:36    695s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] met1     N            H          81.281        0.193        15.676
[12/17 17:52:36    695s] met2     N            V           1.218        0.252         0.307
[12/17 17:52:36    695s] met3     Y            H           0.471        0.241         0.113
[12/17 17:52:36    695s] met4     Y            V           0.168        0.336         0.056
[12/17 17:52:36    695s] met5     N            H           0.029        0.277         0.008
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 17:52:36    695s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Layer information for route type default_route_type_nonleaf:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] Layer    Preferred    Route    Res.          Cap.          RC
[12/17 17:52:36    695s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] met1     N            H          81.281        0.153        12.429
[12/17 17:52:36    695s] met2     N            V           1.218        0.193         0.235
[12/17 17:52:36    695s] met3     Y            H           0.471        0.222         0.104
[12/17 17:52:36    695s] met4     Y            V           0.168        0.273         0.046
[12/17 17:52:36    695s] met5     N            H           0.029        0.265         0.008
[12/17 17:52:36    695s] --------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Via selection for estimated routes (rule default):
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] ------------------------------------------------------------------
[12/17 17:52:36    695s] Layer        Via Cell      Res.     Cap.     RC       Top of Stack
[12/17 17:52:36    695s] Range                      (Ohm)    (fF)     (fs)     Only
[12/17 17:52:36    695s] ------------------------------------------------------------------
[12/17 17:52:36    695s] met1-met2    M1M2_PR_MR    9.249    0.050    0.464    false
[12/17 17:52:36    695s] met2-met3    M2M3_PR_MR    4.476    0.056    0.251    false
[12/17 17:52:36    695s] met3-met4    M3M4_PR_MR    3.369    0.046    0.154    false
[12/17 17:52:36    695s] met4-met5    M4M5_PR_MR    3.369    0.228    0.769    false
[12/17 17:52:36    695s] ------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 17:52:36    695s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 17:52:36    695s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Ideal and dont_touch net fanout counts:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] -----------------------------------------------------------
[12/17 17:52:36    695s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 17:52:36    695s] -----------------------------------------------------------
[12/17 17:52:36    695s]       1            10                      0
[12/17 17:52:36    695s]      11           100                      1
[12/17 17:52:36    695s]     101          1000                      0
[12/17 17:52:36    695s]    1001         10000                      1
[12/17 17:52:36    695s]   10001           +                        0
[12/17 17:52:36    695s] -----------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Top ideal and dont_touch nets by fanout:
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] ------------------------
[12/17 17:52:36    695s] Net name       Fanout ()
[12/17 17:52:36    695s] ------------------------
[12/17 17:52:36    695s] prog_clk[0]      1458
[12/17 17:52:36    695s] clk[0]             20
[12/17 17:52:36    695s] ------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] No dont_touch hnets found in the clock tree
[12/17 17:52:36    695s] No dont_touch hpins found in the clock network.
[12/17 17:52:36    695s] Checking for illegal sizes of clock logic instances...
[12/17 17:52:36    695s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Filtering reasons for cell type: inverter
[12/17 17:52:36    695s] =========================================
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] Clock trees    Power domain    Reason                         Library cells
[12/17 17:52:36    695s] ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 17:52:36    695s]                                                                 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 17:52:36    695s]                                                                 sky130_osu_sc_18T_hs__inv_8 }
[12/17 17:52:36    695s] ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/17 17:52:36    695s] CCOpt configuration status: all checks passed.
[12/17 17:52:36    695s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/17 17:52:36    695s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/17 17:52:36    695s]   No exclusion drivers are needed.
[12/17 17:52:36    695s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/17 17:52:36    695s] Antenna diode management...
[12/17 17:52:36    695s]   Found 0 antenna diodes in the clock trees.
[12/17 17:52:36    695s]   
[12/17 17:52:36    695s] Antenna diode management done.
[12/17 17:52:36    695s] Adding driver cells for primary IOs...
[12/17 17:52:36    695s]   
[12/17 17:52:36    695s]   ----------------------------------------------------------------------------------------------
[12/17 17:52:36    695s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/17 17:52:36    695s]   ----------------------------------------------------------------------------------------------
[12/17 17:52:36    695s]     (empty table)
[12/17 17:52:36    695s]   ----------------------------------------------------------------------------------------------
[12/17 17:52:36    695s]   
[12/17 17:52:36    695s]   
[12/17 17:52:36    695s] Adding driver cells for primary IOs done.
[12/17 17:52:36    695s] Adding driver cell for primary IO roots...
[12/17 17:52:36    695s] Adding driver cell for primary IO roots done.
[12/17 17:52:36    695s] Maximizing clock DAG abstraction...
[12/17 17:52:36    695s]   Removing clock DAG drivers
[12/17 17:52:36    695s] Maximizing clock DAG abstraction done.
[12/17 17:52:36    695s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.2 real=0:00:00.8)
[12/17 17:52:36    695s] Synthesizing clock trees...
[12/17 17:52:36    695s]   Preparing To Balance...
[12/17 17:52:36    695s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/17 17:52:36    695s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5927.4M, EPOCH TIME: 1734454356.878778
[12/17 17:52:36    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.029, REAL:0.007, MEM:5927.4M, EPOCH TIME: 1734454356.886048
[12/17 17:52:36    695s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    695s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 17:52:36    695s] OPERPROF: Starting DPlace-Init at level 1, MEM:5927.4M, EPOCH TIME: 1734454356.886252
[12/17 17:52:36    695s] Processing tracks to init pin-track alignment.
[12/17 17:52:36    695s] z: 2, totalTracks: 1
[12/17 17:52:36    695s] z: 4, totalTracks: 1
[12/17 17:52:36    695s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:36    695s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5927.4M, EPOCH TIME: 1734454356.891213
[12/17 17:52:36    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:36    695s] OPERPROF:     Starting CMU at level 3, MEM:5927.4M, EPOCH TIME: 1734454356.895465
[12/17 17:52:36    695s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5927.4M, EPOCH TIME: 1734454356.896124
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:36    695s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.007, MEM:5927.4M, EPOCH TIME: 1734454356.898028
[12/17 17:52:36    695s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5927.4M, EPOCH TIME: 1734454356.898078
[12/17 17:52:36    695s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5927.4M, EPOCH TIME: 1734454356.898257
[12/17 17:52:36    695s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5927.4MB).
[12/17 17:52:36    695s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.013, MEM:5927.4M, EPOCH TIME: 1734454356.899429
[12/17 17:52:36    695s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    695s]   Merging duplicate siblings in DAG...
[12/17 17:52:36    695s]     Clock DAG hash before merging: 12649790731240892195 281256534138166629
[12/17 17:52:36    695s]     CTS services accumulated run-time stats before merging:
[12/17 17:52:36    695s]       delay calculator: calls=1526, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:36    695s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:36    695s]       steiner router: calls=1528, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:36    695s]     Clock DAG stats before merging:
[12/17 17:52:36    695s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:36    695s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:36    695s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:36    695s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:36    695s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:36    695s]     Resynthesising clock tree into netlist...
[12/17 17:52:36    695s]       Reset timing graph...
[12/17 17:52:36    695s] Ignoring AAE DB Resetting ...
[12/17 17:52:36    695s]       Reset timing graph done.
[12/17 17:52:36    695s]     Resynthesising clock tree into netlist done.
[12/17 17:52:36    695s]     Merging duplicate clock dag driver clones in DAG...
[12/17 17:52:36    695s]     Merging duplicate clock dag driver clones in DAG done.
[12/17 17:52:36    695s]     
[12/17 17:52:36    695s]     Disconnecting clock tree from netlist...
[12/17 17:52:36    695s]     Disconnecting clock tree from netlist done.
[12/17 17:52:36    695s]   Merging duplicate siblings in DAG done.
[12/17 17:52:36    695s]   Applying movement limits...
[12/17 17:52:36    695s]   Applying movement limits done.
[12/17 17:52:36    695s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/17 17:52:36    695s]   CCOpt::Phase::Construction...
[12/17 17:52:36    695s]   Stage::Clustering...
[12/17 17:52:36    695s]   Clustering...
[12/17 17:52:36    695s]     Clock DAG hash before 'Clustering': 12649790731240892195 281256534138166629
[12/17 17:52:36    695s]     CTS services accumulated run-time stats before 'Clustering':
[12/17 17:52:36    695s]       delay calculator: calls=1526, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:36    695s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:36    695s]       steiner router: calls=1528, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:36    695s]     Initialize for clustering...
[12/17 17:52:36    695s]     Clock DAG hash before clustering: 12649790731240892195 281256534138166629
[12/17 17:52:36    695s]     CTS services accumulated run-time stats before clustering:
[12/17 17:52:36    695s]       delay calculator: calls=1526, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:36    695s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:36    695s]       steiner router: calls=1528, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:36    695s]     Clock DAG stats before clustering:
[12/17 17:52:36    695s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:36    695s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:36    695s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:36    695s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:36    695s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:36    695s]     Computing max distances from locked parents...
[12/17 17:52:36    695s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/17 17:52:36    695s]     Computing max distances from locked parents done.
[12/17 17:52:36    695s]     Computing optimal clock node locations...
[12/17 17:52:36    695s] End AAE Lib Interpolated Model. (MEM=5927.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:36    695s]     Optimal path computation stats:
[12/17 17:52:36    695s]       Successful          : 0
[12/17 17:52:36    695s]       Unsuccessful        : 0
[12/17 17:52:36    695s]       Immovable           : 2
[12/17 17:52:36    695s]       lockedParentLocation: 0
[12/17 17:52:36    695s]       Region hash         : 9b63d8a4eba3eebd
[12/17 17:52:36    695s]     Unsuccessful details:
[12/17 17:52:36    695s]     
[12/17 17:52:36    695s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    695s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    695s]     Bottom-up phase...
[12/17 17:52:36    695s]     Clustering bottom-up starting from leaves...
[12/17 17:52:36    695s]       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:36    695s]       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:36    695s]       Clustering clock_tree prog_clk[0]...
[12/17 17:52:36    695s] Clustering clock_tree clk[0]...
[12/17 17:52:36    695s] Clustering clock_tree clk[0] done.
[12/17 17:52:36    695s]       Clustering clock_tree prog_clk[0] done.
[12/17 17:52:36    695s]     Clustering bottom-up starting from leaves done.
[12/17 17:52:36    695s]     Rebuilding the clock tree after clustering...
[12/17 17:52:36    695s]     Rebuilding the clock tree after clustering done.
[12/17 17:52:36    695s]     Clock DAG hash after bottom-up phase: 12649790731240892195 281256534138166629
[12/17 17:52:36    695s]     CTS services accumulated run-time stats after bottom-up phase:
[12/17 17:52:36    695s]       delay calculator: calls=1528, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:36    695s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:36    695s]       steiner router: calls=1528, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:36    695s]     Clock DAG stats after bottom-up phase:
[12/17 17:52:36    695s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:36    695s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:36    695s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:36    695s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:36    695s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:36    695s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/17 17:52:36    695s]     Legalizing clock trees...
[12/17 17:52:36    695s]     Resynthesising clock tree into netlist...
[12/17 17:52:36    695s]       Reset timing graph...
[12/17 17:52:36    695s] Ignoring AAE DB Resetting ...
[12/17 17:52:36    695s]       Reset timing graph done.
[12/17 17:52:36    695s]     Resynthesising clock tree into netlist done.
[12/17 17:52:36    695s]     Commiting net attributes....
[12/17 17:52:36    695s]     Commiting net attributes. done.
[12/17 17:52:36    695s]     Leaving CCOpt scope - ClockRefiner...
[12/17 17:52:36    695s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5975.6M, EPOCH TIME: 1734454356.948245
[12/17 17:52:36    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.028, REAL:0.007, MEM:5878.6M, EPOCH TIME: 1734454356.954932
[12/17 17:52:36    695s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:36    695s]     Assigned high priority to 1478 instances.
[12/17 17:52:36    695s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/17 17:52:36    695s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/17 17:52:36    695s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5878.6M, EPOCH TIME: 1734454356.964472
[12/17 17:52:36    695s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5878.6M, EPOCH TIME: 1734454356.964559
[12/17 17:52:36    695s] Processing tracks to init pin-track alignment.
[12/17 17:52:36    695s] z: 2, totalTracks: 1
[12/17 17:52:36    695s] z: 4, totalTracks: 1
[12/17 17:52:36    695s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:36    695s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5878.6M, EPOCH TIME: 1734454356.969149
[12/17 17:52:36    695s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:36    695s] OPERPROF:       Starting CMU at level 4, MEM:5878.6M, EPOCH TIME: 1734454356.973148
[12/17 17:52:36    695s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:5878.6M, EPOCH TIME: 1734454356.973761
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:36    695s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.006, MEM:5878.6M, EPOCH TIME: 1734454356.974766
[12/17 17:52:36    695s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5878.6M, EPOCH TIME: 1734454356.974808
[12/17 17:52:36    695s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5878.6M, EPOCH TIME: 1734454356.974935
[12/17 17:52:36    695s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5878.6MB).
[12/17 17:52:36    695s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.012, MEM:5878.6M, EPOCH TIME: 1734454356.976061
[12/17 17:52:36    695s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.014, REAL:0.012, MEM:5878.6M, EPOCH TIME: 1734454356.976088
[12/17 17:52:36    695s] TDRefine: refinePlace mode is spiral
[12/17 17:52:36    695s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.6
[12/17 17:52:36    695s] OPERPROF: Starting Refine-Place at level 1, MEM:5878.6M, EPOCH TIME: 1734454356.976160
[12/17 17:52:36    695s] *** Starting refinePlace (0:11:36 mem=5878.6M) ***
[12/17 17:52:36    695s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:36    695s] 
[12/17 17:52:36    695s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:36    695s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:36    695s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:36    695s] Set min layer with default ( 2 )
[12/17 17:52:36    695s] Set max layer with default ( 127 )
[12/17 17:52:36    695s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    695s] Min route layer (adjusted) = 2
[12/17 17:52:36    695s] Max route layer (adjusted) = 5
[12/17 17:52:36    695s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:36    695s] Set min layer with default ( 2 )
[12/17 17:52:36    695s] Set max layer with default ( 127 )
[12/17 17:52:36    695s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    695s] Min route layer (adjusted) = 2
[12/17 17:52:36    695s] Max route layer (adjusted) = 5
[12/17 17:52:36    695s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5878.6M, EPOCH TIME: 1734454356.989061
[12/17 17:52:36    695s] Starting refinePlace ...
[12/17 17:52:36    695s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:36    695s] Set min layer with default ( 2 )
[12/17 17:52:36    695s] Set max layer with default ( 127 )
[12/17 17:52:36    695s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    695s] Min route layer (adjusted) = 2
[12/17 17:52:36    695s] Max route layer (adjusted) = 5
[12/17 17:52:36    695s] One DDP V2 for no tweak run.
[12/17 17:52:36    695s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:36    695s] Set min layer with default ( 2 )
[12/17 17:52:36    695s] Set max layer with default ( 127 )
[12/17 17:52:36    695s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:36    695s] Min route layer (adjusted) = 2
[12/17 17:52:36    695s] Max route layer (adjusted) = 5
[12/17 17:52:37    695s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:6006.6M, EPOCH TIME: 1734454357.009715
[12/17 17:52:37    695s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:52:37    695s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:6006.6M, EPOCH TIME: 1734454357.009785
[12/17 17:52:37    695s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:6006.6M, EPOCH TIME: 1734454357.010088
[12/17 17:52:37    695s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:6006.6M, EPOCH TIME: 1734454357.010137
[12/17 17:52:37    695s] DDP markSite nrRow 90 nrJob 90
[12/17 17:52:37    695s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:6006.6M, EPOCH TIME: 1734454357.010326
[12/17 17:52:37    695s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:6006.6M, EPOCH TIME: 1734454357.010371
[12/17 17:52:37    695s]   Spread Effort: high, standalone mode, useDDP on.
[12/17 17:52:37    695s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=5878.6MB) @(0:11:36 - 0:11:36).
[12/17 17:52:37    695s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:37    695s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 17:52:37    695s] 
[12/17 17:52:37    695s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:52:37    696s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:52:37    696s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 17:52:37    696s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:52:37    696s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=5846.6MB) @(0:11:36 - 0:11:36).
[12/17 17:52:37    696s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:37    696s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5846.6MB
[12/17 17:52:37    696s] Statistics of distance of Instance movement in refine placement:
[12/17 17:52:37    696s]   maximum (X+Y) =         0.00 um
[12/17 17:52:37    696s]   mean    (X+Y) =         0.00 um
[12/17 17:52:37    696s] Summary Report:
[12/17 17:52:37    696s] Instances move: 0 (out of 12269 movable)
[12/17 17:52:37    696s] Instances flipped: 0
[12/17 17:52:37    696s] Mean displacement: 0.00 um
[12/17 17:52:37    696s] Max displacement: 0.00 um 
[12/17 17:52:37    696s] Total instances moved : 0
[12/17 17:52:37    696s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.598, REAL:0.328, MEM:5846.6M, EPOCH TIME: 1734454357.316896
[12/17 17:52:37    696s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:37    696s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5846.6MB
[12/17 17:52:37    696s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=5846.6MB) @(0:11:36 - 0:11:36).
[12/17 17:52:37    696s] *** Finished refinePlace (0:11:36 mem=5846.6M) ***
[12/17 17:52:37    696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.6
[12/17 17:52:37    696s] OPERPROF: Finished Refine-Place at level 1, CPU:0.614, REAL:0.345, MEM:5846.6M, EPOCH TIME: 1734454357.320698
[12/17 17:52:37    696s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5846.6M, EPOCH TIME: 1734454357.320760
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.031, REAL:0.011, MEM:5878.6M, EPOCH TIME: 1734454357.331483
[12/17 17:52:37    696s]     ClockRefiner summary
[12/17 17:52:37    696s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/17 17:52:37    696s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/17 17:52:37    696s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/17 17:52:37    696s]     Revert refine place priority changes on 0 instances.
[12/17 17:52:37    696s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:37    696s] OPERPROF: Starting DPlace-Init at level 1, MEM:5878.6M, EPOCH TIME: 1734454357.341230
[12/17 17:52:37    696s] Processing tracks to init pin-track alignment.
[12/17 17:52:37    696s] z: 2, totalTracks: 1
[12/17 17:52:37    696s] z: 4, totalTracks: 1
[12/17 17:52:37    696s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:37    696s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5878.6M, EPOCH TIME: 1734454357.345702
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:37    696s] OPERPROF:     Starting CMU at level 3, MEM:5878.6M, EPOCH TIME: 1734454357.349616
[12/17 17:52:37    696s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5878.6M, EPOCH TIME: 1734454357.350374
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:37    696s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:5878.6M, EPOCH TIME: 1734454357.351384
[12/17 17:52:37    696s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5878.6M, EPOCH TIME: 1734454357.351425
[12/17 17:52:37    696s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5878.6M, EPOCH TIME: 1734454357.351569
[12/17 17:52:37    696s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5878.6MB).
[12/17 17:52:37    696s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.011, MEM:5878.6M, EPOCH TIME: 1734454357.352702
[12/17 17:52:37    696s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.4)
[12/17 17:52:37    696s]     Disconnecting clock tree from netlist...
[12/17 17:52:37    696s]     Disconnecting clock tree from netlist done.
[12/17 17:52:37    696s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/17 17:52:37    696s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5878.6M, EPOCH TIME: 1734454357.354482
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.028, REAL:0.007, MEM:5878.6M, EPOCH TIME: 1734454357.361383
[12/17 17:52:37    696s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:37    696s]     Leaving CCOpt scope - Initializing placement interface...
[12/17 17:52:37    696s] OPERPROF: Starting DPlace-Init at level 1, MEM:5878.6M, EPOCH TIME: 1734454357.361709
[12/17 17:52:37    696s] Processing tracks to init pin-track alignment.
[12/17 17:52:37    696s] z: 2, totalTracks: 1
[12/17 17:52:37    696s] z: 4, totalTracks: 1
[12/17 17:52:37    696s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:37    696s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5878.6M, EPOCH TIME: 1734454357.365979
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:37    696s] OPERPROF:     Starting CMU at level 3, MEM:5878.6M, EPOCH TIME: 1734454357.372491
[12/17 17:52:37    696s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5878.6M, EPOCH TIME: 1734454357.373164
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:37    696s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.008, MEM:5878.6M, EPOCH TIME: 1734454357.374187
[12/17 17:52:37    696s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5878.6M, EPOCH TIME: 1734454357.374229
[12/17 17:52:37    696s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5878.6M, EPOCH TIME: 1734454357.374377
[12/17 17:52:37    696s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5878.6MB).
[12/17 17:52:37    696s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.014, MEM:5878.6M, EPOCH TIME: 1734454357.375457
[12/17 17:52:37    696s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:37    696s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:37    696s] End AAE Lib Interpolated Model. (MEM=5878.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:37    696s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:37    696s]     
[12/17 17:52:37    696s]     Clock tree legalization - Histogram:
[12/17 17:52:37    696s]     ====================================
[12/17 17:52:37    696s]     
[12/17 17:52:37    696s]     --------------------------------
[12/17 17:52:37    696s]     Movement (um)    Number of cells
[12/17 17:52:37    696s]     --------------------------------
[12/17 17:52:37    696s]       (empty table)
[12/17 17:52:37    696s]     --------------------------------
[12/17 17:52:37    696s]     
[12/17 17:52:37    696s]     
[12/17 17:52:37    696s]     Clock tree legalization - There are no Movements:
[12/17 17:52:37    696s]     =================================================
[12/17 17:52:37    696s]     
[12/17 17:52:37    696s]     ---------------------------------------------
[12/17 17:52:37    696s]     Movement (um)    Desired     Achieved    Node
[12/17 17:52:37    696s]                      location    location    
[12/17 17:52:37    696s]     ---------------------------------------------
[12/17 17:52:37    696s]       (empty table)
[12/17 17:52:37    696s]     ---------------------------------------------
[12/17 17:52:37    696s]     
[12/17 17:52:37    696s]     Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.4)
[12/17 17:52:37    696s]     Clock DAG hash after 'Clustering': 12649790731240892195 281256534138166629
[12/17 17:52:37    696s]     CTS services accumulated run-time stats after 'Clustering':
[12/17 17:52:37    696s]       delay calculator: calls=1530, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:37    696s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:37    696s]       steiner router: calls=1528, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:37    696s]     Clock DAG stats after 'Clustering':
[12/17 17:52:37    696s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:37    696s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:37    696s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:37    696s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:37    696s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:37    696s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:37    696s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:37    696s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:37    696s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:37    696s]     Clock DAG net violations after 'Clustering':
[12/17 17:52:37    696s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:37    696s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/17 17:52:37    696s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:37    696s]     Primary reporting skew groups after 'Clustering':
[12/17 17:52:37    696s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:37    696s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:37    696s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:37    696s]     Skew group summary after 'Clustering':
[12/17 17:52:37    696s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:37    696s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:37    696s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:37    696s]   Clustering done. (took cpu=0:00:00.9 real=0:00:00.5)
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Post-Clustering Statistics Report
[12/17 17:52:37    696s]   =================================
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Fanout Statistics:
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   --------------------------------------------------------------------------------------
[12/17 17:52:37    696s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[12/17 17:52:37    696s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[12/17 17:52:37    696s]   --------------------------------------------------------------------------------------
[12/17 17:52:37    696s]   Trunk         1        2.000       2          2        0.000     {1 <= 2}
[12/17 17:52:37    696s]   Leaf          2      739.000      20       1458     1016.820     {1 <= 307, 1 <= 1459}
[12/17 17:52:37    696s]   --------------------------------------------------------------------------------------
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Clustering Failure Statistics:
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   --------------------------------
[12/17 17:52:37    696s]   Net Type    Clusters    Clusters
[12/17 17:52:37    696s]               Tried       Failed
[12/17 17:52:37    696s]   --------------------------------
[12/17 17:52:37    696s]     (empty table)
[12/17 17:52:37    696s]   --------------------------------
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Clustering Partition Statistics:
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   ----------------------------------------------------------------------------------
[12/17 17:52:37    696s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[12/17 17:52:37    696s]               Fraction    Fraction    Count        Size    Size    Size    Size
[12/17 17:52:37    696s]   ----------------------------------------------------------------------------------
[12/17 17:52:37    696s]     (empty table)
[12/17 17:52:37    696s]   ----------------------------------------------------------------------------------
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Longest 5 runtime clustering solutions:
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   ----------------------------------------------------------------------------------
[12/17 17:52:37    696s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/17 17:52:37    696s]   ----------------------------------------------------------------------------------
[12/17 17:52:37    696s]   25450.437     1458        0                  0          prog_clk[0]    prog_clk[0]
[12/17 17:52:37    696s]    6014.814      20         0                  0          clk[0]         clk[0]
[12/17 17:52:37    696s]   ----------------------------------------------------------------------------------
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Longest 10 runtime per clock tree:
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   ------------------------------------------------------------------------------------
[12/17 17:52:37    696s]   Wall Time    Mean         Min          Max          Std. Dev    Count    Clock Tree
[12/17 17:52:37    696s]   ------------------------------------------------------------------------------------
[12/17 17:52:37    696s]   25450.437    25450.437    25450.437    25450.437     0.000         2     prog_clk[0]
[12/17 17:52:37    696s]    6014.814     6014.814     6014.814     6014.814     0.000         2     clk[0]
[12/17 17:52:37    696s]   ------------------------------------------------------------------------------------
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Bottom-up runtime statistics:
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   --------------------------------------------------------
[12/17 17:52:37    696s]   Mean         Min         Max          Std. Dev     Count
[12/17 17:52:37    696s]   --------------------------------------------------------
[12/17 17:52:37    696s]   15732.626    6014.814    25450.437    13743.061       2
[12/17 17:52:37    696s]   --------------------------------------------------------
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   
[12/17 17:52:37    696s]   Looking for fanout violations...
[12/17 17:52:37    696s]   Looking for fanout violations done.
[12/17 17:52:37    696s]   CongRepair After Initial Clustering...
[12/17 17:52:37    696s]   Reset timing graph...
[12/17 17:52:37    696s] Ignoring AAE DB Resetting ...
[12/17 17:52:37    696s]   Reset timing graph done.
[12/17 17:52:37    696s]   Leaving CCOpt scope - Early Global Route...
[12/17 17:52:37    696s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5974.9M, EPOCH TIME: 1734454357.408712
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] Cell fpga_top LLGs are deleted
[12/17 17:52:37    696s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:37    696s] # Resetting pin-track-align track data.
[12/17 17:52:37    696s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.026, REAL:0.007, MEM:5878.9M, EPOCH TIME: 1734454357.415235
[12/17 17:52:37    696s]   Clock implementation routing...
[12/17 17:52:37    696s] Net route status summary:
[12/17 17:52:37    696s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:37    696s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:37    696s]     Routing using eGR only...
[12/17 17:52:37    696s]       Early Global Route - eGR only step...
[12/17 17:52:37    696s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[12/17 17:52:37    696s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[12/17 17:52:37    696s] (ccopt eGR): Start to route 2 all nets
[12/17 17:52:37    696s] Running pre-eGR process
[12/17 17:52:37    696s] (I)      Initializing eGR engine (clean)
[12/17 17:52:37    696s] Set min layer with default ( 2 )
[12/17 17:52:37    696s] Set max layer with default ( 127 )
[12/17 17:52:37    696s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:37    696s] Min route layer (adjusted) = 2
[12/17 17:52:37    696s] Max route layer (adjusted) = 5
[12/17 17:52:37    696s] (I)      Initializing eGR engine (clean)
[12/17 17:52:37    696s] Set min layer with default ( 2 )
[12/17 17:52:37    696s] Set max layer with default ( 127 )
[12/17 17:52:37    696s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:37    696s] Min route layer (adjusted) = 2
[12/17 17:52:37    696s] Max route layer (adjusted) = 5
[12/17 17:52:37    696s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.50 MB )
[12/17 17:52:37    696s] (I)      Running eGR Cong Clean flow
[12/17 17:52:37    696s] (I)      # wire layers (front) : 6
[12/17 17:52:37    696s] (I)      # wire layers (back)  : 0
[12/17 17:52:37    696s] (I)      min wire layer : 1
[12/17 17:52:37    696s] (I)      max wire layer : 5
[12/17 17:52:37    696s] (I)      # cut layers (front) : 5
[12/17 17:52:37    696s] (I)      # cut layers (back)  : 0
[12/17 17:52:37    696s] (I)      min cut layer : 1
[12/17 17:52:37    696s] (I)      max cut layer : 4
[12/17 17:52:37    696s] (I)      ============================= Layers ==============================
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:37    696s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:37    696s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:37    696s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:37    696s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:37    696s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      Started Import and model ( Curr Mem: 5.50 MB )
[12/17 17:52:37    696s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:37    696s] (I)      == Non-default Options ==
[12/17 17:52:37    696s] (I)      Clean congestion better                            : true
[12/17 17:52:37    696s] (I)      Estimate vias on DPT layer                         : true
[12/17 17:52:37    696s] (I)      Clean congestion layer assignment rounds           : 3
[12/17 17:52:37    696s] (I)      Layer constraints as soft constraints              : true
[12/17 17:52:37    696s] (I)      Soft top layer                                     : true
[12/17 17:52:37    696s] (I)      Skip prospective layer relax nets                  : true
[12/17 17:52:37    696s] (I)      Better NDR handling                                : true
[12/17 17:52:37    696s] (I)      Improved NDR modeling in LA                        : true
[12/17 17:52:37    696s] (I)      Routing cost fix for NDR handling                  : true
[12/17 17:52:37    696s] (I)      Block tracks for preroutes                         : true
[12/17 17:52:37    696s] (I)      Assign IRoute by net group key                     : true
[12/17 17:52:37    696s] (I)      Block unroutable channels                          : true
[12/17 17:52:37    696s] (I)      Block unroutable channels 3D                       : true
[12/17 17:52:37    696s] (I)      Bound layer relaxed segment wl                     : true
[12/17 17:52:37    696s] (I)      Blocked pin reach length threshold                 : 2
[12/17 17:52:37    696s] (I)      Check blockage within NDR space in TA              : true
[12/17 17:52:37    696s] (I)      Skip must join for term with via pillar            : true
[12/17 17:52:37    696s] (I)      Model find APA for IO pin                          : true
[12/17 17:52:37    696s] (I)      On pin location for off pin term                   : true
[12/17 17:52:37    696s] (I)      Handle EOL spacing                                 : true
[12/17 17:52:37    696s] (I)      Merge PG vias by gap                               : true
[12/17 17:52:37    696s] (I)      Maximum routing layer                              : 5
[12/17 17:52:37    696s] (I)      Top routing layer                                  : 5
[12/17 17:52:37    696s] (I)      Ignore routing layer                               : true
[12/17 17:52:37    696s] (I)      Route selected nets only                           : true
[12/17 17:52:37    696s] (I)      Refine MST                                         : true
[12/17 17:52:37    696s] (I)      Honor PRL                                          : true
[12/17 17:52:37    696s] (I)      Strong congestion aware                            : true
[12/17 17:52:37    696s] (I)      Improved initial location for IRoutes              : true
[12/17 17:52:37    696s] (I)      Multi panel TA                                     : true
[12/17 17:52:37    696s] (I)      Penalize wire overlap                              : true
[12/17 17:52:37    696s] (I)      Expand small instance blockage                     : true
[12/17 17:52:37    696s] (I)      Reduce via in TA                                   : true
[12/17 17:52:37    696s] (I)      SS-aware routing                                   : true
[12/17 17:52:37    696s] (I)      Improve tree edge sharing                          : true
[12/17 17:52:37    696s] (I)      Improve 2D via estimation                          : true
[12/17 17:52:37    696s] (I)      Refine Steiner tree                                : true
[12/17 17:52:37    696s] (I)      Build spine tree                                   : true
[12/17 17:52:37    696s] (I)      Model pass through capacity                        : true
[12/17 17:52:37    696s] (I)      Extend blockages by a half GCell                   : true
[12/17 17:52:37    696s] (I)      Consider pin shapes                                : true
[12/17 17:52:37    696s] (I)      Consider pin shapes for all nodes                  : true
[12/17 17:52:37    696s] (I)      Consider NR APA                                    : true
[12/17 17:52:37    696s] (I)      Consider IO pin shape                              : true
[12/17 17:52:37    696s] (I)      Fix pin connection bug                             : true
[12/17 17:52:37    696s] (I)      Consider layer RC for local wires                  : true
[12/17 17:52:37    696s] (I)      Honor layer constraint                             : true
[12/17 17:52:37    696s] (I)      Route to clock mesh pin                            : true
[12/17 17:52:37    696s] (I)      LA-aware pin escape length                         : 2
[12/17 17:52:37    696s] (I)      Connect multiple ports                             : true
[12/17 17:52:37    696s] (I)      Split for must join                                : true
[12/17 17:52:37    696s] (I)      Number of threads                                  : 8
[12/17 17:52:37    696s] (I)      Routing effort level                               : 10000
[12/17 17:52:37    696s] (I)      Prefer layer length threshold                      : 8
[12/17 17:52:37    696s] (I)      Overflow penalty cost                              : 10
[12/17 17:52:37    696s] (I)      A-star cost                                        : 0.300000
[12/17 17:52:37    696s] (I)      Misalignment cost                                  : 10.000000
[12/17 17:52:37    696s] (I)      Threshold for short IRoute                         : 6
[12/17 17:52:37    696s] (I)      Via cost during post routing                       : 1.000000
[12/17 17:52:37    696s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/17 17:52:37    696s] (I)      Source-to-sink ratio                               : 0.300000
[12/17 17:52:37    696s] (I)      Scenic ratio bound                                 : 3.000000
[12/17 17:52:37    696s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/17 17:52:37    696s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/17 17:52:37    696s] (I)      Layer demotion scenic scale                        : 1.000000
[12/17 17:52:37    696s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/17 17:52:37    696s] (I)      PG-aware similar topology routing                  : true
[12/17 17:52:37    696s] (I)      Maze routing via cost fix                          : true
[12/17 17:52:37    696s] (I)      Apply PRL on PG terms                              : true
[12/17 17:52:37    696s] (I)      Apply PRL on obs objects                           : true
[12/17 17:52:37    696s] (I)      Handle range-type spacing rules                    : true
[12/17 17:52:37    696s] (I)      PG gap threshold multiplier                        : 10.000000
[12/17 17:52:37    696s] (I)      Parallel spacing query fix                         : true
[12/17 17:52:37    696s] (I)      Force source to root IR                            : true
[12/17 17:52:37    696s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/17 17:52:37    696s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/17 17:52:37    696s] (I)      Route tie net to shape                             : auto
[12/17 17:52:37    696s] (I)      Do not relax to DPT layer                          : true
[12/17 17:52:37    696s] (I)      No DPT in post routing                             : true
[12/17 17:52:37    696s] (I)      Modeling PG via merging fix                        : true
[12/17 17:52:37    696s] (I)      Shield aware TA                                    : true
[12/17 17:52:37    696s] (I)      Strong shield aware TA                             : true
[12/17 17:52:37    696s] (I)      Overflow calculation fix in LA                     : true
[12/17 17:52:37    696s] (I)      Post routing fix                                   : true
[12/17 17:52:37    696s] (I)      Strong post routing                                : true
[12/17 17:52:37    696s] (I)      NDR via pillar fix                                 : true
[12/17 17:52:37    696s] (I)      Violation on path threshold                        : 1
[12/17 17:52:37    696s] (I)      Pass through capacity modeling                     : true
[12/17 17:52:37    696s] (I)      Select the non-relaxed segments in post routing stage : true
[12/17 17:52:37    696s] (I)      Select term pin box for io pin                     : true
[12/17 17:52:37    696s] (I)      Penalize NDR sharing                               : true
[12/17 17:52:37    696s] (I)      Enable special modeling                            : false
[12/17 17:52:37    696s] (I)      Keep fixed segments                                : true
[12/17 17:52:37    696s] (I)      Reorder net groups by key                          : true
[12/17 17:52:37    696s] (I)      Increase net scenic ratio                          : true
[12/17 17:52:37    696s] (I)      Method to set GCell size                           : row
[12/17 17:52:37    696s] (I)      Connect multiple ports and must join fix           : true
[12/17 17:52:37    696s] (I)      Avoid high resistance layers                       : true
[12/17 17:52:37    696s] (I)      Segment length threshold                           : 1
[12/17 17:52:37    696s] (I)      Model find APA for IO pin fix                      : true
[12/17 17:52:37    696s] (I)      Avoid connecting non-metal layers                  : true
[12/17 17:52:37    696s] (I)      Use track pitch for NDR                            : true
[12/17 17:52:37    696s] (I)      Decide max and min layer to relax with layer difference : true
[12/17 17:52:37    696s] (I)      Handle non-default track width                     : false
[12/17 17:52:37    696s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:37    696s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:37    696s] (I)      ============== Pin Summary ==============
[12/17 17:52:37    696s] (I)      +-------+--------+---------+------------+
[12/17 17:52:37    696s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:37    696s] (I)      +-------+--------+---------+------------+
[12/17 17:52:37    696s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:37    696s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:37    696s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:37    696s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:37    696s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:37    696s] (I)      +-------+--------+---------+------------+
[12/17 17:52:37    696s] (I)      Use row-based GCell size
[12/17 17:52:37    696s] (I)      Use row-based GCell align
[12/17 17:52:37    696s] (I)      layer 0 area = 83000
[12/17 17:52:37    696s] (I)      layer 1 area = 67600
[12/17 17:52:37    696s] (I)      layer 2 area = 240000
[12/17 17:52:37    696s] (I)      layer 3 area = 240000
[12/17 17:52:37    696s] (I)      layer 4 area = 4000000
[12/17 17:52:37    696s] (I)      GCell unit size   : 6660
[12/17 17:52:37    696s] (I)      GCell multiplier  : 1
[12/17 17:52:37    696s] (I)      GCell row height  : 6660
[12/17 17:52:37    696s] (I)      Actual row height : 6660
[12/17 17:52:37    696s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:37    696s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:37    696s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:37    696s] (I)      =============== Default via ===============
[12/17 17:52:37    696s] (I)      +---+------------------+------------------+
[12/17 17:52:37    696s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:52:37    696s] (I)      +---+------------------+------------------+
[12/17 17:52:37    696s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:52:37    696s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:52:37    696s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:52:37    696s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:52:37    696s] (I)      +---+------------------+------------------+
[12/17 17:52:37    696s] [NR-eGR] Read 8018 PG shapes
[12/17 17:52:37    696s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:37    696s] [NR-eGR] Read 0 other shapes
[12/17 17:52:37    696s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:37    696s] [NR-eGR] #Instance Blockages : 103842
[12/17 17:52:37    696s] [NR-eGR] #PG Blockages       : 8018
[12/17 17:52:37    696s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:37    696s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:37    696s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:37    696s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:37    696s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:37    696s] (I)      Custom ignore net properties:
[12/17 17:52:37    696s] (I)      1 : NotLegal
[12/17 17:52:37    696s] (I)      2 : NotSelected
[12/17 17:52:37    696s] (I)      Default ignore net properties:
[12/17 17:52:37    696s] (I)      1 : Special
[12/17 17:52:37    696s] (I)      2 : Analog
[12/17 17:52:37    696s] (I)      3 : Fixed
[12/17 17:52:37    696s] (I)      4 : Skipped
[12/17 17:52:37    696s] (I)      5 : MixedSignal
[12/17 17:52:37    696s] (I)      Prerouted net properties:
[12/17 17:52:37    696s] (I)      1 : NotLegal
[12/17 17:52:37    696s] (I)      2 : Special
[12/17 17:52:37    696s] (I)      3 : Analog
[12/17 17:52:37    696s] (I)      4 : Fixed
[12/17 17:52:37    696s] (I)      5 : Skipped
[12/17 17:52:37    696s] (I)      6 : MixedSignal
[12/17 17:52:37    696s] [NR-eGR] Early global route reroute 2 out of 12385 routable nets
[12/17 17:52:37    696s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:52:37    696s] [NR-eGR] Read 12385 nets ( ignored 12383 )
[12/17 17:52:37    696s] (I)        Front-side 12385 ( ignored 12383 )
[12/17 17:52:37    696s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:37    696s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:37    696s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/17 17:52:37    696s] [NR-eGR] #via pillars        : 0
[12/17 17:52:37    696s] [NR-eGR] #must join all port : 0
[12/17 17:52:37    696s] [NR-eGR] #multiple ports     : 0
[12/17 17:52:37    696s] [NR-eGR] #has must join      : 0
[12/17 17:52:37    696s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:37    696s] (I)      Read Num Blocks=113841  Num Prerouted Wires=0  Num CS=0
[12/17 17:52:37    696s] (I)      Layer 1 (V) : #blockages 26662 : #preroutes 0
[12/17 17:52:37    696s] (I)      Layer 2 (H) : #blockages 68557 : #preroutes 0
[12/17 17:52:37    696s] (I)      Layer 3 (V) : #blockages 13727 : #preroutes 0
[12/17 17:52:37    696s] (I)      Layer 4 (H) : #blockages 4565 : #preroutes 0
[12/17 17:52:37    696s] (I)      Moved 2 terms for better access 
[12/17 17:52:37    696s] (I)      Number of ignored nets                =  12383
[12/17 17:52:37    696s] (I)      Number of connected nets              =      0
[12/17 17:52:37    696s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:37    696s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:37    696s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[12/17 17:52:37    696s] (I)      Ndr track 0 does not exist
[12/17 17:52:37    696s] (I)      Ndr track 0 does not exist
[12/17 17:52:37    696s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:37    696s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:37    696s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:37    696s] (I)      Site width          :   110  (dbu)
[12/17 17:52:37    696s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:37    696s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:37    696s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:37    696s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:37    696s] (I)      Grid                :   240   235     5
[12/17 17:52:37    696s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:37    696s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:37    696s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:37    696s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:37    696s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:37    696s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:37    696s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:37    696s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:37    696s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:37    696s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:37    696s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:37    696s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:37    696s] (I)      --------------------------------------------------------
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:37    696s] [NR-eGR] Rule id: 0  Nets: 1
[12/17 17:52:37    696s] [NR-eGR] Rule id: 1  Nets: 1
[12/17 17:52:37    696s] [NR-eGR] ========================================
[12/17 17:52:37    696s] [NR-eGR] 
[12/17 17:52:37    696s] (I)      ======== NDR :  =========
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      |           ID |      0 |
[12/17 17:52:37    696s] (I)      |         Name |        |
[12/17 17:52:37    696s] (I)      |      Default |    yes |
[12/17 17:52:37    696s] (I)      |  Clk Special |     no |
[12/17 17:52:37    696s] (I)      | Hard spacing |     no |
[12/17 17:52:37    696s] (I)      |    NDR track | (none) |
[12/17 17:52:37    696s] (I)      |      NDR via | (none) |
[12/17 17:52:37    696s] (I)      |  Extra space |      0 |
[12/17 17:52:37    696s] (I)      |      Shields |      0 |
[12/17 17:52:37    696s] (I)      |   Demand (H) |      1 |
[12/17 17:52:37    696s] (I)      |   Demand (V) |      1 |
[12/17 17:52:37    696s] (I)      |        #Nets |      1 |
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      ======== NDR :  =========
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      |           ID |      1 |
[12/17 17:52:37    696s] (I)      |         Name |        |
[12/17 17:52:37    696s] (I)      |      Default |     no |
[12/17 17:52:37    696s] (I)      |  Clk Special |     no |
[12/17 17:52:37    696s] (I)      | Hard spacing |     no |
[12/17 17:52:37    696s] (I)      |    NDR track | (none) |
[12/17 17:52:37    696s] (I)      |      NDR via | (none) |
[12/17 17:52:37    696s] (I)      |  Extra space |      1 |
[12/17 17:52:37    696s] (I)      |      Shields |      0 |
[12/17 17:52:37    696s] (I)      |   Demand (H) |      2 |
[12/17 17:52:37    696s] (I)      |   Demand (V) |      2 |
[12/17 17:52:37    696s] (I)      |        #Nets |      1 |
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:37    696s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:37    696s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:37    696s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:37    696s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:37    696s] (I)      |     2 |  780200 |   394655 |        50.58% |
[12/17 17:52:37    696s] (I)      |     3 |  615120 |   307682 |        50.02% |
[12/17 17:52:37    696s] (I)      |     4 |  608885 |   350769 |        57.61% |
[12/17 17:52:37    696s] (I)      |     5 |  102240 |    59525 |        58.22% |
[12/17 17:52:37    696s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:37    696s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 5.50 MB )
[12/17 17:52:37    696s] (I)      Delete wires for 2 nets (async)
[12/17 17:52:37    696s] (I)      Reset routing kernel
[12/17 17:52:37    696s] (I)      Started Global Routing ( Curr Mem: 5.50 MB )
[12/17 17:52:37    696s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[12/17 17:52:37    696s] (I)      ================= Net Group Info =================
[12/17 17:52:37    696s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:37    696s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:37    696s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:37    696s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/17 17:52:37    696s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[12/17 17:52:37    696s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:37    696s] (I)      total 2D Cap : 577102 = (314104 H, 262998 V)
[12/17 17:52:37    696s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/17 17:52:37    696s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:37    696s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1a Route ============
[12/17 17:52:37    696s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1b Route ============
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1c Route ============
[12/17 17:52:37    696s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1d Route ============
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1e Route ============
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1f Route ============
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1g Route ============
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1h Route ============
[12/17 17:52:37    696s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1l Route ============
[12/17 17:52:37    696s] (I)      total 2D Cap : 1032098 = (358094 H, 674004 V)
[12/17 17:52:37    696s] (I)      total 2D Demand : 119 = (48 H, 71 V)
[12/17 17:52:37    696s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:37    696s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1a Route ============
[12/17 17:52:37    696s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/17 17:52:37    696s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1b Route ============
[12/17 17:52:37    696s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:37    696s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[12/17 17:52:37    696s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[12/17 17:52:37    696s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1c Route ============
[12/17 17:52:37    696s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:37    696s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1d Route ============
[12/17 17:52:37    696s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1e Route ============
[12/17 17:52:37    696s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:37    696s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1f Route ============
[12/17 17:52:37    696s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1g Route ============
[12/17 17:52:37    696s] (I)      Usage: 2059 = (970 H, 1089 V) = (0.27% H, 0.16% V) = (6.460e+03um H, 7.253e+03um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1h Route ============
[12/17 17:52:37    696s] (I)      Usage: 2060 = (971 H, 1089 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.253e+03um V)
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1l Route ============
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:37    696s] [NR-eGR]                        OverCon            
[12/17 17:52:37    696s] [NR-eGR]                         #Gcell     %Gcell
[12/17 17:52:37    696s] [NR-eGR]        Layer               (1)    OverCon
[12/17 17:52:37    696s] [NR-eGR] ----------------------------------------------
[12/17 17:52:37    696s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:37    696s] [NR-eGR]    met2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/17 17:52:37    696s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:37    696s] [NR-eGR]    met4 ( 4)         2( 0.01%)   ( 0.01%) 
[12/17 17:52:37    696s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:37    696s] [NR-eGR] ----------------------------------------------
[12/17 17:52:37    696s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[12/17 17:52:37    696s] [NR-eGR] 
[12/17 17:52:37    696s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.18 sec, Curr Mem: 5.51 MB )
[12/17 17:52:37    696s] (I)      Updating congestion map
[12/17 17:52:37    696s] (I)      total 2D Cap : 1038107 = (361121 H, 676986 V)
[12/17 17:52:37    696s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/17 17:52:37    696s] (I)      Running track assignment and export wires
[12/17 17:52:37    696s] (I)      ============= Track Assignment ============
[12/17 17:52:37    696s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.51 MB )
[12/17 17:52:37    696s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:52:37    696s] (I)      Run Multi-thread track assignment
[12/17 17:52:37    696s] (I)      Finished Track Assignment (8T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 5.52 MB )
[12/17 17:52:37    696s] (I)      Started Export ( Curr Mem: 5.52 MB )
[12/17 17:52:37    696s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:52:37    696s] [NR-eGR] Total eGR-routed clock nets wire length: 14925um, number of vias: 3679
[12/17 17:52:37    696s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:37    696s] [NR-eGR] Report for selected net(s) only.
[12/17 17:52:37    696s] [NR-eGR]               Length (um)  Vias 
[12/17 17:52:37    696s] [NR-eGR] --------------------------------
[12/17 17:52:37    696s] [NR-eGR]  met1  (1H)             0  1478 
[12/17 17:52:37    696s] [NR-eGR]  met2  (2V)          6814  1935 
[12/17 17:52:37    696s] [NR-eGR]  met3  (3H)          6852   156 
[12/17 17:52:37    696s] [NR-eGR]  met4  (4V)           986   110 
[12/17 17:52:37    696s] [NR-eGR]  met5  (5H)           273     0 
[12/17 17:52:37    696s] [NR-eGR] --------------------------------
[12/17 17:52:37    696s] [NR-eGR]        Total        14925  3679 
[12/17 17:52:37    696s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:37    696s] [NR-eGR] Total half perimeter of net bounding box: 1492um
[12/17 17:52:37    696s] [NR-eGR] Total length: 14925um, number of vias: 3679
[12/17 17:52:37    696s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:37    696s] [NR-eGR] Total routed clock nets wire length: 14925um, number of vias: 3679
[12/17 17:52:37    696s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:37    696s] [NR-eGR]               Length (um)   Vias 
[12/17 17:52:37    696s] [NR-eGR] ---------------------------------
[12/17 17:52:37    696s] [NR-eGR]  met1  (1H)             0  36726 
[12/17 17:52:37    696s] [NR-eGR]  met2  (2V)        175651  46102 
[12/17 17:52:37    696s] [NR-eGR]  met3  (3H)        180693   5740 
[12/17 17:52:37    696s] [NR-eGR]  met4  (4V)         47307   4681 
[12/17 17:52:37    696s] [NR-eGR]  met5  (5H)         31550      0 
[12/17 17:52:37    696s] [NR-eGR] ---------------------------------
[12/17 17:52:37    696s] [NR-eGR]        Total       435201  93249 
[12/17 17:52:37    696s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:37    696s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:52:37    696s] [NR-eGR] Total length: 435201um, number of vias: 93249
[12/17 17:52:37    696s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:37    696s] (I)      == Layer wire length by net rule ==
[12/17 17:52:37    696s] (I)                     Default 
[12/17 17:52:37    696s] (I)      -----------------------
[12/17 17:52:37    696s] (I)       met1  (1H)        0um 
[12/17 17:52:37    696s] (I)       met2  (2V)   175651um 
[12/17 17:52:37    696s] (I)       met3  (3H)   180693um 
[12/17 17:52:37    696s] (I)       met4  (4V)    47307um 
[12/17 17:52:37    696s] (I)       met5  (5H)    31550um 
[12/17 17:52:37    696s] (I)      -----------------------
[12/17 17:52:37    696s] (I)             Total  435201um 
[12/17 17:52:37    696s] (I)      == Layer via count by net rule ==
[12/17 17:52:37    696s] (I)                    Default 
[12/17 17:52:37    696s] (I)      ----------------------
[12/17 17:52:37    696s] (I)       met1  (1H)     36726 
[12/17 17:52:37    696s] (I)       met2  (2V)     46102 
[12/17 17:52:37    696s] (I)       met3  (3H)      5740 
[12/17 17:52:37    696s] (I)       met4  (4V)      4681 
[12/17 17:52:37    696s] (I)       met5  (5H)         0 
[12/17 17:52:37    696s] (I)      ----------------------
[12/17 17:52:37    696s] (I)             Total    93249 
[12/17 17:52:37    696s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 5.51 MB )
[12/17 17:52:37    696s] eee: RC Grid Memory freed=37500
[12/17 17:52:37    696s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.34 sec, Curr Mem: 5.51 MB )
[12/17 17:52:37    696s] (I)      ======================================= Runtime Summary ========================================
[12/17 17:52:37    696s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/17 17:52:37    696s] (I)      ------------------------------------------------------------------------------------------------
[12/17 17:52:37    696s] (I)       Early Global Route kernel                    100.00%  95.04 sec  95.38 sec  0.34 sec  0.42 sec 
[12/17 17:52:37    696s] (I)       +-Import and model                            29.98%  95.04 sec  95.15 sec  0.10 sec  0.11 sec 
[12/17 17:52:37    696s] (I)       | +-Create place DB                            8.51%  95.04 sec  95.07 sec  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)       | | +-Import place data                        8.46%  95.04 sec  95.07 sec  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)       | | | +-Read instances and placement           2.37%  95.04 sec  95.05 sec  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | | +-Read nets                              5.87%  95.05 sec  95.07 sec  0.02 sec  0.02 sec 
[12/17 17:52:37    696s] (I)       | +-Create route DB                           19.31%  95.07 sec  95.14 sec  0.07 sec  0.07 sec 
[12/17 17:52:37    696s] (I)       | | +-Import route data (8T)                  19.06%  95.07 sec  95.14 sec  0.06 sec  0.07 sec 
[12/17 17:52:37    696s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.57%  95.08 sec  95.09 sec  0.01 sec  0.02 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read routing blockages               0.00%  95.08 sec  95.08 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read instance blockages              2.33%  95.08 sec  95.08 sec  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read PG blockages                    0.82%  95.08 sec  95.09 sec  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | | | | +-Allocate memory for PG via list    0.05%  95.08 sec  95.08 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read clock blockages                 0.01%  95.09 sec  95.09 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read other blockages                 0.01%  95.09 sec  95.09 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read halo blockages                  0.02%  95.09 sec  95.09 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Read boundary cut boxes              0.00%  95.09 sec  95.09 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Read blackboxes                        0.00%  95.09 sec  95.09 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Read prerouted                         2.85%  95.09 sec  95.10 sec  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | | +-Read nets                              0.05%  95.10 sec  95.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Set up via pillars                     0.00%  95.10 sec  95.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Initialize 3D grid graph               0.42%  95.10 sec  95.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Model blockage capacity                9.81%  95.10 sec  95.13 sec  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Initialize 3D capacity               9.45%  95.10 sec  95.13 sec  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)       | | | +-Move terms for access (8T)             1.11%  95.13 sec  95.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Read aux data                              0.00%  95.14 sec  95.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Others data preparation                    0.01%  95.14 sec  95.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Create route kernel                        1.45%  95.14 sec  95.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       +-Global Routing                              52.81%  95.15 sec  95.33 sec  0.18 sec  0.22 sec 
[12/17 17:52:37    696s] (I)       | +-Initialization                             0.07%  95.15 sec  95.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Net group 1                               16.58%  95.15 sec  95.20 sec  0.06 sec  0.07 sec 
[12/17 17:52:37    696s] (I)       | | +-Generate topology (8T)                   0.11%  95.15 sec  95.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1a                                 0.90%  95.15 sec  95.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Pattern routing (8T)                   0.61%  95.15 sec  95.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.17%  95.15 sec  95.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1b                                 0.75%  95.15 sec  95.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Monotonic routing (8T)                 0.64%  95.15 sec  95.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1c                                 0.36%  95.16 sec  95.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Two level Routing                      0.31%  95.16 sec  95.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Two Level Routing (Regular)          0.05%  95.16 sec  95.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Two Level Routing (Strong)           0.07%  95.16 sec  95.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1d                                11.31%  95.16 sec  95.20 sec  0.04 sec  0.05 sec 
[12/17 17:52:37    696s] (I)       | | | +-Detoured routing (8T)                 11.22%  95.16 sec  95.20 sec  0.04 sec  0.05 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1e                                 0.16%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Route legalization                     0.05%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Legalize Blockage Violations         0.00%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1f                                 0.35%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Congestion clean                       0.29%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1g                                 0.21%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Post Routing                           0.15%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1h                                 0.20%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Post Routing                           0.15%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1l                                 0.85%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Layer assignment (8T)                  0.78%  95.20 sec  95.20 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Net group 2                               35.35%  95.20 sec  95.32 sec  0.12 sec  0.14 sec 
[12/17 17:52:37    696s] (I)       | | +-Generate topology (8T)                  15.58%  95.20 sec  95.26 sec  0.05 sec  0.05 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1a                                 1.10%  95.26 sec  95.26 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Pattern routing (8T)                   0.52%  95.26 sec  95.26 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.15%  95.26 sec  95.26 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Add via demand to 2D                   0.18%  95.26 sec  95.26 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1b                                 0.70%  95.26 sec  95.27 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Monotonic routing (8T)                 0.50%  95.26 sec  95.27 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1c                                 0.36%  95.27 sec  95.27 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Two level Routing                      0.31%  95.27 sec  95.27 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Two Level Routing (Regular)          0.06%  95.27 sec  95.27 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Two Level Routing (Strong)           0.07%  95.27 sec  95.27 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1d                                11.70%  95.27 sec  95.31 sec  0.04 sec  0.06 sec 
[12/17 17:52:37    696s] (I)       | | | +-Detoured routing (8T)                 11.57%  95.27 sec  95.31 sec  0.04 sec  0.06 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1e                                 0.26%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Route legalization                     0.11%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | | +-Legalize Blockage Violations         0.04%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1f                                 0.14%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Congestion clean                       0.09%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1g                                 0.76%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Post Routing                           0.70%  95.31 sec  95.31 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1h                                 0.79%  95.31 sec  95.32 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | | +-Post Routing                           0.73%  95.31 sec  95.32 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | | +-Phase 1l                                 1.91%  95.32 sec  95.32 sec  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | | +-Layer assignment (8T)                  0.92%  95.32 sec  95.32 sec  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       +-Export cong map                              1.06%  95.33 sec  95.33 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Export 2D cong map                         0.18%  95.33 sec  95.33 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       +-Extract Global 3D Wires                      0.01%  95.33 sec  95.33 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       +-Track Assignment (8T)                        4.99%  95.33 sec  95.35 sec  0.02 sec  0.03 sec 
[12/17 17:52:37    696s] (I)       | +-Initialization                             0.01%  95.33 sec  95.33 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Track Assignment Kernel                    4.68%  95.33 sec  95.35 sec  0.02 sec  0.03 sec 
[12/17 17:52:37    696s] (I)       | +-Free Memory                                0.00%  95.35 sec  95.35 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       +-Export                                       9.92%  95.35 sec  95.38 sec  0.03 sec  0.06 sec 
[12/17 17:52:37    696s] (I)       | +-Export DB wires                            1.85%  95.35 sec  95.35 sec  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | +-Export all nets (8T)                     1.28%  95.35 sec  95.35 sec  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)       | | +-Set wire vias (8T)                       0.43%  95.35 sec  95.35 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       | +-Report wirelength                          6.27%  95.35 sec  95.37 sec  0.02 sec  0.02 sec 
[12/17 17:52:37    696s] (I)       | +-Update net boxes                           1.54%  95.37 sec  95.38 sec  0.01 sec  0.02 sec 
[12/17 17:52:37    696s] (I)       | +-Update timing                              0.00%  95.38 sec  95.38 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)       +-Postprocess design                           0.07%  95.38 sec  95.38 sec  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)      ======================= Summary by functions ========================
[12/17 17:52:37    696s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:52:37    696s] (I)      ---------------------------------------------------------------------
[12/17 17:52:37    696s] (I)        0  Early Global Route kernel           100.00%  0.34 sec  0.42 sec 
[12/17 17:52:37    696s] (I)        1  Global Routing                       52.81%  0.18 sec  0.22 sec 
[12/17 17:52:37    696s] (I)        1  Import and model                     29.98%  0.10 sec  0.11 sec 
[12/17 17:52:37    696s] (I)        1  Export                                9.92%  0.03 sec  0.06 sec 
[12/17 17:52:37    696s] (I)        1  Track Assignment (8T)                 4.99%  0.02 sec  0.03 sec 
[12/17 17:52:37    696s] (I)        1  Export cong map                       1.06%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        1  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Net group 2                          35.35%  0.12 sec  0.14 sec 
[12/17 17:52:37    696s] (I)        2  Create route DB                      19.31%  0.07 sec  0.07 sec 
[12/17 17:52:37    696s] (I)        2  Net group 1                          16.58%  0.06 sec  0.07 sec 
[12/17 17:52:37    696s] (I)        2  Create place DB                       8.51%  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)        2  Report wirelength                     6.27%  0.02 sec  0.02 sec 
[12/17 17:52:37    696s] (I)        2  Track Assignment Kernel               4.68%  0.02 sec  0.03 sec 
[12/17 17:52:37    696s] (I)        2  Export DB wires                       1.85%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        2  Update net boxes                      1.54%  0.01 sec  0.02 sec 
[12/17 17:52:37    696s] (I)        2  Create route kernel                   1.45%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Export 2D cong map                    0.18%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1d                             23.01%  0.08 sec  0.11 sec 
[12/17 17:52:37    696s] (I)        3  Import route data (8T)               19.06%  0.06 sec  0.07 sec 
[12/17 17:52:37    696s] (I)        3  Generate topology (8T)               15.69%  0.05 sec  0.05 sec 
[12/17 17:52:37    696s] (I)        3  Import place data                     8.46%  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1l                              2.76%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1a                              2.01%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1b                              1.45%  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        3  Export all nets (8T)                  1.28%  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1h                              0.99%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1g                              0.97%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1c                              0.72%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1f                              0.49%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        3  Set wire vias (8T)                    0.43%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        3  Phase 1e                              0.41%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Detoured routing (8T)                22.80%  0.08 sec  0.11 sec 
[12/17 17:52:37    696s] (I)        4  Model blockage capacity               9.81%  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)        4  Read nets                             5.92%  0.02 sec  0.02 sec 
[12/17 17:52:37    696s] (I)        4  Read blockages ( Layer 2-5 )          3.57%  0.01 sec  0.02 sec 
[12/17 17:52:37    696s] (I)        4  Read prerouted                        2.85%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        4  Read instances and placement          2.37%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        4  Post Routing                          1.73%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        4  Layer assignment (8T)                 1.70%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        4  Monotonic routing (8T)                1.15%  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        4  Pattern routing (8T)                  1.12%  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        4  Move terms for access (8T)            1.11%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Two level Routing                     0.62%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Congestion clean                      0.39%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Pattern Routing Avoiding Blockages    0.33%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Route legalization                    0.16%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Initialize 3D capacity                9.45%  0.03 sec  0.03 sec 
[12/17 17:52:37    696s] (I)        5  Read instance blockages               2.33%  0.01 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        5  Read PG blockages                     0.82%  0.00 sec  0.01 sec 
[12/17 17:52:37    696s] (I)        5  Two Level Routing (Strong)            0.14%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Two Level Routing (Regular)           0.11%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] (I)        6  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[12/17 17:52:37    696s] Running post-eGR process
[12/17 17:52:37    696s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/17 17:52:37    696s]     Routing using eGR only done.
[12/17 17:52:37    696s] Net route status summary:
[12/17 17:52:37    696s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:37    696s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] CCOPT: Done with clock implementation routing.
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s]   Clock implementation routing done.
[12/17 17:52:37    696s]   Fixed 2 wires.
[12/17 17:52:37    696s]   CCOpt: Starting congestion repair using flow wrapper...
[12/17 17:52:37    696s]     Congestion Repair...
[12/17 17:52:37    696s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:11:36.9/1:44:55.8 (0.1), mem = 5879.9M
[12/17 17:52:37    696s] Info: Disable timing driven in postCTS congRepair.
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] Starting congRepair ...
[12/17 17:52:37    696s] User Input Parameters:
[12/17 17:52:37    696s] - Congestion Driven    : On
[12/17 17:52:37    696s] - Timing Driven        : Off
[12/17 17:52:37    696s] - Area-Violation Based : On
[12/17 17:52:37    696s] - Start Rollback Level : -5
[12/17 17:52:37    696s] - Legalized            : On
[12/17 17:52:37    696s] - Window Based         : Off
[12/17 17:52:37    696s] - eDen incr mode       : Off
[12/17 17:52:37    696s] - Small incr mode      : Off
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:5879.9M, EPOCH TIME: 1734454357.827613
[12/17 17:52:37    696s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:5879.9M, EPOCH TIME: 1734454357.827660
[12/17 17:52:37    696s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5879.9M, EPOCH TIME: 1734454357.828562
[12/17 17:52:37    696s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:5879.9M, EPOCH TIME: 1734454357.833355
[12/17 17:52:37    696s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5879.9M, EPOCH TIME: 1734454357.833406
[12/17 17:52:37    696s] Starting Early Global Route congestion estimation: mem = 5879.9M
[12/17 17:52:37    696s] (I)      Initializing eGR engine (regular)
[12/17 17:52:37    696s] Set min layer with default ( 2 )
[12/17 17:52:37    696s] Set max layer with default ( 127 )
[12/17 17:52:37    696s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:37    696s] Min route layer (adjusted) = 2
[12/17 17:52:37    696s] Max route layer (adjusted) = 5
[12/17 17:52:37    696s] (I)      Initializing eGR engine (regular)
[12/17 17:52:37    696s] Set min layer with default ( 2 )
[12/17 17:52:37    696s] Set max layer with default ( 127 )
[12/17 17:52:37    696s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:37    696s] Min route layer (adjusted) = 2
[12/17 17:52:37    696s] Max route layer (adjusted) = 5
[12/17 17:52:37    696s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.50 MB )
[12/17 17:52:37    696s] (I)      Running eGR Regular flow
[12/17 17:52:37    696s] (I)      # wire layers (front) : 6
[12/17 17:52:37    696s] (I)      # wire layers (back)  : 0
[12/17 17:52:37    696s] (I)      min wire layer : 1
[12/17 17:52:37    696s] (I)      max wire layer : 5
[12/17 17:52:37    696s] (I)      # cut layers (front) : 5
[12/17 17:52:37    696s] (I)      # cut layers (back)  : 0
[12/17 17:52:37    696s] (I)      min cut layer : 1
[12/17 17:52:37    696s] (I)      max cut layer : 4
[12/17 17:52:37    696s] (I)      ============================= Layers ==============================
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:37    696s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:37    696s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:37    696s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:37    696s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:37    696s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:37    696s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:37    696s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:37    696s] (I)      Started Import and model ( Curr Mem: 5.50 MB )
[12/17 17:52:37    696s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:37    696s] (I)      == Non-default Options ==
[12/17 17:52:37    696s] (I)      Maximum routing layer                              : 5
[12/17 17:52:37    696s] (I)      Top routing layer                                  : 5
[12/17 17:52:37    696s] (I)      Number of threads                                  : 8
[12/17 17:52:37    696s] (I)      Route tie net to shape                             : auto
[12/17 17:52:37    696s] (I)      Use non-blocking free Dbs wires                    : false
[12/17 17:52:37    696s] (I)      Method to set GCell size                           : row
[12/17 17:52:37    696s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:37    696s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:37    696s] (I)      ============== Pin Summary ==============
[12/17 17:52:37    696s] (I)      +-------+--------+---------+------------+
[12/17 17:52:37    696s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:37    696s] (I)      +-------+--------+---------+------------+
[12/17 17:52:37    696s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:37    696s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:37    696s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:37    696s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:37    696s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:37    696s] (I)      +-------+--------+---------+------------+
[12/17 17:52:37    696s] (I)      Use row-based GCell size
[12/17 17:52:37    696s] (I)      Use row-based GCell align
[12/17 17:52:37    696s] (I)      layer 0 area = 83000
[12/17 17:52:37    696s] (I)      layer 1 area = 67600
[12/17 17:52:37    696s] (I)      layer 2 area = 240000
[12/17 17:52:37    696s] (I)      layer 3 area = 240000
[12/17 17:52:37    696s] (I)      layer 4 area = 4000000
[12/17 17:52:37    696s] (I)      GCell unit size   : 6660
[12/17 17:52:37    696s] (I)      GCell multiplier  : 1
[12/17 17:52:37    696s] (I)      GCell row height  : 6660
[12/17 17:52:37    696s] (I)      Actual row height : 6660
[12/17 17:52:37    696s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:37    696s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:37    696s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:37    696s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:37    696s] (I)      =============== Default via ===============
[12/17 17:52:37    696s] (I)      +---+------------------+------------------+
[12/17 17:52:37    696s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:52:37    696s] (I)      +---+------------------+------------------+
[12/17 17:52:37    696s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:52:37    696s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:52:37    696s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:52:37    696s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:52:37    696s] (I)      +---+------------------+------------------+
[12/17 17:52:37    696s] [NR-eGR] Read 4859 PG shapes
[12/17 17:52:37    696s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:37    696s] [NR-eGR] Read 0 other shapes
[12/17 17:52:37    696s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:37    696s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:52:37    696s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:52:37    696s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:37    696s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:37    696s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:37    696s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:37    696s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:37    696s] (I)      Custom ignore net properties:
[12/17 17:52:37    696s] (I)      1 : NotLegal
[12/17 17:52:37    696s] (I)      Default ignore net properties:
[12/17 17:52:37    696s] (I)      1 : Special
[12/17 17:52:37    696s] (I)      2 : Analog
[12/17 17:52:37    696s] (I)      3 : Fixed
[12/17 17:52:37    696s] (I)      4 : Skipped
[12/17 17:52:37    696s] (I)      5 : MixedSignal
[12/17 17:52:37    696s] (I)      Prerouted net properties:
[12/17 17:52:37    696s] (I)      1 : NotLegal
[12/17 17:52:37    696s] (I)      2 : Special
[12/17 17:52:37    696s] (I)      3 : Analog
[12/17 17:52:37    696s] (I)      4 : Fixed
[12/17 17:52:37    696s] (I)      5 : Skipped
[12/17 17:52:37    696s] (I)      6 : MixedSignal
[12/17 17:52:37    696s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:52:37    696s] [NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 4515
[12/17 17:52:37    696s] [NR-eGR] Read 12385 nets ( ignored 2 )
[12/17 17:52:37    696s] (I)        Front-side 12385 ( ignored 2 )
[12/17 17:52:37    696s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:37    696s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:37    696s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:37    696s] (I)      Read Num Blocks=50645  Num Prerouted Wires=4515  Num CS=0
[12/17 17:52:37    696s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 3426
[12/17 17:52:37    696s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 811
[12/17 17:52:37    696s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 225
[12/17 17:52:37    696s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 53
[12/17 17:52:37    696s] (I)      Number of ignored nets                =      2
[12/17 17:52:37    696s] (I)      Number of connected nets              =      0
[12/17 17:52:37    696s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:37    696s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:37    696s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:37    696s] (I)      Ndr track 0 does not exist
[12/17 17:52:37    696s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:37    696s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:37    696s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:37    696s] (I)      Site width          :   110  (dbu)
[12/17 17:52:37    696s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:37    696s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:37    696s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:37    696s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:37    696s] (I)      Grid                :   240   235     5
[12/17 17:52:37    696s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:37    696s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:37    696s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:37    696s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:37    696s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:37    696s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:37    696s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:37    696s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:37    696s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:37    696s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:37    696s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:37    696s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:37    696s] (I)      --------------------------------------------------------
[12/17 17:52:37    696s] 
[12/17 17:52:37    696s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:37    696s] [NR-eGR] Rule id: 0  Nets: 12351
[12/17 17:52:37    696s] [NR-eGR] ========================================
[12/17 17:52:37    696s] [NR-eGR] 
[12/17 17:52:37    696s] (I)      ======== NDR :  =========
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      |           ID |      0 |
[12/17 17:52:37    696s] (I)      |         Name |        |
[12/17 17:52:37    696s] (I)      |      Default |    yes |
[12/17 17:52:37    696s] (I)      |  Clk Special |     no |
[12/17 17:52:37    696s] (I)      | Hard spacing |     no |
[12/17 17:52:37    696s] (I)      |    NDR track | (none) |
[12/17 17:52:37    696s] (I)      |      NDR via | (none) |
[12/17 17:52:37    696s] (I)      |  Extra space |      0 |
[12/17 17:52:37    696s] (I)      |      Shields |      0 |
[12/17 17:52:37    696s] (I)      |   Demand (H) |      1 |
[12/17 17:52:37    696s] (I)      |   Demand (V) |      1 |
[12/17 17:52:37    696s] (I)      |        #Nets |  12351 |
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      ======== NDR :  =========
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      |           ID |      1 |
[12/17 17:52:37    696s] (I)      |         Name |        |
[12/17 17:52:37    696s] (I)      |      Default |     no |
[12/17 17:52:37    696s] (I)      |  Clk Special |     no |
[12/17 17:52:37    696s] (I)      | Hard spacing |     no |
[12/17 17:52:37    696s] (I)      |    NDR track | (none) |
[12/17 17:52:37    696s] (I)      |      NDR via | (none) |
[12/17 17:52:37    696s] (I)      |  Extra space |      1 |
[12/17 17:52:37    696s] (I)      |      Shields |      0 |
[12/17 17:52:37    696s] (I)      |   Demand (H) |      2 |
[12/17 17:52:37    696s] (I)      |   Demand (V) |      2 |
[12/17 17:52:37    696s] (I)      |        #Nets |      0 |
[12/17 17:52:37    696s] (I)      +--------------+--------+
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:52:37    696s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:37    696s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:37    696s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:37    696s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:37    696s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:37    696s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:37    696s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:52:37    696s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:52:37    696s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:52:37    696s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:52:37    696s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:37    696s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 5.51 MB )
[12/17 17:52:37    696s] (I)      Reset routing kernel
[12/17 17:52:37    696s] (I)      Started Global Routing ( Curr Mem: 5.51 MB )
[12/17 17:52:37    696s] (I)      totalPins=35523  totalGlobalPin=28850 (81.21%)
[12/17 17:52:37    696s] (I)      ================= Net Group Info =================
[12/17 17:52:37    696s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:37    696s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:37    696s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:37    696s] (I)      |  1 |          12351 |      met2(2) |   met5(5) |
[12/17 17:52:37    696s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:37    696s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:52:37    696s] (I)      total 2D Demand : 7605 = (1777 H, 5828 V)
[12/17 17:52:37    696s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:37    696s] [NR-eGR] Layer group 1: route 12351 net(s) in layer range [2, 5]
[12/17 17:52:37    696s] (I)      
[12/17 17:52:37    696s] (I)      ============  Phase 1a Route ============
[12/17 17:52:37    697s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 74
[12/17 17:52:37    697s] (I)      Usage: 57683 = (29537 H, 28146 V) = (8.54% H, 4.29% V) = (1.967e+05um H, 1.875e+05um V)
[12/17 17:52:37    697s] (I)      
[12/17 17:52:37    697s] (I)      ============  Phase 1b Route ============
[12/17 17:52:37    697s] (I)      Usage: 57723 = (29548 H, 28175 V) = (8.54% H, 4.29% V) = (1.968e+05um H, 1.876e+05um V)
[12/17 17:52:37    697s] (I)      Overflow of layer group 1: 0.94% H + 0.03% V. EstWL: 3.844352e+05um
[12/17 17:52:37    697s] (I)      Congestion metric : 2.55%H 0.07%V, 2.62%HV
[12/17 17:52:37    697s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:37    697s] (I)      
[12/17 17:52:37    697s] (I)      ============  Phase 1c Route ============
[12/17 17:52:37    697s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:37    697s] (I)      Usage: 58050 = (29658 H, 28392 V) = (8.57% H, 4.33% V) = (1.975e+05um H, 1.891e+05um V)
[12/17 17:52:37    697s] (I)      
[12/17 17:52:37    697s] (I)      ============  Phase 1d Route ============
[12/17 17:52:37    697s] (I)      Usage: 58060 = (29662 H, 28398 V) = (8.57% H, 4.33% V) = (1.975e+05um H, 1.891e+05um V)
[12/17 17:52:37    697s] (I)      
[12/17 17:52:37    697s] (I)      ============  Phase 1e Route ============
[12/17 17:52:37    697s] (I)      Usage: 58081 = (29668 H, 28413 V) = (8.57% H, 4.33% V) = (1.976e+05um H, 1.892e+05um V)
[12/17 17:52:37    697s] [NR-eGR] Early Global Route overflow of layer group 1: 0.92% H + 0.02% V. EstWL: 3.868195e+05um
[12/17 17:52:37    697s] (I)      
[12/17 17:52:37    697s] (I)      ============  Phase 1l Route ============
[12/17 17:52:38    697s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:52:38    697s] (I)      Layer  2:     396950     30621        12      354853      424367    (45.54%) 
[12/17 17:52:38    697s] (I)      Layer  3:     302243     58467      1376      293979      319232    (47.94%) 
[12/17 17:52:38    697s] (I)      Layer  4:     258972     14312       165      309598      298574    (50.91%) 
[12/17 17:52:38    697s] (I)      Layer  5:      42838      5193       101       56808       45394    (55.58%) 
[12/17 17:52:38    697s] (I)      Total:       1001003    108593      1654     1015236     1087564    (48.28%) 
[12/17 17:52:38    697s] (I)      
[12/17 17:52:38    697s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:38    697s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/17 17:52:38    697s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:52:38    697s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/17 17:52:38    697s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:38    697s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:38    697s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:52:38    697s] [NR-eGR]    met3 ( 3)       566( 1.94%)       139( 0.48%)        24( 0.08%)         4( 0.01%)   ( 2.51%) 
[12/17 17:52:38    697s] [NR-eGR]    met4 ( 4)       150( 0.54%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.55%) 
[12/17 17:52:38    697s] [NR-eGR]    met5 ( 5)        99( 0.40%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.40%) 
[12/17 17:52:38    697s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:38    697s] [NR-eGR]        Total       827( 0.74%)       142( 0.13%)        24( 0.02%)         4( 0.00%)   ( 0.89%) 
[12/17 17:52:38    697s] [NR-eGR] 
[12/17 17:52:38    697s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 5.51 MB )
[12/17 17:52:38    697s] (I)      Updating congestion map
[12/17 17:52:38    697s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:52:38    697s] [NR-eGR] Overflow after Early Global Route 1.56% H + 0.00% V
[12/17 17:52:38    697s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.18 sec, Curr Mem: 5.51 MB )
[12/17 17:52:38    697s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 5882.9M
[12/17 17:52:38    697s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.309, REAL:0.184, MEM:5882.9M, EPOCH TIME: 1734454358.017125
[12/17 17:52:38    697s] OPERPROF: Starting HotSpotCal at level 1, MEM:5882.9M, EPOCH TIME: 1734454358.017162
[12/17 17:52:38    697s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:38    697s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:52:38    697s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:38    697s] [hotspot] | normalized |          0.44 |          4.00 |
[12/17 17:52:38    697s] [hotspot] +------------+---------------+---------------+
[12/17 17:52:38    697s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[12/17 17:52:38    697s] [hotspot] max/total 0.44/4.00, big hotspot (>10) total 0.00
[12/17 17:52:38    697s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] [hotspot] |  1  |   933.52   560.59   986.80   613.87 |        0.44   |
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] [hotspot] |  2  |   906.88   613.87   960.16   667.15 |        0.44   |
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] [hotspot] |  3  |   560.56   640.51   613.84   693.79 |        0.44   |
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] [hotspot] |  4  |   747.04   800.35   800.32   853.63 |        0.44   |
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] [hotspot] |  5  |   560.56   826.99   613.84   880.27 |        0.44   |
[12/17 17:52:38    697s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:52:38    697s] Top 5 hotspots total area: 2.22
[12/17 17:52:38    697s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.009, MEM:5882.9M, EPOCH TIME: 1734454358.025975
[12/17 17:52:38    697s] Skipped repairing congestion.
[12/17 17:52:38    697s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5882.9M, EPOCH TIME: 1734454358.026048
[12/17 17:52:38    697s] Starting Early Global Route wiring: mem = 5882.9M
[12/17 17:52:38    697s] (I)      Running track assignment and export wires
[12/17 17:52:38    697s] (I)      Delete wires for 12351 nets 
[12/17 17:52:38    697s] (I)      ============= Track Assignment ============
[12/17 17:52:38    697s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.51 MB )
[12/17 17:52:38    697s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:52:38    697s] (I)      Run Multi-thread track assignment
[12/17 17:52:38    697s] (I)      Finished Track Assignment (8T) ( CPU: 0.16 sec, Real: 0.03 sec, Curr Mem: 5.53 MB )
[12/17 17:52:38    697s] (I)      Started Export ( Curr Mem: 5.53 MB )
[12/17 17:52:38    697s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:52:38    697s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/17 17:52:38    697s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:38    697s] [NR-eGR]               Length (um)   Vias 
[12/17 17:52:38    697s] [NR-eGR] ---------------------------------
[12/17 17:52:38    697s] [NR-eGR]  met1  (1H)             0  36726 
[12/17 17:52:38    697s] [NR-eGR]  met2  (2V)        175953  46131 
[12/17 17:52:38    697s] [NR-eGR]  met3  (3H)        181685   5745 
[12/17 17:52:38    697s] [NR-eGR]  met4  (4V)         46773   4685 
[12/17 17:52:38    697s] [NR-eGR]  met5  (5H)         30520      0 
[12/17 17:52:38    697s] [NR-eGR] ---------------------------------
[12/17 17:52:38    697s] [NR-eGR]        Total       434931  93287 
[12/17 17:52:38    697s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:38    697s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:52:38    697s] [NR-eGR] Total length: 434931um, number of vias: 93287
[12/17 17:52:38    697s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:38    697s] (I)      == Layer wire length by net rule ==
[12/17 17:52:38    697s] (I)                     Default 
[12/17 17:52:38    697s] (I)      -----------------------
[12/17 17:52:38    697s] (I)       met1  (1H)        0um 
[12/17 17:52:38    697s] (I)       met2  (2V)   175953um 
[12/17 17:52:38    697s] (I)       met3  (3H)   181685um 
[12/17 17:52:38    697s] (I)       met4  (4V)    46773um 
[12/17 17:52:38    697s] (I)       met5  (5H)    30520um 
[12/17 17:52:38    697s] (I)      -----------------------
[12/17 17:52:38    697s] (I)             Total  434931um 
[12/17 17:52:38    697s] (I)      == Layer via count by net rule ==
[12/17 17:52:38    697s] (I)                    Default 
[12/17 17:52:38    697s] (I)      ----------------------
[12/17 17:52:38    697s] (I)       met1  (1H)     36726 
[12/17 17:52:38    697s] (I)       met2  (2V)     46131 
[12/17 17:52:38    697s] (I)       met3  (3H)      5745 
[12/17 17:52:38    697s] (I)       met4  (4V)      4685 
[12/17 17:52:38    697s] (I)       met5  (5H)         0 
[12/17 17:52:38    697s] (I)      ----------------------
[12/17 17:52:38    697s] (I)             Total    93287 
[12/17 17:52:38    697s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.05 sec, Curr Mem: 5.53 MB )
[12/17 17:52:38    697s] (I)      Global routing data unavailable, rerun eGR
[12/17 17:52:38    697s] (I)      Initializing eGR engine (regular)
[12/17 17:52:38    697s] Set min layer with default ( 2 )
[12/17 17:52:38    697s] Set max layer with default ( 127 )
[12/17 17:52:38    697s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:38    697s] Min route layer (adjusted) = 2
[12/17 17:52:38    697s] Max route layer (adjusted) = 5
[12/17 17:52:38    697s] Early Global Route wiring runtime: 0.11 seconds, mem = 5882.9M
[12/17 17:52:38    697s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.302, REAL:0.111, MEM:5882.9M, EPOCH TIME: 1734454358.136851
[12/17 17:52:38    697s] Tdgp not enabled or already been cleared! skip clearing
[12/17 17:52:38    697s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[12/17 17:52:38    697s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:5882.9M, EPOCH TIME: 1734454358.137426
[12/17 17:52:38    697s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:5882.9M, EPOCH TIME: 1734454358.137466
[12/17 17:52:38    697s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.0), totSession cpu/real = 0:11:37.5/1:44:56.2 (0.1), mem = 5882.9M
[12/17 17:52:38    697s] 
[12/17 17:52:38    697s] =============================================================================================
[12/17 17:52:38    697s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    22.33-s094_1
[12/17 17:52:38    697s] =============================================================================================
[12/17 17:52:38    697s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:38    697s] ---------------------------------------------------------------------------------------------
[12/17 17:52:38    697s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    2.0
[12/17 17:52:38    697s] ---------------------------------------------------------------------------------------------
[12/17 17:52:38    697s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    2.0
[12/17 17:52:38    697s] ---------------------------------------------------------------------------------------------
[12/17 17:52:38    697s] 
[12/17 17:52:38    697s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/17 17:52:38    697s]     Congestion Repair done. (took cpu=0:00:00.6 real=0:00:00.3)
[12/17 17:52:38    697s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/17 17:52:38    697s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:38    697s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:38    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:5882.9M, EPOCH TIME: 1734454358.161496
[12/17 17:52:38    697s] Processing tracks to init pin-track alignment.
[12/17 17:52:38    697s] z: 2, totalTracks: 1
[12/17 17:52:38    697s] z: 4, totalTracks: 1
[12/17 17:52:38    697s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:38    697s] Cell fpga_top LLGs are deleted
[12/17 17:52:38    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    697s] # Building fpga_top llgBox search-tree.
[12/17 17:52:38    697s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5882.9M, EPOCH TIME: 1734454358.166779
[12/17 17:52:38    697s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    697s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    697s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5882.9M, EPOCH TIME: 1734454358.167077
[12/17 17:52:38    697s] Max number of tech site patterns supported in site array is 256.
[12/17 17:52:38    697s] Core basic site is 18T
[12/17 17:52:38    697s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:52:38    697s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:52:38    697s] Fast DP-INIT is on for default
[12/17 17:52:38    697s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:52:38    697s] Atter site array init, number of instance map data is 0.
[12/17 17:52:38    697s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.009, MEM:5882.9M, EPOCH TIME: 1734454358.176268
[12/17 17:52:38    697s] 
[12/17 17:52:38    697s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:38    697s] OPERPROF:     Starting CMU at level 3, MEM:5882.9M, EPOCH TIME: 1734454358.180423
[12/17 17:52:38    697s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5882.9M, EPOCH TIME: 1734454358.181129
[12/17 17:52:38    697s] 
[12/17 17:52:38    697s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:38    697s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.021, REAL:0.015, MEM:5882.9M, EPOCH TIME: 1734454358.182184
[12/17 17:52:38    697s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5882.9M, EPOCH TIME: 1734454358.182227
[12/17 17:52:38    697s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5882.9M, EPOCH TIME: 1734454358.182351
[12/17 17:52:38    697s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5882.9MB).
[12/17 17:52:38    697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.022, MEM:5882.9M, EPOCH TIME: 1734454358.183428
[12/17 17:52:38    697s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:00.8)
[12/17 17:52:38    697s]   Leaving CCOpt scope - extractRC...
[12/17 17:52:38    697s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/17 17:52:38    697s] Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
[12/17 17:52:38    697s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:52:38    697s] RC Extraction called in multi-corner(1) mode.
[12/17 17:52:38    697s] RCMode: PreRoute
[12/17 17:52:38    697s]       RC Corner Indexes            0   
[12/17 17:52:38    697s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:52:38    697s] Resistance Scaling Factor    : 1.00000 
[12/17 17:52:38    697s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:52:38    697s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:52:38    697s] Shrink Factor                : 1.00000
[12/17 17:52:38    697s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:52:38    697s] Using Quantus QRC technology file ...
[12/17 17:52:38    697s] eee: Trim Metal Layers: { }
[12/17 17:52:38    697s] eee: RC Grid Memory allocated=37500
[12/17 17:52:38    697s] eee: LayerId=1 widthSet size=1
[12/17 17:52:38    697s] eee: LayerId=2 widthSet size=1
[12/17 17:52:38    697s] eee: LayerId=3 widthSet size=1
[12/17 17:52:38    697s] eee: LayerId=4 widthSet size=1
[12/17 17:52:38    697s] eee: LayerId=5 widthSet size=1
[12/17 17:52:38    697s] eee: Total RC Grid memory=37500
[12/17 17:52:38    697s] Updating RC grid for preRoute extraction ...
[12/17 17:52:38    697s] eee: Metal Layers Info:
[12/17 17:52:38    697s] eee: L: met1 met2 met3 met4 met5
[12/17 17:52:38    697s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:38    697s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:38    697s] eee: pegSigSF=1.070000
[12/17 17:52:38    697s] Initializing multi-corner resistance tables ...
[12/17 17:52:38    697s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:52:38    697s] eee: l=2 avDens=0.084129 usedTrk=2641.943831 availTrk=31403.437559 sigTrk=2641.943831
[12/17 17:52:38    697s] eee: l=3 avDens=0.137574 usedTrk=2735.689930 availTrk=19885.234719 sigTrk=2735.689930
[12/17 17:52:38    697s] eee: l=4 avDens=0.061532 usedTrk=1116.706789 availTrk=18148.512494 sigTrk=1116.706789
[12/17 17:52:38    697s] eee: l=5 avDens=0.184324 usedTrk=711.273093 availTrk=3858.829379 sigTrk=711.273093
[12/17 17:52:38    697s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:38    697s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:52:38    697s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.351830 uaWl=1.000000 uaWlH=0.181000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:52:38    697s] eee: NetCapCache creation started. (Current Mem: 5882.941M) 
[12/17 17:52:38    697s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5882.941M) 
[12/17 17:52:38    697s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5882.941M)
[12/17 17:52:38    697s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/17 17:52:38    697s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:38    697s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:38    697s] End AAE Lib Interpolated Model. (MEM=5882.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:38    697s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Clock DAG hash after clustering cong repair call: 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/17 17:52:38    697s]     delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]     steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]   Clock DAG stats after clustering cong repair call:
[12/17 17:52:38    697s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]     misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]   Clock DAG net violations after clustering cong repair call:
[12/17 17:52:38    697s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/17 17:52:38    697s]     Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]   Primary reporting skew groups after clustering cong repair call:
[12/17 17:52:38    697s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]   Skew group summary after clustering cong repair call:
[12/17 17:52:38    697s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.4 real=0:00:00.9)
[12/17 17:52:38    697s]   Stage::Clustering done. (took cpu=0:00:02.3 real=0:00:01.4)
[12/17 17:52:38    697s]   Stage::DRV Fixing...
[12/17 17:52:38    697s]   Fixing clock tree slew time and max cap violations...
[12/17 17:52:38    697s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:38    697s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/17 17:52:38    697s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:38    697s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Stage::Insertion Delay Reduction...
[12/17 17:52:38    697s]   Removing unnecessary root buffering...
[12/17 17:52:38    697s]     Clock DAG hash before 'Removing unnecessary root buffering': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG hash after 'Removing unnecessary root buffering': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Removing unnecessary root buffering':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Removing unconstrained drivers...
[12/17 17:52:38    697s]     Clock DAG hash before 'Removing unconstrained drivers': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG hash after 'Removing unconstrained drivers': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Removing unconstrained drivers':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Reducing insertion delay 1...
[12/17 17:52:38    697s]     Clock DAG hash before 'Reducing insertion delay 1': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG hash after 'Reducing insertion delay 1': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Reducing insertion delay 1':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Removing longest path buffering...
[12/17 17:52:38    697s]     Clock DAG hash before 'Removing longest path buffering': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG hash after 'Removing longest path buffering': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Removing longest path buffering':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Removing longest path buffering':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Removing longest path buffering':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Reducing insertion delay 2...
[12/17 17:52:38    697s]     Clock DAG hash before 'Reducing insertion delay 2': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Path optimization required 0 stage delay updates 
[12/17 17:52:38    697s]     Clock DAG hash after 'Reducing insertion delay 2': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Reducing insertion delay 2':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:38    697s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.4 real=0:00:01.5)
[12/17 17:52:38    697s]   
[12/17 17:52:38    697s]   
[12/17 17:52:38    697s]   CCOpt::Phase::Implementation...
[12/17 17:52:38    697s]   Stage::Reducing Power...
[12/17 17:52:38    697s]   Improving clock tree routing...
[12/17 17:52:38    697s]     Clock DAG hash before 'Improving clock tree routing': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Iteration 1...
[12/17 17:52:38    697s]     Iteration 1 done.
[12/17 17:52:38    697s]     Clock DAG hash after 'Improving clock tree routing': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Improving clock tree routing':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Improving clock tree routing':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Improving clock tree routing':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Reducing clock tree power 1...
[12/17 17:52:38    697s]     Clock DAG hash before 'Reducing clock tree power 1': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Resizing gates: 
[12/17 17:52:38    697s]     Legalizer releasing space for clock trees
[12/17 17:52:38    697s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/17 17:52:38    697s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]     100% 
[12/17 17:52:38    697s]     Clock DAG hash after 'Reducing clock tree power 1': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Reducing clock tree power 1':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Reducing clock tree power 2...
[12/17 17:52:38    697s]     Clock DAG hash before 'Reducing clock tree power 2': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Path optimization required 0 stage delay updates 
[12/17 17:52:38    697s]     Clock DAG hash after 'Reducing clock tree power 2': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after 'Reducing clock tree power 2':
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/17 17:52:38    697s]   Stage::Balancing...
[12/17 17:52:38    697s]   AdjustingMinPinPIDs for balancing...
[12/17 17:52:38    697s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[12/17 17:52:38    697s]       delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Approximately balancing fragments step...
[12/17 17:52:38    697s]       Clock DAG hash before 'Approximately balancing fragments step': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/17 17:52:38    697s]         delay calculator: calls=1532, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]         steiner router: calls=1529, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]       Resolve constraints - Approximately balancing fragments...
[12/17 17:52:38    697s]       Resolving skew group constraints...
[12/17 17:52:38    697s]         Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 17:52:38    697s]       Resolving skew group constraints done.
[12/17 17:52:38    697s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[12/17 17:52:38    697s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/17 17:52:38    697s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]       Approximately balancing fragments...
[12/17 17:52:38    697s]         Moving gates to improve sub-tree skew...
[12/17 17:52:38    697s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/17 17:52:38    697s]             delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]             steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]           Tried: 3 Succeeded: 0
[12/17 17:52:38    697s]           Topology Tried: 0 Succeeded: 0
[12/17 17:52:38    697s]           0 Succeeded with SS ratio
[12/17 17:52:38    697s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/17 17:52:38    697s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/17 17:52:38    697s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/17 17:52:38    697s]             delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]             steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/17 17:52:38    697s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]             misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[12/17 17:52:38    697s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/17 17:52:38    697s]             Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]         Approximately balancing fragments bottom up...
[12/17 17:52:38    697s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/17 17:52:38    697s]             delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]             steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]           bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:38    697s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/17 17:52:38    697s]             delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]             steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/17 17:52:38    697s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]             misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[12/17 17:52:38    697s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/17 17:52:38    697s]             Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]         Approximately balancing fragments, wire and cell delays...
[12/17 17:52:38    697s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[12/17 17:52:38    697s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/17 17:52:38    697s]             delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]             steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/17 17:52:38    697s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]             misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/17 17:52:38    697s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/17 17:52:38    697s]             Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/17 17:52:38    697s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]       Approximately balancing fragments done.
[12/17 17:52:38    697s]       Clock DAG hash after 'Approximately balancing fragments step': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/17 17:52:38    697s]         delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]         steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]       Clock DAG stats after 'Approximately balancing fragments step':
[12/17 17:52:38    697s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]         misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       Clock DAG net violations after 'Approximately balancing fragments step':
[12/17 17:52:38    697s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/17 17:52:38    697s]         Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]     Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:38    697s]     Clock DAG hash after Approximately balancing fragments: 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[12/17 17:52:38    697s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Clock DAG stats after Approximately balancing fragments:
[12/17 17:52:38    697s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]     Clock DAG net violations after Approximately balancing fragments:
[12/17 17:52:38    697s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/17 17:52:38    697s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]     Primary reporting skew groups after Approximately balancing fragments:
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]     Skew group summary after Approximately balancing fragments:
[12/17 17:52:38    697s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]     Improving fragments clock skew...
[12/17 17:52:38    697s]       Clock DAG hash before 'Improving fragments clock skew': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/17 17:52:38    697s]         delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]         steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]       Clock DAG hash after 'Improving fragments clock skew': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/17 17:52:38    697s]         delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]         steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]       Clock DAG stats after 'Improving fragments clock skew':
[12/17 17:52:38    697s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    697s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    697s]         misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    697s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    697s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    697s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    697s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    697s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    697s]       Clock DAG net violations after 'Improving fragments clock skew':
[12/17 17:52:38    697s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    697s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/17 17:52:38    697s]         Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    697s]       Primary reporting skew groups after 'Improving fragments clock skew':
[12/17 17:52:38    697s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]             min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]             max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    697s]       Skew group summary after 'Improving fragments clock skew':
[12/17 17:52:38    697s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    697s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    697s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    697s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:38    697s]   Approximately balancing step...
[12/17 17:52:38    697s]     Clock DAG hash before 'Approximately balancing step': 12649790731240892195 281256534138166629
[12/17 17:52:38    697s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/17 17:52:38    697s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    697s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    697s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    697s]     Resolve constraints - Approximately balancing...
[12/17 17:52:38    697s]     Resolving skew group constraints...
[12/17 17:52:38    698s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 17:52:38    698s]     Resolving skew group constraints done.
[12/17 17:52:38    698s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Approximately balancing...
[12/17 17:52:38    698s]       Approximately balancing, wire and cell delays...
[12/17 17:52:38    698s]       Approximately balancing, wire and cell delays, iteration 1...
[12/17 17:52:38    698s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/17 17:52:38    698s]           delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/17 17:52:38    698s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]           misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[12/17 17:52:38    698s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/17 17:52:38    698s]           Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/17 17:52:38    698s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Approximately balancing done.
[12/17 17:52:38    698s]     Clock DAG hash after 'Approximately balancing step': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/17 17:52:38    698s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Approximately balancing step':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Approximately balancing step':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Approximately balancing step':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Approximately balancing step':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Fixing clock tree overload...
[12/17 17:52:38    698s]     Clock DAG hash before 'Fixing clock tree overload': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/17 17:52:38    698s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:38    698s]     Clock DAG hash after 'Fixing clock tree overload': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/17 17:52:38    698s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Fixing clock tree overload':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Fixing clock tree overload':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Fixing clock tree overload':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Approximately balancing paths...
[12/17 17:52:38    698s]     Clock DAG hash before 'Approximately balancing paths': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/17 17:52:38    698s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Added 0 buffers.
[12/17 17:52:38    698s]     Clock DAG hash after 'Approximately balancing paths': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/17 17:52:38    698s]       delay calculator: calls=1540, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Approximately balancing paths':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Approximately balancing paths':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Approximately balancing paths':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/17 17:52:38    698s]   Stage::Polishing...
[12/17 17:52:38    698s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:38    698s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Clock DAG hash before polishing: 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]   CTS services accumulated run-time stats before polishing:
[12/17 17:52:38    698s]     delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]     steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]   Clock DAG stats before polishing:
[12/17 17:52:38    698s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]     misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]   Clock DAG net violations before polishing:
[12/17 17:52:38    698s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]   Clock DAG primary half-corner transition distribution before polishing:
[12/17 17:52:38    698s]     Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]   Primary reporting skew groups before polishing:
[12/17 17:52:38    698s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]   Skew group summary before polishing:
[12/17 17:52:38    698s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]   
[12/17 17:52:38    698s]   
[12/17 17:52:38    698s]   Merging balancing drivers for power...
[12/17 17:52:38    698s]     Clock DAG hash before 'Merging balancing drivers for power': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Tried: 3 Succeeded: 0
[12/17 17:52:38    698s]     Clock DAG hash after 'Merging balancing drivers for power': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Merging balancing drivers for power':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Improving clock skew...
[12/17 17:52:38    698s]     Clock DAG hash before 'Improving clock skew': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG hash after 'Improving clock skew': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Improving clock skew':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Improving clock skew':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Improving clock skew':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Improving clock skew':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Moving gates to reduce wire capacitance...
[12/17 17:52:38    698s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/17 17:52:38    698s]     Iteration 1...
[12/17 17:52:38    698s]       Artificially removing short and long paths...
[12/17 17:52:38    698s]         Clock DAG hash before 'Artificially removing short and long paths': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/17 17:52:38    698s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/17 17:52:38    698s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Legalizer releasing space for clock trees
[12/17 17:52:38    698s]         Legalizing clock trees...
[12/17 17:52:38    698s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/17 17:52:38    698s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Moving gates: 
[12/17 17:52:38    698s]         Legalizer releasing space for clock trees
[12/17 17:52:38    698s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/17 17:52:38    698s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]         100% 
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Iteration 1 done.
[12/17 17:52:38    698s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/17 17:52:38    698s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Reducing clock tree power 3...
[12/17 17:52:38    698s]     Clock DAG hash before 'Reducing clock tree power 3': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Artificially removing short and long paths...
[12/17 17:52:38    698s]       Clock DAG hash before 'Artificially removing short and long paths': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/17 17:52:38    698s]         delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]         steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/17 17:52:38    698s]       For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/17 17:52:38    698s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[12/17 17:52:38    698s]     Resizing gates: 
[12/17 17:52:38    698s]     Legalizer releasing space for clock trees
[12/17 17:52:38    698s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/17 17:52:38    698s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     100% 
[12/17 17:52:38    698s]     Clock DAG hash after 'Reducing clock tree power 3': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Reducing clock tree power 3':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Improving insertion delay...
[12/17 17:52:38    698s]     Clock DAG hash before 'Improving insertion delay': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG hash after 'Improving insertion delay': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Improving insertion delay':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Improving insertion delay':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Improving insertion delay':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Improving insertion delay':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]   Wire Opt OverFix...
[12/17 17:52:38    698s]     Clock DAG hash before 'Wire Opt OverFix': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Wire Reduction extra effort...
[12/17 17:52:38    698s]       Clock DAG hash before 'Wire Reduction extra effort': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]         steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/17 17:52:38    698s]       Artificially removing short and long paths...
[12/17 17:52:38    698s]         Clock DAG hash before 'Artificially removing short and long paths': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/17 17:52:38    698s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Global shorten wires A0...
[12/17 17:52:38    698s]         Clock DAG hash before 'Global shorten wires A0': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Move For Wirelength - core...
[12/17 17:52:38    698s]         Clock DAG hash before 'Move For Wirelength - core': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/17 17:52:38    698s]         Max accepted move=0.000um, total accepted move=0.000um
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Global shorten wires A1...
[12/17 17:52:38    698s]         Clock DAG hash before 'Global shorten wires A1': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Move For Wirelength - core...
[12/17 17:52:38    698s]         Clock DAG hash before 'Move For Wirelength - core': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/17 17:52:38    698s]         Max accepted move=0.000um, total accepted move=0.000um
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Global shorten wires B...
[12/17 17:52:38    698s]         Clock DAG hash before 'Global shorten wires B': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Move For Wirelength - branch...
[12/17 17:52:38    698s]         Clock DAG hash before 'Move For Wirelength - branch': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/17 17:52:38    698s]           delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]           steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/17 17:52:38    698s]         Max accepted move=0.000um, total accepted move=0.000um
[12/17 17:52:38    698s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/17 17:52:38    698s]       Clock DAG hash after 'Wire Reduction extra effort': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]         steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]         misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]             min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]             max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]       Skew group summary after 'Wire Reduction extra effort':
[12/17 17:52:38    698s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Optimizing orientation...
[12/17 17:52:38    698s]     FlipOpt...
[12/17 17:52:38    698s]     Disconnecting clock tree from netlist...
[12/17 17:52:38    698s]     Disconnecting clock tree from netlist done.
[12/17 17:52:38    698s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[12/17 17:52:38    698s]     Resynthesising clock tree into netlist...
[12/17 17:52:38    698s]       Reset timing graph...
[12/17 17:52:38    698s] Ignoring AAE DB Resetting ...
[12/17 17:52:38    698s]       Reset timing graph done.
[12/17 17:52:38    698s]     Resynthesising clock tree into netlist done.
[12/17 17:52:38    698s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s]     Clock DAG hash after 'Wire Opt OverFix': 12649790731240892195 281256534138166629
[12/17 17:52:38    698s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/17 17:52:38    698s]       delay calculator: calls=1542, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:38    698s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:38    698s]       steiner router: calls=1537, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:38    698s]     Clock DAG stats after 'Wire Opt OverFix':
[12/17 17:52:38    698s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:38    698s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:38    698s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:38    698s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:38    698s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:38    698s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:38    698s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:38    698s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/17 17:52:38    698s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:38    698s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/17 17:52:38    698s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:38    698s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:38    698s]     Skew group summary after 'Wire Opt OverFix':
[12/17 17:52:38    698s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:38    698s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:38    698s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:38    698s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[12/17 17:52:38    698s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/17 17:52:38    698s]   Stage::Updating netlist...
[12/17 17:52:38    698s]   Reset timing graph...
[12/17 17:52:38    698s] Ignoring AAE DB Resetting ...
[12/17 17:52:38    698s]   Reset timing graph done.
[12/17 17:52:38    698s]   Setting non-default rules before calling refine place.
[12/17 17:52:38    698s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/17 17:52:38    698s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6027.4M, EPOCH TIME: 1734454358.860319
[12/17 17:52:38    698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 17:52:38    698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    698s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.033, REAL:0.010, MEM:5880.4M, EPOCH TIME: 1734454358.870072
[12/17 17:52:38    698s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:38    698s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:38    698s]   Leaving CCOpt scope - ClockRefiner...
[12/17 17:52:38    698s]   Assigned high priority to 0 instances.
[12/17 17:52:38    698s]   Soft fixed 0 clock instances.
[12/17 17:52:38    698s]   Performing Clock Only Refine Place.
[12/17 17:52:38    698s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/17 17:52:38    698s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5880.4M, EPOCH TIME: 1734454358.879663
[12/17 17:52:38    698s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5880.4M, EPOCH TIME: 1734454358.879729
[12/17 17:52:38    698s] Processing tracks to init pin-track alignment.
[12/17 17:52:38    698s] z: 2, totalTracks: 1
[12/17 17:52:38    698s] z: 4, totalTracks: 1
[12/17 17:52:38    698s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:38    698s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5880.4M, EPOCH TIME: 1734454358.884204
[12/17 17:52:38    698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:38    698s] 
[12/17 17:52:38    698s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:38    698s] OPERPROF:       Starting CMU at level 4, MEM:5880.4M, EPOCH TIME: 1734454358.888219
[12/17 17:52:38    698s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:5880.4M, EPOCH TIME: 1734454358.888960
[12/17 17:52:38    698s] 
[12/17 17:52:38    698s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:38    698s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.006, MEM:5880.4M, EPOCH TIME: 1734454358.889990
[12/17 17:52:38    698s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5880.4M, EPOCH TIME: 1734454358.890042
[12/17 17:52:38    698s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5880.4M, EPOCH TIME: 1734454358.890198
[12/17 17:52:38    698s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5880.4MB).
[12/17 17:52:38    698s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.012, MEM:5880.4M, EPOCH TIME: 1734454358.891359
[12/17 17:52:38    698s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.015, REAL:0.012, MEM:5880.4M, EPOCH TIME: 1734454358.891386
[12/17 17:52:38    698s] TDRefine: refinePlace mode is spiral
[12/17 17:52:38    698s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.7
[12/17 17:52:38    698s] OPERPROF: Starting Refine-Place at level 1, MEM:5880.4M, EPOCH TIME: 1734454358.891462
[12/17 17:52:38    698s] *** Starting refinePlace (0:11:38 mem=5880.4M) ***
[12/17 17:52:38    698s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:38    698s] 
[12/17 17:52:38    698s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:38    698s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:38    698s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:38    698s] Set min layer with default ( 2 )
[12/17 17:52:38    698s] Set max layer with default ( 127 )
[12/17 17:52:38    698s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:38    698s] Min route layer (adjusted) = 2
[12/17 17:52:38    698s] Max route layer (adjusted) = 5
[12/17 17:52:38    698s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:38    698s] Set min layer with default ( 2 )
[12/17 17:52:38    698s] Set max layer with default ( 127 )
[12/17 17:52:38    698s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:38    698s] Min route layer (adjusted) = 2
[12/17 17:52:38    698s] Max route layer (adjusted) = 5
[12/17 17:52:38    698s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5880.4M, EPOCH TIME: 1734454358.904025
[12/17 17:52:38    698s] Starting refinePlace ...
[12/17 17:52:38    698s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:38    698s] Set min layer with default ( 2 )
[12/17 17:52:38    698s] Set max layer with default ( 127 )
[12/17 17:52:38    698s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:38    698s] Min route layer (adjusted) = 2
[12/17 17:52:38    698s] Max route layer (adjusted) = 5
[12/17 17:52:38    698s] One DDP V2 for no tweak run.
[12/17 17:52:38    698s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:38    698s] Set min layer with default ( 2 )
[12/17 17:52:38    698s] Set max layer with default ( 127 )
[12/17 17:52:38    698s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:38    698s] Min route layer (adjusted) = 2
[12/17 17:52:38    698s] Max route layer (adjusted) = 5
[12/17 17:52:38    698s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:6008.4M, EPOCH TIME: 1734454358.923062
[12/17 17:52:38    698s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:52:38    698s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:6008.4M, EPOCH TIME: 1734454358.923133
[12/17 17:52:38    698s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:6008.4M, EPOCH TIME: 1734454358.923304
[12/17 17:52:38    698s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:6008.4M, EPOCH TIME: 1734454358.923340
[12/17 17:52:38    698s] DDP markSite nrRow 90 nrJob 90
[12/17 17:52:38    698s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:6008.4M, EPOCH TIME: 1734454358.923580
[12/17 17:52:38    698s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:6008.4M, EPOCH TIME: 1734454358.923619
[12/17 17:52:38    698s]   Spread Effort: high, standalone mode, useDDP on.
[12/17 17:52:38    698s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5880.4MB) @(0:11:38 - 0:11:38).
[12/17 17:52:38    698s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:38    698s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 17:52:38    698s] 
[12/17 17:52:38    698s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:52:39    698s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:52:39    698s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/17 17:52:39    698s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:52:39    698s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=5848.4MB) @(0:11:38 - 0:11:39).
[12/17 17:52:39    698s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:39    698s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5848.4MB
[12/17 17:52:39    698s] Statistics of distance of Instance movement in refine placement:
[12/17 17:52:39    698s]   maximum (X+Y) =         0.00 um
[12/17 17:52:39    698s]   mean    (X+Y) =         0.00 um
[12/17 17:52:39    698s] Summary Report:
[12/17 17:52:39    698s] Instances move: 0 (out of 12269 movable)
[12/17 17:52:39    698s] Instances flipped: 0
[12/17 17:52:39    698s] Mean displacement: 0.00 um
[12/17 17:52:39    698s] Max displacement: 0.00 um 
[12/17 17:52:39    698s] Total instances moved : 0
[12/17 17:52:39    698s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.581, REAL:0.319, MEM:5848.4M, EPOCH TIME: 1734454359.222578
[12/17 17:52:39    698s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:39    698s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5848.4MB
[12/17 17:52:39    698s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=5848.4MB) @(0:11:38 - 0:11:39).
[12/17 17:52:39    698s] *** Finished refinePlace (0:11:39 mem=5848.4M) ***
[12/17 17:52:39    698s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.7
[12/17 17:52:39    698s] OPERPROF: Finished Refine-Place at level 1, CPU:0.598, REAL:0.335, MEM:5848.4M, EPOCH TIME: 1734454359.226695
[12/17 17:52:39    698s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5848.4M, EPOCH TIME: 1734454359.226766
[12/17 17:52:39    698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:39    698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    698s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    698s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    698s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.035, REAL:0.011, MEM:5880.4M, EPOCH TIME: 1734454359.237571
[12/17 17:52:39    698s]   ClockRefiner summary
[12/17 17:52:39    698s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/17 17:52:39    698s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/17 17:52:39    698s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/17 17:52:39    698s]   Restoring pStatusCts on 0 clock instances.
[12/17 17:52:39    698s]   Revert refine place priority changes on 0 instances.
[12/17 17:52:39    698s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/17 17:52:39    698s]   Stage::Updating netlist done. (took cpu=0:00:00.7 real=0:00:00.4)
[12/17 17:52:39    698s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.1 real=0:00:00.8)
[12/17 17:52:39    698s]   CCOpt::Phase::eGRPC...
[12/17 17:52:39    698s]   eGR Post Conditioning...
[12/17 17:52:39    698s]     Clock implementation routing...
[12/17 17:52:39    698s]       Leaving CCOpt scope - Routing Tools...
[12/17 17:52:39    698s] Net route status summary:
[12/17 17:52:39    698s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:39    698s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:39    698s]       Routing using eGR only...
[12/17 17:52:39    698s]         Early Global Route - eGR only step...
[12/17 17:52:39    698s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[12/17 17:52:39    698s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[12/17 17:52:39    699s] (ccopt eGR): Start to route 2 all nets
[12/17 17:52:39    699s] Running pre-eGR process
[12/17 17:52:39    699s] (I)      Initializing eGR engine (clean)
[12/17 17:52:39    699s] Set min layer with default ( 2 )
[12/17 17:52:39    699s] Set max layer with default ( 127 )
[12/17 17:52:39    699s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:39    699s] Min route layer (adjusted) = 2
[12/17 17:52:39    699s] Max route layer (adjusted) = 5
[12/17 17:52:39    699s] (I)      Initializing eGR engine (clean)
[12/17 17:52:39    699s] Set min layer with default ( 2 )
[12/17 17:52:39    699s] Set max layer with default ( 127 )
[12/17 17:52:39    699s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:39    699s] Min route layer (adjusted) = 2
[12/17 17:52:39    699s] Max route layer (adjusted) = 5
[12/17 17:52:39    699s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.51 MB )
[12/17 17:52:39    699s] (I)      Running eGR Cong Clean flow
[12/17 17:52:39    699s] (I)      # wire layers (front) : 6
[12/17 17:52:39    699s] (I)      # wire layers (back)  : 0
[12/17 17:52:39    699s] (I)      min wire layer : 1
[12/17 17:52:39    699s] (I)      max wire layer : 5
[12/17 17:52:39    699s] (I)      # cut layers (front) : 5
[12/17 17:52:39    699s] (I)      # cut layers (back)  : 0
[12/17 17:52:39    699s] (I)      min cut layer : 1
[12/17 17:52:39    699s] (I)      max cut layer : 4
[12/17 17:52:39    699s] (I)      ============================= Layers ==============================
[12/17 17:52:39    699s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:39    699s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:39    699s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:39    699s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:39    699s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:39    699s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:39    699s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:39    699s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:39    699s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:39    699s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:39    699s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:39    699s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:39    699s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:39    699s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:39    699s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:39    699s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:39    699s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:39    699s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:39    699s] (I)      Started Import and model ( Curr Mem: 5.51 MB )
[12/17 17:52:39    699s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:39    699s] (I)      == Non-default Options ==
[12/17 17:52:39    699s] (I)      Clean congestion better                            : true
[12/17 17:52:39    699s] (I)      Estimate vias on DPT layer                         : true
[12/17 17:52:39    699s] (I)      Clean congestion layer assignment rounds           : 3
[12/17 17:52:39    699s] (I)      Layer constraints as soft constraints              : true
[12/17 17:52:39    699s] (I)      Soft top layer                                     : true
[12/17 17:52:39    699s] (I)      Skip prospective layer relax nets                  : true
[12/17 17:52:39    699s] (I)      Better NDR handling                                : true
[12/17 17:52:39    699s] (I)      Improved NDR modeling in LA                        : true
[12/17 17:52:39    699s] (I)      Routing cost fix for NDR handling                  : true
[12/17 17:52:39    699s] (I)      Block tracks for preroutes                         : true
[12/17 17:52:39    699s] (I)      Assign IRoute by net group key                     : true
[12/17 17:52:39    699s] (I)      Block unroutable channels                          : true
[12/17 17:52:39    699s] (I)      Block unroutable channels 3D                       : true
[12/17 17:52:39    699s] (I)      Bound layer relaxed segment wl                     : true
[12/17 17:52:39    699s] (I)      Blocked pin reach length threshold                 : 2
[12/17 17:52:39    699s] (I)      Check blockage within NDR space in TA              : true
[12/17 17:52:39    699s] (I)      Skip must join for term with via pillar            : true
[12/17 17:52:39    699s] (I)      Model find APA for IO pin                          : true
[12/17 17:52:39    699s] (I)      On pin location for off pin term                   : true
[12/17 17:52:39    699s] (I)      Handle EOL spacing                                 : true
[12/17 17:52:39    699s] (I)      Merge PG vias by gap                               : true
[12/17 17:52:39    699s] (I)      Maximum routing layer                              : 5
[12/17 17:52:39    699s] (I)      Top routing layer                                  : 5
[12/17 17:52:39    699s] (I)      Ignore routing layer                               : true
[12/17 17:52:39    699s] (I)      Route selected nets only                           : true
[12/17 17:52:39    699s] (I)      Refine MST                                         : true
[12/17 17:52:39    699s] (I)      Honor PRL                                          : true
[12/17 17:52:39    699s] (I)      Strong congestion aware                            : true
[12/17 17:52:39    699s] (I)      Improved initial location for IRoutes              : true
[12/17 17:52:39    699s] (I)      Multi panel TA                                     : true
[12/17 17:52:39    699s] (I)      Penalize wire overlap                              : true
[12/17 17:52:39    699s] (I)      Expand small instance blockage                     : true
[12/17 17:52:39    699s] (I)      Reduce via in TA                                   : true
[12/17 17:52:39    699s] (I)      SS-aware routing                                   : true
[12/17 17:52:39    699s] (I)      Improve tree edge sharing                          : true
[12/17 17:52:39    699s] (I)      Improve 2D via estimation                          : true
[12/17 17:52:39    699s] (I)      Refine Steiner tree                                : true
[12/17 17:52:39    699s] (I)      Build spine tree                                   : true
[12/17 17:52:39    699s] (I)      Model pass through capacity                        : true
[12/17 17:52:39    699s] (I)      Extend blockages by a half GCell                   : true
[12/17 17:52:39    699s] (I)      Consider pin shapes                                : true
[12/17 17:52:39    699s] (I)      Consider pin shapes for all nodes                  : true
[12/17 17:52:39    699s] (I)      Consider NR APA                                    : true
[12/17 17:52:39    699s] (I)      Consider IO pin shape                              : true
[12/17 17:52:39    699s] (I)      Fix pin connection bug                             : true
[12/17 17:52:39    699s] (I)      Consider layer RC for local wires                  : true
[12/17 17:52:39    699s] (I)      Honor layer constraint                             : true
[12/17 17:52:39    699s] (I)      Route to clock mesh pin                            : true
[12/17 17:52:39    699s] (I)      LA-aware pin escape length                         : 2
[12/17 17:52:39    699s] (I)      Connect multiple ports                             : true
[12/17 17:52:39    699s] (I)      Split for must join                                : true
[12/17 17:52:39    699s] (I)      Number of threads                                  : 8
[12/17 17:52:39    699s] (I)      Routing effort level                               : 10000
[12/17 17:52:39    699s] (I)      Prefer layer length threshold                      : 8
[12/17 17:52:39    699s] (I)      Overflow penalty cost                              : 10
[12/17 17:52:39    699s] (I)      A-star cost                                        : 0.300000
[12/17 17:52:39    699s] (I)      Misalignment cost                                  : 10.000000
[12/17 17:52:39    699s] (I)      Threshold for short IRoute                         : 6
[12/17 17:52:39    699s] (I)      Via cost during post routing                       : 1.000000
[12/17 17:52:39    699s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/17 17:52:39    699s] (I)      Source-to-sink ratio                               : 0.300000
[12/17 17:52:39    699s] (I)      Scenic ratio bound                                 : 3.000000
[12/17 17:52:39    699s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/17 17:52:39    699s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/17 17:52:39    699s] (I)      Layer demotion scenic scale                        : 1.000000
[12/17 17:52:39    699s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/17 17:52:39    699s] (I)      PG-aware similar topology routing                  : true
[12/17 17:52:39    699s] (I)      Maze routing via cost fix                          : true
[12/17 17:52:39    699s] (I)      Apply PRL on PG terms                              : true
[12/17 17:52:39    699s] (I)      Apply PRL on obs objects                           : true
[12/17 17:52:39    699s] (I)      Handle range-type spacing rules                    : true
[12/17 17:52:39    699s] (I)      PG gap threshold multiplier                        : 10.000000
[12/17 17:52:39    699s] (I)      Parallel spacing query fix                         : true
[12/17 17:52:39    699s] (I)      Force source to root IR                            : true
[12/17 17:52:39    699s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/17 17:52:39    699s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/17 17:52:39    699s] (I)      Route tie net to shape                             : auto
[12/17 17:52:39    699s] (I)      Do not relax to DPT layer                          : true
[12/17 17:52:39    699s] (I)      No DPT in post routing                             : true
[12/17 17:52:39    699s] (I)      Modeling PG via merging fix                        : true
[12/17 17:52:39    699s] (I)      Shield aware TA                                    : true
[12/17 17:52:39    699s] (I)      Strong shield aware TA                             : true
[12/17 17:52:39    699s] (I)      Overflow calculation fix in LA                     : true
[12/17 17:52:39    699s] (I)      Post routing fix                                   : true
[12/17 17:52:39    699s] (I)      Strong post routing                                : true
[12/17 17:52:39    699s] (I)      NDR via pillar fix                                 : true
[12/17 17:52:39    699s] (I)      Violation on path threshold                        : 1
[12/17 17:52:39    699s] (I)      Pass through capacity modeling                     : true
[12/17 17:52:39    699s] (I)      Select the non-relaxed segments in post routing stage : true
[12/17 17:52:39    699s] (I)      Select term pin box for io pin                     : true
[12/17 17:52:39    699s] (I)      Penalize NDR sharing                               : true
[12/17 17:52:39    699s] (I)      Enable special modeling                            : false
[12/17 17:52:39    699s] (I)      Keep fixed segments                                : true
[12/17 17:52:39    699s] (I)      Reorder net groups by key                          : true
[12/17 17:52:39    699s] (I)      Increase net scenic ratio                          : true
[12/17 17:52:39    699s] (I)      Method to set GCell size                           : row
[12/17 17:52:39    699s] (I)      Connect multiple ports and must join fix           : true
[12/17 17:52:39    699s] (I)      Avoid high resistance layers                       : true
[12/17 17:52:39    699s] (I)      Segment length threshold                           : 1
[12/17 17:52:39    699s] (I)      Model find APA for IO pin fix                      : true
[12/17 17:52:39    699s] (I)      Avoid connecting non-metal layers                  : true
[12/17 17:52:39    699s] (I)      Use track pitch for NDR                            : true
[12/17 17:52:39    699s] (I)      Decide max and min layer to relax with layer difference : true
[12/17 17:52:39    699s] (I)      Handle non-default track width                     : false
[12/17 17:52:39    699s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:39    699s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:39    699s] (I)      ============== Pin Summary ==============
[12/17 17:52:39    699s] (I)      +-------+--------+---------+------------+
[12/17 17:52:39    699s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:39    699s] (I)      +-------+--------+---------+------------+
[12/17 17:52:39    699s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:39    699s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:39    699s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:39    699s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:39    699s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:39    699s] (I)      +-------+--------+---------+------------+
[12/17 17:52:39    699s] (I)      Use row-based GCell size
[12/17 17:52:39    699s] (I)      Use row-based GCell align
[12/17 17:52:39    699s] (I)      layer 0 area = 83000
[12/17 17:52:39    699s] (I)      layer 1 area = 67600
[12/17 17:52:39    699s] (I)      layer 2 area = 240000
[12/17 17:52:39    699s] (I)      layer 3 area = 240000
[12/17 17:52:39    699s] (I)      layer 4 area = 4000000
[12/17 17:52:39    699s] (I)      GCell unit size   : 6660
[12/17 17:52:39    699s] (I)      GCell multiplier  : 1
[12/17 17:52:39    699s] (I)      GCell row height  : 6660
[12/17 17:52:39    699s] (I)      Actual row height : 6660
[12/17 17:52:39    699s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:39    699s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:39    699s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:39    699s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:39    699s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:39    699s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:39    699s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:39    699s] (I)      =============== Default via ===============
[12/17 17:52:39    699s] (I)      +---+------------------+------------------+
[12/17 17:52:39    699s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:52:39    699s] (I)      +---+------------------+------------------+
[12/17 17:52:39    699s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:52:39    699s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:52:39    699s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:52:39    699s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:52:39    699s] (I)      +---+------------------+------------------+
[12/17 17:52:39    699s] [NR-eGR] Read 8018 PG shapes
[12/17 17:52:39    699s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:39    699s] [NR-eGR] Read 0 other shapes
[12/17 17:52:39    699s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:39    699s] [NR-eGR] #Instance Blockages : 103842
[12/17 17:52:39    699s] [NR-eGR] #PG Blockages       : 8018
[12/17 17:52:39    699s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:39    699s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:39    699s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:39    699s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:39    699s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:39    699s] (I)      Custom ignore net properties:
[12/17 17:52:39    699s] (I)      1 : NotLegal
[12/17 17:52:39    699s] (I)      2 : NotSelected
[12/17 17:52:39    699s] (I)      Default ignore net properties:
[12/17 17:52:39    699s] (I)      1 : Special
[12/17 17:52:39    699s] (I)      2 : Analog
[12/17 17:52:39    699s] (I)      3 : Fixed
[12/17 17:52:39    699s] (I)      4 : Skipped
[12/17 17:52:39    699s] (I)      5 : MixedSignal
[12/17 17:52:39    699s] (I)      Prerouted net properties:
[12/17 17:52:39    699s] (I)      1 : NotLegal
[12/17 17:52:39    699s] (I)      2 : Special
[12/17 17:52:39    699s] (I)      3 : Analog
[12/17 17:52:39    699s] (I)      4 : Fixed
[12/17 17:52:39    699s] (I)      5 : Skipped
[12/17 17:52:39    699s] (I)      6 : MixedSignal
[12/17 17:52:39    699s] [NR-eGR] Early global route reroute 2 out of 12385 routable nets
[12/17 17:52:39    699s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:52:39    699s] [NR-eGR] Read 12385 nets ( ignored 12383 )
[12/17 17:52:39    699s] (I)        Front-side 12385 ( ignored 12383 )
[12/17 17:52:39    699s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:39    699s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:39    699s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/17 17:52:39    699s] [NR-eGR] #via pillars        : 0
[12/17 17:52:39    699s] [NR-eGR] #must join all port : 0
[12/17 17:52:39    699s] [NR-eGR] #multiple ports     : 0
[12/17 17:52:39    699s] [NR-eGR] #has must join      : 0
[12/17 17:52:39    699s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:39    699s] (I)      Read Num Blocks=113841  Num Prerouted Wires=0  Num CS=0
[12/17 17:52:39    699s] (I)      Layer 1 (V) : #blockages 26662 : #preroutes 0
[12/17 17:52:39    699s] (I)      Layer 2 (H) : #blockages 68557 : #preroutes 0
[12/17 17:52:39    699s] (I)      Layer 3 (V) : #blockages 13727 : #preroutes 0
[12/17 17:52:39    699s] (I)      Layer 4 (H) : #blockages 4565 : #preroutes 0
[12/17 17:52:39    699s] (I)      Moved 2 terms for better access 
[12/17 17:52:39    699s] (I)      Number of ignored nets                =  12383
[12/17 17:52:39    699s] (I)      Number of connected nets              =      0
[12/17 17:52:39    699s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:52:39    699s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:39    699s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:39    699s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:39    699s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:39    699s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:39    699s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:39    699s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[12/17 17:52:39    699s] (I)      Ndr track 0 does not exist
[12/17 17:52:39    699s] (I)      Ndr track 0 does not exist
[12/17 17:52:39    699s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:39    699s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:39    699s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:39    699s] (I)      Site width          :   110  (dbu)
[12/17 17:52:39    699s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:39    699s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:39    699s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:39    699s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:39    699s] (I)      Grid                :   240   235     5
[12/17 17:52:39    699s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:39    699s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:39    699s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:39    699s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:39    699s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:39    699s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:39    699s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:39    699s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:39    699s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:39    699s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:39    699s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:39    699s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:39    699s] (I)      --------------------------------------------------------
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:39    699s] [NR-eGR] Rule id: 0  Nets: 1
[12/17 17:52:39    699s] [NR-eGR] Rule id: 1  Nets: 1
[12/17 17:52:39    699s] [NR-eGR] ========================================
[12/17 17:52:39    699s] [NR-eGR] 
[12/17 17:52:39    699s] (I)      ======== NDR :  =========
[12/17 17:52:39    699s] (I)      +--------------+--------+
[12/17 17:52:39    699s] (I)      |           ID |      0 |
[12/17 17:52:39    699s] (I)      |         Name |        |
[12/17 17:52:39    699s] (I)      |      Default |    yes |
[12/17 17:52:39    699s] (I)      |  Clk Special |     no |
[12/17 17:52:39    699s] (I)      | Hard spacing |     no |
[12/17 17:52:39    699s] (I)      |    NDR track | (none) |
[12/17 17:52:39    699s] (I)      |      NDR via | (none) |
[12/17 17:52:39    699s] (I)      |  Extra space |      0 |
[12/17 17:52:39    699s] (I)      |      Shields |      0 |
[12/17 17:52:39    699s] (I)      |   Demand (H) |      1 |
[12/17 17:52:39    699s] (I)      |   Demand (V) |      1 |
[12/17 17:52:39    699s] (I)      |        #Nets |      1 |
[12/17 17:52:39    699s] (I)      +--------------+--------+
[12/17 17:52:39    699s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:39    699s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:39    699s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:39    699s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:39    699s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:39    699s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:39    699s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:39    699s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:39    699s] (I)      ======== NDR :  =========
[12/17 17:52:39    699s] (I)      +--------------+--------+
[12/17 17:52:39    699s] (I)      |           ID |      1 |
[12/17 17:52:39    699s] (I)      |         Name |        |
[12/17 17:52:39    699s] (I)      |      Default |     no |
[12/17 17:52:39    699s] (I)      |  Clk Special |     no |
[12/17 17:52:39    699s] (I)      | Hard spacing |     no |
[12/17 17:52:39    699s] (I)      |    NDR track | (none) |
[12/17 17:52:39    699s] (I)      |      NDR via | (none) |
[12/17 17:52:39    699s] (I)      |  Extra space |      1 |
[12/17 17:52:39    699s] (I)      |      Shields |      0 |
[12/17 17:52:39    699s] (I)      |   Demand (H) |      2 |
[12/17 17:52:39    699s] (I)      |   Demand (V) |      2 |
[12/17 17:52:39    699s] (I)      |        #Nets |      1 |
[12/17 17:52:39    699s] (I)      +--------------+--------+
[12/17 17:52:39    699s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:39    699s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:39    699s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:39    699s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:52:39    699s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:39    699s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:39    699s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:52:39    699s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:39    699s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:39    699s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:39    699s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:39    699s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:39    699s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:39    699s] (I)      |     2 |  780200 |   394655 |        50.58% |
[12/17 17:52:39    699s] (I)      |     3 |  615120 |   307682 |        50.02% |
[12/17 17:52:39    699s] (I)      |     4 |  608885 |   350769 |        57.61% |
[12/17 17:52:39    699s] (I)      |     5 |  102240 |    59525 |        58.22% |
[12/17 17:52:39    699s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:39    699s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 5.52 MB )
[12/17 17:52:39    699s] (I)      Delete wires for 2 nets (async)
[12/17 17:52:39    699s] (I)      Reset routing kernel
[12/17 17:52:39    699s] (I)      Started Global Routing ( Curr Mem: 5.52 MB )
[12/17 17:52:39    699s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[12/17 17:52:39    699s] (I)      ================= Net Group Info =================
[12/17 17:52:39    699s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:39    699s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:39    699s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:39    699s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/17 17:52:39    699s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[12/17 17:52:39    699s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:39    699s] (I)      total 2D Cap : 577102 = (314104 H, 262998 V)
[12/17 17:52:39    699s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/17 17:52:39    699s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:39    699s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1a Route ============
[12/17 17:52:39    699s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1b Route ============
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1c Route ============
[12/17 17:52:39    699s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1d Route ============
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1e Route ============
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1f Route ============
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1g Route ============
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1h Route ============
[12/17 17:52:39    699s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1l Route ============
[12/17 17:52:39    699s] (I)      total 2D Cap : 1032098 = (358094 H, 674004 V)
[12/17 17:52:39    699s] (I)      total 2D Demand : 119 = (48 H, 71 V)
[12/17 17:52:39    699s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:39    699s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1a Route ============
[12/17 17:52:39    699s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/17 17:52:39    699s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1b Route ============
[12/17 17:52:39    699s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:39    699s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[12/17 17:52:39    699s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[12/17 17:52:39    699s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1c Route ============
[12/17 17:52:39    699s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:39    699s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1d Route ============
[12/17 17:52:39    699s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1e Route ============
[12/17 17:52:39    699s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:39    699s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1f Route ============
[12/17 17:52:39    699s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1g Route ============
[12/17 17:52:39    699s] (I)      Usage: 2059 = (970 H, 1089 V) = (0.27% H, 0.16% V) = (6.460e+03um H, 7.253e+03um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1h Route ============
[12/17 17:52:39    699s] (I)      Usage: 2060 = (971 H, 1089 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.253e+03um V)
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] (I)      ============  Phase 1l Route ============
[12/17 17:52:39    699s] (I)      
[12/17 17:52:39    699s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:39    699s] [NR-eGR]                        OverCon            
[12/17 17:52:39    699s] [NR-eGR]                         #Gcell     %Gcell
[12/17 17:52:39    699s] [NR-eGR]        Layer               (1)    OverCon
[12/17 17:52:39    699s] [NR-eGR] ----------------------------------------------
[12/17 17:52:39    699s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:39    699s] [NR-eGR]    met2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/17 17:52:39    699s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:39    699s] [NR-eGR]    met4 ( 4)         2( 0.01%)   ( 0.01%) 
[12/17 17:52:39    699s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:39    699s] [NR-eGR] ----------------------------------------------
[12/17 17:52:39    699s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[12/17 17:52:39    699s] [NR-eGR] 
[12/17 17:52:39    699s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.18 sec, Curr Mem: 5.52 MB )
[12/17 17:52:39    699s] (I)      Updating congestion map
[12/17 17:52:39    699s] (I)      total 2D Cap : 1038107 = (361121 H, 676986 V)
[12/17 17:52:39    699s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/17 17:52:39    699s] (I)      Running track assignment and export wires
[12/17 17:52:39    699s] (I)      ============= Track Assignment ============
[12/17 17:52:39    699s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.52 MB )
[12/17 17:52:39    699s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:52:39    699s] (I)      Run Multi-thread track assignment
[12/17 17:52:39    699s] (I)      Finished Track Assignment (8T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 5.53 MB )
[12/17 17:52:39    699s] (I)      Started Export ( Curr Mem: 5.53 MB )
[12/17 17:52:39    699s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:52:39    699s] [NR-eGR] Total eGR-routed clock nets wire length: 14925um, number of vias: 3679
[12/17 17:52:39    699s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:39    699s] [NR-eGR] Report for selected net(s) only.
[12/17 17:52:39    699s] [NR-eGR]               Length (um)  Vias 
[12/17 17:52:39    699s] [NR-eGR] --------------------------------
[12/17 17:52:39    699s] [NR-eGR]  met1  (1H)             0  1478 
[12/17 17:52:39    699s] [NR-eGR]  met2  (2V)          6814  1935 
[12/17 17:52:39    699s] [NR-eGR]  met3  (3H)          6852   156 
[12/17 17:52:39    699s] [NR-eGR]  met4  (4V)           986   110 
[12/17 17:52:39    699s] [NR-eGR]  met5  (5H)           273     0 
[12/17 17:52:39    699s] [NR-eGR] --------------------------------
[12/17 17:52:39    699s] [NR-eGR]        Total        14925  3679 
[12/17 17:52:39    699s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:39    699s] [NR-eGR] Total half perimeter of net bounding box: 1492um
[12/17 17:52:39    699s] [NR-eGR] Total length: 14925um, number of vias: 3679
[12/17 17:52:39    699s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:39    699s] [NR-eGR] Total routed clock nets wire length: 14925um, number of vias: 3679
[12/17 17:52:39    699s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:39    699s] [NR-eGR]               Length (um)   Vias 
[12/17 17:52:39    699s] [NR-eGR] ---------------------------------
[12/17 17:52:39    699s] [NR-eGR]  met1  (1H)             0  36726 
[12/17 17:52:39    699s] [NR-eGR]  met2  (2V)        175953  46131 
[12/17 17:52:39    699s] [NR-eGR]  met3  (3H)        181685   5745 
[12/17 17:52:39    699s] [NR-eGR]  met4  (4V)         46773   4685 
[12/17 17:52:39    699s] [NR-eGR]  met5  (5H)         30520      0 
[12/17 17:52:39    699s] [NR-eGR] ---------------------------------
[12/17 17:52:39    699s] [NR-eGR]        Total       434931  93287 
[12/17 17:52:39    699s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:39    699s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:52:39    699s] [NR-eGR] Total length: 434931um, number of vias: 93287
[12/17 17:52:39    699s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:39    699s] (I)      == Layer wire length by net rule ==
[12/17 17:52:39    699s] (I)                     Default 
[12/17 17:52:39    699s] (I)      -----------------------
[12/17 17:52:39    699s] (I)       met1  (1H)        0um 
[12/17 17:52:39    699s] (I)       met2  (2V)   175953um 
[12/17 17:52:39    699s] (I)       met3  (3H)   181685um 
[12/17 17:52:39    699s] (I)       met4  (4V)    46773um 
[12/17 17:52:39    699s] (I)       met5  (5H)    30520um 
[12/17 17:52:39    699s] (I)      -----------------------
[12/17 17:52:39    699s] (I)             Total  434931um 
[12/17 17:52:39    699s] (I)      == Layer via count by net rule ==
[12/17 17:52:39    699s] (I)                    Default 
[12/17 17:52:39    699s] (I)      ----------------------
[12/17 17:52:39    699s] (I)       met1  (1H)     36726 
[12/17 17:52:39    699s] (I)       met2  (2V)     46131 
[12/17 17:52:39    699s] (I)       met3  (3H)      5745 
[12/17 17:52:39    699s] (I)       met4  (4V)      4685 
[12/17 17:52:39    699s] (I)       met5  (5H)         0 
[12/17 17:52:39    699s] (I)      ----------------------
[12/17 17:52:39    699s] (I)             Total    93287 
[12/17 17:52:39    699s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 5.52 MB )
[12/17 17:52:39    699s] eee: RC Grid Memory freed=37500
[12/17 17:52:39    699s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.35 sec, Curr Mem: 5.52 MB )
[12/17 17:52:39    699s] (I)      ======================================= Runtime Summary ========================================
[12/17 17:52:39    699s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/17 17:52:39    699s] (I)      ------------------------------------------------------------------------------------------------
[12/17 17:52:39    699s] (I)       Early Global Route kernel                    100.00%  96.87 sec  97.22 sec  0.35 sec  0.43 sec 
[12/17 17:52:39    699s] (I)       +-Import and model                            30.28%  96.87 sec  96.98 sec  0.10 sec  0.11 sec 
[12/17 17:52:39    699s] (I)       | +-Create place DB                            8.77%  96.87 sec  96.90 sec  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | | +-Import place data                        8.71%  96.87 sec  96.90 sec  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | | | +-Read instances and placement           2.55%  96.87 sec  96.88 sec  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | | +-Read nets                              5.93%  96.88 sec  96.90 sec  0.02 sec  0.02 sec 
[12/17 17:52:39    699s] (I)       | +-Create route DB                           19.37%  96.90 sec  96.97 sec  0.07 sec  0.08 sec 
[12/17 17:52:39    699s] (I)       | | +-Import route data (8T)                  19.12%  96.90 sec  96.97 sec  0.07 sec  0.07 sec 
[12/17 17:52:39    699s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.46%  96.91 sec  96.92 sec  0.01 sec  0.02 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read routing blockages               0.00%  96.91 sec  96.91 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read instance blockages              2.23%  96.91 sec  96.92 sec  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read PG blockages                    0.80%  96.92 sec  96.92 sec  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | | | | +-Allocate memory for PG via list    0.04%  96.92 sec  96.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read clock blockages                 0.01%  96.92 sec  96.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read other blockages                 0.01%  96.92 sec  96.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read halo blockages                  0.02%  96.92 sec  96.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Read boundary cut boxes              0.00%  96.92 sec  96.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Read blackboxes                        0.00%  96.92 sec  96.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Read prerouted                         2.99%  96.92 sec  96.93 sec  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | | +-Read nets                              0.06%  96.93 sec  96.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Set up via pillars                     0.00%  96.93 sec  96.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Initialize 3D grid graph               0.43%  96.93 sec  96.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Model blockage capacity                9.62%  96.93 sec  96.97 sec  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Initialize 3D capacity               9.26%  96.93 sec  96.96 sec  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | | | +-Move terms for access (8T)             1.25%  96.97 sec  96.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Read aux data                              0.00%  96.97 sec  96.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Others data preparation                    0.01%  96.97 sec  96.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Create route kernel                        1.42%  96.97 sec  96.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       +-Global Routing                              52.54%  96.98 sec  97.16 sec  0.18 sec  0.22 sec 
[12/17 17:52:39    699s] (I)       | +-Initialization                             0.06%  96.98 sec  96.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Net group 1                               16.51%  96.98 sec  97.04 sec  0.06 sec  0.08 sec 
[12/17 17:52:39    699s] (I)       | | +-Generate topology (8T)                   0.08%  96.98 sec  96.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1a                                 0.90%  96.98 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Pattern routing (8T)                   0.63%  96.98 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.14%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1b                                 0.71%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Monotonic routing (8T)                 0.59%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1c                                 0.35%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Two level Routing                      0.30%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Two Level Routing (Regular)          0.05%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Two Level Routing (Strong)           0.07%  96.99 sec  96.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1d                                11.37%  96.99 sec  97.03 sec  0.04 sec  0.05 sec 
[12/17 17:52:39    699s] (I)       | | | +-Detoured routing (8T)                 11.28%  96.99 sec  97.03 sec  0.04 sec  0.05 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1e                                 0.16%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Route legalization                     0.05%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Legalize Blockage Violations         0.00%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1f                                 0.36%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Congestion clean                       0.31%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1g                                 0.17%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Post Routing                           0.11%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1h                                 0.16%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Post Routing                           0.11%  97.03 sec  97.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1l                                 0.78%  97.03 sec  97.04 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Layer assignment (8T)                  0.71%  97.03 sec  97.04 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Net group 2                               35.17%  97.04 sec  97.16 sec  0.12 sec  0.14 sec 
[12/17 17:52:39    699s] (I)       | | +-Generate topology (8T)                  15.88%  97.04 sec  97.09 sec  0.05 sec  0.05 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1a                                 1.27%  97.10 sec  97.10 sec  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | | +-Pattern routing (8T)                   0.55%  97.10 sec  97.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.16%  97.10 sec  97.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Add via demand to 2D                   0.19%  97.10 sec  97.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1b                                 0.76%  97.10 sec  97.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Monotonic routing (8T)                 0.54%  97.10 sec  97.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1c                                 0.37%  97.10 sec  97.11 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Two level Routing                      0.32%  97.10 sec  97.11 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Two Level Routing (Regular)          0.07%  97.10 sec  97.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Two Level Routing (Strong)           0.06%  97.10 sec  97.11 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1d                                11.31%  97.11 sec  97.14 sec  0.04 sec  0.05 sec 
[12/17 17:52:39    699s] (I)       | | | +-Detoured routing (8T)                 11.22%  97.11 sec  97.14 sec  0.04 sec  0.05 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1e                                 0.16%  97.14 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Route legalization                     0.06%  97.14 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | | +-Legalize Blockage Violations         0.01%  97.14 sec  97.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1f                                 0.13%  97.15 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Congestion clean                       0.09%  97.15 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1g                                 0.72%  97.15 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Post Routing                           0.66%  97.15 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1h                                 0.74%  97.15 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | | +-Post Routing                           0.69%  97.15 sec  97.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | | +-Phase 1l                                 1.80%  97.15 sec  97.16 sec  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | | +-Layer assignment (8T)                  0.88%  97.15 sec  97.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       +-Export cong map                              1.04%  97.16 sec  97.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Export 2D cong map                         0.18%  97.16 sec  97.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       +-Extract Global 3D Wires                      0.01%  97.16 sec  97.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       +-Track Assignment (8T)                        4.70%  97.16 sec  97.18 sec  0.02 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | +-Initialization                             0.01%  97.16 sec  97.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Track Assignment Kernel                    4.40%  97.16 sec  97.18 sec  0.02 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | +-Free Memory                                0.00%  97.18 sec  97.18 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       +-Export                                      10.18%  97.18 sec  97.22 sec  0.04 sec  0.06 sec 
[12/17 17:52:39    699s] (I)       | +-Export DB wires                            1.87%  97.18 sec  97.19 sec  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | +-Export all nets (8T)                     1.34%  97.18 sec  97.19 sec  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)       | | +-Set wire vias (8T)                       0.41%  97.19 sec  97.19 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       | +-Report wirelength                          6.38%  97.19 sec  97.21 sec  0.02 sec  0.02 sec 
[12/17 17:52:39    699s] (I)       | +-Update net boxes                           1.69%  97.21 sec  97.22 sec  0.01 sec  0.03 sec 
[12/17 17:52:39    699s] (I)       | +-Update timing                              0.00%  97.22 sec  97.22 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)       +-Postprocess design                           0.08%  97.22 sec  97.22 sec  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)      ======================= Summary by functions ========================
[12/17 17:52:39    699s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:52:39    699s] (I)      ---------------------------------------------------------------------
[12/17 17:52:39    699s] (I)        0  Early Global Route kernel           100.00%  0.35 sec  0.43 sec 
[12/17 17:52:39    699s] (I)        1  Global Routing                       52.54%  0.18 sec  0.22 sec 
[12/17 17:52:39    699s] (I)        1  Import and model                     30.28%  0.10 sec  0.11 sec 
[12/17 17:52:39    699s] (I)        1  Export                               10.18%  0.04 sec  0.06 sec 
[12/17 17:52:39    699s] (I)        1  Track Assignment (8T)                 4.70%  0.02 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        1  Export cong map                       1.04%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        1  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Net group 2                          35.17%  0.12 sec  0.14 sec 
[12/17 17:52:39    699s] (I)        2  Create route DB                      19.37%  0.07 sec  0.08 sec 
[12/17 17:52:39    699s] (I)        2  Net group 1                          16.51%  0.06 sec  0.08 sec 
[12/17 17:52:39    699s] (I)        2  Create place DB                       8.77%  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        2  Report wirelength                     6.38%  0.02 sec  0.02 sec 
[12/17 17:52:39    699s] (I)        2  Track Assignment Kernel               4.40%  0.02 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        2  Export DB wires                       1.87%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        2  Update net boxes                      1.69%  0.01 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        2  Create route kernel                   1.42%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Export 2D cong map                    0.18%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Initialization                        0.06%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1d                             22.67%  0.08 sec  0.11 sec 
[12/17 17:52:39    699s] (I)        3  Import route data (8T)               19.12%  0.07 sec  0.07 sec 
[12/17 17:52:39    699s] (I)        3  Generate topology (8T)               15.96%  0.06 sec  0.06 sec 
[12/17 17:52:39    699s] (I)        3  Import place data                     8.71%  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1l                              2.58%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1a                              2.17%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1b                              1.46%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        3  Export all nets (8T)                  1.34%  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1h                              0.90%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1g                              0.89%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1c                              0.71%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1f                              0.49%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        3  Set wire vias (8T)                    0.41%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        3  Phase 1e                              0.32%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Detoured routing (8T)                22.50%  0.08 sec  0.11 sec 
[12/17 17:52:39    699s] (I)        4  Model blockage capacity               9.62%  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        4  Read nets                             5.99%  0.02 sec  0.02 sec 
[12/17 17:52:39    699s] (I)        4  Read blockages ( Layer 2-5 )          3.46%  0.01 sec  0.02 sec 
[12/17 17:52:39    699s] (I)        4  Read prerouted                        2.99%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        4  Read instances and placement          2.55%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        4  Layer assignment (8T)                 1.59%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        4  Post Routing                          1.57%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        4  Move terms for access (8T)            1.25%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Pattern routing (8T)                  1.18%  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        4  Monotonic routing (8T)                1.13%  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        4  Two level Routing                     0.62%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Congestion clean                      0.39%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Pattern Routing Avoiding Blockages    0.30%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Add via demand to 2D                  0.19%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Route legalization                    0.11%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Initialize 3D capacity                9.26%  0.03 sec  0.03 sec 
[12/17 17:52:39    699s] (I)        5  Read instance blockages               2.23%  0.01 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        5  Read PG blockages                     0.80%  0.00 sec  0.01 sec 
[12/17 17:52:39    699s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] (I)        6  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[12/17 17:52:39    699s] Running post-eGR process
[12/17 17:52:39    699s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/17 17:52:39    699s]       Routing using eGR only done.
[12/17 17:52:39    699s] Net route status summary:
[12/17 17:52:39    699s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:39    699s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s] CCOPT: Done with clock implementation routing.
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/17 17:52:39    699s]     Clock implementation routing done.
[12/17 17:52:39    699s]     Leaving CCOpt scope - extractRC...
[12/17 17:52:39    699s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/17 17:52:39    699s] Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
[12/17 17:52:39    699s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:52:39    699s] RC Extraction called in multi-corner(1) mode.
[12/17 17:52:39    699s] RCMode: PreRoute
[12/17 17:52:39    699s]       RC Corner Indexes            0   
[12/17 17:52:39    699s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:52:39    699s] Resistance Scaling Factor    : 1.00000 
[12/17 17:52:39    699s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:52:39    699s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:52:39    699s] Shrink Factor                : 1.00000
[12/17 17:52:39    699s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:52:39    699s] Using Quantus QRC technology file ...
[12/17 17:52:39    699s] eee: Trim Metal Layers: { }
[12/17 17:52:39    699s] eee: RC Grid Memory allocated=37500
[12/17 17:52:39    699s] eee: LayerId=1 widthSet size=1
[12/17 17:52:39    699s] eee: LayerId=2 widthSet size=1
[12/17 17:52:39    699s] eee: LayerId=3 widthSet size=1
[12/17 17:52:39    699s] eee: LayerId=4 widthSet size=1
[12/17 17:52:39    699s] eee: LayerId=5 widthSet size=1
[12/17 17:52:39    699s] eee: Total RC Grid memory=37500
[12/17 17:52:39    699s] Updating RC grid for preRoute extraction ...
[12/17 17:52:39    699s] eee: Metal Layers Info:
[12/17 17:52:39    699s] eee: L: met1 met2 met3 met4 met5
[12/17 17:52:39    699s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:39    699s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:39    699s] eee: pegSigSF=1.070000
[12/17 17:52:39    699s] Initializing multi-corner resistance tables ...
[12/17 17:52:39    699s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:52:39    699s] eee: l=2 avDens=0.084129 usedTrk=2641.943831 availTrk=31403.437559 sigTrk=2641.943831
[12/17 17:52:39    699s] eee: l=3 avDens=0.137574 usedTrk=2735.689930 availTrk=19885.234719 sigTrk=2735.689930
[12/17 17:52:39    699s] eee: l=4 avDens=0.061532 usedTrk=1116.706789 availTrk=18148.512494 sigTrk=1116.706789
[12/17 17:52:39    699s] eee: l=5 avDens=0.184324 usedTrk=711.273093 availTrk=3858.829379 sigTrk=711.273093
[12/17 17:52:39    699s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:39    699s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:52:39    699s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.351830 uaWl=1.000000 uaWlH=0.181000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:52:39    699s] eee: NetCapCache creation started. (Current Mem: 5881.410M) 
[12/17 17:52:39    699s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5881.410M) 
[12/17 17:52:39    699s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5881.410M)
[12/17 17:52:39    699s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/17 17:52:39    699s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:39    699s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:39    699s]     Leaving CCOpt scope - Initializing placement interface...
[12/17 17:52:39    699s] OPERPROF: Starting DPlace-Init at level 1, MEM:5881.4M, EPOCH TIME: 1734454359.753045
[12/17 17:52:39    699s] Processing tracks to init pin-track alignment.
[12/17 17:52:39    699s] z: 2, totalTracks: 1
[12/17 17:52:39    699s] z: 4, totalTracks: 1
[12/17 17:52:39    699s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:39    699s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5881.4M, EPOCH TIME: 1734454359.757688
[12/17 17:52:39    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:39    699s] OPERPROF:     Starting CMU at level 3, MEM:5881.4M, EPOCH TIME: 1734454359.761683
[12/17 17:52:39    699s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5881.4M, EPOCH TIME: 1734454359.762387
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:39    699s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:5881.4M, EPOCH TIME: 1734454359.763386
[12/17 17:52:39    699s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5881.4M, EPOCH TIME: 1734454359.763427
[12/17 17:52:39    699s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5881.4M, EPOCH TIME: 1734454359.763570
[12/17 17:52:39    699s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5881.4MB).
[12/17 17:52:39    699s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.012, MEM:5881.4M, EPOCH TIME: 1734454359.764691
[12/17 17:52:39    699s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]     Legalizer reserving space for clock trees
[12/17 17:52:39    699s]     Calling post conditioning for eGRPC...
[12/17 17:52:39    699s]       eGRPC...
[12/17 17:52:39    699s]         eGRPC active optimizations:
[12/17 17:52:39    699s]          - Move Down
[12/17 17:52:39    699s]          - Downsizing before DRV sizing
[12/17 17:52:39    699s]          - DRV fixing with sizing
[12/17 17:52:39    699s]          - Move to fanout
[12/17 17:52:39    699s]          - Cloning
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Currently running CTS, using active skew data
[12/17 17:52:39    699s]         ProEngine running partially connected to DB
[12/17 17:52:39    699s]         Reset bufferability constraints...
[12/17 17:52:39    699s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/17 17:52:39    699s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:39    699s] End AAE Lib Interpolated Model. (MEM=5881.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:39    699s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         Clock DAG hash eGRPC initial state: 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]         CTS services accumulated run-time stats eGRPC initial state:
[12/17 17:52:39    699s]           delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]           steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]         Clock DAG stats eGRPC initial state:
[12/17 17:52:39    699s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:39    699s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:39    699s]           misc counts      : r=2, pp=0, mci=0
[12/17 17:52:39    699s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:39    699s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:39    699s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:39    699s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:39    699s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]         Clock DAG net violations eGRPC initial state:
[12/17 17:52:39    699s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:39    699s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/17 17:52:39    699s]           Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:39    699s]         Primary reporting skew groups eGRPC initial state:
[12/17 17:52:39    699s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:39    699s]               min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]               max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]         Skew group summary eGRPC initial state:
[12/17 17:52:39    699s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:39    699s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:39    699s]         eGRPC Moving buffers...
[12/17 17:52:39    699s]           Clock DAG hash before 'eGRPC Moving buffers': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]             steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]           Violation analysis...
[12/17 17:52:39    699s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]           Clock DAG hash after 'eGRPC Moving buffers': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]             steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:39    699s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:39    699s]             misc counts      : r=2, pp=0, mci=0
[12/17 17:52:39    699s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:39    699s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:39    699s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:39    699s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:39    699s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:39    699s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:39    699s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]                 min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]                 max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]           Skew group summary after 'eGRPC Moving buffers':
[12/17 17:52:39    699s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:39    699s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/17 17:52:39    699s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]             steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]           Artificially removing long paths...
[12/17 17:52:39    699s]             Clock DAG hash before 'Artificially removing long paths': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/17 17:52:39    699s]               delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]               legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]               steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:39    699s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]           Modifying slew-target multiplier from 1 to 0.9
[12/17 17:52:39    699s]           Downsizing prefiltering...
[12/17 17:52:39    699s]           Downsizing prefiltering done.
[12/17 17:52:39    699s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[12/17 17:52:39    699s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:39    699s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2
[12/17 17:52:39    699s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
[12/17 17:52:39    699s]           Reverting slew-target multiplier from 0.9 to 1
[12/17 17:52:39    699s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]             steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:39    699s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:39    699s]             misc counts      : r=2, pp=0, mci=0
[12/17 17:52:39    699s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:39    699s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:39    699s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:39    699s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:39    699s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:39    699s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:39    699s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]                 min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]                 max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/17 17:52:39    699s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:39    699s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         eGRPC Fixing DRVs...
[12/17 17:52:39    699s]           Clock DAG hash before 'eGRPC Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]             steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:39    699s]           CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 17:52:39    699s]           
[12/17 17:52:39    699s]           Statistics: Fix DRVs (cell sizing):
[12/17 17:52:39    699s]           ===================================
[12/17 17:52:39    699s]           
[12/17 17:52:39    699s]           Cell changes by Net Type:
[12/17 17:52:39    699s]           
[12/17 17:52:39    699s]           -------------------------------------------------------------------------------------------------
[12/17 17:52:39    699s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 17:52:39    699s]           -------------------------------------------------------------------------------------------------
[12/17 17:52:39    699s]           top                0            0           0            0                    0                0
[12/17 17:52:39    699s]           trunk              0            0           0            0                    0                0
[12/17 17:52:39    699s]           leaf               0            0           0            0                    0                0
[12/17 17:52:39    699s]           -------------------------------------------------------------------------------------------------
[12/17 17:52:39    699s]           Total              0            0           0            0                    0                0
[12/17 17:52:39    699s]           -------------------------------------------------------------------------------------------------
[12/17 17:52:39    699s]           
[12/17 17:52:39    699s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 17:52:39    699s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 17:52:39    699s]           
[12/17 17:52:39    699s]           Clock DAG hash after 'eGRPC Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]             steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:39    699s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:39    699s]             misc counts      : r=2, pp=0, mci=0
[12/17 17:52:39    699s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:39    699s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:39    699s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:39    699s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:39    699s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:39    699s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:39    699s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]                 min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]                 max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/17 17:52:39    699s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:39    699s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:39    699s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Slew Diagnostics: After DRV fixing
[12/17 17:52:39    699s]         ==================================
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Global Causes:
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         -------------------------------------
[12/17 17:52:39    699s]         Cause
[12/17 17:52:39    699s]         -------------------------------------
[12/17 17:52:39    699s]         DRV fixing with buffering is disabled
[12/17 17:52:39    699s]         -------------------------------------
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Top 5 overslews:
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         ---------------------------------
[12/17 17:52:39    699s]         Overslew    Causes    Driving Pin
[12/17 17:52:39    699s]         ---------------------------------
[12/17 17:52:39    699s]           (empty table)
[12/17 17:52:39    699s]         ---------------------------------
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         -------------------
[12/17 17:52:39    699s]         Cause    Occurences
[12/17 17:52:39    699s]         -------------------
[12/17 17:52:39    699s]           (empty table)
[12/17 17:52:39    699s]         -------------------
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         -------------------
[12/17 17:52:39    699s]         Cause    Occurences
[12/17 17:52:39    699s]         -------------------
[12/17 17:52:39    699s]           (empty table)
[12/17 17:52:39    699s]         -------------------
[12/17 17:52:39    699s]         
[12/17 17:52:39    699s]         Reconnecting optimized routes...
[12/17 17:52:39    699s]         Reset timing graph...
[12/17 17:52:39    699s] Ignoring AAE DB Resetting ...
[12/17 17:52:39    699s]         Reset timing graph done.
[12/17 17:52:39    699s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         Violation analysis...
[12/17 17:52:39    699s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s]         Clock instances to consider for cloning: 0
[12/17 17:52:39    699s]         Reset timing graph...
[12/17 17:52:39    699s] Ignoring AAE DB Resetting ...
[12/17 17:52:39    699s]         Reset timing graph done.
[12/17 17:52:39    699s]         Set dirty flag on 0 instances, 0 nets
[12/17 17:52:39    699s]         Clock DAG hash before routing clock trees: 12649790731240892195 281256534138166629
[12/17 17:52:39    699s]         CTS services accumulated run-time stats before routing clock trees:
[12/17 17:52:39    699s]           delay calculator: calls=1544, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:39    699s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:39    699s]           steiner router: calls=1538, total_wall_time=0.011s, mean_wall_time=0.007ms
[12/17 17:52:39    699s]         Clock DAG stats before routing clock trees:
[12/17 17:52:39    699s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:39    699s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:39    699s]           misc counts      : r=2, pp=0, mci=0
[12/17 17:52:39    699s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:39    699s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:39    699s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:39    699s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:39    699s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:39    699s]         Clock DAG net violations before routing clock trees:
[12/17 17:52:39    699s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:39    699s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/17 17:52:39    699s]           Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:39    699s]         Primary reporting skew groups before routing clock trees:
[12/17 17:52:39    699s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:39    699s]               min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]               max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:39    699s]         Skew group summary before routing clock trees:
[12/17 17:52:39    699s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:39    699s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:39    699s]       eGRPC done.
[12/17 17:52:39    699s]     Calling post conditioning for eGRPC done.
[12/17 17:52:39    699s]   eGR Post Conditioning done.
[12/17 17:52:39    699s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/17 17:52:39    699s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/17 17:52:39    699s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5977.7M, EPOCH TIME: 1734454359.866066
[12/17 17:52:39    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.032, REAL:0.008, MEM:5881.7M, EPOCH TIME: 1734454359.874417
[12/17 17:52:39    699s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:39    699s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:39    699s]   Leaving CCOpt scope - ClockRefiner...
[12/17 17:52:39    699s]   Assigned high priority to 0 instances.
[12/17 17:52:39    699s]   Soft fixed 0 clock instances.
[12/17 17:52:39    699s]   Performing Single Pass Refine Place.
[12/17 17:52:39    699s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/17 17:52:39    699s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5881.7M, EPOCH TIME: 1734454359.883334
[12/17 17:52:39    699s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5881.7M, EPOCH TIME: 1734454359.883398
[12/17 17:52:39    699s] Processing tracks to init pin-track alignment.
[12/17 17:52:39    699s] z: 2, totalTracks: 1
[12/17 17:52:39    699s] z: 4, totalTracks: 1
[12/17 17:52:39    699s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:39    699s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5881.7M, EPOCH TIME: 1734454359.887702
[12/17 17:52:39    699s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:39    699s] OPERPROF:       Starting CMU at level 4, MEM:5881.7M, EPOCH TIME: 1734454359.891604
[12/17 17:52:39    699s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:5881.7M, EPOCH TIME: 1734454359.892234
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:39    699s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.006, MEM:5881.7M, EPOCH TIME: 1734454359.893355
[12/17 17:52:39    699s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5881.7M, EPOCH TIME: 1734454359.893397
[12/17 17:52:39    699s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5881.7M, EPOCH TIME: 1734454359.893532
[12/17 17:52:39    699s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5881.7MB).
[12/17 17:52:39    699s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.011, MEM:5881.7M, EPOCH TIME: 1734454359.894673
[12/17 17:52:39    699s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.014, REAL:0.011, MEM:5881.7M, EPOCH TIME: 1734454359.894700
[12/17 17:52:39    699s] TDRefine: refinePlace mode is spiral
[12/17 17:52:39    699s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.8
[12/17 17:52:39    699s] OPERPROF: Starting Refine-Place at level 1, MEM:5881.7M, EPOCH TIME: 1734454359.894777
[12/17 17:52:39    699s] *** Starting refinePlace (0:11:40 mem=5881.7M) ***
[12/17 17:52:39    699s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:39    699s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:39    699s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:39    699s] Set min layer with default ( 2 )
[12/17 17:52:39    699s] Set max layer with default ( 127 )
[12/17 17:52:39    699s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:39    699s] Min route layer (adjusted) = 2
[12/17 17:52:39    699s] Max route layer (adjusted) = 5
[12/17 17:52:39    699s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:39    699s] Set min layer with default ( 2 )
[12/17 17:52:39    699s] Set max layer with default ( 127 )
[12/17 17:52:39    699s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:39    699s] Min route layer (adjusted) = 2
[12/17 17:52:39    699s] Max route layer (adjusted) = 5
[12/17 17:52:39    699s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5881.7M, EPOCH TIME: 1734454359.907315
[12/17 17:52:39    699s] Starting refinePlace ...
[12/17 17:52:39    699s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:39    699s] Set min layer with default ( 2 )
[12/17 17:52:39    699s] Set max layer with default ( 127 )
[12/17 17:52:39    699s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:39    699s] Min route layer (adjusted) = 2
[12/17 17:52:39    699s] Max route layer (adjusted) = 5
[12/17 17:52:39    699s] One DDP V2 for no tweak run.
[12/17 17:52:39    699s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:39    699s] Set min layer with default ( 2 )
[12/17 17:52:39    699s] Set max layer with default ( 127 )
[12/17 17:52:39    699s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:39    699s] Min route layer (adjusted) = 2
[12/17 17:52:39    699s] Max route layer (adjusted) = 5
[12/17 17:52:39    699s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:6009.7M, EPOCH TIME: 1734454359.926421
[12/17 17:52:39    699s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:52:39    699s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:6009.7M, EPOCH TIME: 1734454359.926485
[12/17 17:52:39    699s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:6009.7M, EPOCH TIME: 1734454359.926681
[12/17 17:52:39    699s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:6009.7M, EPOCH TIME: 1734454359.926720
[12/17 17:52:39    699s] DDP markSite nrRow 90 nrJob 90
[12/17 17:52:39    699s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:6009.7M, EPOCH TIME: 1734454359.926935
[12/17 17:52:39    699s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:6009.7M, EPOCH TIME: 1734454359.926975
[12/17 17:52:39    699s]   Spread Effort: high, standalone mode, useDDP on.
[12/17 17:52:39    699s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5881.7MB) @(0:11:40 - 0:11:40).
[12/17 17:52:39    699s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:39    699s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 17:52:39    699s] 
[12/17 17:52:39    699s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:52:40    700s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:52:40    700s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[12/17 17:52:40    700s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:52:40    700s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=5849.7MB) @(0:11:40 - 0:11:40).
[12/17 17:52:40    700s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:40    700s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5849.7MB
[12/17 17:52:40    700s] Statistics of distance of Instance movement in refine placement:
[12/17 17:52:40    700s]   maximum (X+Y) =         0.00 um
[12/17 17:52:40    700s]   mean    (X+Y) =         0.00 um
[12/17 17:52:40    700s] Summary Report:
[12/17 17:52:40    700s] Instances move: 0 (out of 12269 movable)
[12/17 17:52:40    700s] Instances flipped: 0
[12/17 17:52:40    700s] Mean displacement: 0.00 um
[12/17 17:52:40    700s] Max displacement: 0.00 um 
[12/17 17:52:40    700s] Total instances moved : 0
[12/17 17:52:40    700s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.578, REAL:0.314, MEM:5849.7M, EPOCH TIME: 1734454360.220968
[12/17 17:52:40    700s] Total net bbox length = 3.074e+05 (1.567e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:40    700s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5849.7MB
[12/17 17:52:40    700s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=5849.7MB) @(0:11:40 - 0:11:40).
[12/17 17:52:40    700s] *** Finished refinePlace (0:11:40 mem=5849.7M) ***
[12/17 17:52:40    700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.8
[12/17 17:52:40    700s] OPERPROF: Finished Refine-Place at level 1, CPU:0.594, REAL:0.330, MEM:5849.7M, EPOCH TIME: 1734454360.225027
[12/17 17:52:40    700s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5849.7M, EPOCH TIME: 1734454360.225088
[12/17 17:52:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:40    700s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:40    700s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:40    700s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.037, REAL:0.013, MEM:5881.7M, EPOCH TIME: 1734454360.238256
[12/17 17:52:40    700s]   ClockRefiner summary
[12/17 17:52:40    700s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/17 17:52:40    700s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/17 17:52:40    700s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/17 17:52:40    700s]   Restoring pStatusCts on 0 clock instances.
[12/17 17:52:40    700s]   Revert refine place priority changes on 0 instances.
[12/17 17:52:40    700s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/17 17:52:40    700s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.4 real=0:00:01.0)
[12/17 17:52:40    700s]   CCOpt::Phase::Routing...
[12/17 17:52:40    700s]   Clock implementation routing...
[12/17 17:52:40    700s]     Leaving CCOpt scope - Routing Tools...
[12/17 17:52:40    700s] Net route status summary:
[12/17 17:52:40    700s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:40    700s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:40    700s]     Routing using eGR in eGR->NR Step...
[12/17 17:52:40    700s]       Early Global Route - eGR->Nr High Frequency step...
[12/17 17:52:40    700s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[12/17 17:52:40    700s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[12/17 17:52:40    700s] (ccopt eGR): Start to route 2 all nets
[12/17 17:52:40    700s] Running pre-eGR process
[12/17 17:52:40    700s] (I)      Initializing eGR engine (clean)
[12/17 17:52:40    700s] Set min layer with default ( 2 )
[12/17 17:52:40    700s] Set max layer with default ( 127 )
[12/17 17:52:40    700s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:40    700s] Min route layer (adjusted) = 2
[12/17 17:52:40    700s] Max route layer (adjusted) = 5
[12/17 17:52:40    700s] (I)      Initializing eGR engine (clean)
[12/17 17:52:40    700s] Set min layer with default ( 2 )
[12/17 17:52:40    700s] Set max layer with default ( 127 )
[12/17 17:52:40    700s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:40    700s] Min route layer (adjusted) = 2
[12/17 17:52:40    700s] Max route layer (adjusted) = 5
[12/17 17:52:40    700s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5.51 MB )
[12/17 17:52:40    700s] (I)      Running eGR Cong Clean flow
[12/17 17:52:40    700s] (I)      # wire layers (front) : 6
[12/17 17:52:40    700s] (I)      # wire layers (back)  : 0
[12/17 17:52:40    700s] (I)      min wire layer : 1
[12/17 17:52:40    700s] (I)      max wire layer : 5
[12/17 17:52:40    700s] (I)      # cut layers (front) : 5
[12/17 17:52:40    700s] (I)      # cut layers (back)  : 0
[12/17 17:52:40    700s] (I)      min cut layer : 1
[12/17 17:52:40    700s] (I)      max cut layer : 4
[12/17 17:52:40    700s] (I)      ============================= Layers ==============================
[12/17 17:52:40    700s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:40    700s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:40    700s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:40    700s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:40    700s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:40    700s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:40    700s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:40    700s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:40    700s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:40    700s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:40    700s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:40    700s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:40    700s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:40    700s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:40    700s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:40    700s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:40    700s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:40    700s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:40    700s] (I)      Started Import and model ( Curr Mem: 5.51 MB )
[12/17 17:52:40    700s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:40    700s] (I)      == Non-default Options ==
[12/17 17:52:40    700s] (I)      Clean congestion better                            : true
[12/17 17:52:40    700s] (I)      Estimate vias on DPT layer                         : true
[12/17 17:52:40    700s] (I)      Clean congestion layer assignment rounds           : 3
[12/17 17:52:40    700s] (I)      Layer constraints as soft constraints              : true
[12/17 17:52:40    700s] (I)      Soft top layer                                     : true
[12/17 17:52:40    700s] (I)      Skip prospective layer relax nets                  : true
[12/17 17:52:40    700s] (I)      Better NDR handling                                : true
[12/17 17:52:40    700s] (I)      Improved NDR modeling in LA                        : true
[12/17 17:52:40    700s] (I)      Routing cost fix for NDR handling                  : true
[12/17 17:52:40    700s] (I)      Block tracks for preroutes                         : true
[12/17 17:52:40    700s] (I)      Assign IRoute by net group key                     : true
[12/17 17:52:40    700s] (I)      Block unroutable channels                          : true
[12/17 17:52:40    700s] (I)      Block unroutable channels 3D                       : true
[12/17 17:52:40    700s] (I)      Bound layer relaxed segment wl                     : true
[12/17 17:52:40    700s] (I)      Blocked pin reach length threshold                 : 2
[12/17 17:52:40    700s] (I)      Check blockage within NDR space in TA              : true
[12/17 17:52:40    700s] (I)      Skip must join for term with via pillar            : true
[12/17 17:52:40    700s] (I)      Model find APA for IO pin                          : true
[12/17 17:52:40    700s] (I)      On pin location for off pin term                   : true
[12/17 17:52:40    700s] (I)      Handle EOL spacing                                 : true
[12/17 17:52:40    700s] (I)      Merge PG vias by gap                               : true
[12/17 17:52:40    700s] (I)      Maximum routing layer                              : 5
[12/17 17:52:40    700s] (I)      Top routing layer                                  : 5
[12/17 17:52:40    700s] (I)      Ignore routing layer                               : true
[12/17 17:52:40    700s] (I)      Route selected nets only                           : true
[12/17 17:52:40    700s] (I)      Refine MST                                         : true
[12/17 17:52:40    700s] (I)      Honor PRL                                          : true
[12/17 17:52:40    700s] (I)      Strong congestion aware                            : true
[12/17 17:52:40    700s] (I)      Improved initial location for IRoutes              : true
[12/17 17:52:40    700s] (I)      Multi panel TA                                     : true
[12/17 17:52:40    700s] (I)      Penalize wire overlap                              : true
[12/17 17:52:40    700s] (I)      Expand small instance blockage                     : true
[12/17 17:52:40    700s] (I)      Reduce via in TA                                   : true
[12/17 17:52:40    700s] (I)      SS-aware routing                                   : true
[12/17 17:52:40    700s] (I)      Improve tree edge sharing                          : true
[12/17 17:52:40    700s] (I)      Improve 2D via estimation                          : true
[12/17 17:52:40    700s] (I)      Refine Steiner tree                                : true
[12/17 17:52:40    700s] (I)      Build spine tree                                   : true
[12/17 17:52:40    700s] (I)      Model pass through capacity                        : true
[12/17 17:52:40    700s] (I)      Extend blockages by a half GCell                   : true
[12/17 17:52:40    700s] (I)      Consider pin shapes                                : true
[12/17 17:52:40    700s] (I)      Consider pin shapes for all nodes                  : true
[12/17 17:52:40    700s] (I)      Consider NR APA                                    : true
[12/17 17:52:40    700s] (I)      Consider IO pin shape                              : true
[12/17 17:52:40    700s] (I)      Fix pin connection bug                             : true
[12/17 17:52:40    700s] (I)      Consider layer RC for local wires                  : true
[12/17 17:52:40    700s] (I)      Honor layer constraint                             : true
[12/17 17:52:40    700s] (I)      Route to clock mesh pin                            : true
[12/17 17:52:40    700s] (I)      LA-aware pin escape length                         : 2
[12/17 17:52:40    700s] (I)      Connect multiple ports                             : true
[12/17 17:52:40    700s] (I)      Split for must join                                : true
[12/17 17:52:40    700s] (I)      Number of threads                                  : 8
[12/17 17:52:40    700s] (I)      Routing effort level                               : 10000
[12/17 17:52:40    700s] (I)      Prefer layer length threshold                      : 8
[12/17 17:52:40    700s] (I)      Overflow penalty cost                              : 10
[12/17 17:52:40    700s] (I)      A-star cost                                        : 0.300000
[12/17 17:52:40    700s] (I)      Misalignment cost                                  : 10.000000
[12/17 17:52:40    700s] (I)      Threshold for short IRoute                         : 6
[12/17 17:52:40    700s] (I)      Via cost during post routing                       : 1.000000
[12/17 17:52:40    700s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/17 17:52:40    700s] (I)      Source-to-sink ratio                               : 0.300000
[12/17 17:52:40    700s] (I)      Scenic ratio bound                                 : 3.000000
[12/17 17:52:40    700s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/17 17:52:40    700s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/17 17:52:40    700s] (I)      Layer demotion scenic scale                        : 1.000000
[12/17 17:52:40    700s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/17 17:52:40    700s] (I)      PG-aware similar topology routing                  : true
[12/17 17:52:40    700s] (I)      Maze routing via cost fix                          : true
[12/17 17:52:40    700s] (I)      Apply PRL on PG terms                              : true
[12/17 17:52:40    700s] (I)      Apply PRL on obs objects                           : true
[12/17 17:52:40    700s] (I)      Handle range-type spacing rules                    : true
[12/17 17:52:40    700s] (I)      PG gap threshold multiplier                        : 10.000000
[12/17 17:52:40    700s] (I)      Parallel spacing query fix                         : true
[12/17 17:52:40    700s] (I)      Force source to root IR                            : true
[12/17 17:52:40    700s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/17 17:52:40    700s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/17 17:52:40    700s] (I)      Route tie net to shape                             : auto
[12/17 17:52:40    700s] (I)      Do not relax to DPT layer                          : true
[12/17 17:52:40    700s] (I)      No DPT in post routing                             : true
[12/17 17:52:40    700s] (I)      Modeling PG via merging fix                        : true
[12/17 17:52:40    700s] (I)      Shield aware TA                                    : true
[12/17 17:52:40    700s] (I)      Strong shield aware TA                             : true
[12/17 17:52:40    700s] (I)      Overflow calculation fix in LA                     : true
[12/17 17:52:40    700s] (I)      Post routing fix                                   : true
[12/17 17:52:40    700s] (I)      Strong post routing                                : true
[12/17 17:52:40    700s] (I)      NDR via pillar fix                                 : true
[12/17 17:52:40    700s] (I)      Violation on path threshold                        : 1
[12/17 17:52:40    700s] (I)      Pass through capacity modeling                     : true
[12/17 17:52:40    700s] (I)      Select the non-relaxed segments in post routing stage : true
[12/17 17:52:40    700s] (I)      Select term pin box for io pin                     : true
[12/17 17:52:40    700s] (I)      Penalize NDR sharing                               : true
[12/17 17:52:40    700s] (I)      Enable special modeling                            : false
[12/17 17:52:40    700s] (I)      Keep fixed segments                                : true
[12/17 17:52:40    700s] (I)      Reorder net groups by key                          : true
[12/17 17:52:40    700s] (I)      Increase net scenic ratio                          : true
[12/17 17:52:40    700s] (I)      Method to set GCell size                           : row
[12/17 17:52:40    700s] (I)      Connect multiple ports and must join fix           : true
[12/17 17:52:40    700s] (I)      Avoid high resistance layers                       : true
[12/17 17:52:40    700s] (I)      Segment length threshold                           : 1
[12/17 17:52:40    700s] (I)      Model find APA for IO pin fix                      : true
[12/17 17:52:40    700s] (I)      Avoid connecting non-metal layers                  : true
[12/17 17:52:40    700s] (I)      Use track pitch for NDR                            : true
[12/17 17:52:40    700s] (I)      Decide max and min layer to relax with layer difference : true
[12/17 17:52:40    700s] (I)      Handle non-default track width                     : false
[12/17 17:52:40    700s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:40    700s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:40    700s] (I)      ============== Pin Summary ==============
[12/17 17:52:40    700s] (I)      +-------+--------+---------+------------+
[12/17 17:52:40    700s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:40    700s] (I)      +-------+--------+---------+------------+
[12/17 17:52:40    700s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:40    700s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:40    700s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:40    700s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:40    700s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:40    700s] (I)      +-------+--------+---------+------------+
[12/17 17:52:40    700s] (I)      Use row-based GCell size
[12/17 17:52:40    700s] (I)      Use row-based GCell align
[12/17 17:52:40    700s] (I)      layer 0 area = 83000
[12/17 17:52:40    700s] (I)      layer 1 area = 67600
[12/17 17:52:40    700s] (I)      layer 2 area = 240000
[12/17 17:52:40    700s] (I)      layer 3 area = 240000
[12/17 17:52:40    700s] (I)      layer 4 area = 4000000
[12/17 17:52:40    700s] (I)      GCell unit size   : 6660
[12/17 17:52:40    700s] (I)      GCell multiplier  : 1
[12/17 17:52:40    700s] (I)      GCell row height  : 6660
[12/17 17:52:40    700s] (I)      Actual row height : 6660
[12/17 17:52:40    700s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:40    700s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:40    700s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:40    700s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:40    700s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:40    700s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:40    700s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:40    700s] (I)      =============== Default via ===============
[12/17 17:52:40    700s] (I)      +---+------------------+------------------+
[12/17 17:52:40    700s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[12/17 17:52:40    700s] (I)      +---+------------------+------------------+
[12/17 17:52:40    700s] (I)      | 1 |    7  M1M2_PR_R  |    9  M1M2_PR_MR |
[12/17 17:52:40    700s] (I)      | 2 |   12  M2M3_PR_R  |   14  M2M3_PR_MR |
[12/17 17:52:40    700s] (I)      | 3 |   16  M3M4_PR    |   19  M3M4_PR_MR |
[12/17 17:52:40    700s] (I)      | 4 |   21  M4M5_PR    |   24  M4M5_PR_MR |
[12/17 17:52:40    700s] (I)      +---+------------------+------------------+
[12/17 17:52:40    700s] [NR-eGR] Read 8018 PG shapes
[12/17 17:52:40    700s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:40    700s] [NR-eGR] Read 0 other shapes
[12/17 17:52:40    700s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:40    700s] [NR-eGR] #Instance Blockages : 103842
[12/17 17:52:40    700s] [NR-eGR] #PG Blockages       : 8018
[12/17 17:52:40    700s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:40    700s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:40    700s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:40    700s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:40    700s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:40    700s] (I)      Custom ignore net properties:
[12/17 17:52:40    700s] (I)      1 : NotLegal
[12/17 17:52:40    700s] (I)      2 : NotSelected
[12/17 17:52:40    700s] (I)      Default ignore net properties:
[12/17 17:52:40    700s] (I)      1 : Special
[12/17 17:52:40    700s] (I)      2 : Analog
[12/17 17:52:40    700s] (I)      3 : Fixed
[12/17 17:52:40    700s] (I)      4 : Skipped
[12/17 17:52:40    700s] (I)      5 : MixedSignal
[12/17 17:52:40    700s] (I)      Prerouted net properties:
[12/17 17:52:40    700s] (I)      1 : NotLegal
[12/17 17:52:40    700s] (I)      2 : Special
[12/17 17:52:40    700s] (I)      3 : Analog
[12/17 17:52:40    700s] (I)      4 : Fixed
[12/17 17:52:40    700s] (I)      5 : Skipped
[12/17 17:52:40    700s] (I)      6 : MixedSignal
[12/17 17:52:40    700s] [NR-eGR] Early global route reroute 2 out of 12385 routable nets
[12/17 17:52:40    700s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/17 17:52:40    700s] [NR-eGR] Read 12385 nets ( ignored 12383 )
[12/17 17:52:40    700s] (I)        Front-side 12385 ( ignored 12383 )
[12/17 17:52:40    700s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:40    700s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:40    700s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/17 17:52:40    700s] [NR-eGR] #via pillars        : 0
[12/17 17:52:40    700s] [NR-eGR] #must join all port : 0
[12/17 17:52:40    700s] [NR-eGR] #multiple ports     : 0
[12/17 17:52:40    700s] [NR-eGR] #has must join      : 0
[12/17 17:52:40    700s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:40    700s] (I)      Read Num Blocks=113841  Num Prerouted Wires=0  Num CS=0
[12/17 17:52:40    700s] (I)      Layer 1 (V) : #blockages 26662 : #preroutes 0
[12/17 17:52:40    700s] (I)      Layer 2 (H) : #blockages 68557 : #preroutes 0
[12/17 17:52:40    700s] (I)      Layer 3 (V) : #blockages 13727 : #preroutes 0
[12/17 17:52:40    700s] (I)      Layer 4 (H) : #blockages 4565 : #preroutes 0
[12/17 17:52:40    700s] (I)      Moved 2 terms for better access 
[12/17 17:52:40    700s] (I)      Number of ignored nets                =  12383
[12/17 17:52:40    700s] (I)      Number of connected nets              =      0
[12/17 17:52:40    700s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/17 17:52:40    700s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:40    700s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:40    700s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:40    700s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:40    700s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:40    700s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:40    700s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[12/17 17:52:40    700s] (I)      Ndr track 0 does not exist
[12/17 17:52:40    700s] (I)      Ndr track 0 does not exist
[12/17 17:52:40    700s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:40    700s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:40    700s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:40    700s] (I)      Site width          :   110  (dbu)
[12/17 17:52:40    700s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:40    700s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:40    700s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:40    700s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:40    700s] (I)      Grid                :   240   235     5
[12/17 17:52:40    700s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:40    700s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:40    700s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:40    700s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:40    700s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:40    700s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:40    700s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:40    700s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:40    700s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:40    700s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:40    700s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:40    700s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:40    700s] (I)      --------------------------------------------------------
[12/17 17:52:40    700s] 
[12/17 17:52:40    700s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:40    700s] [NR-eGR] Rule id: 0  Nets: 1
[12/17 17:52:40    700s] [NR-eGR] Rule id: 1  Nets: 1
[12/17 17:52:40    700s] [NR-eGR] ========================================
[12/17 17:52:40    700s] [NR-eGR] 
[12/17 17:52:40    700s] (I)      ======== NDR :  =========
[12/17 17:52:40    700s] (I)      +--------------+--------+
[12/17 17:52:40    700s] (I)      |           ID |      0 |
[12/17 17:52:40    700s] (I)      |         Name |        |
[12/17 17:52:40    700s] (I)      |      Default |    yes |
[12/17 17:52:40    700s] (I)      |  Clk Special |     no |
[12/17 17:52:40    700s] (I)      | Hard spacing |     no |
[12/17 17:52:40    700s] (I)      |    NDR track | (none) |
[12/17 17:52:40    700s] (I)      |      NDR via | (none) |
[12/17 17:52:40    700s] (I)      |  Extra space |      0 |
[12/17 17:52:40    700s] (I)      |      Shields |      0 |
[12/17 17:52:40    700s] (I)      |   Demand (H) |      1 |
[12/17 17:52:40    700s] (I)      |   Demand (V) |      1 |
[12/17 17:52:40    700s] (I)      |        #Nets |      1 |
[12/17 17:52:40    700s] (I)      +--------------+--------+
[12/17 17:52:40    700s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:40    700s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:40    700s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:40    700s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:40    700s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:40    700s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:40    700s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:40    700s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:40    700s] (I)      ======== NDR :  =========
[12/17 17:52:40    700s] (I)      +--------------+--------+
[12/17 17:52:40    700s] (I)      |           ID |      1 |
[12/17 17:52:40    700s] (I)      |         Name |        |
[12/17 17:52:40    700s] (I)      |      Default |     no |
[12/17 17:52:40    700s] (I)      |  Clk Special |     no |
[12/17 17:52:40    700s] (I)      | Hard spacing |     no |
[12/17 17:52:40    700s] (I)      |    NDR track | (none) |
[12/17 17:52:40    700s] (I)      |      NDR via | (none) |
[12/17 17:52:40    700s] (I)      |  Extra space |      1 |
[12/17 17:52:40    700s] (I)      |      Shields |      0 |
[12/17 17:52:40    700s] (I)      |   Demand (H) |      2 |
[12/17 17:52:40    700s] (I)      |   Demand (V) |      2 |
[12/17 17:52:40    700s] (I)      |        #Nets |      1 |
[12/17 17:52:40    700s] (I)      +--------------+--------+
[12/17 17:52:40    700s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:40    700s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:40    700s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:40    700s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:52:40    700s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:40    700s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:40    700s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:52:40    700s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:40    700s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:40    700s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:40    700s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:40    700s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:40    700s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:40    700s] (I)      |     2 |  780200 |   394655 |        50.58% |
[12/17 17:52:40    700s] (I)      |     3 |  615120 |   307682 |        50.02% |
[12/17 17:52:40    700s] (I)      |     4 |  608885 |   350769 |        57.61% |
[12/17 17:52:40    700s] (I)      |     5 |  102240 |    59525 |        58.22% |
[12/17 17:52:40    700s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:40    700s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 5.52 MB )
[12/17 17:52:40    700s] (I)      Delete wires for 2 nets (async)
[12/17 17:52:40    700s] (I)      Reset routing kernel
[12/17 17:52:40    700s] (I)      Started Global Routing ( Curr Mem: 5.52 MB )
[12/17 17:52:40    700s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[12/17 17:52:40    700s] (I)      ================= Net Group Info =================
[12/17 17:52:40    700s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:40    700s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:40    700s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:40    700s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/17 17:52:40    700s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[12/17 17:52:40    700s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:40    700s] (I)      total 2D Cap : 577102 = (314104 H, 262998 V)
[12/17 17:52:40    700s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/17 17:52:40    700s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:40    700s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1a Route ============
[12/17 17:52:40    700s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1b Route ============
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1c Route ============
[12/17 17:52:40    700s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1d Route ============
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1e Route ============
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1f Route ============
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1g Route ============
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1h Route ============
[12/17 17:52:40    700s] (I)      Usage: 46 = (16 H, 30 V) = (0.01% H, 0.01% V) = (1.066e+02um H, 1.998e+02um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1l Route ============
[12/17 17:52:40    700s] (I)      total 2D Cap : 1032098 = (358094 H, 674004 V)
[12/17 17:52:40    700s] (I)      total 2D Demand : 119 = (48 H, 71 V)
[12/17 17:52:40    700s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:40    700s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1a Route ============
[12/17 17:52:40    700s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/17 17:52:40    700s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1b Route ============
[12/17 17:52:40    700s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:40    700s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[12/17 17:52:40    700s] (I)      Congestion metric : 0.00%H 0.09%V, 0.09%HV
[12/17 17:52:40    700s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1c Route ============
[12/17 17:52:40    700s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:40    700s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1d Route ============
[12/17 17:52:40    700s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1e Route ============
[12/17 17:52:40    700s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:40    700s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.371294e+04um
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1f Route ============
[12/17 17:52:40    700s] (I)      Usage: 2059 = (971 H, 1088 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.246e+03um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1g Route ============
[12/17 17:52:40    700s] (I)      Usage: 2059 = (970 H, 1089 V) = (0.27% H, 0.16% V) = (6.460e+03um H, 7.253e+03um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1h Route ============
[12/17 17:52:40    700s] (I)      Usage: 2060 = (971 H, 1089 V) = (0.27% H, 0.16% V) = (6.467e+03um H, 7.253e+03um V)
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] (I)      ============  Phase 1l Route ============
[12/17 17:52:40    700s] (I)      
[12/17 17:52:40    700s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:40    700s] [NR-eGR]                        OverCon            
[12/17 17:52:40    700s] [NR-eGR]                         #Gcell     %Gcell
[12/17 17:52:40    700s] [NR-eGR]        Layer               (1)    OverCon
[12/17 17:52:40    700s] [NR-eGR] ----------------------------------------------
[12/17 17:52:40    700s] [NR-eGR]    met1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:40    700s] [NR-eGR]    met2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/17 17:52:40    700s] [NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:40    700s] [NR-eGR]    met4 ( 4)         2( 0.01%)   ( 0.01%) 
[12/17 17:52:40    700s] [NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:40    700s] [NR-eGR] ----------------------------------------------
[12/17 17:52:40    700s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[12/17 17:52:40    700s] [NR-eGR] 
[12/17 17:52:40    700s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.18 sec, Curr Mem: 5.52 MB )
[12/17 17:52:40    700s] (I)      Updating congestion map
[12/17 17:52:40    700s] (I)      total 2D Cap : 1038107 = (361121 H, 676986 V)
[12/17 17:52:40    700s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/17 17:52:40    700s] (I)      Running track assignment and export wires
[12/17 17:52:40    700s] (I)      ============= Track Assignment ============
[12/17 17:52:40    700s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.52 MB )
[12/17 17:52:40    700s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:52:40    700s] (I)      Run Multi-thread track assignment
[12/17 17:52:40    700s] (I)      Finished Track Assignment (8T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 5.53 MB )
[12/17 17:52:40    700s] (I)      Started Export ( Curr Mem: 5.53 MB )
[12/17 17:52:40    700s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:52:40    700s] [NR-eGR] Total eGR-routed clock nets wire length: 14925um, number of vias: 3679
[12/17 17:52:40    700s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:40    700s] [NR-eGR] Report for selected net(s) only.
[12/17 17:52:40    700s] [NR-eGR]               Length (um)  Vias 
[12/17 17:52:40    700s] [NR-eGR] --------------------------------
[12/17 17:52:40    700s] [NR-eGR]  met1  (1H)             0  1478 
[12/17 17:52:40    700s] [NR-eGR]  met2  (2V)          6814  1935 
[12/17 17:52:40    700s] [NR-eGR]  met3  (3H)          6852   156 
[12/17 17:52:40    700s] [NR-eGR]  met4  (4V)           986   110 
[12/17 17:52:40    700s] [NR-eGR]  met5  (5H)           273     0 
[12/17 17:52:40    700s] [NR-eGR] --------------------------------
[12/17 17:52:40    700s] [NR-eGR]        Total        14925  3679 
[12/17 17:52:40    700s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:40    700s] [NR-eGR] Total half perimeter of net bounding box: 1492um
[12/17 17:52:40    700s] [NR-eGR] Total length: 14925um, number of vias: 3679
[12/17 17:52:40    700s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:40    700s] [NR-eGR] Total routed clock nets wire length: 14925um, number of vias: 3679
[12/17 17:52:40    700s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:40    700s] [NR-eGR]               Length (um)   Vias 
[12/17 17:52:40    700s] [NR-eGR] ---------------------------------
[12/17 17:52:40    700s] [NR-eGR]  met1  (1H)             0  36726 
[12/17 17:52:40    700s] [NR-eGR]  met2  (2V)        175953  46131 
[12/17 17:52:40    700s] [NR-eGR]  met3  (3H)        181685   5745 
[12/17 17:52:40    700s] [NR-eGR]  met4  (4V)         46773   4685 
[12/17 17:52:40    700s] [NR-eGR]  met5  (5H)         30520      0 
[12/17 17:52:40    700s] [NR-eGR] ---------------------------------
[12/17 17:52:40    700s] [NR-eGR]        Total       434931  93287 
[12/17 17:52:40    700s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:40    700s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:52:40    700s] [NR-eGR] Total length: 434931um, number of vias: 93287
[12/17 17:52:40    700s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:40    700s] (I)      == Layer wire length by net rule ==
[12/17 17:52:40    700s] (I)                     Default 
[12/17 17:52:40    700s] (I)      -----------------------
[12/17 17:52:40    700s] (I)       met1  (1H)        0um 
[12/17 17:52:40    700s] (I)       met2  (2V)   175953um 
[12/17 17:52:40    700s] (I)       met3  (3H)   181685um 
[12/17 17:52:40    700s] (I)       met4  (4V)    46773um 
[12/17 17:52:40    700s] (I)       met5  (5H)    30520um 
[12/17 17:52:40    700s] (I)      -----------------------
[12/17 17:52:40    700s] (I)             Total  434931um 
[12/17 17:52:40    700s] (I)      == Layer via count by net rule ==
[12/17 17:52:40    700s] (I)                    Default 
[12/17 17:52:40    700s] (I)      ----------------------
[12/17 17:52:40    700s] (I)       met1  (1H)     36726 
[12/17 17:52:40    700s] (I)       met2  (2V)     46131 
[12/17 17:52:40    700s] (I)       met3  (3H)      5745 
[12/17 17:52:40    700s] (I)       met4  (4V)      4685 
[12/17 17:52:40    700s] (I)       met5  (5H)         0 
[12/17 17:52:40    700s] (I)      ----------------------
[12/17 17:52:40    700s] (I)             Total    93287 
[12/17 17:52:40    700s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 5.52 MB )
[12/17 17:52:40    700s] eee: RC Grid Memory freed=37500
[12/17 17:52:40    700s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.34 sec, Curr Mem: 5.52 MB )
[12/17 17:52:40    700s] (I)      ======================================= Runtime Summary ========================================
[12/17 17:52:40    700s] (I)       Step                                               %      Start     Finish      Real       CPU 
[12/17 17:52:40    700s] (I)      ------------------------------------------------------------------------------------------------
[12/17 17:52:40    700s] (I)       Early Global Route kernel                    100.00%  97.87 sec  98.21 sec  0.34 sec  0.42 sec 
[12/17 17:52:40    700s] (I)       +-Import and model                            29.83%  97.87 sec  97.98 sec  0.10 sec  0.11 sec 
[12/17 17:52:40    700s] (I)       | +-Create place DB                            8.57%  97.87 sec  97.90 sec  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | | +-Import place data                        8.52%  97.87 sec  97.90 sec  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | | | +-Read instances and placement           2.54%  97.87 sec  97.88 sec  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | | +-Read nets                              5.76%  97.88 sec  97.90 sec  0.02 sec  0.02 sec 
[12/17 17:52:40    700s] (I)       | +-Create route DB                           19.09%  97.90 sec  97.97 sec  0.07 sec  0.07 sec 
[12/17 17:52:40    700s] (I)       | | +-Import route data (8T)                  18.83%  97.90 sec  97.97 sec  0.06 sec  0.07 sec 
[12/17 17:52:40    700s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.50%  97.91 sec  97.92 sec  0.01 sec  0.02 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read routing blockages               0.00%  97.91 sec  97.91 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read instance blockages              2.27%  97.91 sec  97.91 sec  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read PG blockages                    0.82%  97.91 sec  97.92 sec  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | | | | +-Allocate memory for PG via list    0.04%  97.91 sec  97.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read clock blockages                 0.01%  97.92 sec  97.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read other blockages                 0.01%  97.92 sec  97.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read halo blockages                  0.02%  97.92 sec  97.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Read boundary cut boxes              0.00%  97.92 sec  97.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Read blackboxes                        0.00%  97.92 sec  97.92 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Read prerouted                         2.78%  97.92 sec  97.93 sec  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | | +-Read nets                              0.05%  97.93 sec  97.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Set up via pillars                     0.00%  97.93 sec  97.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Initialize 3D grid graph               0.37%  97.93 sec  97.93 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Model blockage capacity                9.74%  97.93 sec  97.96 sec  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Initialize 3D capacity               9.38%  97.93 sec  97.96 sec  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | | | +-Move terms for access (8T)             1.13%  97.96 sec  97.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Read aux data                              0.01%  97.97 sec  97.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Others data preparation                    0.02%  97.97 sec  97.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Create route kernel                        1.43%  97.97 sec  97.97 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       +-Global Routing                              52.86%  97.98 sec  98.16 sec  0.18 sec  0.22 sec 
[12/17 17:52:40    700s] (I)       | +-Initialization                             0.07%  97.98 sec  97.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Net group 1                               17.20%  97.98 sec  98.04 sec  0.06 sec  0.08 sec 
[12/17 17:52:40    700s] (I)       | | +-Generate topology (8T)                   0.08%  97.98 sec  97.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1a                                 1.36%  97.98 sec  97.98 sec  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | | +-Pattern routing (8T)                   1.11%  97.98 sec  97.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.13%  97.98 sec  97.98 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1b                                 0.71%  97.99 sec  97.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Monotonic routing (8T)                 0.60%  97.99 sec  97.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1c                                 0.35%  97.99 sec  97.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Two level Routing                      0.30%  97.99 sec  97.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Two Level Routing (Regular)          0.06%  97.99 sec  97.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Two Level Routing (Strong)           0.07%  97.99 sec  97.99 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1d                                11.74%  97.99 sec  98.03 sec  0.04 sec  0.05 sec 
[12/17 17:52:40    700s] (I)       | | | +-Detoured routing (8T)                 11.65%  97.99 sec  98.03 sec  0.04 sec  0.05 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1e                                 0.15%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Route legalization                     0.05%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Legalize Blockage Violations         0.00%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1f                                 0.36%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Congestion clean                       0.31%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1g                                 0.15%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Post Routing                           0.10%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1h                                 0.15%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Post Routing                           0.10%  98.03 sec  98.03 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1l                                 0.77%  98.03 sec  98.04 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Layer assignment (8T)                  0.71%  98.03 sec  98.04 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Net group 2                               34.80%  98.04 sec  98.15 sec  0.12 sec  0.14 sec 
[12/17 17:52:40    700s] (I)       | | +-Generate topology (8T)                  15.65%  98.04 sec  98.09 sec  0.05 sec  0.05 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1a                                 1.15%  98.09 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Pattern routing (8T)                   0.55%  98.09 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.16%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Add via demand to 2D                   0.17%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1b                                 0.71%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Monotonic routing (8T)                 0.51%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1c                                 0.35%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Two level Routing                      0.30%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Two Level Routing (Regular)          0.06%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Two Level Routing (Strong)           0.06%  98.10 sec  98.10 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1d                                11.28%  98.10 sec  98.14 sec  0.04 sec  0.05 sec 
[12/17 17:52:40    700s] (I)       | | | +-Detoured routing (8T)                 11.20%  98.10 sec  98.14 sec  0.04 sec  0.05 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1e                                 0.17%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Route legalization                     0.06%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | | +-Legalize Blockage Violations         0.01%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1f                                 0.14%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Congestion clean                       0.09%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1g                                 0.72%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Post Routing                           0.66%  98.14 sec  98.14 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1h                                 0.76%  98.15 sec  98.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | | +-Post Routing                           0.70%  98.15 sec  98.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | | +-Phase 1l                                 1.87%  98.15 sec  98.15 sec  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | | +-Layer assignment (8T)                  0.87%  98.15 sec  98.15 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       +-Export cong map                              1.04%  98.16 sec  98.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Export 2D cong map                         0.18%  98.16 sec  98.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       +-Extract Global 3D Wires                      0.01%  98.16 sec  98.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       +-Track Assignment (8T)                        4.89%  98.16 sec  98.18 sec  0.02 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | +-Initialization                             0.01%  98.16 sec  98.16 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Track Assignment Kernel                    4.54%  98.16 sec  98.18 sec  0.02 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | +-Free Memory                                0.00%  98.18 sec  98.18 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       +-Export                                      10.16%  98.18 sec  98.21 sec  0.03 sec  0.06 sec 
[12/17 17:52:40    700s] (I)       | +-Export DB wires                            1.86%  98.18 sec  98.18 sec  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | +-Export all nets (8T)                     1.33%  98.18 sec  98.18 sec  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)       | | +-Set wire vias (8T)                       0.41%  98.18 sec  98.18 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       | +-Report wirelength                          6.47%  98.18 sec  98.21 sec  0.02 sec  0.02 sec 
[12/17 17:52:40    700s] (I)       | +-Update net boxes                           1.59%  98.21 sec  98.21 sec  0.01 sec  0.03 sec 
[12/17 17:52:40    700s] (I)       | +-Update timing                              0.00%  98.21 sec  98.21 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)       +-Postprocess design                           0.08%  98.21 sec  98.21 sec  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)      ======================= Summary by functions ========================
[12/17 17:52:40    700s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:52:40    700s] (I)      ---------------------------------------------------------------------
[12/17 17:52:40    700s] (I)        0  Early Global Route kernel           100.00%  0.34 sec  0.42 sec 
[12/17 17:52:40    700s] (I)        1  Global Routing                       52.86%  0.18 sec  0.22 sec 
[12/17 17:52:40    700s] (I)        1  Import and model                     29.83%  0.10 sec  0.11 sec 
[12/17 17:52:40    700s] (I)        1  Export                               10.16%  0.03 sec  0.06 sec 
[12/17 17:52:40    700s] (I)        1  Track Assignment (8T)                 4.89%  0.02 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        1  Export cong map                       1.04%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        1  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Net group 2                          34.80%  0.12 sec  0.14 sec 
[12/17 17:52:40    700s] (I)        2  Create route DB                      19.09%  0.07 sec  0.07 sec 
[12/17 17:52:40    700s] (I)        2  Net group 1                          17.20%  0.06 sec  0.08 sec 
[12/17 17:52:40    700s] (I)        2  Create place DB                       8.57%  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        2  Report wirelength                     6.47%  0.02 sec  0.02 sec 
[12/17 17:52:40    700s] (I)        2  Track Assignment Kernel               4.54%  0.02 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        2  Export DB wires                       1.86%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        2  Update net boxes                      1.59%  0.01 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        2  Create route kernel                   1.43%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Export 2D cong map                    0.18%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1d                             23.02%  0.08 sec  0.11 sec 
[12/17 17:52:40    700s] (I)        3  Import route data (8T)               18.83%  0.06 sec  0.07 sec 
[12/17 17:52:40    700s] (I)        3  Generate topology (8T)               15.73%  0.05 sec  0.05 sec 
[12/17 17:52:40    700s] (I)        3  Import place data                     8.52%  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1l                              2.64%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1a                              2.51%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1b                              1.42%  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        3  Export all nets (8T)                  1.33%  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1h                              0.91%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1g                              0.87%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1c                              0.70%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1f                              0.50%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        3  Set wire vias (8T)                    0.41%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        3  Phase 1e                              0.32%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Detoured routing (8T)                22.85%  0.08 sec  0.11 sec 
[12/17 17:52:40    700s] (I)        4  Model blockage capacity               9.74%  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        4  Read nets                             5.81%  0.02 sec  0.02 sec 
[12/17 17:52:40    700s] (I)        4  Read blockages ( Layer 2-5 )          3.50%  0.01 sec  0.02 sec 
[12/17 17:52:40    700s] (I)        4  Read prerouted                        2.78%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        4  Read instances and placement          2.54%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        4  Pattern routing (8T)                  1.66%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        4  Layer assignment (8T)                 1.58%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        4  Post Routing                          1.57%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        4  Move terms for access (8T)            1.13%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Monotonic routing (8T)                1.11%  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        4  Two level Routing                     0.61%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Congestion clean                      0.40%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Initialize 3D grid graph              0.37%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Pattern Routing Avoiding Blockages    0.29%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Route legalization                    0.11%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Initialize 3D capacity                9.38%  0.03 sec  0.03 sec 
[12/17 17:52:40    700s] (I)        5  Read instance blockages               2.27%  0.01 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        5  Read PG blockages                     0.82%  0.00 sec  0.01 sec 
[12/17 17:52:40    700s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Two Level Routing (Regular)           0.12%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] (I)        6  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[12/17 17:52:40    700s] Running post-eGR process
[12/17 17:52:40    700s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/17 17:52:40    700s]     Routing using eGR in eGR->NR Step done.
[12/17 17:52:40    700s]     Routing using NR in eGR->NR Step...
[12/17 17:52:40    700s] 
[12/17 17:52:40    700s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[12/17 17:52:40    700s]   All net are default rule.
[12/17 17:52:40    700s]   Preferred NanoRoute mode settings: Current
[12/17 17:52:40    700s]       Clock detailed routing...
[12/17 17:52:40    700s]         NanoRoute...
[12/17 17:52:40    700s] % Begin globalDetailRoute (date=12/17 17:52:40, mem=2684.3M)
[12/17 17:52:40    700s] 
[12/17 17:52:40    700s] globalDetailRoute
[12/17 17:52:40    700s] 
[12/17 17:52:40    700s] #Start globalDetailRoute on Tue Dec 17 17:52:40 2024
[12/17 17:52:40    700s] #
[12/17 17:52:40    700s] ### Time Record (globalDetailRoute) is installed.
[12/17 17:52:40    700s] ### Time Record (Pre Callback) is installed.
[12/17 17:52:40    700s] ### Time Record (Pre Callback) is uninstalled.
[12/17 17:52:40    700s] ### Time Record (DB Import) is installed.
[12/17 17:52:40    700s] ### Time Record (Timing Data Generation) is installed.
[12/17 17:52:40    700s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:52:40    700s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 17:52:40    700s] #To increase the message display limit, refer to the product command reference manual.
[12/17 17:52:40    701s] ### Net info: total nets: 15082
[12/17 17:52:40    701s] ### Net info: dirty nets: 0
[12/17 17:52:40    701s] ### Net info: marked as disconnected nets: 0
[12/17 17:52:40    701s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1593.6650 1563.6650 ).
[12/17 17:52:40    701s] #WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1593.6650 1563.6650 ).
[12/17 17:52:40    701s] #num needed restored net=0
[12/17 17:52:40    701s] #need_extraction net=0 (total=15082)
[12/17 17:52:40    701s] ### Net info: fully routed nets: 2
[12/17 17:52:40    701s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 17:52:40    701s] ### Net info: unrouted nets: 12383
[12/17 17:52:40    701s] ### Net info: re-extraction nets: 0
[12/17 17:52:40    701s] ### Net info: selected nets: 2
[12/17 17:52:40    701s] ### Net info: ignored nets: 0
[12/17 17:52:40    701s] ### Net info: skip routing nets: 0
[12/17 17:52:40    701s] ### import design signature (5): route=1131572030 fixed_route=1621866567 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=2133370748 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1583088424 pin_access=1 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1
[12/17 17:52:40    701s] ### Time Record (DB Import) is uninstalled.
[12/17 17:52:40    701s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 17:52:40    701s] #
[12/17 17:52:40    701s] #Wire/Via statistics before line assignment ...
[12/17 17:52:40    701s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:52:40    701s] #Total wire length = 14925 um.
[12/17 17:52:40    701s] #Total half perimeter of net bounding box = 1513 um.
[12/17 17:52:40    701s] #Total wire length on LAYER met1 = 0 um.
[12/17 17:52:40    701s] #Total wire length on LAYER met2 = 6814 um.
[12/17 17:52:40    701s] #Total wire length on LAYER met3 = 6852 um.
[12/17 17:52:40    701s] #Total wire length on LAYER met4 = 986 um.
[12/17 17:52:40    701s] #Total wire length on LAYER met5 = 273 um.
[12/17 17:52:40    701s] #Total number of vias = 3679
[12/17 17:52:40    701s] #Up-Via Summary (total 3679):
[12/17 17:52:40    701s] #           
[12/17 17:52:40    701s] #-----------------------
[12/17 17:52:40    701s] # met1             1478
[12/17 17:52:40    701s] # met2             1935
[12/17 17:52:40    701s] # met3              156
[12/17 17:52:40    701s] # met4              110
[12/17 17:52:40    701s] #-----------------------
[12/17 17:52:40    701s] #                  3679 
[12/17 17:52:40    701s] #
[12/17 17:52:40    701s] ### Time Record (Data Preparation) is installed.
[12/17 17:52:40    701s] #Start routing data preparation on Tue Dec 17 17:52:40 2024
[12/17 17:52:40    701s] #
[12/17 17:52:40    701s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[12/17 17:52:40    701s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:52:40    701s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:52:40    701s] #Voltage range [0.000 - 1.950] has 14746 nets.
[12/17 17:52:40    701s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:52:40    701s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:52:40    701s] #Build and mark too close pins for the same net.
[12/17 17:52:40    701s] ### Time Record (Cell Pin Access) is installed.
[12/17 17:52:40    701s] #Initial pin access analysis.
[12/17 17:52:41    702s] #Detail pin access analysis.
[12/17 17:52:41    702s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 17:52:41    702s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 17:52:41    702s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 17:52:41    702s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 17:52:41    702s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 17:52:41    702s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 17:52:41    702s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 17:52:41    702s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 17:52:41    702s] #pin_access_rlayer=2(met2)
[12/17 17:52:41    702s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 17:52:41    702s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 17:52:41    702s] #enable_dpt_layer_shield=F
[12/17 17:52:41    702s] #has_line_end_grid=F
[12/17 17:52:41    702s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2706.87 (MB), peak = 3287.91 (MB)
[12/17 17:52:41    702s] #Regenerating Ggrids automatically.
[12/17 17:52:41    702s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 17:52:41    702s] #Using automatically generated G-grids.
[12/17 17:52:41    702s] #Done routing data preparation.
[12/17 17:52:41    702s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2709.20 (MB), peak = 3287.91 (MB)
[12/17 17:52:41    702s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:52:41    702s] ### Time Record (Data Preparation) is installed.
[12/17 17:52:41    702s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:52:41    702s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:52:41    702s] #Voltage range [0.000 - 1.950] has 14746 nets.
[12/17 17:52:41    702s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:52:41    702s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:52:41    702s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:52:41    702s] eee: Trim Metal Layers: { }
[12/17 17:52:41    702s] eee: RC Grid Memory allocated=37500
[12/17 17:52:41    702s] eee: LayerId=1 widthSet size=1
[12/17 17:52:41    702s] eee: LayerId=2 widthSet size=1
[12/17 17:52:41    702s] eee: LayerId=3 widthSet size=1
[12/17 17:52:41    702s] eee: LayerId=4 widthSet size=1
[12/17 17:52:41    702s] eee: LayerId=5 widthSet size=1
[12/17 17:52:41    702s] eee: Total RC Grid memory=37500
[12/17 17:52:41    702s] Updating RC grid for preRoute extraction ...
[12/17 17:52:41    702s] eee: Metal Layers Info:
[12/17 17:52:41    702s] eee: L: met1 met2 met3 met4 met5
[12/17 17:52:41    702s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:41    702s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:41    702s] eee: pegSigSF=1.070000
[12/17 17:52:41    702s] Initializing multi-corner resistance tables ...
[12/17 17:52:41    702s] eee: l=1 avDens=0.046311 usedTrk=913.446090 availTrk=19723.961112 sigTrk=913.446090
[12/17 17:52:41    702s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/17 17:52:41    702s] eee: l=3 avDens=0.005752 usedTrk=7.693243 availTrk=1337.552180 sigTrk=7.693243
[12/17 17:52:41    702s] eee: l=4 avDens=0.028891 usedTrk=414.402284 availTrk=14343.607221 sigTrk=414.402284
[12/17 17:52:41    702s] eee: l=5 avDens=0.103718 usedTrk=253.019715 availTrk=2439.485117 sigTrk=253.019715
[12/17 17:52:41    702s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:41    702s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:52:41    702s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.370807 uaWl=0.000000 uaWlH=0.181000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:52:41    702s] eee: NetCapCache creation started. (Current Mem: 5951.168M) 
[12/17 17:52:41    702s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5951.168M) 
[12/17 17:52:41    702s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[12/17 17:52:41    702s] ### Successfully loaded pre-route RC model
[12/17 17:52:41    702s] ### Time Record (Line Assignment) is installed.
[12/17 17:52:41    702s] #
[12/17 17:52:41    702s] #Distribution of nets:
[12/17 17:52:41    702s] #  
[12/17 17:52:41    702s] # #pin range           #net       %
[12/17 17:52:41    702s] #------------------------------------
[12/17 17:52:41    702s] #          2           10558 ( 70.0%)
[12/17 17:52:41    702s] #          3            1145 (  7.6%)
[12/17 17:52:41    702s] #          4             164 (  1.1%)
[12/17 17:52:41    702s] #          5              50 (  0.3%)
[12/17 17:52:41    702s] #          6              96 (  0.6%)
[12/17 17:52:41    702s] #          9              17 (  0.1%)
[12/17 17:52:41    702s] #  10  -  19             173 (  1.1%)
[12/17 17:52:41    702s] #  20  -  29              36 (  0.2%)
[12/17 17:52:41    702s] #  30  -  39              77 (  0.5%)
[12/17 17:52:41    702s] #  40  -  49               5 (  0.0%)
[12/17 17:52:41    702s] #  50  -  59               2 (  0.0%)
[12/17 17:52:41    702s] #  60  -  69              28 (  0.2%)
[12/17 17:52:41    702s] #  1400-1499               2 (  0.0%)
[12/17 17:52:41    702s] #     >=2000               0 (  0.0%)
[12/17 17:52:41    702s] #
[12/17 17:52:41    702s] #Total: 15082 nets, 12353 non-trivial nets
[12/17 17:52:41    702s] #                              #net       %
[12/17 17:52:41    702s] #-------------------------------------------
[12/17 17:52:41    702s] #  Fully global routed            2 ( 0.0%)
[12/17 17:52:41    702s] #  Clock                          2
[12/17 17:52:41    702s] #  Extra space                    1
[12/17 17:52:41    702s] #  Prefer layer range             2
[12/17 17:52:41    702s] #
[12/17 17:52:41    702s] #Nets in 2 layer ranges:
[12/17 17:52:41    702s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/17 17:52:41    702s] #---------------------------------------------------------
[12/17 17:52:41    702s] #               met3             met4           1 (  0.0%)
[12/17 17:52:41    702s] #          *    met3             ----           1 (  0.0%)
[12/17 17:52:41    702s] #
[12/17 17:52:41    702s] #2 nets selected.
[12/17 17:52:41    702s] #
[12/17 17:52:41    702s] ### 
[12/17 17:52:41    702s] ### Net length summary before Line Assignment:
[12/17 17:52:41    702s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/17 17:52:41    702s] ### -------------------------------------------------
[12/17 17:52:41    702s] ###  met1     176       0     176(  1%)    1478( 40%)
[12/17 17:52:41    702s] ###  met2       0    6635    6635( 44%)    1973( 53%)
[12/17 17:52:41    702s] ###  met3    6854       0    6854( 46%)     160(  4%)
[12/17 17:52:41    702s] ###  met4       0     985     985(  7%)     110(  3%)
[12/17 17:52:41    702s] ###  met5     272       0     272(  2%)       0(  0%)
[12/17 17:52:41    702s] ### -------------------------------------------------
[12/17 17:52:41    702s] ###          7303    7621   14925          3721      
[12/17 17:52:41    703s] ### 
[12/17 17:52:41    703s] ### Top 7 overlap violations ...
[12/17 17:52:41    703s] ###   Net: prog_clk[0]
[12/17 17:52:41    703s] ###     met2: (722.7300, 439.6110, 722.8700, 440.7290), length: 1.1180, total: 4.6700
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ###   Net: prog_clk[0]
[12/17 17:52:41    703s] ###     met2: (722.7300, 486.8860, 722.8700, 487.7740), length: 0.8880, total: 4.6700
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ###   Net: prog_clk[0]
[12/17 17:52:41    703s] ###     met2: (722.7300, 500.2060, 722.8700, 501.0940), length: 0.8880, total: 4.6700
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ###   Net: prog_clk[0]
[12/17 17:52:41    703s] ###     met2: (722.7300, 513.5260, 722.8700, 514.4140), length: 0.8880, total: 4.6700
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ###   Net: prog_clk[0]
[12/17 17:52:41    703s] ###     met2: (722.7300, 526.8460, 722.8700, 527.7340), length: 0.8880, total: 4.6700
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ###   Net: prog_clk[0]
[12/17 17:52:41    703s] ###     met3: (722.8010, 439.4600, 723.0590, 439.7600), length: 0.2580, total: 0.2580
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ###   Net: clk[0]
[12/17 17:52:41    703s] ###     met3: (548.0610, 439.4600, 548.0790, 439.7600), length: 0.0180, total: 0.0180
[12/17 17:52:41    703s] ###       fixed object
[12/17 17:52:41    703s] ### 
[12/17 17:52:41    703s] ### Net length and overlap summary after Line Assignment:
[12/17 17:52:41    703s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/17 17:52:41    703s] ### --------------------------------------------------------------------------
[12/17 17:52:41    703s] ###  met1     180       0     180(  1%)    1478( 43%)    0(  0%)     0(  0.0%)
[12/17 17:52:41    703s] ###  met2       0    6504    6504( 44%)    1818( 52%)    5( 71%)     5( 94.7%)
[12/17 17:52:41    703s] ###  met3    6793       0    6793( 46%)     141(  4%)    2( 29%)     0(  5.3%)
[12/17 17:52:41    703s] ###  met4       0    1055    1055(  7%)      34(  1%)    0(  0%)     0(  0.0%)
[12/17 17:52:41    703s] ###  met5     140       0     140(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[12/17 17:52:41    703s] ### --------------------------------------------------------------------------
[12/17 17:52:41    703s] ###          7113    7560   14673          3471          7           5        
[12/17 17:52:41    703s] #
[12/17 17:52:41    703s] #Line Assignment statistics:
[12/17 17:52:41    703s] #Cpu time = 00:00:01
[12/17 17:52:41    703s] #Elapsed time = 00:00:01
[12/17 17:52:41    703s] #Increased memory = 9.67 (MB)
[12/17 17:52:41    703s] #Total memory = 2739.03 (MB)
[12/17 17:52:41    703s] #Peak memory = 3287.91 (MB)
[12/17 17:52:41    703s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:3.2 GB --1.03 [8]--
[12/17 17:52:42    703s] ### Time Record (Line Assignment) is uninstalled.
[12/17 17:52:42    703s] #
[12/17 17:52:42    703s] #Wire/Via statistics after line assignment ...
[12/17 17:52:42    703s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:52:42    703s] #Total wire length = 14674 um.
[12/17 17:52:42    703s] #Total half perimeter of net bounding box = 1513 um.
[12/17 17:52:42    703s] #Total wire length on LAYER met1 = 180 um.
[12/17 17:52:42    703s] #Total wire length on LAYER met2 = 6504 um.
[12/17 17:52:42    703s] #Total wire length on LAYER met3 = 6793 um.
[12/17 17:52:42    703s] #Total wire length on LAYER met4 = 1056 um.
[12/17 17:52:42    703s] #Total wire length on LAYER met5 = 140 um.
[12/17 17:52:42    703s] #Total number of vias = 3471
[12/17 17:52:42    703s] #Up-Via Summary (total 3471):
[12/17 17:52:42    703s] #           
[12/17 17:52:42    703s] #-----------------------
[12/17 17:52:42    703s] # met1             1478
[12/17 17:52:42    703s] # met2             1818
[12/17 17:52:42    703s] # met3              141
[12/17 17:52:42    703s] # met4               34
[12/17 17:52:42    703s] #-----------------------
[12/17 17:52:42    703s] #                  3471 
[12/17 17:52:42    703s] #
[12/17 17:52:42    703s] #Routing data preparation, pin analysis, line assignment statistics:
[12/17 17:52:42    703s] #Cpu time = 00:00:02
[12/17 17:52:42    703s] #Elapsed time = 00:00:01
[12/17 17:52:42    703s] #Increased memory = 27.09 (MB)
[12/17 17:52:42    703s] #Total memory = 2722.28 (MB)
[12/17 17:52:42    703s] #Peak memory = 3287.91 (MB)
[12/17 17:52:42    703s] #RTESIG:78da9593c14ec3300c4039f31556b64391d8889d364d0f5c90b8029a80eb54d6acaa6813
[12/17 17:52:42    703s] #       d4a4a0fd3d1da0894d55bbe496e8c5b19f9dd9fcf57e058c6829c4c2f12c5e233cac4870
[12/17 17:52:42    703s] #       c5d58263226e88d628162f77ec72367f7c7a2660903b579566ddd842df6e6abb79075f35
[12/17 17:52:42    703s] #       95297f4f9041e47cdbefafa173ba05a7bdef77577f0152f06da7217ab3b61e2404c136af
[12/17 17:52:42    703s] #       dd012976266faa0d147a9b77b53fa545089d662134c6c9313e544fcc81384495f1bad4ed
[12/17 17:52:42    703s] #       309324c0f655ff5333fe322532f086e018529ae4fb07ec87ad6db983daf6ddfbaa5a3dde
[12/17 17:52:42    703s] #       bb4c86e9e3bd9b297f88521d4dc4444c54220c4f4370c2ece05d9bae194e99d2c9214689
[12/17 17:52:42    703s] #       31a4b844be5f106d6b9bfb6152a102f6a369dc3e2a9280c9f8a861c605b04f31112aebbf
[12/17 17:52:42    703s] #       0d733e3745de16a3b566a21f1463cda811ea739b324274ce6fa2589d0125e74012c7a08b
[12/17 17:52:42    703s] #       6f9e0d9104
[12/17 17:52:42    703s] #
[12/17 17:52:42    703s] #Skip comparing routing design signature in db-snapshot flow
[12/17 17:52:42    703s] #Using multithreading with 8 threads.
[12/17 17:52:42    703s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:52:42    703s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:52:42    703s] #Voltage range [0.000 - 1.950] has 14746 nets.
[12/17 17:52:42    703s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:52:42    703s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:52:42    703s] ### Time Record (Detail Routing) is installed.
[12/17 17:52:42    703s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:52:42    703s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:52:42    703s] #Voltage range [0.000 - 1.950] has 14746 nets.
[12/17 17:52:42    703s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:52:42    703s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:52:42    703s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:52:42    703s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:52:42    703s] #Voltage range [0.000 - 1.950] has 14746 nets.
[12/17 17:52:42    703s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:52:42    703s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:52:42    703s] ### Time Record (Data Preparation) is installed.
[12/17 17:52:42    703s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:52:42    703s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:52:42    703s] #Voltage range [0.000 - 1.950] has 14746 nets.
[12/17 17:52:42    703s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:52:42    703s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:52:42    703s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:52:42    703s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 17:52:42    703s] #
[12/17 17:52:42    703s] #Start Detail Routing..
[12/17 17:52:42    703s] #start initial detail routing ...
[12/17 17:52:42    703s] ### Design has 2 dirty nets
[12/17 17:52:42    707s] ### Gcell dirty-map stats: routing = 18.50%, drc-check-only = 1.10%
[12/17 17:52:42    707s] #   number of violations = 0
[12/17 17:52:42    707s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2735.28 (MB), peak = 3287.91 (MB)
[12/17 17:52:42    707s] #Complete Detail Routing.
[12/17 17:52:42    707s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:52:42    707s] #Total wire length = 15305 um.
[12/17 17:52:42    707s] #Total half perimeter of net bounding box = 1513 um.
[12/17 17:52:42    707s] #Total wire length on LAYER met1 = 2529 um.
[12/17 17:52:42    707s] #Total wire length on LAYER met2 = 5626 um.
[12/17 17:52:42    707s] #Total wire length on LAYER met3 = 5932 um.
[12/17 17:52:42    707s] #Total wire length on LAYER met4 = 1079 um.
[12/17 17:52:42    707s] #Total wire length on LAYER met5 = 138 um.
[12/17 17:52:42    707s] #Total number of vias = 2227
[12/17 17:52:42    707s] #Up-Via Summary (total 2227):
[12/17 17:52:42    707s] #           
[12/17 17:52:42    707s] #-----------------------
[12/17 17:52:42    707s] # met1             1212
[12/17 17:52:42    707s] # met2              836
[12/17 17:52:42    707s] # met3              145
[12/17 17:52:42    707s] # met4               34
[12/17 17:52:42    707s] #-----------------------
[12/17 17:52:42    707s] #                  2227 
[12/17 17:52:42    707s] #
[12/17 17:52:42    707s] #Total number of DRC violations = 0
[12/17 17:52:42    707s] ### Time Record (Detail Routing) is uninstalled.
[12/17 17:52:42    707s] #Cpu time = 00:00:04
[12/17 17:52:42    707s] #Elapsed time = 00:00:01
[12/17 17:52:42    707s] #Increased memory = 13.00 (MB)
[12/17 17:52:42    707s] #Total memory = 2735.28 (MB)
[12/17 17:52:42    707s] #Peak memory = 3287.91 (MB)
[12/17 17:52:42    707s] #Skip updating routing design signature in db-snapshot flow
[12/17 17:52:42    707s] #detailRoute Statistics:
[12/17 17:52:42    707s] #Cpu time = 00:00:04
[12/17 17:52:42    707s] #Elapsed time = 00:00:01
[12/17 17:52:42    707s] #Increased memory = 13.00 (MB)
[12/17 17:52:42    707s] #Total memory = 2735.28 (MB)
[12/17 17:52:42    707s] #Peak memory = 3287.91 (MB)
[12/17 17:52:42    707s] ### Time Record (DB Export) is installed.
[12/17 17:52:42    707s] ### export design design signature (10): route=361811674 fixed_route=1621866567 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=384955346 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1579947560 pin_access=2123104200 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 17:52:43    707s] ### Time Record (DB Export) is uninstalled.
[12/17 17:52:43    707s] ### Time Record (Post Callback) is installed.
[12/17 17:52:43    707s] ### Time Record (Post Callback) is uninstalled.
[12/17 17:52:43    707s] #
[12/17 17:52:43    707s] #globalDetailRoute statistics:
[12/17 17:52:43    707s] #Cpu time = 00:00:07
[12/17 17:52:43    707s] #Elapsed time = 00:00:02
[12/17 17:52:43    707s] #Increased memory = 54.84 (MB)
[12/17 17:52:43    707s] #Total memory = 2739.70 (MB)
[12/17 17:52:43    707s] #Peak memory = 3287.91 (MB)
[12/17 17:52:43    707s] #Number of warnings = 24
[12/17 17:52:43    707s] #Total number of warnings = 46
[12/17 17:52:43    707s] #Number of fails = 0
[12/17 17:52:43    707s] #Total number of fails = 0
[12/17 17:52:43    707s] #Complete globalDetailRoute on Tue Dec 17 17:52:43 2024
[12/17 17:52:43    707s] #
[12/17 17:52:43    707s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2123104200 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 17:52:43    707s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 17:52:43    707s] ### 
[12/17 17:52:43    707s] ###   Scalability Statistics
[12/17 17:52:43    707s] ### 
[12/17 17:52:43    707s] ### --------------------------------+----------------+----------------+----------------+
[12/17 17:52:43    707s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 17:52:43    707s] ### --------------------------------+----------------+----------------+----------------+
[12/17 17:52:43    707s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 17:52:43    707s] ###   Detail Routing                |        00:00:04|        00:00:01|             1.0|
[12/17 17:52:43    707s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[12/17 17:52:43    707s] ###   Entire Command                |        00:00:07|        00:00:02|             2.9|
[12/17 17:52:43    707s] ### --------------------------------+----------------+----------------+----------------+
[12/17 17:52:43    707s] ### 
[12/17 17:52:43    707s] % End globalDetailRoute (date=12/17 17:52:43, total cpu=0:00:06.8, real=0:00:03.0, peak res=2728.5M, current mem=2728.5M)
[12/17 17:52:43    707s]         NanoRoute done. (took cpu=0:00:06.9 real=0:00:02.4)
[12/17 17:52:43    707s]       Clock detailed routing done.
[12/17 17:52:43    707s] Skipping check of guided vs. routed net lengths.
[12/17 17:52:43    707s] Set FIXED routing status on 2 net(s)
[12/17 17:52:43    707s]       Route Remaining Unrouted Nets...
[12/17 17:52:43    707s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/17 17:52:43    707s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5908.8M, EPOCH TIME: 1734454363.079816
[12/17 17:52:43    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    707s] Cell fpga_top LLGs are deleted
[12/17 17:52:43    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    707s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:5908.8M, EPOCH TIME: 1734454363.080117
[12/17 17:52:43    707s] ### Creating LA Mngr. totSessionCpu=0:11:48 mem=5908.8M
[12/17 17:52:43    707s] ### Creating LA Mngr, finished. totSessionCpu=0:11:48 mem=5908.8M
[12/17 17:52:43    707s] Running pre-eGR process
[12/17 17:52:43    707s] (I)      Initializing eGR engine (regular)
[12/17 17:52:43    707s] Set min layer with default ( 2 )
[12/17 17:52:43    707s] Set max layer with default ( 127 )
[12/17 17:52:43    707s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:43    707s] Min route layer (adjusted) = 2
[12/17 17:52:43    707s] Max route layer (adjusted) = 5
[12/17 17:52:43    707s] (I)      Initializing eGR engine (regular)
[12/17 17:52:43    707s] Set min layer with default ( 2 )
[12/17 17:52:43    707s] Set max layer with default ( 127 )
[12/17 17:52:43    707s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:43    707s] Min route layer (adjusted) = 2
[12/17 17:52:43    707s] Max route layer (adjusted) = 5
[12/17 17:52:43    707s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.55 MB )
[12/17 17:52:43    707s] (I)      Running eGR Regular flow
[12/17 17:52:43    707s] (I)      # wire layers (front) : 6
[12/17 17:52:43    707s] (I)      # wire layers (back)  : 0
[12/17 17:52:43    707s] (I)      min wire layer : 1
[12/17 17:52:43    707s] (I)      max wire layer : 5
[12/17 17:52:43    707s] (I)      # cut layers (front) : 5
[12/17 17:52:43    707s] (I)      # cut layers (back)  : 0
[12/17 17:52:43    707s] (I)      min cut layer : 1
[12/17 17:52:43    707s] (I)      max cut layer : 4
[12/17 17:52:43    707s] (I)      ============================= Layers ==============================
[12/17 17:52:43    707s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:43    707s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:52:43    707s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:43    707s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:52:43    707s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:52:43    707s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:52:43    707s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:52:43    707s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:52:43    707s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:52:43    707s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:52:43    707s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:52:43    707s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:52:43    707s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:52:43    707s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:52:43    707s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:43    707s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:52:43    707s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:52:43    707s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:52:43    707s] (I)      Started Import and model ( Curr Mem: 5.55 MB )
[12/17 17:52:43    707s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:43    707s] (I)      == Non-default Options ==
[12/17 17:52:43    707s] (I)      Maximum routing layer                              : 5
[12/17 17:52:43    707s] (I)      Top routing layer                                  : 5
[12/17 17:52:43    707s] (I)      Number of threads                                  : 8
[12/17 17:52:43    707s] (I)      Route tie net to shape                             : auto
[12/17 17:52:43    707s] (I)      Method to set GCell size                           : row
[12/17 17:52:43    707s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:52:43    707s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:52:43    707s] (I)      ============== Pin Summary ==============
[12/17 17:52:43    707s] (I)      +-------+--------+---------+------------+
[12/17 17:52:43    707s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:52:43    707s] (I)      +-------+--------+---------+------------+
[12/17 17:52:43    707s] (I)      |     1 |  38204 |   99.11 |        Pin |
[12/17 17:52:43    707s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:52:43    707s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:52:43    707s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:52:43    707s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:52:43    707s] (I)      +-------+--------+---------+------------+
[12/17 17:52:43    707s] (I)      Use row-based GCell size
[12/17 17:52:43    707s] (I)      Use row-based GCell align
[12/17 17:52:43    707s] (I)      layer 0 area = 83000
[12/17 17:52:43    707s] (I)      layer 1 area = 67600
[12/17 17:52:43    707s] (I)      layer 2 area = 240000
[12/17 17:52:43    707s] (I)      layer 3 area = 240000
[12/17 17:52:43    707s] (I)      layer 4 area = 4000000
[12/17 17:52:43    707s] (I)      GCell unit size   : 6660
[12/17 17:52:43    707s] (I)      GCell multiplier  : 1
[12/17 17:52:43    707s] (I)      GCell row height  : 6660
[12/17 17:52:43    707s] (I)      Actual row height : 6660
[12/17 17:52:43    707s] (I)      GCell align ref   : 480640 480670
[12/17 17:52:43    707s] [NR-eGR] Track table information for default rule: 
[12/17 17:52:43    707s] [NR-eGR] met1 has single uniform track structure
[12/17 17:52:43    707s] [NR-eGR] met2 has single uniform track structure
[12/17 17:52:43    707s] [NR-eGR] met3 has single uniform track structure
[12/17 17:52:43    707s] [NR-eGR] met4 has single uniform track structure
[12/17 17:52:43    707s] [NR-eGR] met5 has single uniform track structure
[12/17 17:52:43    707s] (I)      ============== Default via ===============
[12/17 17:52:43    707s] (I)      +---+------------------+-----------------+
[12/17 17:52:43    707s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/17 17:52:43    707s] (I)      +---+------------------+-----------------+
[12/17 17:52:43    707s] (I)      | 1 |    7  M1M2_PR_R  |    6  M1M2_PR   |
[12/17 17:52:43    707s] (I)      | 2 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[12/17 17:52:43    707s] (I)      | 3 |   16  M3M4_PR    |   16  M3M4_PR   |
[12/17 17:52:43    707s] (I)      | 4 |   21  M4M5_PR    |   21  M4M5_PR   |
[12/17 17:52:43    707s] (I)      +---+------------------+-----------------+
[12/17 17:52:43    707s] [NR-eGR] Read 4859 PG shapes
[12/17 17:52:43    707s] [NR-eGR] Read 0 clock shapes
[12/17 17:52:43    707s] [NR-eGR] Read 0 other shapes
[12/17 17:52:43    707s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:52:43    707s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:52:43    707s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:52:43    707s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:52:43    707s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:52:43    707s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:52:43    707s] [NR-eGR] #Other Blockages    : 0
[12/17 17:52:43    707s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:52:43    707s] (I)      Custom ignore net properties:
[12/17 17:52:43    707s] (I)      1 : NotLegal
[12/17 17:52:43    707s] (I)      Default ignore net properties:
[12/17 17:52:43    707s] (I)      1 : Special
[12/17 17:52:43    707s] (I)      2 : Analog
[12/17 17:52:43    707s] (I)      3 : Fixed
[12/17 17:52:43    707s] (I)      4 : Skipped
[12/17 17:52:43    707s] (I)      5 : MixedSignal
[12/17 17:52:43    707s] (I)      Prerouted net properties:
[12/17 17:52:43    707s] (I)      1 : NotLegal
[12/17 17:52:43    707s] (I)      2 : Special
[12/17 17:52:43    707s] (I)      3 : Analog
[12/17 17:52:43    707s] (I)      4 : Fixed
[12/17 17:52:43    707s] (I)      5 : Skipped
[12/17 17:52:43    707s] (I)      6 : MixedSignal
[12/17 17:52:43    707s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:52:43    707s] [NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 2219
[12/17 17:52:43    707s] [NR-eGR] Read 12385 nets ( ignored 2 )
[12/17 17:52:43    707s] (I)        Front-side 12385 ( ignored 2 )
[12/17 17:52:43    707s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:52:43    707s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:52:43    707s] (I)      early_global_route_priority property id does not exist.
[12/17 17:52:43    707s] (I)      Read Num Blocks=50645  Num Prerouted Wires=2219  Num CS=0
[12/17 17:52:43    707s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 1611
[12/17 17:52:43    707s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 495
[12/17 17:52:43    707s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 97
[12/17 17:52:43    707s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 16
[12/17 17:52:43    707s] (I)      Number of ignored nets                =      2
[12/17 17:52:43    707s] (I)      Number of connected nets              =      0
[12/17 17:52:43    707s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/17 17:52:43    707s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:52:43    707s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:52:43    707s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:52:43    707s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:52:43    707s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:52:43    707s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:52:43    707s] (I)      Ndr track 0 does not exist
[12/17 17:52:43    707s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:52:43    707s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:52:43    707s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:52:43    707s] (I)      Site width          :   110  (dbu)
[12/17 17:52:43    707s] (I)      Row height          :  6660  (dbu)
[12/17 17:52:43    707s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:52:43    707s] (I)      GCell width         :  6660  (dbu)
[12/17 17:52:43    707s] (I)      GCell height        :  6660  (dbu)
[12/17 17:52:43    707s] (I)      Grid                :   240   235     5
[12/17 17:52:43    707s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:52:43    707s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:52:43    707s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:52:43    707s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:52:43    707s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:52:43    707s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:52:43    707s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:52:43    707s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:52:43    707s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:52:43    707s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:52:43    707s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:52:43    707s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:52:43    707s] (I)      --------------------------------------------------------
[12/17 17:52:43    707s] 
[12/17 17:52:43    707s] [NR-eGR] ============ Routing rule table ============
[12/17 17:52:43    707s] [NR-eGR] Rule id: 0  Nets: 12351
[12/17 17:52:43    707s] [NR-eGR] ========================================
[12/17 17:52:43    707s] [NR-eGR] 
[12/17 17:52:43    707s] (I)      ======== NDR :  =========
[12/17 17:52:43    707s] (I)      +--------------+--------+
[12/17 17:52:43    707s] (I)      |           ID |      0 |
[12/17 17:52:43    707s] (I)      |         Name |        |
[12/17 17:52:43    707s] (I)      |      Default |    yes |
[12/17 17:52:43    707s] (I)      |  Clk Special |     no |
[12/17 17:52:43    707s] (I)      | Hard spacing |     no |
[12/17 17:52:43    707s] (I)      |    NDR track | (none) |
[12/17 17:52:43    707s] (I)      |      NDR via | (none) |
[12/17 17:52:43    707s] (I)      |  Extra space |      0 |
[12/17 17:52:43    707s] (I)      |      Shields |      0 |
[12/17 17:52:43    707s] (I)      |   Demand (H) |      1 |
[12/17 17:52:43    707s] (I)      |   Demand (V) |      1 |
[12/17 17:52:43    707s] (I)      |        #Nets |  12351 |
[12/17 17:52:43    707s] (I)      +--------------+--------+
[12/17 17:52:43    707s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:43    707s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:43    707s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:43    707s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:52:43    707s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:52:43    707s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:52:43    707s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:52:43    707s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:43    707s] (I)      ======== NDR :  =========
[12/17 17:52:43    707s] (I)      +--------------+--------+
[12/17 17:52:43    707s] (I)      |           ID |      1 |
[12/17 17:52:43    707s] (I)      |         Name |        |
[12/17 17:52:43    707s] (I)      |      Default |     no |
[12/17 17:52:43    707s] (I)      |  Clk Special |     no |
[12/17 17:52:43    707s] (I)      | Hard spacing |     no |
[12/17 17:52:43    707s] (I)      |    NDR track | (none) |
[12/17 17:52:43    707s] (I)      |      NDR via | (none) |
[12/17 17:52:43    707s] (I)      |  Extra space |      1 |
[12/17 17:52:43    707s] (I)      |      Shields |      0 |
[12/17 17:52:43    707s] (I)      |   Demand (H) |      2 |
[12/17 17:52:43    707s] (I)      |   Demand (V) |      2 |
[12/17 17:52:43    707s] (I)      |        #Nets |      0 |
[12/17 17:52:43    707s] (I)      +--------------+--------+
[12/17 17:52:43    707s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:43    707s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:52:43    707s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:43    707s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:52:43    707s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:43    707s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:52:43    707s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:52:43    707s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:52:43    707s] (I)      =============== Blocked Tracks ===============
[12/17 17:52:43    707s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:43    707s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:52:43    707s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:43    707s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:52:43    707s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:52:43    707s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:52:43    707s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:52:43    707s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:52:43    707s] (I)      +-------+---------+----------+---------------+
[12/17 17:52:43    707s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 5.56 MB )
[12/17 17:52:43    707s] (I)      Delete wires for 12351 nets (async)
[12/17 17:52:43    707s] (I)      Reset routing kernel
[12/17 17:52:43    707s] (I)      Started Global Routing ( Curr Mem: 5.56 MB )
[12/17 17:52:43    707s] (I)      totalPins=35523  totalGlobalPin=28850 (81.21%)
[12/17 17:52:43    707s] (I)      ================= Net Group Info =================
[12/17 17:52:43    707s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:43    707s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:52:43    707s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:43    707s] (I)      |  1 |          12351 |      met2(2) |   met5(5) |
[12/17 17:52:43    707s] (I)      +----+----------------+--------------+-----------+
[12/17 17:52:43    707s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:52:43    707s] (I)      total 2D Demand : 6552 = (1320 H, 5232 V)
[12/17 17:52:43    707s] (I)      Adjusted 0 GCells for pin access
[12/17 17:52:43    707s] [NR-eGR] Layer group 1: route 12351 net(s) in layer range [2, 5]
[12/17 17:52:43    707s] (I)      
[12/17 17:52:43    707s] (I)      ============  Phase 1a Route ============
[12/17 17:52:43    707s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 74
[12/17 17:52:43    707s] (I)      Usage: 57683 = (29537 H, 28146 V) = (8.54% H, 4.29% V) = (1.967e+05um H, 1.875e+05um V)
[12/17 17:52:43    707s] (I)      
[12/17 17:52:43    707s] (I)      ============  Phase 1b Route ============
[12/17 17:52:43    707s] (I)      Usage: 57723 = (29548 H, 28175 V) = (8.54% H, 4.29% V) = (1.968e+05um H, 1.876e+05um V)
[12/17 17:52:43    707s] (I)      Overflow of layer group 1: 0.93% H + 0.02% V. EstWL: 3.844352e+05um
[12/17 17:52:43    707s] (I)      Congestion metric : 2.52%H 0.05%V, 2.57%HV
[12/17 17:52:43    707s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:52:43    707s] (I)      
[12/17 17:52:43    707s] (I)      ============  Phase 1c Route ============
[12/17 17:52:43    707s] (I)      Level2 Grid: 48 x 47
[12/17 17:52:43    708s] (I)      Usage: 58050 = (29658 H, 28392 V) = (8.57% H, 4.33% V) = (1.975e+05um H, 1.891e+05um V)
[12/17 17:52:43    708s] (I)      
[12/17 17:52:43    708s] (I)      ============  Phase 1d Route ============
[12/17 17:52:43    708s] (I)      Usage: 58060 = (29662 H, 28398 V) = (8.57% H, 4.33% V) = (1.975e+05um H, 1.891e+05um V)
[12/17 17:52:43    708s] (I)      
[12/17 17:52:43    708s] (I)      ============  Phase 1e Route ============
[12/17 17:52:43    708s] (I)      Usage: 58081 = (29668 H, 28413 V) = (8.57% H, 4.33% V) = (1.976e+05um H, 1.892e+05um V)
[12/17 17:52:43    708s] [NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 0.01% V. EstWL: 3.868195e+05um
[12/17 17:52:43    708s] (I)      
[12/17 17:52:43    708s] (I)      ============  Phase 1l Route ============
[12/17 17:52:43    708s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:52:43    708s] (I)      Layer  2:     396950     30322        12      354853      424367    (45.54%) 
[12/17 17:52:43    708s] (I)      Layer  3:     302243     58331      1355      293979      319232    (47.94%) 
[12/17 17:52:43    708s] (I)      Layer  4:     258972     14398       161      309598      298574    (50.91%) 
[12/17 17:52:43    708s] (I)      Layer  5:      42838      5146       110       56808       45394    (55.58%) 
[12/17 17:52:43    708s] (I)      Total:       1001003    108197      1638     1015236     1087564    (48.28%) 
[12/17 17:52:43    708s] (I)      
[12/17 17:52:43    708s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:52:43    708s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/17 17:52:43    708s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:52:43    708s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/17 17:52:43    708s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:52:43    708s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:52:43    708s] [NR-eGR]    met3 ( 3)       553( 1.89%)       141( 0.48%)        25( 0.09%)         3( 0.01%)   ( 2.47%) 
[12/17 17:52:43    708s] [NR-eGR]    met4 ( 4)       151( 0.55%)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.55%) 
[12/17 17:52:43    708s] [NR-eGR]    met5 ( 5)       108( 0.43%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.43%) 
[12/17 17:52:43    708s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s] [NR-eGR]        Total       824( 0.73%)       143( 0.13%)        25( 0.02%)         3( 0.00%)   ( 0.89%) 
[12/17 17:52:43    708s] [NR-eGR] 
[12/17 17:52:43    708s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.10 sec, Curr Mem: 5.57 MB )
[12/17 17:52:43    708s] (I)      Updating congestion map
[12/17 17:52:43    708s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:52:43    708s] [NR-eGR] Overflow after Early Global Route 1.52% H + 0.00% V
[12/17 17:52:43    708s] (I)      Running track assignment and export wires
[12/17 17:52:43    708s] (I)      ============= Track Assignment ============
[12/17 17:52:43    708s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.57 MB )
[12/17 17:52:43    708s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:52:43    708s] (I)      Run Multi-thread track assignment
[12/17 17:52:43    708s] (I)      Finished Track Assignment (8T) ( CPU: 0.15 sec, Real: 0.03 sec, Curr Mem: 5.58 MB )
[12/17 17:52:43    708s] (I)      Started Export ( Curr Mem: 5.58 MB )
[12/17 17:52:43    708s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:52:43    708s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/17 17:52:43    708s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:43    708s] [NR-eGR]               Length (um)   Vias 
[12/17 17:52:43    708s] [NR-eGR] ---------------------------------
[12/17 17:52:43    708s] [NR-eGR]  met1  (1H)          2529  36460 
[12/17 17:52:43    708s] [NR-eGR]  met2  (2V)        174322  45020 
[12/17 17:52:43    708s] [NR-eGR]  met3  (3H)        180853   5757 
[12/17 17:52:43    708s] [NR-eGR]  met4  (4V)         47333   4638 
[12/17 17:52:43    708s] [NR-eGR]  met5  (5H)         30324      0 
[12/17 17:52:43    708s] [NR-eGR] ---------------------------------
[12/17 17:52:43    708s] [NR-eGR]        Total       435361  91875 
[12/17 17:52:43    708s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:43    708s] [NR-eGR] Total half perimeter of net bounding box: 307427um
[12/17 17:52:43    708s] [NR-eGR] Total length: 435361um, number of vias: 91875
[12/17 17:52:43    708s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:52:43    708s] (I)      == Layer wire length by net rule ==
[12/17 17:52:43    708s] (I)                     Default 
[12/17 17:52:43    708s] (I)      -----------------------
[12/17 17:52:43    708s] (I)       met1  (1H)     2529um 
[12/17 17:52:43    708s] (I)       met2  (2V)   174322um 
[12/17 17:52:43    708s] (I)       met3  (3H)   180853um 
[12/17 17:52:43    708s] (I)       met4  (4V)    47333um 
[12/17 17:52:43    708s] (I)       met5  (5H)    30324um 
[12/17 17:52:43    708s] (I)      -----------------------
[12/17 17:52:43    708s] (I)             Total  435361um 
[12/17 17:52:43    708s] (I)      == Layer via count by net rule ==
[12/17 17:52:43    708s] (I)                    Default 
[12/17 17:52:43    708s] (I)      ----------------------
[12/17 17:52:43    708s] (I)       met1  (1H)     36460 
[12/17 17:52:43    708s] (I)       met2  (2V)     45020 
[12/17 17:52:43    708s] (I)       met3  (3H)      5757 
[12/17 17:52:43    708s] (I)       met4  (4V)      4638 
[12/17 17:52:43    708s] (I)       met5  (5H)         0 
[12/17 17:52:43    708s] (I)      ----------------------
[12/17 17:52:43    708s] (I)             Total    91875 
[12/17 17:52:43    708s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.05 sec, Curr Mem: 5.57 MB )
[12/17 17:52:43    708s] eee: RC Grid Memory freed=37500
[12/17 17:52:43    708s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.27 sec, Curr Mem: 5.57 MB )
[12/17 17:52:43    708s] (I)      ======================================== Runtime Summary =========================================
[12/17 17:52:43    708s] (I)       Step                                               %       Start      Finish      Real       CPU 
[12/17 17:52:43    708s] (I)      --------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s] (I)       Early Global Route kernel                    100.00%  100.68 sec  100.95 sec  0.27 sec  0.61 sec 
[12/17 17:52:43    708s] (I)       +-Import and model                            29.21%  100.68 sec  100.76 sec  0.08 sec  0.09 sec 
[12/17 17:52:43    708s] (I)       | +-Create place DB                           11.86%  100.68 sec  100.72 sec  0.03 sec  0.03 sec 
[12/17 17:52:43    708s] (I)       | | +-Import place data                       11.80%  100.68 sec  100.72 sec  0.03 sec  0.03 sec 
[12/17 17:52:43    708s] (I)       | | | +-Read instances and placement           3.18%  100.68 sec  100.69 sec  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)       | | | +-Read nets                              8.28%  100.69 sec  100.71 sec  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | +-Create route DB                           14.33%  100.72 sec  100.75 sec  0.04 sec  0.05 sec 
[12/17 17:52:43    708s] (I)       | | +-Import route data (8T)                  14.17%  100.72 sec  100.75 sec  0.04 sec  0.05 sec 
[12/17 17:52:43    708s] (I)       | | | +-Read blockages ( Layer 2-5 )           3.59%  100.72 sec  100.73 sec  0.01 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read routing blockages               0.00%  100.72 sec  100.72 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read instance blockages              1.83%  100.72 sec  100.72 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read PG blockages                    1.27%  100.72 sec  100.73 sec  0.00 sec  0.01 sec 
[12/17 17:52:43    708s] (I)       | | | | | +-Allocate memory for PG via list    0.06%  100.72 sec  100.72 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read clock blockages                 0.01%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read other blockages                 0.01%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read halo blockages                  0.02%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Read boundary cut boxes              0.00%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Read blackboxes                        0.00%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Read prerouted                         1.36%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Read nets                              0.87%  100.73 sec  100.73 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Set up via pillars                     0.02%  100.74 sec  100.74 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Initialize 3D grid graph               0.25%  100.74 sec  100.74 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Model blockage capacity                6.17%  100.74 sec  100.75 sec  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Initialize 3D capacity               5.85%  100.74 sec  100.75 sec  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | +-Read aux data                              0.00%  100.75 sec  100.75 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | +-Others data preparation                    0.00%  100.75 sec  100.75 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | +-Create route kernel                        2.18%  100.75 sec  100.76 sec  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)       +-Global Routing                              36.07%  100.76 sec  100.86 sec  0.10 sec  0.22 sec 
[12/17 17:52:43    708s] (I)       | +-Initialization                             1.06%  100.76 sec  100.77 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | +-Net group 1                               33.35%  100.77 sec  100.85 sec  0.09 sec  0.21 sec 
[12/17 17:52:43    708s] (I)       | | +-Generate topology (8T)                   1.95%  100.77 sec  100.77 sec  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)       | | +-Phase 1a                                 6.94%  100.78 sec  100.79 sec  0.02 sec  0.04 sec 
[12/17 17:52:43    708s] (I)       | | | +-Pattern routing (8T)                   4.77%  100.78 sec  100.79 sec  0.01 sec  0.04 sec 
[12/17 17:52:43    708s] (I)       | | | +-Pattern Routing Avoiding Blockages     1.03%  100.79 sec  100.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Add via demand to 2D                   0.78%  100.79 sec  100.79 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | +-Phase 1b                                 5.15%  100.79 sec  100.81 sec  0.01 sec  0.03 sec 
[12/17 17:52:43    708s] (I)       | | | +-Monotonic routing (8T)                 3.15%  100.80 sec  100.80 sec  0.01 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | | +-Phase 1c                                 1.71%  100.81 sec  100.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Two level Routing                      1.64%  100.81 sec  100.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Two Level Routing (Regular)          1.02%  100.81 sec  100.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Two Level Routing (Strong)           0.37%  100.81 sec  100.81 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | +-Phase 1d                                 2.25%  100.81 sec  100.82 sec  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)       | | | +-Detoured routing (8T)                  2.16%  100.81 sec  100.82 sec  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)       | | +-Phase 1e                                 0.67%  100.82 sec  100.82 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | +-Route legalization                     0.53%  100.82 sec  100.82 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | | | +-Legalize Blockage Violations         0.47%  100.82 sec  100.82 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | | +-Phase 1l                                12.23%  100.82 sec  100.85 sec  0.03 sec  0.10 sec 
[12/17 17:52:43    708s] (I)       | | | +-Layer assignment (8T)                 11.46%  100.82 sec  100.85 sec  0.03 sec  0.10 sec 
[12/17 17:52:43    708s] (I)       +-Export cong map                              1.84%  100.86 sec  100.86 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | +-Export 2D cong map                         0.23%  100.86 sec  100.86 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       +-Extract Global 3D Wires                      0.94%  100.86 sec  100.87 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       +-Track Assignment (8T)                       10.62%  100.87 sec  100.89 sec  0.03 sec  0.15 sec 
[12/17 17:52:43    708s] (I)       | +-Initialization                             0.36%  100.87 sec  100.87 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       | +-Track Assignment Kernel                    9.77%  100.87 sec  100.89 sec  0.03 sec  0.15 sec 
[12/17 17:52:43    708s] (I)       | +-Free Memory                                0.01%  100.89 sec  100.89 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       +-Export                                      19.69%  100.90 sec  100.95 sec  0.05 sec  0.14 sec 
[12/17 17:52:43    708s] (I)       | +-Export DB wires                            9.51%  100.90 sec  100.92 sec  0.03 sec  0.09 sec 
[12/17 17:52:43    708s] (I)       | | +-Export all nets (8T)                     7.51%  100.90 sec  100.92 sec  0.02 sec  0.07 sec 
[12/17 17:52:43    708s] (I)       | | +-Set wire vias (8T)                       1.32%  100.92 sec  100.92 sec  0.00 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | +-Report wirelength                          7.90%  100.92 sec  100.94 sec  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)       | +-Update net boxes                           1.91%  100.94 sec  100.95 sec  0.01 sec  0.03 sec 
[12/17 17:52:43    708s] (I)       | +-Update timing                              0.00%  100.95 sec  100.95 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)       +-Postprocess design                           0.09%  100.95 sec  100.95 sec  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)      ======================= Summary by functions ========================
[12/17 17:52:43    708s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:52:43    708s] (I)      ---------------------------------------------------------------------
[12/17 17:52:43    708s] (I)        0  Early Global Route kernel           100.00%  0.27 sec  0.61 sec 
[12/17 17:52:43    708s] (I)        1  Global Routing                       36.07%  0.10 sec  0.22 sec 
[12/17 17:52:43    708s] (I)        1  Import and model                     29.21%  0.08 sec  0.09 sec 
[12/17 17:52:43    708s] (I)        1  Export                               19.69%  0.05 sec  0.14 sec 
[12/17 17:52:43    708s] (I)        1  Track Assignment (8T)                10.62%  0.03 sec  0.15 sec 
[12/17 17:52:43    708s] (I)        1  Export cong map                       1.84%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        1  Extract Global 3D Wires               0.94%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        1  Postprocess design                    0.09%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        2  Net group 1                          33.35%  0.09 sec  0.21 sec 
[12/17 17:52:43    708s] (I)        2  Create route DB                      14.33%  0.04 sec  0.05 sec 
[12/17 17:52:43    708s] (I)        2  Create place DB                      11.86%  0.03 sec  0.03 sec 
[12/17 17:52:43    708s] (I)        2  Track Assignment Kernel               9.77%  0.03 sec  0.15 sec 
[12/17 17:52:43    708s] (I)        2  Export DB wires                       9.51%  0.03 sec  0.09 sec 
[12/17 17:52:43    708s] (I)        2  Report wirelength                     7.90%  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        2  Create route kernel                   2.18%  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)        2  Update net boxes                      1.91%  0.01 sec  0.03 sec 
[12/17 17:52:43    708s] (I)        2  Initialization                        1.42%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        2  Export 2D cong map                    0.23%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        2  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        3  Import route data (8T)               14.17%  0.04 sec  0.05 sec 
[12/17 17:52:43    708s] (I)        3  Phase 1l                             12.23%  0.03 sec  0.10 sec 
[12/17 17:52:43    708s] (I)        3  Import place data                    11.80%  0.03 sec  0.03 sec 
[12/17 17:52:43    708s] (I)        3  Export all nets (8T)                  7.51%  0.02 sec  0.07 sec 
[12/17 17:52:43    708s] (I)        3  Phase 1a                              6.94%  0.02 sec  0.04 sec 
[12/17 17:52:43    708s] (I)        3  Phase 1b                              5.15%  0.01 sec  0.03 sec 
[12/17 17:52:43    708s] (I)        3  Phase 1d                              2.25%  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)        3  Generate topology (8T)                1.95%  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)        3  Phase 1c                              1.71%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        3  Set wire vias (8T)                    1.32%  0.00 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        3  Phase 1e                              0.67%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Layer assignment (8T)                11.46%  0.03 sec  0.10 sec 
[12/17 17:52:43    708s] (I)        4  Read nets                             9.15%  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        4  Model blockage capacity               6.17%  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        4  Pattern routing (8T)                  4.77%  0.01 sec  0.04 sec 
[12/17 17:52:43    708s] (I)        4  Read blockages ( Layer 2-5 )          3.59%  0.01 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        4  Read instances and placement          3.18%  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)        4  Monotonic routing (8T)                3.15%  0.01 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        4  Detoured routing (8T)                 2.16%  0.01 sec  0.01 sec 
[12/17 17:52:43    708s] (I)        4  Two level Routing                     1.64%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Read prerouted                        1.36%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Pattern Routing Avoiding Blockages    1.03%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Add via demand to 2D                  0.78%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Route legalization                    0.53%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Initialize 3D grid graph              0.25%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Initialize 3D capacity                5.85%  0.02 sec  0.02 sec 
[12/17 17:52:43    708s] (I)        5  Read instance blockages               1.83%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Read PG blockages                     1.27%  0.00 sec  0.01 sec 
[12/17 17:52:43    708s] (I)        5  Two Level Routing (Regular)           1.02%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Legalize Blockage Violations          0.47%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Two Level Routing (Strong)            0.37%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] (I)        6  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[12/17 17:52:43    708s] Running post-eGR process
[12/17 17:52:43    708s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:00.3)
[12/17 17:52:43    708s]     Routing using NR in eGR->NR Step done.
[12/17 17:52:43    708s] Net route status summary:
[12/17 17:52:43    708s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:43    708s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:43    708s] 
[12/17 17:52:43    708s] CCOPT: Done with clock implementation routing.
[12/17 17:52:43    708s] 
[12/17 17:52:43    708s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.0 real=0:00:03.1)
[12/17 17:52:43    708s]   Clock implementation routing done.
[12/17 17:52:43    708s]   Leaving CCOpt scope - extractRC...
[12/17 17:52:43    708s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/17 17:52:43    708s] Extraction called for design 'fpga_top' of instances=12321 and nets=15082 using extraction engine 'preRoute' .
[12/17 17:52:43    708s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:52:43    708s] RC Extraction called in multi-corner(1) mode.
[12/17 17:52:43    708s] RCMode: PreRoute
[12/17 17:52:43    708s]       RC Corner Indexes            0   
[12/17 17:52:43    708s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:52:43    708s] Resistance Scaling Factor    : 1.00000 
[12/17 17:52:43    708s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:52:43    708s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:52:43    708s] Shrink Factor                : 1.00000
[12/17 17:52:43    708s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:52:43    708s] Using Quantus QRC technology file ...
[12/17 17:52:43    708s] eee: Trim Metal Layers: { }
[12/17 17:52:43    708s] eee: RC Grid Memory allocated=37500
[12/17 17:52:43    708s] eee: LayerId=1 widthSet size=1
[12/17 17:52:43    708s] eee: LayerId=2 widthSet size=1
[12/17 17:52:43    708s] eee: LayerId=3 widthSet size=1
[12/17 17:52:43    708s] eee: LayerId=4 widthSet size=1
[12/17 17:52:43    708s] eee: LayerId=5 widthSet size=1
[12/17 17:52:43    708s] eee: Total RC Grid memory=37500
[12/17 17:52:43    708s] Updating RC grid for preRoute extraction ...
[12/17 17:52:43    708s] eee: Metal Layers Info:
[12/17 17:52:43    708s] eee: L: met1 met2 met3 met4 met5
[12/17 17:52:43    708s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:43    708s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:52:43    708s] eee: pegSigSF=1.070000
[12/17 17:52:43    708s] Initializing multi-corner resistance tables ...
[12/17 17:52:43    708s] eee: l=1 avDens=0.048237 usedTrk=951.422373 availTrk=19723.961112 sigTrk=951.422373
[12/17 17:52:43    708s] eee: l=2 avDens=0.083571 usedTrk=2617.447137 availTrk=31320.104243 sigTrk=2617.447137
[12/17 17:52:43    708s] eee: l=3 avDens=0.136946 usedTrk=2723.207504 availTrk=19885.234719 sigTrk=2723.207504
[12/17 17:52:43    708s] eee: l=4 avDens=0.061994 usedTrk=1125.102959 availTrk=18148.512494 sigTrk=1125.102959
[12/17 17:52:43    708s] eee: l=5 avDens=0.183562 usedTrk=708.335705 availTrk=3858.829379 sigTrk=708.335705
[12/17 17:52:43    708s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:43    708s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:52:43    708s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.350094 uaWl=1.000000 uaWlH=0.182000 aWlH=0.000000 lMod=0 pMax=0.850200 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:52:43    708s] eee: NetCapCache creation started. (Current Mem: 5909.832M) 
[12/17 17:52:43    708s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5909.832M) 
[12/17 17:52:43    708s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5909.832M)
[12/17 17:52:43    708s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/17 17:52:43    708s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/17 17:52:43    708s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:43    708s] End AAE Lib Interpolated Model. (MEM=5909.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:43    708s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]   Clock DAG hash after routing clock trees: 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]   CTS services accumulated run-time stats after routing clock trees:
[12/17 17:52:43    708s]     delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]     steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]   Clock DAG stats after routing clock trees:
[12/17 17:52:43    708s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:43    708s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:43    708s]     misc counts      : r=2, pp=0, mci=0
[12/17 17:52:43    708s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:43    708s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:43    708s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:43    708s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:43    708s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]   Clock DAG net violations after routing clock trees:
[12/17 17:52:43    708s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:43    708s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/17 17:52:43    708s]     Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:43    708s]   Primary reporting skew groups after routing clock trees:
[12/17 17:52:43    708s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]   Skew group summary after routing clock trees:
[12/17 17:52:43    708s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]   CCOpt::Phase::Routing done. (took cpu=0:00:08.2 real=0:00:03.3)
[12/17 17:52:43    708s]   CCOpt::Phase::PostConditioning...
[12/17 17:52:43    708s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:43    708s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 17:52:43    708s] OPERPROF: Starting DPlace-Init at level 1, MEM:6006.1M, EPOCH TIME: 1734454363.508382
[12/17 17:52:43    708s] Processing tracks to init pin-track alignment.
[12/17 17:52:43    708s] z: 2, totalTracks: 1
[12/17 17:52:43    708s] z: 4, totalTracks: 1
[12/17 17:52:43    708s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:43    708s] Cell fpga_top LLGs are deleted
[12/17 17:52:43    708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    708s] # Building fpga_top llgBox search-tree.
[12/17 17:52:43    708s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6006.1M, EPOCH TIME: 1734454363.513887
[12/17 17:52:43    708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:43    708s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6006.1M, EPOCH TIME: 1734454363.514187
[12/17 17:52:43    708s] Max number of tech site patterns supported in site array is 256.
[12/17 17:52:43    708s] Core basic site is 18T
[12/17 17:52:43    708s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:52:43    708s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:52:43    708s] Fast DP-INIT is on for default
[12/17 17:52:43    708s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:52:43    708s] Atter site array init, number of instance map data is 0.
[12/17 17:52:43    708s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.009, MEM:6006.1M, EPOCH TIME: 1734454363.523075
[12/17 17:52:43    708s] 
[12/17 17:52:43    708s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:43    708s] OPERPROF:     Starting CMU at level 3, MEM:6006.1M, EPOCH TIME: 1734454363.527451
[12/17 17:52:43    708s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:6006.1M, EPOCH TIME: 1734454363.528170
[12/17 17:52:43    708s] 
[12/17 17:52:43    708s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:43    708s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.022, REAL:0.015, MEM:6006.1M, EPOCH TIME: 1734454363.529202
[12/17 17:52:43    708s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6006.1M, EPOCH TIME: 1734454363.529250
[12/17 17:52:43    708s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6006.1M, EPOCH TIME: 1734454363.529380
[12/17 17:52:43    708s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6006.1MB).
[12/17 17:52:43    708s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.022, MEM:6006.1M, EPOCH TIME: 1734454363.530475
[12/17 17:52:43    708s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]   Removing CTS place status from clock tree and sinks.
[12/17 17:52:43    708s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 17:52:43    708s]   Legalizer reserving space for clock trees
[12/17 17:52:43    708s]   PostConditioning...
[12/17 17:52:43    708s]     PostConditioning active optimizations:
[12/17 17:52:43    708s]      - DRV fixing with initial upsizing, sizing and buffering
[12/17 17:52:43    708s]      - Skew fixing with sizing
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     Currently running CTS, using active skew data
[12/17 17:52:43    708s]     ProEngine running partially connected to DB
[12/17 17:52:43    708s]     Reset bufferability constraints...
[12/17 17:52:43    708s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/17 17:52:43    708s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]     PostConditioning Upsizing To Fix DRVs...
[12/17 17:52:43    708s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]         steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:43    708s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Statistics: Fix DRVs (initial upsizing):
[12/17 17:52:43    708s]       ========================================
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Cell changes by Net Type:
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       top                0            0           0            0                    0                0
[12/17 17:52:43    708s]       trunk              0            0           0            0                    0                0
[12/17 17:52:43    708s]       leaf               0            0           0            0                    0                0
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       Total              0            0           0            0                    0                0
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 17:52:43    708s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]         steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:43    708s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:43    708s]         misc counts      : r=2, pp=0, mci=0
[12/17 17:52:43    708s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:43    708s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:43    708s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:43    708s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:43    708s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:43    708s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:43    708s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:43    708s]             min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]             max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/17 17:52:43    708s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:43    708s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:43    708s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:43    708s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]     Recomputing CTS skew targets...
[12/17 17:52:43    708s]     Resolving skew group constraints...
[12/17 17:52:43    708s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 17:52:43    708s]     Resolving skew group constraints done.
[12/17 17:52:43    708s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]     PostConditioning Fixing DRVs...
[12/17 17:52:43    708s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]         steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:43    708s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Statistics: Fix DRVs (cell sizing):
[12/17 17:52:43    708s]       ===================================
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Cell changes by Net Type:
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       top                0            0           0            0                    0                0
[12/17 17:52:43    708s]       trunk              0            0           0            0                    0                0
[12/17 17:52:43    708s]       leaf               0            0           0            0                    0                0
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       Total              0            0           0            0                    0                0
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 17:52:43    708s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]         steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:43    708s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:43    708s]         misc counts      : r=2, pp=0, mci=0
[12/17 17:52:43    708s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:43    708s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:43    708s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:43    708s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:43    708s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:43    708s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:43    708s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:43    708s]             min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]             max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/17 17:52:43    708s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:43    708s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.222]
[12/17 17:52:43    708s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:43    708s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]     Buffering to fix DRVs...
[12/17 17:52:43    708s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/17 17:52:43    708s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 17:52:43    708s]     Inserted 0 buffers and inverters.
[12/17 17:52:43    708s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/17 17:52:43    708s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/17 17:52:43    708s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/17 17:52:43    708s]       delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]       steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/17 17:52:43    708s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:43    708s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:43    708s]       misc counts      : r=2, pp=0, mci=0
[12/17 17:52:43    708s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:43    708s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:43    708s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:43    708s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:43    708s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/17 17:52:43    708s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:43    708s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/17 17:52:43    708s]       Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:43    708s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/17 17:52:43    708s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/17 17:52:43    708s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     Slew Diagnostics: After DRV fixing
[12/17 17:52:43    708s]     ==================================
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     Global Causes:
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     -----
[12/17 17:52:43    708s]     Cause
[12/17 17:52:43    708s]     -----
[12/17 17:52:43    708s]       (empty table)
[12/17 17:52:43    708s]     -----
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     Top 5 overslews:
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     ---------------------------------
[12/17 17:52:43    708s]     Overslew    Causes    Driving Pin
[12/17 17:52:43    708s]     ---------------------------------
[12/17 17:52:43    708s]       (empty table)
[12/17 17:52:43    708s]     ---------------------------------
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     -------------------
[12/17 17:52:43    708s]     Cause    Occurences
[12/17 17:52:43    708s]     -------------------
[12/17 17:52:43    708s]       (empty table)
[12/17 17:52:43    708s]     -------------------
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     -------------------
[12/17 17:52:43    708s]     Cause    Occurences
[12/17 17:52:43    708s]     -------------------
[12/17 17:52:43    708s]       (empty table)
[12/17 17:52:43    708s]     -------------------
[12/17 17:52:43    708s]     
[12/17 17:52:43    708s]     PostConditioning Fixing Skew by cell sizing...
[12/17 17:52:43    708s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]         steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]       Path optimization required 0 stage delay updates 
[12/17 17:52:43    708s]       Resized 0 clock insts to decrease delay.
[12/17 17:52:43    708s]       Fixing short paths with downsize only
[12/17 17:52:43    708s]       Path optimization required 0 stage delay updates 
[12/17 17:52:43    708s]       Resized 0 clock insts to increase delay.
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Statistics: Fix Skew (cell sizing):
[12/17 17:52:43    708s]       ===================================
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Cell changes by Net Type:
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       top                0            0           0            0                    0                0
[12/17 17:52:43    708s]       trunk              0            0           0            0                    0                0
[12/17 17:52:43    708s]       leaf               0            0           0            0                    0                0
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       Total              0            0           0            0                    0                0
[12/17 17:52:43    708s]       -------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 17:52:43    708s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 17:52:43    708s]       
[12/17 17:52:43    708s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         delay calculator: calls=1546, total_wall_time=0.037s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]         steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:43    708s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:43    708s]         misc counts      : r=2, pp=0, mci=0
[12/17 17:52:43    708s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:43    708s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:43    708s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:43    708s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:43    708s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:43    708s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:43    708s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]             min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]             max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/17 17:52:43    708s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 17:52:43    708s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]     Reconnecting optimized routes...
[12/17 17:52:43    708s]     Reset timing graph...
[12/17 17:52:43    708s] Ignoring AAE DB Resetting ...
[12/17 17:52:43    708s]     Reset timing graph done.
[12/17 17:52:43    708s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/17 17:52:43    708s]     Set dirty flag on 0 instances, 0 nets
[12/17 17:52:43    708s]   PostConditioning done.
[12/17 17:52:43    708s] Net route status summary:
[12/17 17:52:43    708s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:43    708s]   Non-clock: 15080 (unrouted=2729, trialRouted=12351, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 17:52:43    708s]   Update timing and DAG stats after post-conditioning...
[12/17 17:52:43    708s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 17:52:43    708s] End AAE Lib Interpolated Model. (MEM=6006.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:43    708s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s]   Clock DAG hash after post-conditioning: 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]   CTS services accumulated run-time stats after post-conditioning:
[12/17 17:52:43    708s]     delay calculator: calls=1548, total_wall_time=0.038s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]     steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]   Clock DAG stats after post-conditioning:
[12/17 17:52:43    708s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:43    708s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:43    708s]     misc counts      : r=2, pp=0, mci=0
[12/17 17:52:43    708s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:43    708s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:43    708s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:43    708s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:43    708s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:43    708s]   Clock DAG net violations after post-conditioning:
[12/17 17:52:43    708s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:43    708s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/17 17:52:43    708s]     Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:43    708s]   Primary reporting skew groups after post-conditioning:
[12/17 17:52:43    708s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:43    708s]   Skew group summary after post-conditioning:
[12/17 17:52:43    708s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:43    708s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/17 17:52:43    708s]   Setting CTS place status to fixed for clock tree and sinks.
[12/17 17:52:43    708s]   numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 17:52:43    708s]   Post-balance tidy up or trial balance steps...
[12/17 17:52:43    708s]   Clock DAG hash at end of CTS: 12649790731240892195 281256534138166629
[12/17 17:52:43    708s]   CTS services accumulated run-time stats at end of CTS:
[12/17 17:52:43    708s]     delay calculator: calls=1548, total_wall_time=0.038s, mean_wall_time=0.024ms
[12/17 17:52:43    708s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:43    708s]     steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG stats at end of CTS:
[12/17 17:52:43    708s]   ==============================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -------------------------------------------------------
[12/17 17:52:43    708s]   Cell type                 Count    Area     Capacitance
[12/17 17:52:43    708s]   -------------------------------------------------------
[12/17 17:52:43    708s]   Buffers                     0      0.000       0.000
[12/17 17:52:43    708s]   Inverters                   0      0.000       0.000
[12/17 17:52:43    708s]   Integrated Clock Gates      0      0.000       0.000
[12/17 17:52:43    708s]   Discrete Clock Gates        0      0.000       0.000
[12/17 17:52:43    708s]   Clock Logic                 0      0.000       0.000
[12/17 17:52:43    708s]   All                         0      0.000       0.000
[12/17 17:52:43    708s]   -------------------------------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG miscellaneous counts at end of CTS:
[12/17 17:52:43    708s]   =============================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   ------------------------------
[12/17 17:52:43    708s]   Type                     Count
[12/17 17:52:43    708s]   ------------------------------
[12/17 17:52:43    708s]   Roots                      2
[12/17 17:52:43    708s]   Preserved Ports            0
[12/17 17:52:43    708s]   Multiple Clock Inputs      0
[12/17 17:52:43    708s]   ------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG sink counts at end of CTS:
[12/17 17:52:43    708s]   ====================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -------------------------
[12/17 17:52:43    708s]   Sink type           Count
[12/17 17:52:43    708s]   -------------------------
[12/17 17:52:43    708s]   Regular             1478
[12/17 17:52:43    708s]   Enable Latch           0
[12/17 17:52:43    708s]   Load Capacitance       0
[12/17 17:52:43    708s]   Antenna Diode          0
[12/17 17:52:43    708s]   Node Sink              0
[12/17 17:52:43    708s]   Total               1478
[12/17 17:52:43    708s]   -------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG wire lengths at end of CTS:
[12/17 17:52:43    708s]   =====================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   --------------------
[12/17 17:52:43    708s]   Type     Wire Length
[12/17 17:52:43    708s]   --------------------
[12/17 17:52:43    708s]   Top         0.000
[12/17 17:52:43    708s]   Trunk       0.000
[12/17 17:52:43    708s]   Leaf        0.000
[12/17 17:52:43    708s]   Total       0.000
[12/17 17:52:43    708s]   --------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG hp wire lengths at end of CTS:
[12/17 17:52:43    708s]   ========================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -----------------------
[12/17 17:52:43    708s]   Type     hp Wire Length
[12/17 17:52:43    708s]   -----------------------
[12/17 17:52:43    708s]   Top          0.000
[12/17 17:52:43    708s]   Trunk        0.000
[12/17 17:52:43    708s]   Leaf         0.000
[12/17 17:52:43    708s]   Total        0.000
[12/17 17:52:43    708s]   -----------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG capacitances at end of CTS:
[12/17 17:52:43    708s]   =====================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   --------------------------------
[12/17 17:52:43    708s]   Type     Gate     Wire     Total
[12/17 17:52:43    708s]   --------------------------------
[12/17 17:52:43    708s]   Top      0.000    0.000    0.000
[12/17 17:52:43    708s]   Trunk    0.000    0.000    0.000
[12/17 17:52:43    708s]   Leaf     0.000    0.000    0.000
[12/17 17:52:43    708s]   Total    0.000    0.000    0.000
[12/17 17:52:43    708s]   --------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG sink capacitances at end of CTS:
[12/17 17:52:43    708s]   ==========================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -----------------------------------------------
[12/17 17:52:43    708s]   Total    Average    Std. Dev.    Min      Max
[12/17 17:52:43    708s]   -----------------------------------------------
[12/17 17:52:43    708s]   0.000     0.000       0.000      0.000    0.000
[12/17 17:52:43    708s]   -----------------------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG net violations at end of CTS:
[12/17 17:52:43    708s]   =======================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------
[12/17 17:52:43    708s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------
[12/17 17:52:43    708s]   Fanout      -        1       1358          0        1358    [1358]
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/17 17:52:43    708s]   ====================================================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/17 17:52:43    708s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   Leaf        0.172       2       0.000       0.000      0.000    0.000    {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}         -
[12/17 17:52:43    708s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Primary reporting skew groups summary at end of CTS:
[12/17 17:52:43    708s]   ====================================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.222         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Skew group summary at end of CTS:
[12/17 17:52:43    708s]   =================================
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   MAX_DELAY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.222         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/17 17:52:43    708s]   MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.222         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/17 17:52:43    708s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Found a total of 0 clock tree pins with a slew violation.
[12/17 17:52:43    708s]   
[12/17 17:52:43    708s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:43    708s] Synthesizing clock trees done.
[12/17 17:52:43    708s] Tidy Up And Update Timing...
[12/17 17:52:43    708s] External - Set all clocks to propagated mode...
[12/17 17:52:43    708s] Innovus updating I/O latencies
[12/17 17:52:44    709s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:52:44    709s] #################################################################################
[12/17 17:52:44    709s] # Design Stage: PreRoute
[12/17 17:52:44    709s] # Design Name: fpga_top
[12/17 17:52:44    709s] # Design Mode: 130nm
[12/17 17:52:44    709s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:52:44    709s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:52:44    709s] # Signoff Settings: SI Off 
[12/17 17:52:44    709s] #################################################################################
[12/17 17:52:44    710s] Topological Sorting (REAL = 0:00:00.0, MEM = 6048.3M, InitMEM = 6048.3M)
[12/17 17:52:44    710s] Start delay calculation (fullDC) (8 T). (MEM=6048.32)
[12/17 17:52:44    710s] End AAE Lib Interpolated Model. (MEM=6059.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:44    710s] Total number of fetched objects 14097
[12/17 17:52:44    711s] Total number of fetched objects 14097
[12/17 17:52:44    711s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:52:44    711s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:52:44    711s] End delay calculation. (MEM=6516.57 CPU=0:00:00.4 REAL=0:00:00.0)
[12/17 17:52:44    711s] End delay calculation (fullDC). (MEM=6516.57 CPU=0:00:01.0 REAL=0:00:00.0)
[12/17 17:52:44    711s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 6516.6M) ***
[12/17 17:52:44    711s] Setting all clocks to propagated mode.
[12/17 17:52:44    711s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:01.1)
[12/17 17:52:44    711s] Clock DAG hash after update timingGraph: 12649790731240892195 281256534138166629
[12/17 17:52:44    711s] CTS services accumulated run-time stats after update timingGraph:
[12/17 17:52:44    711s]   delay calculator: calls=1548, total_wall_time=0.038s, mean_wall_time=0.024ms
[12/17 17:52:44    711s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 17:52:44    711s]   steiner router: calls=1539, total_wall_time=0.012s, mean_wall_time=0.008ms
[12/17 17:52:44    711s] Clock DAG stats after update timingGraph:
[12/17 17:52:44    711s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 17:52:44    711s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 17:52:44    711s]   misc counts      : r=2, pp=0, mci=0
[12/17 17:52:44    711s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 17:52:44    711s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 17:52:44    711s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 17:52:44    711s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 17:52:44    711s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:44    711s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 17:52:44    711s] Clock DAG net violations after update timingGraph:
[12/17 17:52:44    711s]   Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 17:52:44    711s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/17 17:52:44    711s]   Leaf : target=0.172ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
[12/17 17:52:44    711s] Primary reporting skew groups after update timingGraph:
[12/17 17:52:44    711s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:44    711s]       min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:44    711s]       max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 17:52:44    711s] Skew group summary after update timingGraph:
[12/17 17:52:44    711s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:44    711s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 17:52:44    711s] Logging CTS constraint violations...
[12/17 17:52:44    711s]   Clock tree prog_clk[0] has 1 cts_max_fanout violation.
[12/17 17:52:44    711s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (723.045,432.363), in power domain auto-default, has 1458 fanout.
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] Type 'man IMPCCOPT-1157' for more detail.
[12/17 17:52:44    711s] Logging CTS constraint violations done.
[12/17 17:52:44    711s] Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:01.1)
[12/17 17:52:44    711s] Runtime done. (took cpu=0:00:18.1 real=0:00:09.3)
[12/17 17:52:44    711s] Runtime Report Coverage % = 99.8
[12/17 17:52:44    711s] Runtime Summary
[12/17 17:52:44    711s] ===============
[12/17 17:52:44    711s] Clock Runtime:  (26%) Core CTS           2.48 (Init 0.96, Construction 0.24, Implementation 0.45, eGRPC 0.16, PostConditioning 0.15, Other 0.51)
[12/17 17:52:44    711s] Clock Runtime:  (50%) CTS services       4.65 (RefinePlace 1.12, EarlyGlobalClock 0.85, NanoRoute 2.40, ExtractRC 0.28, TimingAnalysis 0.00)
[12/17 17:52:44    711s] Clock Runtime:  (22%) Other CTS          2.10 (Init 0.39, CongRepair/EGR-DP 0.61, TimingUpdate 1.11, Other 0.00)
[12/17 17:52:44    711s] Clock Runtime: (100%) Total              9.23
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] Runtime Summary:
[12/17 17:52:44    711s] ================
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] -------------------------------------------------------------------------------------------------------------------
[12/17 17:52:44    711s] wall  % time  children  called  name
[12/17 17:52:44    711s] -------------------------------------------------------------------------------------------------------------------
[12/17 17:52:44    711s] 9.26  100.00    9.26      0       
[12/17 17:52:44    711s] 9.26  100.00    9.23      1     Runtime
[12/17 17:52:44    711s] 0.48    5.17    0.00      1     Updating ideal nets and annotations
[12/17 17:52:44    711s] 0.09    0.94    0.09      1     CCOpt::Phase::Initialization
[12/17 17:52:44    711s] 0.09    0.94    0.09      1       Check Prerequisites
[12/17 17:52:44    711s] 0.09    0.93    0.00      1         Leaving CCOpt scope - CheckPlace
[12/17 17:52:44    711s] 0.76    8.18    0.75      1     CCOpt::Phase::PreparingToBalance
[12/17 17:52:44    711s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/17 17:52:44    711s] 0.30    3.27    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/17 17:52:44    711s] 0.08    0.88    0.05      1       Legalization setup
[12/17 17:52:44    711s] 0.05    0.51    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/17 17:52:44    711s] 0.01    0.08    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/17 17:52:44    711s] 0.36    3.93    0.00      1       Validating CTS configuration
[12/17 17:52:44    711s] 0.00    0.00    0.00      1         Checking module port directions
[12/17 17:52:44    711s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/17 17:52:44    711s] 0.03    0.31    0.02      1     Preparing To Balance
[12/17 17:52:44    711s] 0.01    0.08    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/17 17:52:44    711s] 0.01    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/17 17:52:44    711s] 1.52   16.43    1.52      1     CCOpt::Phase::Construction
[12/17 17:52:44    711s] 1.41   15.26    1.41      1       Stage::Clustering
[12/17 17:52:44    711s] 0.50    5.39    0.47      1         Clustering
[12/17 17:52:44    711s] 0.01    0.06    0.00      1           Initialize for clustering
[12/17 17:52:44    711s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[12/17 17:52:44    711s] 0.03    0.33    0.00      1           Bottom-up phase
[12/17 17:52:44    711s] 0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.44    4.74    0.43      1           Legalizing clock trees
[12/17 17:52:44    711s] 0.40    4.37    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/17 17:52:44    711s] 0.01    0.08    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/17 17:52:44    711s] 0.01    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/17 17:52:44    711s] 0.00    0.04    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.91    9.84    0.88      1         CongRepair After Initial Clustering
[12/17 17:52:44    711s] 0.78    8.37    0.71      1           Leaving CCOpt scope - Early Global Route
[12/17 17:52:44    711s] 0.39    4.18    0.00      1             Early Global Route - eGR only step
[12/17 17:52:44    711s] 0.32    3.47    0.00      1             Congestion Repair
[12/17 17:52:44    711s] 0.10    1.10    0.00      1           Leaving CCOpt scope - extractRC
[12/17 17:52:44    711s] 0.00    0.04    0.00      1           Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.04    0.39    0.04      1       Stage::DRV Fixing
[12/17 17:52:44    711s] 0.02    0.17    0.00      1         Fixing clock tree slew time and max cap violations
[12/17 17:52:44    711s] 0.02    0.22    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/17 17:52:44    711s] 0.07    0.78    0.07      1       Stage::Insertion Delay Reduction
[12/17 17:52:44    711s] 0.01    0.13    0.00      1         Removing unnecessary root buffering
[12/17 17:52:44    711s] 0.01    0.13    0.00      1         Removing unconstrained drivers
[12/17 17:52:44    711s] 0.01    0.15    0.00      1         Reducing insertion delay 1
[12/17 17:52:44    711s] 0.01    0.14    0.00      1         Removing longest path buffering
[12/17 17:52:44    711s] 0.02    0.21    0.00      1         Reducing insertion delay 2
[12/17 17:52:44    711s] 0.81    8.76    0.81      1     CCOpt::Phase::Implementation
[12/17 17:52:44    711s] 0.05    0.52    0.05      1       Stage::Reducing Power
[12/17 17:52:44    711s] 0.01    0.15    0.00      1         Improving clock tree routing
[12/17 17:52:44    711s] 0.01    0.15    0.00      1         Reducing clock tree power 1
[12/17 17:52:44    711s] 0.00    0.00    0.00      1           Legalizing clock trees
[12/17 17:52:44    711s] 0.02    0.19    0.00      1         Reducing clock tree power 2
[12/17 17:52:44    711s] 0.17    1.86    0.17      1       Stage::Balancing
[12/17 17:52:44    711s] 0.11    1.20    0.09      1         AdjustingMinPinPIDs for balancing
[12/17 17:52:44    711s] 0.07    0.78    0.06      1           Approximately balancing fragments step
[12/17 17:52:44    711s] 0.03    0.28    0.00      1             Resolve constraints - Approximately balancing fragments
[12/17 17:52:44    711s] 0.00    0.03    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[12/17 17:52:44    711s] 0.01    0.13    0.00      1             Moving gates to improve sub-tree skew
[12/17 17:52:44    711s] 0.01    0.13    0.00      1             Approximately balancing fragments bottom up
[12/17 17:52:44    711s] 0.01    0.11    0.00      1             Approximately balancing fragments, wire and cell delays
[12/17 17:52:44    711s] 0.02    0.21    0.00      1           Improving fragments clock skew
[12/17 17:52:44    711s] 0.03    0.33    0.02      1         Approximately balancing step
[12/17 17:52:44    711s] 0.01    0.09    0.00      1           Resolve constraints - Approximately balancing
[12/17 17:52:44    711s] 0.01    0.11    0.00      1           Approximately balancing, wire and cell delays
[12/17 17:52:44    711s] 0.01    0.13    0.00      1         Fixing clock tree overload
[12/17 17:52:44    711s] 0.02    0.19    0.00      1         Approximately balancing paths
[12/17 17:52:44    711s] 0.20    2.21    0.18      1       Stage::Polishing
[12/17 17:52:44    711s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.01    0.14    0.00      1         Merging balancing drivers for power
[12/17 17:52:44    711s] 0.02    0.20    0.00      1         Improving clock skew
[12/17 17:52:44    711s] 0.04    0.42    0.02      1         Moving gates to reduce wire capacitance
[12/17 17:52:44    711s] 0.01    0.09    0.00      1           Artificially removing short and long paths
[12/17 17:52:44    711s] 0.01    0.06    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/17 17:52:44    711s] 0.00    0.00    0.00      1             Legalizing clock trees
[12/17 17:52:44    711s] 0.00    0.04    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/17 17:52:44    711s] 0.00    0.00    0.00      1             Legalizing clock trees
[12/17 17:52:44    711s] 0.03    0.31    0.01      1         Reducing clock tree power 3
[12/17 17:52:44    711s] 0.01    0.07    0.00      1           Artificially removing short and long paths
[12/17 17:52:44    711s] 0.00    0.00    0.00      1           Legalizing clock trees
[12/17 17:52:44    711s] 0.02    0.21    0.00      1         Improving insertion delay
[12/17 17:52:44    711s] 0.06    0.69    0.05      1         Wire Opt OverFix
[12/17 17:52:44    711s] 0.04    0.45    0.02      1           Wire Reduction extra effort
[12/17 17:52:44    711s] 0.01    0.08    0.00      1             Artificially removing short and long paths
[12/17 17:52:44    711s] 0.00    0.05    0.00      1             Global shorten wires A0
[12/17 17:52:44    711s] 0.00    0.05    0.00      2             Move For Wirelength - core
[12/17 17:52:44    711s] 0.00    0.02    0.00      1             Global shorten wires A1
[12/17 17:52:44    711s] 0.00    0.02    0.00      1             Global shorten wires B
[12/17 17:52:44    711s] 0.00    0.03    0.00      1             Move For Wirelength - branch
[12/17 17:52:44    711s] 0.00    0.05    0.00      1           Optimizing orientation
[12/17 17:52:44    711s] 0.00    0.05    0.00      1             FlipOpt
[12/17 17:52:44    711s] 0.39    4.17    0.37      1       Stage::Updating netlist
[12/17 17:52:44    711s] 0.01    0.11    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/17 17:52:44    711s] 0.36    3.88    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/17 17:52:44    711s] 1.00   10.81    0.94      1     CCOpt::Phase::eGRPC
[12/17 17:52:44    711s] 0.41    4.45    0.39      1       Leaving CCOpt scope - Routing Tools
[12/17 17:52:44    711s] 0.39    4.25    0.00      1         Early Global Route - eGR only step
[12/17 17:52:44    711s] 0.09    0.94    0.00      1       Leaving CCOpt scope - extractRC
[12/17 17:52:44    711s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/17 17:52:44    711s] 0.01    0.07    0.01      1       Reset bufferability constraints
[12/17 17:52:44    711s] 0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.02    0.17    0.00      1       eGRPC Moving buffers
[12/17 17:52:44    711s] 0.00    0.04    0.00      1         Violation analysis
[12/17 17:52:44    711s] 0.02    0.24    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/17 17:52:44    711s] 0.00    0.05    0.00      1         Artificially removing long paths
[12/17 17:52:44    711s] 0.01    0.16    0.00      1       eGRPC Fixing DRVs
[12/17 17:52:44    711s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[12/17 17:52:44    711s] 0.00    0.02    0.00      1       Violation analysis
[12/17 17:52:44    711s] 0.01    0.09    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/17 17:52:44    711s] 0.36    3.84    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/17 17:52:44    711s] 3.26   35.20    3.23      1     CCOpt::Phase::Routing
[12/17 17:52:44    711s] 3.13   33.85    3.08      1       Leaving CCOpt scope - Routing Tools
[12/17 17:52:44    711s] 0.39    4.19    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/17 17:52:44    711s] 2.40   25.97    0.00      1         NanoRoute
[12/17 17:52:44    711s] 0.29    3.11    0.00      1         Route Remaining Unrouted Nets
[12/17 17:52:44    711s] 0.09    1.00    0.00      1       Leaving CCOpt scope - extractRC
[12/17 17:52:44    711s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.15    1.59    0.10      1     CCOpt::Phase::PostConditioning
[12/17 17:52:44    711s] 0.02    0.24    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/17 17:52:44    711s] 0.00    0.00    0.00      1       Reset bufferability constraints
[12/17 17:52:44    711s] 0.02    0.18    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/17 17:52:44    711s] 0.01    0.08    0.00      1       Recomputing CTS skew targets
[12/17 17:52:44    711s] 0.01    0.13    0.00      1       PostConditioning Fixing DRVs
[12/17 17:52:44    711s] 0.02    0.16    0.00      1       Buffering to fix DRVs
[12/17 17:52:44    711s] 0.02    0.20    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/17 17:52:44    711s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[12/17 17:52:44    711s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/17 17:52:44    711s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/17 17:52:44    711s] 0.02    0.18    0.00      1     Post-balance tidy up or trial balance steps
[12/17 17:52:44    711s] 1.13   12.18    1.11      1     Tidy Up And Update Timing
[12/17 17:52:44    711s] 1.11   11.95    0.00      1       External - Set all clocks to propagated mode
[12/17 17:52:44    711s] -------------------------------------------------------------------------------------------------------------------
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/17 17:52:44    711s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 17:52:44    711s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6507.0M, EPOCH TIME: 1734454364.799991
[12/17 17:52:44    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 17:52:44    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:44    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:44    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:44    711s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.044, REAL:0.017, MEM:5919.0M, EPOCH TIME: 1734454364.817053
[12/17 17:52:44    711s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 17:52:44    711s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 17:52:44    711s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:17.4/0:00:08.7 (2.0), totSession cpu/real = 0:11:51.5/1:45:02.9 (0.1), mem = 5919.0M
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] =============================================================================================
[12/17 17:52:44    711s]  Step TAT Report : CTS #1 / ccopt_design #1                                     22.33-s094_1
[12/17 17:52:44    711s] =============================================================================================
[12/17 17:52:44    711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:44    711s] ---------------------------------------------------------------------------------------------
[12/17 17:52:44    711s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:44    711s] [ IncrReplace            ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.6    2.0
[12/17 17:52:44    711s] [ RefinePlace            ]      3   0:00:01.0  (  11.6 % )     0:00:01.0 /  0:00:01.8    1.8
[12/17 17:52:44    711s] [ DetailPlaceInit        ]     11   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.5
[12/17 17:52:44    711s] [ EarlyGlobalRoute       ]      5   0:00:01.6  (  18.6 % )     0:00:01.6 /  0:00:02.5    1.6
[12/17 17:52:44    711s] [ DetailRoute            ]      1   0:00:00.9  (  10.3 % )     0:00:00.9 /  0:00:04.4    4.9
[12/17 17:52:44    711s] [ ExtractRC              ]      3   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.4    1.4
[12/17 17:52:44    711s] [ FullDelayCalc          ]      1   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:01.6    3.6
[12/17 17:52:44    711s] [ MISC                   ]          0:00:04.0  (  45.7 % )     0:00:04.0 /  0:00:05.8    1.5
[12/17 17:52:44    711s] ---------------------------------------------------------------------------------------------
[12/17 17:52:44    711s]  CTS #1 TOTAL                       0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:17.4    2.0
[12/17 17:52:44    711s] ---------------------------------------------------------------------------------------------
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] Synthesizing clock trees with CCOpt done.
[12/17 17:52:44    711s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2738.3M, totSessionCpu=0:11:52 **
[12/17 17:52:44    711s] 
[12/17 17:52:44    711s] Active Setup views: VIEW_SETUP 
[12/17 17:52:44    711s] GigaOpt running with 8 threads.
[12/17 17:52:44    711s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:51.6/1:45:02.9 (0.1), mem = 4349.0M
[12/17 17:52:44    711s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 17:52:44    712s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 17:52:45    712s] OPERPROF: Starting DPlace-Init at level 1, MEM:4383.1M, EPOCH TIME: 1734454365.002132
[12/17 17:52:45    712s] Processing tracks to init pin-track alignment.
[12/17 17:52:45    712s] z: 2, totalTracks: 1
[12/17 17:52:45    712s] z: 4, totalTracks: 1
[12/17 17:52:45    712s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:45    712s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4383.1M, EPOCH TIME: 1734454365.006629
[12/17 17:52:45    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:45    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:45    712s] 
[12/17 17:52:45    712s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:45    712s] OPERPROF:     Starting CMU at level 3, MEM:4383.1M, EPOCH TIME: 1734454365.010758
[12/17 17:52:45    712s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4383.1M, EPOCH TIME: 1734454365.011493
[12/17 17:52:45    712s] 
[12/17 17:52:45    712s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:52:45    712s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:4383.1M, EPOCH TIME: 1734454365.012540
[12/17 17:52:45    712s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4383.1M, EPOCH TIME: 1734454365.012585
[12/17 17:52:45    712s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4383.1M, EPOCH TIME: 1734454365.012716
[12/17 17:52:45    712s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4383.1MB).
[12/17 17:52:45    712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.012, MEM:4383.1M, EPOCH TIME: 1734454365.013838
[12/17 17:52:45    712s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4383.1M, EPOCH TIME: 1734454365.013883
[12/17 17:52:45    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:45    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:45    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:45    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:45    712s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.008, MEM:4159.1M, EPOCH TIME: 1734454365.021630
[12/17 17:52:45    712s] 
[12/17 17:52:45    712s] Creating Lib Analyzer ...
[12/17 17:52:45    712s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:52:45    712s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:52:45    712s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:52:45    712s] 
[12/17 17:52:45    712s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:45    712s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:52 mem=4165.1M
[12/17 17:52:45    712s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:52 mem=4165.1M
[12/17 17:52:45    712s] Creating Lib Analyzer, finished. 
[12/17 17:52:45    712s] Effort level <high> specified for reg2reg path_group
[12/17 17:52:45    712s] Info: IPO magic value 0x82C9BEEF.
[12/17 17:52:45    712s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 17:52:45    712s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 17:52:45    712s]       Genus workers will not check out additional licenses.
[12/17 17:52:45    712s] -lefTechFileMap {}                         # string, default=""
[12/17 17:52:53    712s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 2845.2M, totSessionCpu=0:11:53 **
[12/17 17:52:53    712s] #optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
[12/17 17:52:53    712s] *** optDesign -postCTS ***
[12/17 17:52:53    712s] DRC Margin: user margin 0.0; extra margin 0.2
[12/17 17:52:53    712s] Hold Target Slack: user slack 0
[12/17 17:52:53    712s] Setup Target Slack: user slack 0; extra slack 0.0
[12/17 17:52:53    712s] setUsefulSkewMode -opt_skew_eco_route false
[12/17 17:52:53    712s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4167.1M, EPOCH TIME: 1734454373.431192
[12/17 17:52:53    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:53    712s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.006, MEM:4167.1M, EPOCH TIME: 1734454373.436901
[12/17 17:52:53    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:52:53    712s] Deleting Lib Analyzer.
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Deleting Cell Server End ...
[12/17 17:52:53    712s] Multi-VT timing optimization disabled based on library information.
[12/17 17:52:53    712s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:52:53    712s] Summary for sequential cells identification: 
[12/17 17:52:53    712s]   Identified SBFF number: 8
[12/17 17:52:53    712s]   Identified MBFF number: 0
[12/17 17:52:53    712s]   Identified SB Latch number: 0
[12/17 17:52:53    712s]   Identified MB Latch number: 0
[12/17 17:52:53    712s]   Not identified SBFF number: 0
[12/17 17:52:53    712s]   Not identified MBFF number: 0
[12/17 17:52:53    712s]   Not identified SB Latch number: 0
[12/17 17:52:53    712s]   Not identified MB Latch number: 0
[12/17 17:52:53    712s]   Number of sequential cells which are not FFs: 0
[12/17 17:52:53    712s]  Visiting view : VIEW_SETUP
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:52:53    712s]  Visiting view : VIEW_HOLD
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:52:53    712s] TLC MultiMap info (StdDelay):
[12/17 17:52:53    712s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:52:53    712s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:52:53    712s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:52:53    712s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:52:53    712s]  Setting StdDelay to: 71.1ps
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Deleting Cell Server End ...
[12/17 17:52:53    712s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4167.1M, EPOCH TIME: 1734454373.474460
[12/17 17:52:53    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] Cell fpga_top LLGs are deleted
[12/17 17:52:53    712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:53    712s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4161.1M, EPOCH TIME: 1734454373.475350
[12/17 17:52:53    712s] Start to check current routing status for nets...
[12/17 17:52:53    712s] All nets are already routed correctly.
[12/17 17:52:53    712s] End to check current routing status for nets (mem=4161.1M)
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] Creating Lib Analyzer ...
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:52:53    712s] Summary for sequential cells identification: 
[12/17 17:52:53    712s]   Identified SBFF number: 8
[12/17 17:52:53    712s]   Identified MBFF number: 0
[12/17 17:52:53    712s]   Identified SB Latch number: 0
[12/17 17:52:53    712s]   Identified MB Latch number: 0
[12/17 17:52:53    712s]   Not identified SBFF number: 0
[12/17 17:52:53    712s]   Not identified MBFF number: 0
[12/17 17:52:53    712s]   Not identified SB Latch number: 0
[12/17 17:52:53    712s]   Not identified MB Latch number: 0
[12/17 17:52:53    712s]   Number of sequential cells which are not FFs: 0
[12/17 17:52:53    712s]  Visiting view : VIEW_SETUP
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:52:53    712s]  Visiting view : VIEW_HOLD
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:52:53    712s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:52:53    712s] TLC MultiMap info (StdDelay):
[12/17 17:52:53    712s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:52:53    712s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:52:53    712s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:52:53    712s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:52:53    712s]  Setting StdDelay to: 71.1ps
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:52:53    712s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:52:53    712s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:52:53    712s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:52:53    712s] 
[12/17 17:52:53    712s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:53    713s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:53 mem=4167.1M
[12/17 17:52:53    713s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:53 mem=4167.1M
[12/17 17:52:53    713s] Creating Lib Analyzer, finished. 
[12/17 17:52:53    713s] #optDebug: Start CG creation (mem=4196.2M)
[12/17 17:52:53    713s]  ...initializing CG ToF 4343.1650um
[12/17 17:52:53    713s] (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgPrt (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgEgp (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgPbk (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgNrb(cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgObs (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgCon (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s]  ...processing cgPdm (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:53    713s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4291.5M)
[12/17 17:52:54    713s] Compute RC Scale Done ...
[12/17 17:52:54    713s] Cell fpga_top LLGs are deleted
[12/17 17:52:54    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:54    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:54    713s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4291.5M, EPOCH TIME: 1734454374.165481
[12/17 17:52:54    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:54    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:54    713s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4291.5M, EPOCH TIME: 1734454374.165825
[12/17 17:52:54    713s] Max number of tech site patterns supported in site array is 256.
[12/17 17:52:54    713s] Core basic site is 18T
[12/17 17:52:54    713s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:52:54    713s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:52:54    713s] Fast DP-INIT is on for default
[12/17 17:52:54    713s] Atter site array init, number of instance map data is 0.
[12/17 17:52:54    713s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.028, REAL:0.023, MEM:4291.5M, EPOCH TIME: 1734454374.188507
[12/17 17:52:54    713s] 
[12/17 17:52:54    713s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:54    713s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.031, REAL:0.026, MEM:4291.5M, EPOCH TIME: 1734454374.191084
[12/17 17:52:54    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:54    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:54    713s] Starting delay calculation for Setup views
[12/17 17:52:54    713s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:52:54    713s] #################################################################################
[12/17 17:52:54    713s] # Design Stage: PreRoute
[12/17 17:52:54    713s] # Design Name: fpga_top
[12/17 17:52:54    713s] # Design Mode: 130nm
[12/17 17:52:54    713s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:52:54    713s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:52:54    713s] # Signoff Settings: SI Off 
[12/17 17:52:54    713s] #################################################################################
[12/17 17:52:54    713s] Topological Sorting (REAL = 0:00:00.0, MEM = 4289.5M, InitMEM = 4289.5M)
[12/17 17:52:54    714s] Calculate delays in BcWc mode...
[12/17 17:52:54    714s] Start delay calculation (fullDC) (8 T). (MEM=4289.51)
[12/17 17:52:54    714s] End AAE Lib Interpolated Model. (MEM=4301.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:52:54    717s] Total number of fetched objects 14097
[12/17 17:52:54    717s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:52:54    717s] End delay calculation. (MEM=4653.36 CPU=0:00:02.8 REAL=0:00:00.0)
[12/17 17:52:54    717s] End delay calculation (fullDC). (MEM=4653.36 CPU=0:00:03.1 REAL=0:00:00.0)
[12/17 17:52:54    717s] *** CDM Built up (cpu=0:00:03.4  real=0:00:00.0  mem= 4653.4M) ***
[12/17 17:52:55    717s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:01.0 totSessionCpu=0:11:58 mem=4653.4M)
[12/17 17:52:55    717s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.894%
------------------------------------------------------------------

[12/17 17:52:55    717s] **optDesign ... cpu = 0:00:06, real = 0:00:11, mem = 2927.3M, totSessionCpu=0:11:58 **
[12/17 17:52:55    717s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.3/0:00:10.5 (0.6), totSession cpu/real = 0:11:57.8/1:45:13.3 (0.1), mem = 4233.4M
[12/17 17:52:55    717s] 
[12/17 17:52:55    717s] =============================================================================================
[12/17 17:52:55    717s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 22.33-s094_1
[12/17 17:52:55    717s] =============================================================================================
[12/17 17:52:55    717s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:55    717s] ---------------------------------------------------------------------------------------------
[12/17 17:52:55    717s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:55    717s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:01.1 /  0:00:04.3    3.8
[12/17 17:52:55    717s] [ DrvReport              ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.3
[12/17 17:52:55    717s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:55    717s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/17 17:52:55    717s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:55    717s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:52:55    717s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:55    717s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 17:52:55    717s] [ FullDelayCalc          ]      1   0:00:00.6  (   5.8 % )     0:00:00.6 /  0:00:03.4    5.7
[12/17 17:52:55    717s] [ TimingUpdate           ]      1   0:00:00.3  (   3.0 % )     0:00:00.9 /  0:00:03.9    4.3
[12/17 17:52:55    717s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.3
[12/17 17:52:55    717s] [ MISC                   ]          0:00:08.8  (  84.0 % )     0:00:08.8 /  0:00:01.4    0.2
[12/17 17:52:55    717s] ---------------------------------------------------------------------------------------------
[12/17 17:52:55    717s]  InitOpt #1 TOTAL                   0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:06.3    0.6
[12/17 17:52:55    717s] ---------------------------------------------------------------------------------------------
[12/17 17:52:55    717s] 
[12/17 17:52:55    717s] ** INFO : this run is activating low effort ccoptDesign flow
[12/17 17:52:55    717s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:52:55    717s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:58 mem=4233.4M
[12/17 17:52:55    717s] OPERPROF: Starting DPlace-Init at level 1, MEM:4233.4M, EPOCH TIME: 1734454375.306879
[12/17 17:52:55    717s] Processing tracks to init pin-track alignment.
[12/17 17:52:55    717s] z: 2, totalTracks: 1
[12/17 17:52:55    717s] z: 4, totalTracks: 1
[12/17 17:52:55    717s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:55    717s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4233.4M, EPOCH TIME: 1734454375.311768
[12/17 17:52:55    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    717s] 
[12/17 17:52:55    717s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:55    717s] 
[12/17 17:52:55    717s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:52:55    717s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4233.4M, EPOCH TIME: 1734454375.316789
[12/17 17:52:55    717s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4233.4M, EPOCH TIME: 1734454375.316837
[12/17 17:52:55    717s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4233.4M, EPOCH TIME: 1734454375.317018
[12/17 17:52:55    717s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4233.4MB).
[12/17 17:52:55    717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.011, MEM:4233.4M, EPOCH TIME: 1734454375.318137
[12/17 17:52:55    717s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:58 mem=4233.4M
[12/17 17:52:55    717s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4233.4M, EPOCH TIME: 1734454375.330477
[12/17 17:52:55    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    717s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.009, MEM:4233.4M, EPOCH TIME: 1734454375.339972
[12/17 17:52:55    717s] OPTC: m4 20.0 50.0
[12/17 17:52:55    717s] OPTC: view 50.0
[12/17 17:52:55    718s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 17:52:55    718s] #optDebug: fT-E <X 2 0 0 1>
[12/17 17:52:55    718s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[12/17 17:52:55    718s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 142.2
[12/17 17:52:55    718s] Begin: GigaOpt Route Type Constraints Refinement
[12/17 17:52:55    718s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:58.9/1:45:13.7 (0.1), mem = 4202.4M
[12/17 17:52:55    718s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.10
[12/17 17:52:55    718s] ### Creating RouteCongInterface, started
[12/17 17:52:55    718s] {MMLU 1 1 13902}
[12/17 17:52:55    718s] ### Creating LA Mngr. totSessionCpu=0:11:59 mem=4202.4M
[12/17 17:52:55    718s] ### Creating LA Mngr, finished. totSessionCpu=0:11:59 mem=4202.4M
[12/17 17:52:55    718s] 
[12/17 17:52:55    718s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:52:55    718s] 
[12/17 17:52:55    718s] #optDebug: {0, 1.000}
[12/17 17:52:55    718s] ### Creating RouteCongInterface, finished
[12/17 17:52:55    718s] Updated routing constraints on 0 nets.
[12/17 17:52:55    718s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.10
[12/17 17:52:55    719s] Bottom Preferred Layer:
[12/17 17:52:55    719s] +-------------+------------+----------+
[12/17 17:52:55    719s] |    Layer    |    CLK     |   Rule   |
[12/17 17:52:55    719s] +-------------+------------+----------+
[12/17 17:52:55    719s] | met3 (z=3)  |          1 | default  |
[12/17 17:52:55    719s] +-------------+------------+----------+
[12/17 17:52:55    719s] Via Pillar Rule:
[12/17 17:52:55    719s]     None
[12/17 17:52:55    719s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.7), totSession cpu/real = 0:11:59.0/1:45:13.7 (0.1), mem = 4234.4M
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s] =============================================================================================
[12/17 17:52:55    719s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     22.33-s094_1
[12/17 17:52:55    719s] =============================================================================================
[12/17 17:52:55    719s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:55    719s] ---------------------------------------------------------------------------------------------
[12/17 17:52:55    719s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  54.8 % )     0:00:00.0 /  0:00:00.1    1.4
[12/17 17:52:55    719s] [ MISC                   ]          0:00:00.0  (  45.2 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 17:52:55    719s] ---------------------------------------------------------------------------------------------
[12/17 17:52:55    719s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.7
[12/17 17:52:55    719s] ---------------------------------------------------------------------------------------------
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s] End: GigaOpt Route Type Constraints Refinement
[12/17 17:52:55    719s] Deleting Lib Analyzer.
[12/17 17:52:55    719s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:59.0/1:45:13.8 (0.1), mem = 4234.4M
[12/17 17:52:55    719s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:52:55    719s] Info: 39 io nets excluded
[12/17 17:52:55    719s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:52:55    719s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:52:55    719s] ### Creating LA Mngr. totSessionCpu=0:11:59 mem=4234.4M
[12/17 17:52:55    719s] ### Creating LA Mngr, finished. totSessionCpu=0:11:59 mem=4234.4M
[12/17 17:52:55    719s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/17 17:52:55    719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.11
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s] Creating Lib Analyzer ...
[12/17 17:52:55    719s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:52:55    719s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:52:55    719s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:55    719s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:59 mem=4234.4M
[12/17 17:52:55    719s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:59 mem=4234.4M
[12/17 17:52:55    719s] Creating Lib Analyzer, finished. 
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s] Active Setup views: VIEW_SETUP 
[12/17 17:52:55    719s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4234.4M, EPOCH TIME: 1734454375.961588
[12/17 17:52:55    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:55    719s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4234.4M, EPOCH TIME: 1734454375.966732
[12/17 17:52:55    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    719s] [oiPhyDebug] optDemand 1727557538200.00, spDemand 234693538200.00.
[12/17 17:52:55    719s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12321
[12/17 17:52:55    719s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:52:55    719s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:59 mem=4234.4M
[12/17 17:52:55    719s] OPERPROF: Starting DPlace-Init at level 1, MEM:4234.4M, EPOCH TIME: 1734454375.970934
[12/17 17:52:55    719s] Processing tracks to init pin-track alignment.
[12/17 17:52:55    719s] z: 2, totalTracks: 1
[12/17 17:52:55    719s] z: 4, totalTracks: 1
[12/17 17:52:55    719s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:55    719s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4234.4M, EPOCH TIME: 1734454375.975097
[12/17 17:52:55    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:55    719s] 
[12/17 17:52:55    719s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:52:55    719s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4234.4M, EPOCH TIME: 1734454375.979856
[12/17 17:52:55    719s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4234.4M, EPOCH TIME: 1734454375.979903
[12/17 17:52:55    719s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4234.4M, EPOCH TIME: 1734454375.980089
[12/17 17:52:55    719s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4234.4MB).
[12/17 17:52:55    719s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4234.4M, EPOCH TIME: 1734454375.981202
[12/17 17:52:55    719s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:56    719s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12321
[12/17 17:52:56    719s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:59 mem=4234.4M
[12/17 17:52:56    719s] ### Creating RouteCongInterface, started
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] #optDebug: {0, 1.000}
[12/17 17:52:56    719s] ### Creating RouteCongInterface, finished
[12/17 17:52:56    719s] {MG  {4 0 49 0.690413} }
[12/17 17:52:56    719s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4624.1M, EPOCH TIME: 1734454376.048835
[12/17 17:52:56    719s] Found 0 hard placement blockage before merging.
[12/17 17:52:56    719s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4624.1M, EPOCH TIME: 1734454376.049076
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] Netlist preparation processing... 
[12/17 17:52:56    719s] Removed 0 instance
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:52:56    719s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[12/17 17:52:56    719s] To increase the message display limit, refer to the product command reference manual.
[12/17 17:52:56    719s] *info: Marking 0 isolation instances dont touch
[12/17 17:52:56    719s] *info: Marking 0 level shifter instances dont touch
[12/17 17:52:56    719s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:52:56    719s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12321
[12/17 17:52:56    719s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4894.3M, EPOCH TIME: 1734454376.112989
[12/17 17:52:56    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:56    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.013, MEM:4249.3M, EPOCH TIME: 1734454376.125740
[12/17 17:52:56    719s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.11
[12/17 17:52:56    719s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:11:59.6/1:45:14.1 (0.1), mem = 4249.3M
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] =============================================================================================
[12/17 17:52:56    719s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         22.33-s094_1
[12/17 17:52:56    719s] =============================================================================================
[12/17 17:52:56    719s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:56    719s] ---------------------------------------------------------------------------------------------
[12/17 17:52:56    719s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  36.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:52:56    719s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    719s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.1    1.8
[12/17 17:52:56    719s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:52:56    719s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:52:56    719s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    719s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    4.1
[12/17 17:52:56    719s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    6.3
[12/17 17:52:56    719s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:52:56    719s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    719s] [ MISC                   ]          0:00:00.1  (  34.1 % )     0:00:00.1 /  0:00:00.2    1.4
[12/17 17:52:56    719s] ---------------------------------------------------------------------------------------------
[12/17 17:52:56    719s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.4
[12/17 17:52:56    719s] ---------------------------------------------------------------------------------------------
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] *** Starting optimizing excluded clock nets MEM= 4249.3M) ***
[12/17 17:52:56    719s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4249.3M) ***
[12/17 17:52:56    719s] *** Starting optimizing excluded clock nets MEM= 4249.3M) ***
[12/17 17:52:56    719s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4249.3M) ***
[12/17 17:52:56    719s] Info: Done creating the CCOpt slew target map.
[12/17 17:52:56    719s] Begin: GigaOpt high fanout net optimization
[12/17 17:52:56    719s] GigaOpt HFN: use maxLocalDensity 1.2
[12/17 17:52:56    719s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/17 17:52:56    719s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:59.6/1:45:14.2 (0.1), mem = 4249.3M
[12/17 17:52:56    719s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:52:56    719s] Info: 39 io nets excluded
[12/17 17:52:56    719s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:52:56    719s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:52:56    719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.12
[12/17 17:52:56    719s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] Active Setup views: VIEW_SETUP 
[12/17 17:52:56    719s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4249.3M, EPOCH TIME: 1734454376.229622
[12/17 17:52:56    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:56    719s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4249.3M, EPOCH TIME: 1734454376.234879
[12/17 17:52:56    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] [oiPhyDebug] optDemand 1727557538200.00, spDemand 234693538200.00.
[12/17 17:52:56    719s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12321
[12/17 17:52:56    719s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:52:56    719s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:00 mem=4249.3M
[12/17 17:52:56    719s] OPERPROF: Starting DPlace-Init at level 1, MEM:4249.3M, EPOCH TIME: 1734454376.239008
[12/17 17:52:56    719s] Processing tracks to init pin-track alignment.
[12/17 17:52:56    719s] z: 2, totalTracks: 1
[12/17 17:52:56    719s] z: 4, totalTracks: 1
[12/17 17:52:56    719s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:56    719s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4249.3M, EPOCH TIME: 1734454376.243182
[12/17 17:52:56    719s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:52:56    719s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4249.3M, EPOCH TIME: 1734454376.248181
[12/17 17:52:56    719s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4249.3M, EPOCH TIME: 1734454376.248230
[12/17 17:52:56    719s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4249.3M, EPOCH TIME: 1734454376.248422
[12/17 17:52:56    719s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4249.3MB).
[12/17 17:52:56    719s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:4249.3M, EPOCH TIME: 1734454376.249562
[12/17 17:52:56    719s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:56    719s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12321
[12/17 17:52:56    719s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:00 mem=4249.3M
[12/17 17:52:56    719s] ### Creating RouteCongInterface, started
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:52:56    719s] 
[12/17 17:52:56    719s] #optDebug: {0, 1.000}
[12/17 17:52:56    719s] ### Creating RouteCongInterface, finished
[12/17 17:52:56    719s] {MG  {4 0 49 0.690413} }
[12/17 17:52:56    720s] AoF 9812.4550um
[12/17 17:52:56    720s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:52:56    720s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:52:56    720s] [GPS-DRV] drvFixingStage: Large Scale
[12/17 17:52:56    720s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:52:56    720s] [GPS-DRV] setupTNSCost  : 0
[12/17 17:52:56    720s] [GPS-DRV] maxIter       : 1
[12/17 17:52:56    720s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/17 17:52:56    720s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:52:56    720s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:52:56    720s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:52:56    720s] [GPS-DRV] maxLocalDensity: 1.2
[12/17 17:52:56    720s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:52:56    720s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 17:52:56    720s] [GPS-DRV] All active and enabled setup views
[12/17 17:52:56    720s] [GPS-DRV]     VIEW_SETUP
[12/17 17:52:56    720s] [GPS-DRV] maxTran off
[12/17 17:52:56    720s] [GPS-DRV] maxCap off
[12/17 17:52:56    720s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:52:56    720s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 17:52:56    720s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:52:56    720s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4639.0M, EPOCH TIME: 1734454376.509594
[12/17 17:52:56    720s] Found 0 hard placement blockage before merging.
[12/17 17:52:56    720s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4639.0M, EPOCH TIME: 1734454376.509721
[12/17 17:52:56    720s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/17 17:52:56    720s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:52:56    720s] +---------+---------+--------+--------+------------+--------+
[12/17 17:52:56    720s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:52:56    720s] +---------+---------+--------+--------+------------+--------+
[12/17 17:52:56    720s] |   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4639.0M|
[12/17 17:52:56    720s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:52:56    720s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:52:56    720s] |   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4642.0M|
[12/17 17:52:56    720s] +---------+---------+--------+--------+------------+--------+
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4642.0M) ***
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] ###############################################################################
[12/17 17:52:56    720s] #
[12/17 17:52:56    720s] #  Large fanout net report:  
[12/17 17:52:56    720s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:52:56    720s] #     - current density: 61.89
[12/17 17:52:56    720s] #
[12/17 17:52:56    720s] #  List of high fanout nets:
[12/17 17:52:56    720s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:52:56    720s] #                   - multi-driver net with 2 drivers
[12/17 17:52:56    720s] #                   - Ignored for optimization
[12/17 17:52:56    720s] #
[12/17 17:52:56    720s] ###############################################################################
[12/17 17:52:56    720s] Bottom Preferred Layer:
[12/17 17:52:56    720s] +-------------+------------+----------+
[12/17 17:52:56    720s] |    Layer    |    CLK     |   Rule   |
[12/17 17:52:56    720s] +-------------+------------+----------+
[12/17 17:52:56    720s] | met3 (z=3)  |          1 | default  |
[12/17 17:52:56    720s] +-------------+------------+----------+
[12/17 17:52:56    720s] Via Pillar Rule:
[12/17 17:52:56    720s]     None
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] =======================================================================
[12/17 17:52:56    720s]                 Reasons for remaining drv violations
[12/17 17:52:56    720s] =======================================================================
[12/17 17:52:56    720s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] HFNFixing failure reasons
[12/17 17:52:56    720s] ------------------------------------------------
[12/17 17:52:56    720s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:52:56    720s] Total-nets :: 12385, Stn-nets :: 32, ratio :: 0.258377 %, Total-len 435361, Stn-len 0
[12/17 17:52:56    720s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12321
[12/17 17:52:56    720s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4514.0M, EPOCH TIME: 1734454376.632459
[12/17 17:52:56    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:56    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.010, MEM:4251.0M, EPOCH TIME: 1734454376.642468
[12/17 17:52:56    720s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.12
[12/17 17:52:56    720s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.7), totSession cpu/real = 0:12:00.4/1:45:14.7 (0.1), mem = 4251.0M
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] =============================================================================================
[12/17 17:52:56    720s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  22.33-s094_1
[12/17 17:52:56    720s] =============================================================================================
[12/17 17:52:56    720s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:56    720s] ---------------------------------------------------------------------------------------------
[12/17 17:52:56    720s] [ SlackTraversorInit     ]      1   0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 17:52:56    720s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    720s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.1    1.8
[12/17 17:52:56    720s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 17:52:56    720s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:52:56    720s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    720s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.0
[12/17 17:52:56    720s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    720s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    720s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    720s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:56    720s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    3.2
[12/17 17:52:56    720s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:52:56    720s] [ MISC                   ]          0:00:00.3  (  62.9 % )     0:00:00.3 /  0:00:00.6    1.8
[12/17 17:52:56    720s] ---------------------------------------------------------------------------------------------
[12/17 17:52:56    720s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.8    1.7
[12/17 17:52:56    720s] ---------------------------------------------------------------------------------------------
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/17 17:52:56    720s] End: GigaOpt high fanout net optimization
[12/17 17:52:56    720s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:52:56    720s] Deleting Lib Analyzer.
[12/17 17:52:56    720s] Begin: GigaOpt Global Optimization
[12/17 17:52:56    720s] *info: use new DP (enabled)
[12/17 17:52:56    720s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/17 17:52:56    720s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:52:56    720s] Info: 39 io nets excluded
[12/17 17:52:56    720s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:52:56    720s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:52:56    720s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:00.6/1:45:14.8 (0.1), mem = 4251.0M
[12/17 17:52:56    720s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.13
[12/17 17:52:56    720s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] Creating Lib Analyzer ...
[12/17 17:52:56    720s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:52:56    720s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:52:56    720s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:56    720s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:01 mem=4251.0M
[12/17 17:52:56    720s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:01 mem=4251.0M
[12/17 17:52:56    720s] Creating Lib Analyzer, finished. 
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s] Active Setup views: VIEW_SETUP 
[12/17 17:52:56    720s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4251.0M, EPOCH TIME: 1734454376.978923
[12/17 17:52:56    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:56    720s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4251.0M, EPOCH TIME: 1734454376.983999
[12/17 17:52:56    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] [oiPhyDebug] optDemand 1727557538200.00, spDemand 234693538200.00.
[12/17 17:52:56    720s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12321
[12/17 17:52:56    720s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:52:56    720s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:01 mem=4251.0M
[12/17 17:52:56    720s] OPERPROF: Starting DPlace-Init at level 1, MEM:4251.0M, EPOCH TIME: 1734454376.988202
[12/17 17:52:56    720s] Processing tracks to init pin-track alignment.
[12/17 17:52:56    720s] z: 2, totalTracks: 1
[12/17 17:52:56    720s] z: 4, totalTracks: 1
[12/17 17:52:56    720s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:56    720s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4251.0M, EPOCH TIME: 1734454376.992184
[12/17 17:52:56    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:56    720s] 
[12/17 17:52:56    720s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:52:56    720s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4251.0M, EPOCH TIME: 1734454376.996889
[12/17 17:52:56    720s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4251.0M, EPOCH TIME: 1734454376.996936
[12/17 17:52:56    720s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4251.0M, EPOCH TIME: 1734454376.997131
[12/17 17:52:56    720s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4251.0MB).
[12/17 17:52:56    720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4251.0M, EPOCH TIME: 1734454376.998238
[12/17 17:52:57    720s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:57    720s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12321
[12/17 17:52:57    720s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:01 mem=4251.0M
[12/17 17:52:57    720s] ### Creating RouteCongInterface, started
[12/17 17:52:57    720s] 
[12/17 17:52:57    720s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:52:57    720s] 
[12/17 17:52:57    720s] #optDebug: {0, 1.000}
[12/17 17:52:57    720s] ### Creating RouteCongInterface, finished
[12/17 17:52:57    720s] {MG  {4 0 49 0.690413} }
[12/17 17:52:57    721s] *info: 39 io nets excluded
[12/17 17:52:57    721s] *info: 2 clock nets excluded
[12/17 17:52:57    721s] *info: 38 multi-driver nets excluded.
[12/17 17:52:57    721s] *info: 876 no-driver nets excluded.
[12/17 17:52:57    721s] *info: 2 nets with fixed/cover wires excluded.
[12/17 17:52:57    721s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4680.7M, EPOCH TIME: 1734454377.262129
[12/17 17:52:57    721s] Found 0 hard placement blockage before merging.
[12/17 17:52:57    721s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4680.7M, EPOCH TIME: 1734454377.262295
[12/17 17:52:57    721s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/17 17:52:57    721s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:52:57    721s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/17 17:52:57    721s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:52:57    721s] |   0.000|   0.000|   61.89%|   0:00:00.0| 4683.7M|VIEW_SETUP|       NA| NA                                                 |
[12/17 17:52:57    721s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4683.7M) ***
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4683.7M) ***
[12/17 17:52:57    721s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:52:57    721s] Bottom Preferred Layer:
[12/17 17:52:57    721s] +-------------+------------+----------+
[12/17 17:52:57    721s] |    Layer    |    CLK     |   Rule   |
[12/17 17:52:57    721s] +-------------+------------+----------+
[12/17 17:52:57    721s] | met3 (z=3)  |          1 | default  |
[12/17 17:52:57    721s] +-------------+------------+----------+
[12/17 17:52:57    721s] Via Pillar Rule:
[12/17 17:52:57    721s]     None
[12/17 17:52:57    721s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/17 17:52:57    721s] Total-nets :: 12385, Stn-nets :: 32, ratio :: 0.258377 %, Total-len 435361, Stn-len 0
[12/17 17:52:57    721s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12321
[12/17 17:52:57    721s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4555.7M, EPOCH TIME: 1734454377.396592
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12269).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.011, MEM:4281.7M, EPOCH TIME: 1734454377.407855
[12/17 17:52:57    721s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.13
[12/17 17:52:57    721s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:12:01.3/1:45:15.4 (0.1), mem = 4281.7M
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] =============================================================================================
[12/17 17:52:57    721s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               22.33-s094_1
[12/17 17:52:57    721s] =============================================================================================
[12/17 17:52:57    721s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:57    721s] ---------------------------------------------------------------------------------------------
[12/17 17:52:57    721s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.3
[12/17 17:52:57    721s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  22.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:52:57    721s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:57    721s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.1    2.2
[12/17 17:52:57    721s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:52:57    721s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:52:57    721s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:57    721s] [ TransformInit          ]      1   0:00:00.2  (  31.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:52:57    721s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:57    721s] [ MISC                   ]          0:00:00.1  (  21.5 % )     0:00:00.1 /  0:00:00.2    1.3
[12/17 17:52:57    721s] ---------------------------------------------------------------------------------------------
[12/17 17:52:57    721s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:52:57    721s] ---------------------------------------------------------------------------------------------
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] End: GigaOpt Global Optimization
[12/17 17:52:57    721s] *** Timing Is met
[12/17 17:52:57    721s] *** Check timing (0:00:00.0)
[12/17 17:52:57    721s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:52:57    721s] Deleting Lib Analyzer.
[12/17 17:52:57    721s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[12/17 17:52:57    721s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:52:57    721s] Info: 39 io nets excluded
[12/17 17:52:57    721s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:52:57    721s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:52:57    721s] ### Creating LA Mngr. totSessionCpu=0:12:01 mem=4281.7M
[12/17 17:52:57    721s] ### Creating LA Mngr, finished. totSessionCpu=0:12:01 mem=4281.7M
[12/17 17:52:57    721s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/17 17:52:57    721s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4281.7M, EPOCH TIME: 1734454377.438052
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:57    721s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4281.7M, EPOCH TIME: 1734454377.443261
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] **INFO: Flow update: Design timing is met.
[12/17 17:52:57    721s] **INFO: Flow update: Design timing is met.
[12/17 17:52:57    721s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[12/17 17:52:57    721s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:52:57    721s] Info: 39 io nets excluded
[12/17 17:52:57    721s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:52:57    721s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:52:57    721s] ### Creating LA Mngr. totSessionCpu=0:12:02 mem=4279.7M
[12/17 17:52:57    721s] ### Creating LA Mngr, finished. totSessionCpu=0:12:02 mem=4279.7M
[12/17 17:52:57    721s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4637.4M, EPOCH TIME: 1734454377.678785
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:57    721s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4637.4M, EPOCH TIME: 1734454377.683796
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] [oiPhyDebug] optDemand 1727557538200.00, spDemand 234693538200.00.
[12/17 17:52:57    721s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12321
[12/17 17:52:57    721s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:52:57    721s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:02 mem=4637.4M
[12/17 17:52:57    721s] OPERPROF: Starting DPlace-Init at level 1, MEM:4637.4M, EPOCH TIME: 1734454377.687879
[12/17 17:52:57    721s] Processing tracks to init pin-track alignment.
[12/17 17:52:57    721s] z: 2, totalTracks: 1
[12/17 17:52:57    721s] z: 4, totalTracks: 1
[12/17 17:52:57    721s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:57    721s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4637.4M, EPOCH TIME: 1734454377.691855
[12/17 17:52:57    721s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:52:57    721s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4637.4M, EPOCH TIME: 1734454377.696549
[12/17 17:52:57    721s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4637.4M, EPOCH TIME: 1734454377.696596
[12/17 17:52:57    721s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4637.4M, EPOCH TIME: 1734454377.696792
[12/17 17:52:57    721s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4637.4MB).
[12/17 17:52:57    721s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4637.4M, EPOCH TIME: 1734454377.697898
[12/17 17:52:57    721s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:57    721s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12321
[12/17 17:52:57    721s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:02 mem=4669.4M
[12/17 17:52:57    721s] Begin: Area Reclaim Optimization
[12/17 17:52:57    721s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:01.7/1:45:15.7 (0.1), mem = 4669.4M
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] Creating Lib Analyzer ...
[12/17 17:52:57    721s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:52:57    721s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:52:57    721s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:52:57    721s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:02 mem=4673.4M
[12/17 17:52:57    721s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:02 mem=4673.4M
[12/17 17:52:57    721s] Creating Lib Analyzer, finished. 
[12/17 17:52:57    721s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.14
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] Active Setup views: VIEW_SETUP 
[12/17 17:52:57    721s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12321
[12/17 17:52:57    721s] ### Creating RouteCongInterface, started
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:52:57    721s] 
[12/17 17:52:57    721s] #optDebug: {0, 1.000}
[12/17 17:52:57    721s] ### Creating RouteCongInterface, finished
[12/17 17:52:57    721s] {MG  {4 0 49 0.690413} }
[12/17 17:52:57    721s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4673.4M, EPOCH TIME: 1734454377.953393
[12/17 17:52:57    721s] Found 0 hard placement blockage before merging.
[12/17 17:52:57    721s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4673.4M, EPOCH TIME: 1734454377.953585
[12/17 17:52:58    722s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 61.89
[12/17 17:52:58    722s] +---------+---------+--------+--------+------------+--------+
[12/17 17:52:58    722s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:52:58    722s] +---------+---------+--------+--------+------------+--------+
[12/17 17:52:58    722s] |   61.89%|        -|   0.100|   0.000|   0:00:00.0| 4673.4M|
[12/17 17:52:58    722s] |   61.89%|        2|   0.100|   0.000|   0:00:00.0| 4860.1M|
[12/17 17:52:58    722s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:52:58    722s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4860.1M|
[12/17 17:52:58    723s] |   61.89%|        2|   0.100|   0.000|   0:00:00.0| 4860.1M|
[12/17 17:52:58    724s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4860.1M|
[12/17 17:52:58    724s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:52:58    724s] #optDebug: RTR_SNLTF <10.0000 6.6600> <66.6000> 
[12/17 17:52:58    724s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4860.1M|
[12/17 17:52:58    724s] +---------+---------+--------+--------+------------+--------+
[12/17 17:52:58    724s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 61.89
[12/17 17:52:58    724s] 
[12/17 17:52:58    724s] ** Summary: Restruct = 2 Buffer Deletion = 2 Declone = 0 Resize = 0 **
[12/17 17:52:58    724s] --------------------------------------------------------------
[12/17 17:52:58    724s] |                                   | Total     | Sequential |
[12/17 17:52:58    724s] --------------------------------------------------------------
[12/17 17:52:58    724s] | Num insts resized                 |       0  |       0    |
[12/17 17:52:58    724s] | Num insts undone                  |       0  |       0    |
[12/17 17:52:58    724s] | Num insts Downsized               |       0  |       0    |
[12/17 17:52:58    724s] | Num insts Samesized               |       0  |       0    |
[12/17 17:52:58    724s] | Num insts Upsized                 |       0  |       0    |
[12/17 17:52:58    724s] | Num multiple commits+uncommits    |       0  |       -    |
[12/17 17:52:58    724s] --------------------------------------------------------------
[12/17 17:52:58    724s] Bottom Preferred Layer:
[12/17 17:52:58    724s] +-------------+------------+----------+
[12/17 17:52:58    724s] |    Layer    |    CLK     |   Rule   |
[12/17 17:52:58    724s] +-------------+------------+----------+
[12/17 17:52:58    724s] | met3 (z=3)  |          1 | default  |
[12/17 17:52:58    724s] +-------------+------------+----------+
[12/17 17:52:58    724s] Via Pillar Rule:
[12/17 17:52:58    724s]     None
[12/17 17:52:58    724s] 
[12/17 17:52:58    724s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/17 17:52:58    724s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:01.0) **
[12/17 17:52:58    724s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4860.1M, EPOCH TIME: 1734454378.654187
[12/17 17:52:58    724s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:52:58    724s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:58    724s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:58    724s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:58    724s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.010, MEM:4860.1M, EPOCH TIME: 1734454378.664100
[12/17 17:52:58    724s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4860.1M, EPOCH TIME: 1734454378.668150
[12/17 17:52:58    724s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4860.1M, EPOCH TIME: 1734454378.668239
[12/17 17:52:58    724s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4860.1M, EPOCH TIME: 1734454378.673373
[12/17 17:52:58    724s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:58    724s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:58    724s] 
[12/17 17:52:58    724s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:58    724s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.005, MEM:4860.1M, EPOCH TIME: 1734454378.678342
[12/17 17:52:58    724s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4860.1M, EPOCH TIME: 1734454378.678390
[12/17 17:52:58    724s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4860.1M, EPOCH TIME: 1734454378.678559
[12/17 17:52:58    724s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4860.1M, EPOCH TIME: 1734454378.679607
[12/17 17:52:58    724s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4860.1M, EPOCH TIME: 1734454378.679714
[12/17 17:52:58    724s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.012, MEM:4860.1M, EPOCH TIME: 1734454378.679790
[12/17 17:52:58    724s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.012, MEM:4860.1M, EPOCH TIME: 1734454378.679817
[12/17 17:52:58    724s] TDRefine: refinePlace mode is spiral
[12/17 17:52:58    724s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.9
[12/17 17:52:58    724s] OPERPROF: Starting Refine-Place at level 1, MEM:4860.1M, EPOCH TIME: 1734454378.679877
[12/17 17:52:58    724s] *** Starting refinePlace (0:12:04 mem=4860.1M) ***
[12/17 17:52:58    724s] Total net bbox length = 3.076e+05 (1.568e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:58    724s] 
[12/17 17:52:58    724s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:58    724s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:58    724s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:58    724s] Set min layer with default ( 2 )
[12/17 17:52:58    724s] Set max layer with default ( 127 )
[12/17 17:52:58    724s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:58    724s] Min route layer (adjusted) = 2
[12/17 17:52:58    724s] Max route layer (adjusted) = 5
[12/17 17:52:58    724s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:58    724s] Set min layer with default ( 2 )
[12/17 17:52:58    724s] Set max layer with default ( 127 )
[12/17 17:52:58    724s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:58    724s] Min route layer (adjusted) = 2
[12/17 17:52:58    724s] Max route layer (adjusted) = 5
[12/17 17:52:58    724s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4860.1M, EPOCH TIME: 1734454378.692380
[12/17 17:52:58    724s] Starting refinePlace ...
[12/17 17:52:58    724s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:58    724s] Set min layer with default ( 2 )
[12/17 17:52:58    724s] Set max layer with default ( 127 )
[12/17 17:52:58    724s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:58    724s] Min route layer (adjusted) = 2
[12/17 17:52:58    724s] Max route layer (adjusted) = 5
[12/17 17:52:58    724s] One DDP V2 for no tweak run.
[12/17 17:52:58    724s] 
[12/17 17:52:58    724s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:52:58    724s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:52:58    724s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 17:52:58    724s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:52:58    724s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4828.1MB) @(0:12:04 - 0:12:05).
[12/17 17:52:58    724s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:52:58    724s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4828.1MB
[12/17 17:52:58    724s] Statistics of distance of Instance movement in refine placement:
[12/17 17:52:58    724s]   maximum (X+Y) =         0.00 um
[12/17 17:52:58    724s]   mean    (X+Y) =         0.00 um
[12/17 17:52:58    724s] Summary Report:
[12/17 17:52:58    724s] Instances move: 0 (out of 12267 movable)
[12/17 17:52:58    724s] Instances flipped: 0
[12/17 17:52:58    724s] Mean displacement: 0.00 um
[12/17 17:52:58    724s] Max displacement: 0.00 um 
[12/17 17:52:58    724s] Total instances moved : 0
[12/17 17:52:58    724s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.592, REAL:0.308, MEM:4828.1M, EPOCH TIME: 1734454378.999911
[12/17 17:52:59    724s] Total net bbox length = 3.076e+05 (1.568e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:59    724s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4828.1MB
[12/17 17:52:59    724s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4828.1MB) @(0:12:04 - 0:12:05).
[12/17 17:52:59    724s] *** Finished refinePlace (0:12:05 mem=4828.1M) ***
[12/17 17:52:59    724s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.9
[12/17 17:52:59    724s] OPERPROF: Finished Refine-Place at level 1, CPU:0.608, REAL:0.324, MEM:4828.1M, EPOCH TIME: 1734454379.003654
[12/17 17:52:59    724s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4828.1M, EPOCH TIME: 1734454379.056690
[12/17 17:52:59    724s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:52:59    724s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    724s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    724s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    724s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.011, MEM:4860.1M, EPOCH TIME: 1734454379.068069
[12/17 17:52:59    724s] *** maximum move = 0.00 um ***
[12/17 17:52:59    724s] *** Finished re-routing un-routed nets (4860.1M) ***
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[12/17 17:52:59    724s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[8].
**ERROR: (IMPESI-2221):	No driver grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[7].
[12/17 17:52:59    724s] OPERPROF: Starting DPlace-Init at level 1, MEM:4860.1M, EPOCH TIME: 1734454379.089394
[12/17 17:52:59    724s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4860.1M, EPOCH TIME: 1734454379.094805
[12/17 17:52:59    724s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    724s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:59    725s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.006, MEM:4860.1M, EPOCH TIME: 1734454379.100448
[12/17 17:52:59    725s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4860.1M, EPOCH TIME: 1734454379.100501
[12/17 17:52:59    725s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4860.1M, EPOCH TIME: 1734454379.100660
[12/17 17:52:59    725s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4860.1M, EPOCH TIME: 1734454379.101713
[12/17 17:52:59    725s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4860.1M, EPOCH TIME: 1734454379.101830
[12/17 17:52:59    725s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.013, MEM:4860.1M, EPOCH TIME: 1734454379.101906
[12/17 17:52:59    725s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=4860.1M) ***
[12/17 17:52:59    725s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:52:59    725s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 12319
[12/17 17:52:59    725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.14
[12/17 17:52:59    725s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.4/0:00:01.4 (2.4), totSession cpu/real = 0:12:05.1/1:45:17.2 (0.1), mem = 4860.1M
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s] =============================================================================================
[12/17 17:52:59    725s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 22.33-s094_1
[12/17 17:52:59    725s] =============================================================================================
[12/17 17:52:59    725s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:52:59    725s] ---------------------------------------------------------------------------------------------
[12/17 17:52:59    725s] [ SlackTraversorInit     ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.2    1.7
[12/17 17:52:59    725s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:52:59    725s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:59    725s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 17:52:59    725s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:52:59    725s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:59    725s] [ OptimizationStep       ]      1   0:00:00.1  (  10.2 % )     0:00:00.5 /  0:00:02.0    3.9
[12/17 17:52:59    725s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.8 % )     0:00:00.4 /  0:00:01.9    5.0
[12/17 17:52:59    725s] [ OptGetWeight           ]     77   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:59    725s] [ OptEval                ]     77   0:00:00.2  (  15.8 % )     0:00:00.2 /  0:00:01.7    7.5
[12/17 17:52:59    725s] [ OptCommit              ]     77   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:59    725s] [ PostCommitDelayUpdate  ]     77   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:52:59    725s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.0
[12/17 17:52:59    725s] [ RefinePlace            ]      1   0:00:00.5  (  36.7 % )     0:00:00.5 /  0:00:00.9    1.7
[12/17 17:52:59    725s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:52:59    725s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.5
[12/17 17:52:59    725s] [ MISC                   ]          0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:52:59    725s] ---------------------------------------------------------------------------------------------
[12/17 17:52:59    725s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:03.4    2.4
[12/17 17:52:59    725s] ---------------------------------------------------------------------------------------------
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:52:59    725s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4732.1M, EPOCH TIME: 1734454379.137374
[12/17 17:52:59    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.009, MEM:4317.1M, EPOCH TIME: 1734454379.146304
[12/17 17:52:59    725s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=4317.06M, totSessionCpu=0:12:05).
[12/17 17:52:59    725s] *** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:05.1/1:45:17.2 (0.1), mem = 4317.1M
[12/17 17:52:59    725s] Starting local wire reclaim
[12/17 17:52:59    725s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4317.1M, EPOCH TIME: 1734454379.168369
[12/17 17:52:59    725s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4317.1M, EPOCH TIME: 1734454379.168415
[12/17 17:52:59    725s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4317.1M, EPOCH TIME: 1734454379.168464
[12/17 17:52:59    725s] Processing tracks to init pin-track alignment.
[12/17 17:52:59    725s] z: 2, totalTracks: 1
[12/17 17:52:59    725s] z: 4, totalTracks: 1
[12/17 17:52:59    725s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:52:59    725s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4317.1M, EPOCH TIME: 1734454379.174426
[12/17 17:52:59    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:52:59    725s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.008, REAL:0.006, MEM:4317.1M, EPOCH TIME: 1734454379.180232
[12/17 17:52:59    725s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4317.1M, EPOCH TIME: 1734454379.180285
[12/17 17:52:59    725s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4317.1M, EPOCH TIME: 1734454379.180453
[12/17 17:52:59    725s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4317.1MB).
[12/17 17:52:59    725s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.013, MEM:4317.1M, EPOCH TIME: 1734454379.181582
[12/17 17:52:59    725s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.015, REAL:0.013, MEM:4317.1M, EPOCH TIME: 1734454379.181609
[12/17 17:52:59    725s] TDRefine: refinePlace mode is spiral
[12/17 17:52:59    725s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.10
[12/17 17:52:59    725s] OPERPROF:   Starting Refine-Place at level 2, MEM:4317.1M, EPOCH TIME: 1734454379.181679
[12/17 17:52:59    725s] *** Starting refinePlace (0:12:05 mem=4317.1M) ***
[12/17 17:52:59    725s] Total net bbox length = 3.076e+05 (1.568e+05 1.508e+05) (ext = 4.748e+04)
[12/17 17:52:59    725s] 
[12/17 17:52:59    725s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:52:59    725s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:59    725s] Set min layer with default ( 2 )
[12/17 17:52:59    725s] Set max layer with default ( 127 )
[12/17 17:52:59    725s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:59    725s] Min route layer (adjusted) = 2
[12/17 17:52:59    725s] Max route layer (adjusted) = 5
[12/17 17:52:59    725s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:59    725s] Set min layer with default ( 2 )
[12/17 17:52:59    725s] Set max layer with default ( 127 )
[12/17 17:52:59    725s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:59    725s] Min route layer (adjusted) = 2
[12/17 17:52:59    725s] Max route layer (adjusted) = 5
[12/17 17:52:59    725s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4317.1M, EPOCH TIME: 1734454379.195392
[12/17 17:52:59    725s] Starting refinePlace ...
[12/17 17:52:59    725s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:52:59    725s] Set min layer with default ( 2 )
[12/17 17:52:59    725s] Set max layer with default ( 127 )
[12/17 17:52:59    725s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:52:59    725s] Min route layer (adjusted) = 2
[12/17 17:52:59    725s] Max route layer (adjusted) = 5
[12/17 17:52:59    725s] One DDP V2 for no tweak run.
[12/17 17:52:59    725s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4317.1M, EPOCH TIME: 1734454379.199446
[12/17 17:52:59    725s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4325.0M, EPOCH TIME: 1734454379.213308
[12/17 17:52:59    725s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4325.0M, EPOCH TIME: 1734454379.214001
[12/17 17:52:59    725s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4325.0M, EPOCH TIME: 1734454379.214058
[12/17 17:52:59    725s] MP Top (12267): mp=1.050. U=0.619.
[12/17 17:52:59    725s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.004, REAL:0.004, MEM:4325.0M, EPOCH TIME: 1734454379.217098
[12/17 17:52:59    725s] [Pin padding] pin density ratio 0.45
[12/17 17:52:59    725s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4325.0M, EPOCH TIME: 1734454379.217537
[12/17 17:52:59    725s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4325.0M, EPOCH TIME: 1734454379.217574
[12/17 17:52:59    725s] OPERPROF:             Starting InitSKP at level 7, MEM:4325.0M, EPOCH TIME: 1734454379.217762
[12/17 17:52:59    725s] no activity file in design. spp won't run.
[12/17 17:52:59    725s] no activity file in design. spp won't run.
[12/17 17:52:59    725s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/17 17:52:59    725s] SKP cleared!
[12/17 17:52:59    725s] OPERPROF:             Finished InitSKP at level 7, CPU:0.418, REAL:0.212, MEM:4338.7M, EPOCH TIME: 1734454379.429463
[12/17 17:52:59    725s] **WARN: AAE based timing driven is off.
[12/17 17:52:59    725s] Init TDGP AAE failed.
[12/17 17:52:59    725s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.419, REAL:0.212, MEM:4338.7M, EPOCH TIME: 1734454379.429592
[12/17 17:52:59    725s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.419, REAL:0.212, MEM:4338.7M, EPOCH TIME: 1734454379.429629
[12/17 17:52:59    725s] Build timing info failed.
[12/17 17:52:59    725s] AAE Timing clean up.
[12/17 17:52:59    725s] Tweakage: fix icg 1, fix clk 0.
[12/17 17:52:59    725s] Tweakage: density cost 1, scale 0.4.
[12/17 17:52:59    725s] Tweakage: activity cost 0, scale 1.0.
[12/17 17:52:59    725s] Tweakage: congestion cost on, scale 1.0.
[12/17 17:52:59    725s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4466.7M, EPOCH TIME: 1734454379.431892
[12/17 17:52:59    725s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4466.7M, EPOCH TIME: 1734454379.440685
[12/17 17:53:00    727s] Tweakage swap 598 pairs.
[12/17 17:53:02    728s] Tweakage swap 129 pairs.
[12/17 17:53:04    730s] Tweakage swap 27 pairs.
[12/17 17:53:05    731s] Tweakage swap 6 pairs.
[12/17 17:53:07    733s] Tweakage swap 1 pairs.
[12/17 17:53:08    734s] Tweakage swap 0 pairs.
[12/17 17:53:10    736s] Tweakage swap 0 pairs.
[12/17 17:53:11    738s] Tweakage swap 0 pairs.
[12/17 17:53:13    739s] Tweakage swap 0 pairs.
[12/17 17:53:15    741s] Tweakage swap 0 pairs.
[12/17 17:53:16    742s] Tweakage swap 0 pairs.
[12/17 17:53:18    744s] Tweakage swap 0 pairs.
[12/17 17:53:19    746s] Tweakage swap 508 pairs.
[12/17 17:53:21    747s] Tweakage swap 85 pairs.
[12/17 17:53:22    749s] Tweakage swap 23 pairs.
[12/17 17:53:24    750s] Tweakage swap 8 pairs.
[12/17 17:53:24    750s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:24    750s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:24    750s] High layer ICDP is OFF.
[12/17 17:53:24    750s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:24    750s] Starting Early Global Route supply map. mem = 4541.2M
[12/17 17:53:24    750s] (I)      Initializing eGR engine (regular)
[12/17 17:53:24    750s] Set min layer with default ( 2 )
[12/17 17:53:24    750s] Set max layer with default ( 127 )
[12/17 17:53:24    750s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:24    750s] Min route layer (adjusted) = 2
[12/17 17:53:24    750s] Max route layer (adjusted) = 5
[12/17 17:53:24    750s] (I)      Initializing eGR engine (regular)
[12/17 17:53:24    750s] Set min layer with default ( 2 )
[12/17 17:53:24    750s] Set max layer with default ( 127 )
[12/17 17:53:24    750s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:24    750s] Min route layer (adjusted) = 2
[12/17 17:53:24    750s] Max route layer (adjusted) = 5
[12/17 17:53:24    750s] (I)      Started Early Global Route kernel ( Curr Mem: 4.30 MB )
[12/17 17:53:24    750s] (I)      Running eGR Regular flow
[12/17 17:53:24    750s] (I)      # wire layers (front) : 6
[12/17 17:53:24    750s] (I)      # wire layers (back)  : 0
[12/17 17:53:24    750s] (I)      min wire layer : 1
[12/17 17:53:24    750s] (I)      max wire layer : 5
[12/17 17:53:24    750s] (I)      # cut layers (front) : 5
[12/17 17:53:24    750s] (I)      # cut layers (back)  : 0
[12/17 17:53:24    750s] (I)      min cut layer : 1
[12/17 17:53:24    750s] (I)      max cut layer : 4
[12/17 17:53:24    750s] (I)      ============================= Layers ==============================
[12/17 17:53:24    750s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:53:24    750s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:53:24    750s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:53:24    750s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:53:24    750s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:53:24    750s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:53:24    750s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:53:24    750s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:53:24    750s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:53:24    750s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:53:24    750s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:53:24    750s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:53:24    750s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:53:24    750s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:53:24    750s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:53:24    750s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:53:24    750s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:53:24    750s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:53:24    750s] Finished Early Global Route supply map. mem = 4537.7M
[12/17 17:53:24    750s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:24    750s] icdp demand smooth ratio : 0.596715
[12/17 17:53:24    750s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:25    751s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:25    751s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:25    751s] High layer ICDP is OFF.
[12/17 17:53:25    751s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:25    751s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:25    751s] icdp demand smooth ratio : 0.589933
[12/17 17:53:25    751s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:25    752s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:25    752s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:25    752s] High layer ICDP is OFF.
[12/17 17:53:25    752s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:25    752s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:25    752s] icdp demand smooth ratio : 0.589032
[12/17 17:53:25    752s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:26    752s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:26    752s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:26    752s] High layer ICDP is OFF.
[12/17 17:53:26    752s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:26    752s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:26    752s] icdp demand smooth ratio : 0.588960
[12/17 17:53:26    752s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:27    753s] Tweakage swap 82 pairs.
[12/17 17:53:28    755s] Tweakage swap 17 pairs.
[12/17 17:53:29    756s] Tweakage swap 5 pairs.
[12/17 17:53:30    757s] Tweakage swap 1 pairs.
[12/17 17:53:30    757s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:30    757s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:30    757s] High layer ICDP is OFF.
[12/17 17:53:30    757s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:30    757s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:30    757s] icdp demand smooth ratio : 0.588705
[12/17 17:53:30    757s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:31    757s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:31    757s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:31    757s] High layer ICDP is OFF.
[12/17 17:53:31    757s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:31    757s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:31    757s] icdp demand smooth ratio : 0.588556
[12/17 17:53:31    757s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:31    758s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:31    758s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:31    758s] High layer ICDP is OFF.
[12/17 17:53:31    758s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:31    758s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:31    758s] icdp demand smooth ratio : 0.588494
[12/17 17:53:31    758s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:32    758s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:32    758s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:32    758s] High layer ICDP is OFF.
[12/17 17:53:32    758s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:32    758s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:32    758s] icdp demand smooth ratio : 0.588485
[12/17 17:53:32    758s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:33    760s] Tweakage swap 8 pairs.
[12/17 17:53:34    761s] Tweakage swap 2 pairs.
[12/17 17:53:35    762s] Tweakage swap 1 pairs.
[12/17 17:53:36    763s] Tweakage swap 0 pairs.
[12/17 17:53:37    763s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:37    763s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:37    763s] High layer ICDP is OFF.
[12/17 17:53:37    763s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:37    763s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:37    763s] icdp demand smooth ratio : 0.588462
[12/17 17:53:37    763s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:37    764s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:37    764s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:37    764s] High layer ICDP is OFF.
[12/17 17:53:37    764s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:37    764s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:37    764s] icdp demand smooth ratio : 0.588443
[12/17 17:53:37    764s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:38    764s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:38    764s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:38    764s] High layer ICDP is OFF.
[12/17 17:53:38    764s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:38    764s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:38    764s] icdp demand smooth ratio : 0.588443
[12/17 17:53:38    764s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:38    765s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:53:38    765s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:53:38    765s] High layer ICDP is OFF.
[12/17 17:53:38    765s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:53:38    765s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:53:38    765s] icdp demand smooth ratio : 0.588443
[12/17 17:53:38    765s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:53:38    765s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:39.947, REAL:39.474, MEM:4555.2M, EPOCH TIME: 1734454418.914381
[12/17 17:53:38    765s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:39.958, REAL:39.484, MEM:4555.2M, EPOCH TIME: 1734454418.916033
[12/17 17:53:38    765s] Call icdpEval cleanup ...
[12/17 17:53:38    765s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:40.402, REAL:39.720, MEM:4427.2M, EPOCH TIME: 1734454418.919114
[12/17 17:53:38    765s] Move report: Congestion aware Tweak moves 4535 insts, mean move: 4.47 um, max move: 133.20 um 
[12/17 17:53:38    765s] 	Max move on inst (cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (1110.28, 547.27) --> (1110.28, 680.47)
[12/17 17:53:38    765s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:40.4, real=0:00:39.0, mem=4427.2mb) @(0:12:05 - 0:12:46).
[12/17 17:53:38    765s] 
[12/17 17:53:38    765s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:53:39    766s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:53:39    766s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 17:53:39    766s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:53:39    766s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4395.2MB) @(0:12:46 - 0:12:46).
[12/17 17:53:39    766s] Move report: Detail placement moves 4535 insts, mean move: 4.47 um, max move: 133.20 um 
[12/17 17:53:39    766s] 	Max move on inst (cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (1110.28, 547.27) --> (1110.28, 680.47)
[12/17 17:53:39    766s] 	Runtime: CPU: 0:00:41.0 REAL: 0:00:40.0 MEM: 4395.2MB
[12/17 17:53:39    766s] Statistics of distance of Instance movement in refine placement:
[12/17 17:53:39    766s]   maximum (X+Y) =       133.20 um
[12/17 17:53:39    766s]   inst (cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) with max move: (1110.28, 547.27) -> (1110.28, 680.47)
[12/17 17:53:39    766s]   mean    (X+Y) =         4.47 um
[12/17 17:53:39    766s] Total instances flipped for legalization: 4
[12/17 17:53:39    766s] Summary Report:
[12/17 17:53:39    766s] Instances move: 4535 (out of 12267 movable)
[12/17 17:53:39    766s] Instances flipped: 4
[12/17 17:53:39    766s] Mean displacement: 4.47 um
[12/17 17:53:39    766s] Max displacement: 133.20 um (Instance: cbx_1__0_/mux_top_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) (1110.28, 547.27) -> (1110.28, 680.47)
[12/17 17:53:39    766s] 	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
[12/17 17:53:39    766s] Total instances moved : 4535
[12/17 17:53:39    766s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:40.984, REAL:40.017, MEM:4395.2M, EPOCH TIME: 1734454419.212381
[12/17 17:53:39    766s] Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
[12/17 17:53:39    766s] Runtime: CPU: 0:00:41.0 REAL: 0:00:40.0 MEM: 4395.2MB
[12/17 17:53:39    766s] [CPU] RefinePlace/total (cpu=0:00:41.0, real=0:00:40.0, mem=4395.2MB) @(0:12:05 - 0:12:46).
[12/17 17:53:39    766s] *** Finished refinePlace (0:12:46 mem=4395.2M) ***
[12/17 17:53:39    766s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.10
[12/17 17:53:39    766s] OPERPROF:   Finished Refine-Place at level 2, CPU:41.001, REAL:40.035, MEM:4395.2M, EPOCH TIME: 1734454419.216319
[12/17 17:53:39    766s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4395.2M, EPOCH TIME: 1734454419.216385
[12/17 17:53:39    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:53:39    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:39    766s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:39    766s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:39    766s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.043, REAL:0.017, MEM:4396.2M, EPOCH TIME: 1734454419.232947
[12/17 17:53:39    766s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:41.060, REAL:40.065, MEM:4396.2M, EPOCH TIME: 1734454419.233013
[12/17 17:53:39    766s] *** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:00:41.1/0:00:40.1 (1.0), totSession cpu/real = 0:12:46.2/1:45:57.3 (0.1), mem = 4396.2M
[12/17 17:53:39    766s] 
[12/17 17:53:39    766s] =============================================================================================
[12/17 17:53:39    766s]  Step TAT Report : LocalWireReclaim #1 / ccopt_design #1                        22.33-s094_1
[12/17 17:53:39    766s] =============================================================================================
[12/17 17:53:39    766s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:53:39    766s] ---------------------------------------------------------------------------------------------
[12/17 17:53:39    766s] [ RefinePlace            ]      1   0:00:40.0  (  99.9 % )     0:00:40.0 /  0:00:41.0    1.0
[12/17 17:53:39    766s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[12/17 17:53:39    766s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:39    766s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.2
[12/17 17:53:39    766s] ---------------------------------------------------------------------------------------------
[12/17 17:53:39    766s]  LocalWireReclaim #1 TOTAL          0:00:40.1  ( 100.0 % )     0:00:40.1 /  0:00:41.1    1.0
[12/17 17:53:39    766s] ---------------------------------------------------------------------------------------------
[12/17 17:53:39    766s] 
[12/17 17:53:39    766s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:53:39    766s] #################################################################################
[12/17 17:53:39    766s] # Design Stage: PreRoute
[12/17 17:53:39    766s] # Design Name: fpga_top
[12/17 17:53:39    766s] # Design Mode: 130nm
[12/17 17:53:39    766s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:53:39    766s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:53:39    766s] # Signoff Settings: SI Off 
[12/17 17:53:39    766s] #################################################################################
[12/17 17:53:39    766s] Topological Sorting (REAL = 0:00:00.0, MEM = 4384.7M, InitMEM = 4384.7M)
[12/17 17:53:39    766s] Calculate delays in BcWc mode...
[12/17 17:53:39    766s] Start delay calculation (fullDC) (8 T). (MEM=4384.7)
[12/17 17:53:39    767s] End AAE Lib Interpolated Model. (MEM=4396.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:53:40    769s] Total number of fetched objects 14095
[12/17 17:53:40    769s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:53:40    769s] End delay calculation. (MEM=4825.78 CPU=0:00:02.4 REAL=0:00:01.0)
[12/17 17:53:40    769s] End delay calculation (fullDC). (MEM=4825.78 CPU=0:00:02.7 REAL=0:00:01.0)
[12/17 17:53:40    769s] *** CDM Built up (cpu=0:00:03.3  real=0:00:01.0  mem= 4825.8M) ***
[12/17 17:53:40    770s] eGR doReRoute: optGuide
[12/17 17:53:40    770s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4825.8M, EPOCH TIME: 1734454420.299553
[12/17 17:53:40    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:40    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:40    770s] Cell fpga_top LLGs are deleted
[12/17 17:53:40    770s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:40    770s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:40    770s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:4345.8M, EPOCH TIME: 1734454420.301168
[12/17 17:53:40    770s] {MMLU 0 1 13900}
[12/17 17:53:40    770s] ### Creating LA Mngr. totSessionCpu=0:12:50 mem=4345.8M
[12/17 17:53:40    770s] ### Creating LA Mngr, finished. totSessionCpu=0:12:50 mem=4345.8M
[12/17 17:53:40    770s] Running pre-eGR process
[12/17 17:53:40    770s] Set min layer with default ( 2 )
[12/17 17:53:40    770s] Set max layer with default ( 127 )
[12/17 17:53:40    770s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:40    770s] Min route layer (adjusted) = 2
[12/17 17:53:40    770s] Max route layer (adjusted) = 5
[12/17 17:53:40    770s] Set min layer with default ( 2 )
[12/17 17:53:40    770s] Set max layer with default ( 127 )
[12/17 17:53:40    770s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:40    770s] Min route layer (adjusted) = 2
[12/17 17:53:40    770s] Max route layer (adjusted) = 5
[12/17 17:53:40    770s] (I)      Started Import and model ( Curr Mem: 4.10 MB )
[12/17 17:53:40    770s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:53:40    770s] (I)      == Non-default Options ==
[12/17 17:53:40    770s] (I)      Maximum routing layer                              : 5
[12/17 17:53:40    770s] (I)      Top routing layer                                  : 5
[12/17 17:53:40    770s] (I)      Number of threads                                  : 8
[12/17 17:53:40    770s] (I)      Route tie net to shape                             : auto
[12/17 17:53:40    770s] (I)      Method to set GCell size                           : row
[12/17 17:53:40    770s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:53:40    770s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:53:40    770s] (I)      ============== Pin Summary ==============
[12/17 17:53:40    770s] (I)      +-------+--------+---------+------------+
[12/17 17:53:40    770s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:53:40    770s] (I)      +-------+--------+---------+------------+
[12/17 17:53:40    770s] (I)      |     1 |  38200 |   99.11 |        Pin |
[12/17 17:53:40    770s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:53:40    770s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:53:40    770s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:53:40    770s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:53:40    770s] (I)      +-------+--------+---------+------------+
[12/17 17:53:40    770s] (I)      Use row-based GCell size
[12/17 17:53:40    770s] (I)      Use row-based GCell align
[12/17 17:53:40    770s] (I)      layer 0 area = 83000
[12/17 17:53:40    770s] (I)      layer 1 area = 67600
[12/17 17:53:40    770s] (I)      layer 2 area = 240000
[12/17 17:53:40    770s] (I)      layer 3 area = 240000
[12/17 17:53:40    770s] (I)      layer 4 area = 4000000
[12/17 17:53:40    770s] (I)      GCell unit size   : 6660
[12/17 17:53:40    770s] (I)      GCell multiplier  : 1
[12/17 17:53:40    770s] (I)      GCell row height  : 6660
[12/17 17:53:40    770s] (I)      Actual row height : 6660
[12/17 17:53:40    770s] (I)      GCell align ref   : 480640 480670
[12/17 17:53:40    770s] [NR-eGR] Track table information for default rule: 
[12/17 17:53:40    770s] [NR-eGR] met1 has single uniform track structure
[12/17 17:53:40    770s] [NR-eGR] met2 has single uniform track structure
[12/17 17:53:40    770s] [NR-eGR] met3 has single uniform track structure
[12/17 17:53:40    770s] [NR-eGR] met4 has single uniform track structure
[12/17 17:53:40    770s] [NR-eGR] met5 has single uniform track structure
[12/17 17:53:40    770s] (I)      ============== Default via ===============
[12/17 17:53:40    770s] (I)      +---+------------------+-----------------+
[12/17 17:53:40    770s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/17 17:53:40    770s] (I)      +---+------------------+-----------------+
[12/17 17:53:40    770s] (I)      | 1 |    7  M1M2_PR_R  |    6  M1M2_PR   |
[12/17 17:53:40    770s] (I)      | 2 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[12/17 17:53:40    770s] (I)      | 3 |   16  M3M4_PR    |   16  M3M4_PR   |
[12/17 17:53:40    770s] (I)      | 4 |   21  M4M5_PR    |   21  M4M5_PR   |
[12/17 17:53:40    770s] (I)      +---+------------------+-----------------+
[12/17 17:53:40    770s] [NR-eGR] Read 4859 PG shapes
[12/17 17:53:40    770s] [NR-eGR] Read 0 clock shapes
[12/17 17:53:40    770s] [NR-eGR] Read 0 other shapes
[12/17 17:53:40    770s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:53:40    770s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:53:40    770s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:53:40    770s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:53:40    770s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:53:40    770s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:53:40    770s] [NR-eGR] #Other Blockages    : 0
[12/17 17:53:40    770s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:53:40    770s] (I)      Custom ignore net properties:
[12/17 17:53:40    770s] (I)      1 : NotLegal
[12/17 17:53:40    770s] (I)      Default ignore net properties:
[12/17 17:53:40    770s] (I)      1 : Special
[12/17 17:53:40    770s] (I)      2 : Analog
[12/17 17:53:40    770s] (I)      3 : Fixed
[12/17 17:53:40    770s] (I)      4 : Skipped
[12/17 17:53:40    770s] (I)      5 : MixedSignal
[12/17 17:53:40    770s] (I)      Prerouted net properties:
[12/17 17:53:40    770s] (I)      1 : NotLegal
[12/17 17:53:40    770s] (I)      2 : Special
[12/17 17:53:40    770s] (I)      3 : Analog
[12/17 17:53:40    770s] (I)      4 : Fixed
[12/17 17:53:40    770s] (I)      5 : Skipped
[12/17 17:53:40    770s] (I)      6 : MixedSignal
[12/17 17:53:40    770s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:53:40    770s] [NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 2219
[12/17 17:53:40    770s] [NR-eGR] Read 12383 nets ( ignored 2 )
[12/17 17:53:40    770s] (I)        Front-side 12383 ( ignored 2 )
[12/17 17:53:40    770s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:53:40    770s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:53:40    770s] (I)      early_global_route_priority property id does not exist.
[12/17 17:53:40    770s] (I)      Read Num Blocks=50645  Num Prerouted Wires=2219  Num CS=0
[12/17 17:53:40    770s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 1611
[12/17 17:53:40    770s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 495
[12/17 17:53:40    770s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 97
[12/17 17:53:40    770s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 16
[12/17 17:53:40    770s] (I)      Number of ignored nets                =      2
[12/17 17:53:40    770s] (I)      Number of connected nets              =      0
[12/17 17:53:40    770s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/17 17:53:40    770s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:53:40    770s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:53:40    770s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:53:40    770s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:53:40    770s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:53:40    770s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:53:40    770s] (I)      Ndr track 0 does not exist
[12/17 17:53:40    770s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:53:40    770s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:53:40    770s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:53:40    770s] (I)      Site width          :   110  (dbu)
[12/17 17:53:40    770s] (I)      Row height          :  6660  (dbu)
[12/17 17:53:40    770s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:53:40    770s] (I)      GCell width         :  6660  (dbu)
[12/17 17:53:40    770s] (I)      GCell height        :  6660  (dbu)
[12/17 17:53:40    770s] (I)      Grid                :   240   235     5
[12/17 17:53:40    770s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:53:40    770s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:53:40    770s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:53:40    770s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:53:40    770s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:53:40    770s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:53:40    770s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:53:40    770s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:53:40    770s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:53:40    770s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:53:40    770s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:53:40    770s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:53:40    770s] (I)      --------------------------------------------------------
[12/17 17:53:40    770s] 
[12/17 17:53:40    770s] [NR-eGR] ============ Routing rule table ============
[12/17 17:53:40    770s] [NR-eGR] Rule id: 0  Nets: 12349
[12/17 17:53:40    770s] [NR-eGR] ========================================
[12/17 17:53:40    770s] [NR-eGR] 
[12/17 17:53:40    770s] (I)      ======== NDR :  =========
[12/17 17:53:40    770s] (I)      +--------------+--------+
[12/17 17:53:40    770s] (I)      |           ID |      0 |
[12/17 17:53:40    770s] (I)      |         Name |        |
[12/17 17:53:40    770s] (I)      |      Default |    yes |
[12/17 17:53:40    770s] (I)      |  Clk Special |     no |
[12/17 17:53:40    770s] (I)      | Hard spacing |     no |
[12/17 17:53:40    770s] (I)      |    NDR track | (none) |
[12/17 17:53:40    770s] (I)      |      NDR via | (none) |
[12/17 17:53:40    770s] (I)      |  Extra space |      0 |
[12/17 17:53:40    770s] (I)      |      Shields |      0 |
[12/17 17:53:40    770s] (I)      |   Demand (H) |      1 |
[12/17 17:53:40    770s] (I)      |   Demand (V) |      1 |
[12/17 17:53:40    770s] (I)      |        #Nets |  12349 |
[12/17 17:53:40    770s] (I)      +--------------+--------+
[12/17 17:53:40    770s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:53:40    770s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:53:40    770s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:53:40    770s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:53:40    770s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:53:40    770s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:53:40    770s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:53:40    770s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:53:40    770s] (I)      ======== NDR :  =========
[12/17 17:53:40    770s] (I)      +--------------+--------+
[12/17 17:53:40    770s] (I)      |           ID |      1 |
[12/17 17:53:40    770s] (I)      |         Name |        |
[12/17 17:53:40    770s] (I)      |      Default |     no |
[12/17 17:53:40    770s] (I)      |  Clk Special |     no |
[12/17 17:53:40    770s] (I)      | Hard spacing |     no |
[12/17 17:53:40    770s] (I)      |    NDR track | (none) |
[12/17 17:53:40    770s] (I)      |      NDR via | (none) |
[12/17 17:53:40    770s] (I)      |  Extra space |      1 |
[12/17 17:53:40    770s] (I)      |      Shields |      0 |
[12/17 17:53:40    770s] (I)      |   Demand (H) |      2 |
[12/17 17:53:40    770s] (I)      |   Demand (V) |      2 |
[12/17 17:53:40    770s] (I)      |        #Nets |      0 |
[12/17 17:53:40    770s] (I)      +--------------+--------+
[12/17 17:53:40    770s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:53:40    770s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:53:40    770s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:53:40    770s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:53:40    770s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:53:40    770s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:53:40    770s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:53:40    770s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:53:40    770s] (I)      =============== Blocked Tracks ===============
[12/17 17:53:40    770s] (I)      +-------+---------+----------+---------------+
[12/17 17:53:40    770s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:53:40    770s] (I)      +-------+---------+----------+---------------+
[12/17 17:53:40    770s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:53:40    770s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:53:40    770s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:53:40    770s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:53:40    770s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:53:40    770s] (I)      +-------+---------+----------+---------------+
[12/17 17:53:40    770s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 4.14 MB )
[12/17 17:53:40    770s] (I)      Delete wires for 12349 nets (async)
[12/17 17:53:40    770s] (I)      Reset routing kernel
[12/17 17:53:40    770s] (I)      Started Global Routing ( Curr Mem: 4.14 MB )
[12/17 17:53:40    770s] (I)      totalPins=35519  totalGlobalPin=28041 (78.95%)
[12/17 17:53:40    770s] (I)      ================= Net Group Info =================
[12/17 17:53:40    770s] (I)      +----+----------------+--------------+-----------+
[12/17 17:53:40    770s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:53:40    770s] (I)      +----+----------------+--------------+-----------+
[12/17 17:53:40    770s] (I)      |  1 |          12349 |      met2(2) |   met5(5) |
[12/17 17:53:40    770s] (I)      +----+----------------+--------------+-----------+
[12/17 17:53:40    770s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:53:40    770s] (I)      total 2D Demand : 6951 = (1320 H, 5631 V)
[12/17 17:53:40    770s] (I)      Adjusted 0 GCells for pin access
[12/17 17:53:40    770s] [NR-eGR] Layer group 1: route 12349 net(s) in layer range [2, 5]
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] (I)      ============  Phase 1a Route ============
[12/17 17:53:40    770s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 72
[12/17 17:53:40    770s] (I)      Usage: 56838 = (28810 H, 28028 V) = (8.33% H, 4.27% V) = (1.919e+05um H, 1.867e+05um V)
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] (I)      ============  Phase 1b Route ============
[12/17 17:53:40    770s] (I)      Usage: 56861 = (28813 H, 28048 V) = (8.33% H, 4.27% V) = (1.919e+05um H, 1.868e+05um V)
[12/17 17:53:40    770s] (I)      Overflow of layer group 1: 0.91% H + 0.02% V. EstWL: 3.786943e+05um
[12/17 17:53:40    770s] (I)      Congestion metric : 2.50%H 0.05%V, 2.55%HV
[12/17 17:53:40    770s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] (I)      ============  Phase 1c Route ============
[12/17 17:53:40    770s] (I)      Level2 Grid: 48 x 47
[12/17 17:53:40    770s] (I)      Usage: 57188 = (28926 H, 28262 V) = (8.36% H, 4.31% V) = (1.926e+05um H, 1.882e+05um V)
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] (I)      ============  Phase 1d Route ============
[12/17 17:53:40    770s] (I)      Usage: 57198 = (28930 H, 28268 V) = (8.36% H, 4.31% V) = (1.927e+05um H, 1.883e+05um V)
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] (I)      ============  Phase 1e Route ============
[12/17 17:53:40    770s] (I)      Usage: 57215 = (28932 H, 28283 V) = (8.36% H, 4.31% V) = (1.927e+05um H, 1.884e+05um V)
[12/17 17:53:40    770s] [NR-eGR] Early Global Route overflow of layer group 1: 0.91% H + 0.01% V. EstWL: 3.810519e+05um
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] (I)      ============  Phase 1l Route ============
[12/17 17:53:40    770s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:53:40    770s] (I)      Layer  2:     396950     30378        12      354853      424367    (45.54%) 
[12/17 17:53:40    770s] (I)      Layer  3:     302243     55761      1306      293979      319232    (47.94%) 
[12/17 17:53:40    770s] (I)      Layer  4:     258972     13734       141      309598      298574    (50.91%) 
[12/17 17:53:40    770s] (I)      Layer  5:      42838      4909        90       56808       45394    (55.58%) 
[12/17 17:53:40    770s] (I)      Total:       1001003    104782      1549     1015236     1087564    (48.28%) 
[12/17 17:53:40    770s] (I)      
[12/17 17:53:40    770s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:53:40    770s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/17 17:53:40    770s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:53:40    770s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/17 17:53:40    770s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:53:40    770s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:53:40    770s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:53:40    770s] [NR-eGR]    met3 ( 3)       618( 2.11%)        32( 0.11%)         2( 0.01%)   ( 2.23%) 
[12/17 17:53:40    770s] [NR-eGR]    met4 ( 4)       132( 0.48%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[12/17 17:53:40    770s] [NR-eGR]    met5 ( 5)        88( 0.35%)         0( 0.00%)         0( 0.00%)   ( 0.35%) 
[12/17 17:53:40    770s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:53:40    770s] [NR-eGR]        Total       850( 0.76%)        32( 0.03%)         2( 0.00%)   ( 0.79%) 
[12/17 17:53:40    770s] [NR-eGR] 
[12/17 17:53:40    770s] (I)      Finished Global Routing ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 4.14 MB )
[12/17 17:53:40    770s] (I)      Updating congestion map
[12/17 17:53:40    770s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:53:40    770s] [NR-eGR] Overflow after Early Global Route 1.42% H + 0.00% V
[12/17 17:53:40    770s] (I)      Running track assignment and export wires
[12/17 17:53:40    770s] (I)      ============= Track Assignment ============
[12/17 17:53:40    770s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.14 MB )
[12/17 17:53:40    770s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:53:40    770s] (I)      Run Multi-thread track assignment
[12/17 17:53:40    770s] (I)      Finished Track Assignment (8T) ( CPU: 0.15 sec, Real: 0.03 sec, Curr Mem: 4.15 MB )
[12/17 17:53:40    770s] (I)      Started Export ( Curr Mem: 4.15 MB )
[12/17 17:53:40    770s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:53:40    770s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/17 17:53:40    770s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:53:40    770s] [NR-eGR]               Length (um)   Vias 
[12/17 17:53:40    770s] [NR-eGR] ---------------------------------
[12/17 17:53:40    770s] [NR-eGR]  met1  (1H)          2529  36456 
[12/17 17:53:40    770s] [NR-eGR]  met2  (2V)        174736  43936 
[12/17 17:53:40    770s] [NR-eGR]  met3  (3H)        177195   5523 
[12/17 17:53:40    770s] [NR-eGR]  met4  (4V)         44604   4463 
[12/17 17:53:40    770s] [NR-eGR]  met5  (5H)         29089      0 
[12/17 17:53:40    770s] [NR-eGR] ---------------------------------
[12/17 17:53:40    770s] [NR-eGR]        Total       428153  90378 
[12/17 17:53:40    770s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:53:40    770s] [NR-eGR] Total half perimeter of net bounding box: 303909um
[12/17 17:53:40    770s] [NR-eGR] Total length: 428153um, number of vias: 90378
[12/17 17:53:40    770s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:53:40    770s] (I)      == Layer wire length by net rule ==
[12/17 17:53:40    770s] (I)                     Default 
[12/17 17:53:40    770s] (I)      -----------------------
[12/17 17:53:40    770s] (I)       met1  (1H)     2529um 
[12/17 17:53:40    770s] (I)       met2  (2V)   174736um 
[12/17 17:53:40    770s] (I)       met3  (3H)   177195um 
[12/17 17:53:40    770s] (I)       met4  (4V)    44604um 
[12/17 17:53:40    770s] (I)       met5  (5H)    29089um 
[12/17 17:53:40    770s] (I)      -----------------------
[12/17 17:53:40    770s] (I)             Total  428153um 
[12/17 17:53:40    770s] (I)      == Layer via count by net rule ==
[12/17 17:53:40    770s] (I)                    Default 
[12/17 17:53:40    770s] (I)      ----------------------
[12/17 17:53:40    770s] (I)       met1  (1H)     36456 
[12/17 17:53:40    770s] (I)       met2  (2V)     43936 
[12/17 17:53:40    770s] (I)       met3  (3H)      5523 
[12/17 17:53:40    770s] (I)       met4  (4V)      4463 
[12/17 17:53:40    770s] (I)       met5  (5H)         0 
[12/17 17:53:40    770s] (I)      ----------------------
[12/17 17:53:40    770s] (I)             Total    90378 
[12/17 17:53:40    770s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 4.03 MB )
[12/17 17:53:40    770s] eee: RC Grid Memory freed=37500
[12/17 17:53:40    770s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.33 sec, Curr Mem: 4.03 MB )
[12/17 17:53:40    770s] (I)      ======================================== Runtime Summary =========================================
[12/17 17:53:40    770s] (I)       Step                                               %       Start      Finish      Real       CPU 
[12/17 17:53:40    770s] (I)      --------------------------------------------------------------------------------------------------
[12/17 17:53:40    770s] (I)       Early Global Route kernel                    100.00%  157.93 sec  158.26 sec  0.33 sec  0.66 sec 
[12/17 17:53:40    770s] (I)       +-Import and model                            23.50%  157.93 sec  158.00 sec  0.08 sec  0.09 sec 
[12/17 17:53:40    770s] (I)       | +-Create place DB                            9.29%  157.93 sec  157.96 sec  0.03 sec  0.03 sec 
[12/17 17:53:40    770s] (I)       | | +-Import place data                        9.24%  157.93 sec  157.96 sec  0.03 sec  0.03 sec 
[12/17 17:53:40    770s] (I)       | | | +-Read instances and placement           2.82%  157.93 sec  157.94 sec  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)       | | | +-Read nets                              6.20%  157.94 sec  157.96 sec  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | +-Create route DB                           11.79%  157.96 sec  158.00 sec  0.04 sec  0.05 sec 
[12/17 17:53:40    770s] (I)       | | +-Import route data (8T)                  11.68%  157.96 sec  158.00 sec  0.04 sec  0.05 sec 
[12/17 17:53:40    770s] (I)       | | | +-Read blockages ( Layer 2-5 )           2.86%  157.96 sec  157.97 sec  0.01 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read routing blockages               0.00%  157.96 sec  157.96 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read instance blockages              1.46%  157.96 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read PG blockages                    1.04%  157.97 sec  157.97 sec  0.00 sec  0.01 sec 
[12/17 17:53:40    770s] (I)       | | | | | +-Allocate memory for PG via list    0.05%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read clock blockages                 0.01%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read other blockages                 0.01%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read halo blockages                  0.02%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Read boundary cut boxes              0.00%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Read blackboxes                        0.00%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Read prerouted                         1.10%  157.97 sec  157.97 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Read nets                              0.88%  157.97 sec  157.98 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Set up via pillars                     0.02%  157.98 sec  157.98 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Initialize 3D grid graph               0.20%  157.98 sec  157.98 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Model blockage capacity                5.09%  157.98 sec  158.00 sec  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Initialize 3D capacity               4.85%  157.98 sec  158.00 sec  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | +-Read aux data                              0.00%  158.00 sec  158.00 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | +-Others data preparation                    0.00%  158.00 sec  158.00 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | +-Create route kernel                        1.75%  158.00 sec  158.00 sec  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)       +-Global Routing                              28.38%  158.01 sec  158.10 sec  0.09 sec  0.22 sec 
[12/17 17:53:40    770s] (I)       | +-Initialization                             0.89%  158.01 sec  158.01 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | +-Net group 1                               26.19%  158.01 sec  158.10 sec  0.09 sec  0.21 sec 
[12/17 17:53:40    770s] (I)       | | +-Generate topology (8T)                   1.15%  158.01 sec  158.01 sec  0.00 sec  0.01 sec 
[12/17 17:53:40    770s] (I)       | | +-Phase 1a                                 5.61%  158.02 sec  158.04 sec  0.02 sec  0.04 sec 
[12/17 17:53:40    770s] (I)       | | | +-Pattern routing (8T)                   3.79%  158.02 sec  158.03 sec  0.01 sec  0.04 sec 
[12/17 17:53:40    770s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.95%  158.03 sec  158.03 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Add via demand to 2D                   0.64%  158.03 sec  158.04 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | +-Phase 1b                                 4.01%  158.04 sec  158.05 sec  0.01 sec  0.03 sec 
[12/17 17:53:40    770s] (I)       | | | +-Monotonic routing (8T)                 2.41%  158.04 sec  158.04 sec  0.01 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | | +-Phase 1c                                 1.45%  158.05 sec  158.06 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Two level Routing                      1.40%  158.05 sec  158.05 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Two Level Routing (Regular)          0.90%  158.05 sec  158.05 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Two Level Routing (Strong)           0.31%  158.05 sec  158.05 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | +-Phase 1d                                 1.77%  158.06 sec  158.06 sec  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)       | | | +-Detoured routing (8T)                  1.70%  158.06 sec  158.06 sec  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)       | | +-Phase 1e                                 0.48%  158.06 sec  158.06 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | +-Route legalization                     0.37%  158.06 sec  158.06 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | | | +-Legalize Blockage Violations         0.32%  158.06 sec  158.06 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | | +-Phase 1l                                 9.68%  158.06 sec  158.10 sec  0.03 sec  0.10 sec 
[12/17 17:53:40    770s] (I)       | | | +-Layer assignment (8T)                  9.00%  158.07 sec  158.09 sec  0.03 sec  0.10 sec 
[12/17 17:53:40    770s] (I)       +-Export cong map                              1.45%  158.10 sec  158.10 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | +-Export 2D cong map                         0.19%  158.10 sec  158.10 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       +-Extract Global 3D Wires                      0.72%  158.10 sec  158.11 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       +-Track Assignment (8T)                        8.62%  158.11 sec  158.13 sec  0.03 sec  0.15 sec 
[12/17 17:53:40    770s] (I)       | +-Initialization                             0.35%  158.11 sec  158.11 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       | +-Track Assignment Kernel                    7.90%  158.11 sec  158.13 sec  0.03 sec  0.15 sec 
[12/17 17:53:40    770s] (I)       | +-Free Memory                                0.01%  158.13 sec  158.13 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)       +-Export                                      36.43%  158.14 sec  158.26 sec  0.12 sec  0.19 sec 
[12/17 17:53:40    770s] (I)       | +-Export DB wires                            8.31%  158.14 sec  158.16 sec  0.03 sec  0.08 sec 
[12/17 17:53:40    770s] (I)       | | +-Export all nets (8T)                     6.74%  158.14 sec  158.16 sec  0.02 sec  0.06 sec 
[12/17 17:53:40    770s] (I)       | | +-Set wire vias (8T)                       1.04%  158.16 sec  158.16 sec  0.00 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | +-Report wirelength                          5.83%  158.16 sec  158.18 sec  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)       | +-Update net boxes                           1.55%  158.18 sec  158.19 sec  0.01 sec  0.03 sec 
[12/17 17:53:40    770s] (I)       | +-Update timing                             18.02%  158.19 sec  158.25 sec  0.06 sec  0.06 sec 
[12/17 17:53:40    770s] (I)       +-Postprocess design                           0.13%  158.26 sec  158.26 sec  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)      ======================= Summary by functions ========================
[12/17 17:53:40    770s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:53:40    770s] (I)      ---------------------------------------------------------------------
[12/17 17:53:40    770s] (I)        0  Early Global Route kernel           100.00%  0.33 sec  0.66 sec 
[12/17 17:53:40    770s] (I)        1  Export                               36.43%  0.12 sec  0.19 sec 
[12/17 17:53:40    770s] (I)        1  Global Routing                       28.38%  0.09 sec  0.22 sec 
[12/17 17:53:40    770s] (I)        1  Import and model                     23.50%  0.08 sec  0.09 sec 
[12/17 17:53:40    770s] (I)        1  Track Assignment (8T)                 8.62%  0.03 sec  0.15 sec 
[12/17 17:53:40    770s] (I)        1  Export cong map                       1.45%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        1  Extract Global 3D Wires               0.72%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        1  Postprocess design                    0.13%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        2  Net group 1                          26.19%  0.09 sec  0.21 sec 
[12/17 17:53:40    770s] (I)        2  Update timing                        18.02%  0.06 sec  0.06 sec 
[12/17 17:53:40    770s] (I)        2  Create route DB                      11.79%  0.04 sec  0.05 sec 
[12/17 17:53:40    770s] (I)        2  Create place DB                       9.29%  0.03 sec  0.03 sec 
[12/17 17:53:40    770s] (I)        2  Export DB wires                       8.31%  0.03 sec  0.08 sec 
[12/17 17:53:40    770s] (I)        2  Track Assignment Kernel               7.90%  0.03 sec  0.15 sec 
[12/17 17:53:40    770s] (I)        2  Report wirelength                     5.83%  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        2  Create route kernel                   1.75%  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)        2  Update net boxes                      1.55%  0.01 sec  0.03 sec 
[12/17 17:53:40    770s] (I)        2  Initialization                        1.25%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        2  Export 2D cong map                    0.19%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        2  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        3  Import route data (8T)               11.68%  0.04 sec  0.05 sec 
[12/17 17:53:40    770s] (I)        3  Phase 1l                              9.68%  0.03 sec  0.10 sec 
[12/17 17:53:40    770s] (I)        3  Import place data                     9.24%  0.03 sec  0.03 sec 
[12/17 17:53:40    770s] (I)        3  Export all nets (8T)                  6.74%  0.02 sec  0.06 sec 
[12/17 17:53:40    770s] (I)        3  Phase 1a                              5.61%  0.02 sec  0.04 sec 
[12/17 17:53:40    770s] (I)        3  Phase 1b                              4.01%  0.01 sec  0.03 sec 
[12/17 17:53:40    770s] (I)        3  Phase 1d                              1.77%  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)        3  Phase 1c                              1.45%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        3  Generate topology (8T)                1.15%  0.00 sec  0.01 sec 
[12/17 17:53:40    770s] (I)        3  Set wire vias (8T)                    1.04%  0.00 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        3  Phase 1e                              0.48%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Layer assignment (8T)                 9.00%  0.03 sec  0.10 sec 
[12/17 17:53:40    770s] (I)        4  Read nets                             7.07%  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        4  Model blockage capacity               5.09%  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        4  Pattern routing (8T)                  3.79%  0.01 sec  0.04 sec 
[12/17 17:53:40    770s] (I)        4  Read blockages ( Layer 2-5 )          2.86%  0.01 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        4  Read instances and placement          2.82%  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)        4  Monotonic routing (8T)                2.41%  0.01 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        4  Detoured routing (8T)                 1.70%  0.01 sec  0.01 sec 
[12/17 17:53:40    770s] (I)        4  Two level Routing                     1.40%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Read prerouted                        1.10%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Pattern Routing Avoiding Blockages    0.95%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Add via demand to 2D                  0.64%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Route legalization                    0.37%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Initialize 3D grid graph              0.20%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Initialize 3D capacity                4.85%  0.02 sec  0.02 sec 
[12/17 17:53:40    770s] (I)        5  Read instance blockages               1.46%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Read PG blockages                     1.04%  0.00 sec  0.01 sec 
[12/17 17:53:40    770s] (I)        5  Two Level Routing (Regular)           0.90%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Legalize Blockage Violations          0.32%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Two Level Routing (Strong)            0.31%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] (I)        6  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[12/17 17:53:40    770s] Running post-eGR process
[12/17 17:53:40    770s] Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
[12/17 17:53:40    770s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:53:40    770s] RC Extraction called in multi-corner(1) mode.
[12/17 17:53:40    770s] RCMode: PreRoute
[12/17 17:53:40    770s]       RC Corner Indexes            0   
[12/17 17:53:40    770s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:53:40    770s] Resistance Scaling Factor    : 1.00000 
[12/17 17:53:40    770s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:53:40    770s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:53:40    770s] Shrink Factor                : 1.00000
[12/17 17:53:40    770s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:53:40    770s] Using Quantus QRC technology file ...
[12/17 17:53:40    770s] eee: Trim Metal Layers: { }
[12/17 17:53:40    770s] eee: RC Grid Memory allocated=37500
[12/17 17:53:40    770s] eee: LayerId=1 widthSet size=1
[12/17 17:53:40    770s] eee: LayerId=2 widthSet size=1
[12/17 17:53:40    770s] eee: LayerId=3 widthSet size=1
[12/17 17:53:40    770s] eee: LayerId=4 widthSet size=1
[12/17 17:53:40    770s] eee: LayerId=5 widthSet size=1
[12/17 17:53:40    770s] eee: Total RC Grid memory=37500
[12/17 17:53:40    770s] Updating RC grid for preRoute extraction ...
[12/17 17:53:40    770s] eee: Metal Layers Info:
[12/17 17:53:40    770s] eee: L: met1 met2 met3 met4 met5
[12/17 17:53:40    770s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:53:40    770s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:53:40    770s] eee: pegSigSF=1.070000
[12/17 17:53:40    770s] Initializing multi-corner resistance tables ...
[12/17 17:53:40    770s] eee: l=1 avDens=0.048237 usedTrk=951.422373 availTrk=19723.961112 sigTrk=951.422373
[12/17 17:53:40    770s] eee: l=2 avDens=0.081438 usedTrk=2623.658862 availTrk=32216.574381 sigTrk=2623.658862
[12/17 17:53:40    770s] eee: l=3 avDens=0.142581 usedTrk=2668.281611 availTrk=18714.113113 sigTrk=2668.281611
[12/17 17:53:40    770s] eee: l=4 avDens=0.060452 usedTrk=1084.136140 availTrk=17933.798998 sigTrk=1084.136140
[12/17 17:53:40    770s] eee: l=5 avDens=0.178756 usedTrk=689.788634 availTrk=3858.829379 sigTrk=689.788634
[12/17 17:53:40    770s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:53:40    770s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:53:40    770s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.330095 uaWl=1.000000 uaWlH=0.175600 aWlH=0.000000 lMod=0 pMax=0.848800 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:53:40    770s] eee: NetCapCache creation started. (Current Mem: 4332.934M) 
[12/17 17:53:40    770s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4332.934M) 
[12/17 17:53:40    770s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4332.934M)
[12/17 17:53:41    771s] Compute RC Scale Done ...
[12/17 17:53:41    771s] OPERPROF: Starting HotSpotCal at level 1, MEM:4362.0M, EPOCH TIME: 1734454421.042217
[12/17 17:53:41    771s] [hotspot] +------------+---------------+---------------+
[12/17 17:53:41    771s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:53:41    771s] [hotspot] +------------+---------------+---------------+
[12/17 17:53:41    771s] [hotspot] | normalized |          0.44 |          1.78 |
[12/17 17:53:41    771s] [hotspot] +------------+---------------+---------------+
[12/17 17:53:41    771s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 1.78 (area is in unit of 4 std-cell row bins)
[12/17 17:53:41    771s] [hotspot] max/total 0.44/1.78, big hotspot (>10) total 0.00
[12/17 17:53:41    771s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:53:41    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:53:41    771s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:53:41    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:53:41    771s] [hotspot] |  1  |   667.12   560.59   720.40   613.87 |        0.44   |
[12/17 17:53:41    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:53:41    771s] [hotspot] |  2  |   560.56   640.51   613.84   693.79 |        0.44   |
[12/17 17:53:41    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:53:41    771s] [hotspot] |  3  |   693.76   720.43   747.04   773.71 |        0.44   |
[12/17 17:53:41    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:53:41    771s] [hotspot] |  4  |   640.48   933.55   693.76   986.83 |        0.44   |
[12/17 17:53:41    771s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:53:41    771s] Top 4 hotspots total area: 1.78
[12/17 17:53:41    771s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.008, MEM:4362.0M, EPOCH TIME: 1734454421.049853
[12/17 17:53:41    771s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[12/17 17:53:41    771s] Begin: GigaOpt Route Type Constraints Refinement
[12/17 17:53:41    771s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:51.2/1:45:59.1 (0.1), mem = 4362.0M
[12/17 17:53:41    771s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.15
[12/17 17:53:41    771s] ### Creating RouteCongInterface, started
[12/17 17:53:41    771s] 
[12/17 17:53:41    771s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:53:41    771s] 
[12/17 17:53:41    771s] #optDebug: {0, 1.000}
[12/17 17:53:41    771s] ### Creating RouteCongInterface, finished
[12/17 17:53:41    771s] Updated routing constraints on 0 nets.
[12/17 17:53:41    771s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.15
[12/17 17:53:41    771s] Bottom Preferred Layer:
[12/17 17:53:41    771s] +-------------+------------+----------+
[12/17 17:53:41    771s] |    Layer    |    CLK     |   Rule   |
[12/17 17:53:41    771s] +-------------+------------+----------+
[12/17 17:53:41    771s] | met3 (z=3)  |          1 | default  |
[12/17 17:53:41    771s] +-------------+------------+----------+
[12/17 17:53:41    771s] Via Pillar Rule:
[12/17 17:53:41    771s]     None
[12/17 17:53:41    771s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:12:51.3/1:45:59.1 (0.1), mem = 4362.0M
[12/17 17:53:41    771s] 
[12/17 17:53:41    771s] =============================================================================================
[12/17 17:53:41    771s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     22.33-s094_1
[12/17 17:53:41    771s] =============================================================================================
[12/17 17:53:41    771s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:53:41    771s] ---------------------------------------------------------------------------------------------
[12/17 17:53:41    771s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  52.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:53:41    771s] [ MISC                   ]          0:00:00.0  (  47.7 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 17:53:41    771s] ---------------------------------------------------------------------------------------------
[12/17 17:53:41    771s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.3
[12/17 17:53:41    771s] ---------------------------------------------------------------------------------------------
[12/17 17:53:41    771s] 
[12/17 17:53:41    771s] End: GigaOpt Route Type Constraints Refinement
[12/17 17:53:41    771s] skip EGR on cluster skew clock nets.
[12/17 17:53:41    771s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:53:41    771s] #################################################################################
[12/17 17:53:41    771s] # Design Stage: PreRoute
[12/17 17:53:41    771s] # Design Name: fpga_top
[12/17 17:53:41    771s] # Design Mode: 130nm
[12/17 17:53:41    771s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:53:41    771s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:53:41    771s] # Signoff Settings: SI Off 
[12/17 17:53:41    771s] #################################################################################
[12/17 17:53:41    771s] Topological Sorting (REAL = 0:00:00.0, MEM = 4368.0M, InitMEM = 4368.0M)
[12/17 17:53:41    771s] Calculate delays in BcWc mode...
[12/17 17:53:41    771s] Start delay calculation (fullDC) (8 T). (MEM=4373.06)
[12/17 17:53:41    771s] End AAE Lib Interpolated Model. (MEM=4384.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:53:41    774s] Total number of fetched objects 14095
[12/17 17:53:41    774s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:53:41    774s] End delay calculation. (MEM=4814.14 CPU=0:00:02.6 REAL=0:00:00.0)
[12/17 17:53:41    774s] End delay calculation (fullDC). (MEM=4814.14 CPU=0:00:03.0 REAL=0:00:00.0)
[12/17 17:53:41    774s] *** CDM Built up (cpu=0:00:03.5  real=0:00:00.0  mem= 4814.1M) ***
[12/17 17:53:42    775s] Begin: GigaOpt postEco DRV Optimization
[12/17 17:53:42    775s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[12/17 17:53:42    775s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:55.2/1:46:00.0 (0.1), mem = 4814.1M
[12/17 17:53:42    775s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:53:42    775s] Info: 39 io nets excluded
[12/17 17:53:42    775s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:53:42    775s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:53:42    775s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.16
[12/17 17:53:42    775s] 
[12/17 17:53:42    775s] Active Setup views: VIEW_SETUP 
[12/17 17:53:42    775s] Cell fpga_top LLGs are deleted
[12/17 17:53:42    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4814.1M, EPOCH TIME: 1734454422.103363
[12/17 17:53:42    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4814.1M, EPOCH TIME: 1734454422.103721
[12/17 17:53:42    775s] Max number of tech site patterns supported in site array is 256.
[12/17 17:53:42    775s] Core basic site is 18T
[12/17 17:53:42    775s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:53:42    775s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:53:42    775s] Fast DP-INIT is on for default
[12/17 17:53:42    775s] Atter site array init, number of instance map data is 0.
[12/17 17:53:42    775s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.009, MEM:4846.1M, EPOCH TIME: 1734454422.113065
[12/17 17:53:42    775s] 
[12/17 17:53:42    775s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:53:42    775s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.012, MEM:4846.1M, EPOCH TIME: 1734454422.115591
[12/17 17:53:42    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 17:53:42    775s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 17:53:42    775s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:53:42    775s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:12:55 mem=4846.1M
[12/17 17:53:42    775s] OPERPROF: Starting DPlace-Init at level 1, MEM:4846.1M, EPOCH TIME: 1734454422.119792
[12/17 17:53:42    775s] Processing tracks to init pin-track alignment.
[12/17 17:53:42    775s] z: 2, totalTracks: 1
[12/17 17:53:42    775s] z: 4, totalTracks: 1
[12/17 17:53:42    775s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:53:42    775s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4846.1M, EPOCH TIME: 1734454422.124033
[12/17 17:53:42    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    775s] 
[12/17 17:53:42    775s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:53:42    775s] 
[12/17 17:53:42    775s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:53:42    775s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4846.1M, EPOCH TIME: 1734454422.128785
[12/17 17:53:42    775s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4846.1M, EPOCH TIME: 1734454422.128831
[12/17 17:53:42    775s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4846.1M, EPOCH TIME: 1734454422.128984
[12/17 17:53:42    775s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4846.1MB).
[12/17 17:53:42    775s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4846.1M, EPOCH TIME: 1734454422.130099
[12/17 17:53:42    775s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:53:42    775s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 17:53:42    775s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:12:55 mem=4846.1M
[12/17 17:53:42    775s] ### Creating RouteCongInterface, started
[12/17 17:53:42    775s] 
[12/17 17:53:42    775s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:53:42    775s] 
[12/17 17:53:42    775s] #optDebug: {0, 1.000}
[12/17 17:53:42    775s] ### Creating RouteCongInterface, finished
[12/17 17:53:42    775s] {MG  {4 0 49 0.690413} }
[12/17 17:53:42    775s] AoF 9812.4550um
[12/17 17:53:42    775s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:53:42    775s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 17:53:42    775s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:53:42    775s] [GPS-DRV] setupTNSCost  : 1
[12/17 17:53:42    775s] [GPS-DRV] maxIter       : 3
[12/17 17:53:42    775s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 17:53:42    775s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:53:42    775s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:53:42    775s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:53:42    775s] [GPS-DRV] maxLocalDensity: 0.98
[12/17 17:53:42    775s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:53:42    775s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 17:53:42    775s] [GPS-DRV] All active and enabled setup views
[12/17 17:53:42    775s] [GPS-DRV]     VIEW_SETUP
[12/17 17:53:42    775s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:53:42    775s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:53:42    775s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:53:42    775s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/17 17:53:42    775s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:53:42    775s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4974.1M, EPOCH TIME: 1734454422.383757
[12/17 17:53:42    775s] Found 0 hard placement blockage before merging.
[12/17 17:53:42    775s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4974.1M, EPOCH TIME: 1734454422.383876
[12/17 17:53:42    775s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/17 17:53:42    775s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:53:42    776s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:53:42    776s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 17:53:42    776s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:53:42    776s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 17:53:42    776s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:53:42    776s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:53:42    776s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 17:53:42    776s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:53:42    776s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  4974.1M|
[12/17 17:53:42    776s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] ###############################################################################
[12/17 17:53:42    776s] #
[12/17 17:53:42    776s] #  Large fanout net report:  
[12/17 17:53:42    776s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:53:42    776s] #     - current density: 61.89
[12/17 17:53:42    776s] #
[12/17 17:53:42    776s] #  List of high fanout nets:
[12/17 17:53:42    776s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:53:42    776s] #                   - multi-driver net with 2 drivers
[12/17 17:53:42    776s] #                   - Ignored for optimization
[12/17 17:53:42    776s] #
[12/17 17:53:42    776s] ###############################################################################
[12/17 17:53:42    776s] Bottom Preferred Layer:
[12/17 17:53:42    776s] +-------------+------------+----------+
[12/17 17:53:42    776s] |    Layer    |    CLK     |   Rule   |
[12/17 17:53:42    776s] +-------------+------------+----------+
[12/17 17:53:42    776s] | met3 (z=3)  |          1 | default  |
[12/17 17:53:42    776s] +-------------+------------+----------+
[12/17 17:53:42    776s] Via Pillar Rule:
[12/17 17:53:42    776s]     None
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] =======================================================================
[12/17 17:53:42    776s]                 Reasons for remaining drv violations
[12/17 17:53:42    776s] =======================================================================
[12/17 17:53:42    776s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] MultiBuffering failure reasons
[12/17 17:53:42    776s] ------------------------------------------------
[12/17 17:53:42    776s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4974.1M) ***
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:53:42    776s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 428153, Stn-len 0
[12/17 17:53:42    776s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:53:42    776s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4846.1M, EPOCH TIME: 1734454422.544291
[12/17 17:53:42    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:53:42    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.035, REAL:0.012, MEM:4384.1M, EPOCH TIME: 1734454422.556005
[12/17 17:53:42    776s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.16
[12/17 17:53:42    776s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.7), totSession cpu/real = 0:12:56.2/1:46:00.6 (0.1), mem = 4384.1M
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] =============================================================================================
[12/17 17:53:42    776s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  22.33-s094_1
[12/17 17:53:42    776s] =============================================================================================
[12/17 17:53:42    776s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:53:42    776s] ---------------------------------------------------------------------------------------------
[12/17 17:53:42    776s] [ SlackTraversorInit     ]      1   0:00:00.1  (  17.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:53:42    776s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 17:53:42    776s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 17:53:42    776s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:53:42    776s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.2
[12/17 17:53:42    776s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    6.1
[12/17 17:53:42    776s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:42    776s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:53:42    776s] [ MISC                   ]          0:00:00.3  (  60.4 % )     0:00:00.3 /  0:00:00.6    1.8
[12/17 17:53:42    776s] ---------------------------------------------------------------------------------------------
[12/17 17:53:42    776s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.9    1.7
[12/17 17:53:42    776s] ---------------------------------------------------------------------------------------------
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] End: GigaOpt postEco DRV Optimization
[12/17 17:53:42    776s] **INFO: Flow update: Design timing is met.
[12/17 17:53:42    776s] Running refinePlace -preserveRouting true -hardFence false
[12/17 17:53:42    776s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4384.1M, EPOCH TIME: 1734454422.561097
[12/17 17:53:42    776s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4384.1M, EPOCH TIME: 1734454422.561143
[12/17 17:53:42    776s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4384.1M, EPOCH TIME: 1734454422.561193
[12/17 17:53:42    776s] Processing tracks to init pin-track alignment.
[12/17 17:53:42    776s] z: 2, totalTracks: 1
[12/17 17:53:42    776s] z: 4, totalTracks: 1
[12/17 17:53:42    776s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:53:42    776s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4384.1M, EPOCH TIME: 1734454422.566075
[12/17 17:53:42    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:53:42    776s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:4384.1M, EPOCH TIME: 1734454422.571178
[12/17 17:53:42    776s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4384.1M, EPOCH TIME: 1734454422.571225
[12/17 17:53:42    776s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4384.1M, EPOCH TIME: 1734454422.571372
[12/17 17:53:42    776s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4384.1MB).
[12/17 17:53:42    776s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:4384.1M, EPOCH TIME: 1734454422.572548
[12/17 17:53:42    776s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:4384.1M, EPOCH TIME: 1734454422.572579
[12/17 17:53:42    776s] TDRefine: refinePlace mode is spiral
[12/17 17:53:42    776s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.11
[12/17 17:53:42    776s] OPERPROF:   Starting Refine-Place at level 2, MEM:4384.1M, EPOCH TIME: 1734454422.572630
[12/17 17:53:42    776s] *** Starting refinePlace (0:12:56 mem=4384.1M) ***
[12/17 17:53:42    776s] Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:53:42    776s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:53:42    776s] Set min layer with default ( 2 )
[12/17 17:53:42    776s] Set max layer with default ( 127 )
[12/17 17:53:42    776s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:42    776s] Min route layer (adjusted) = 2
[12/17 17:53:42    776s] Max route layer (adjusted) = 5
[12/17 17:53:42    776s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:53:42    776s] Set min layer with default ( 2 )
[12/17 17:53:42    776s] Set max layer with default ( 127 )
[12/17 17:53:42    776s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:42    776s] Min route layer (adjusted) = 2
[12/17 17:53:42    776s] Max route layer (adjusted) = 5
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] Starting Small incrNP...
[12/17 17:53:42    776s] User Input Parameters:
[12/17 17:53:42    776s] - Congestion Driven    : Off
[12/17 17:53:42    776s] - Timing Driven        : Off
[12/17 17:53:42    776s] - Area-Violation Based : Off
[12/17 17:53:42    776s] - Start Rollback Level : -5
[12/17 17:53:42    776s] - Legalized            : On
[12/17 17:53:42    776s] - Window Based         : Off
[12/17 17:53:42    776s] - eDen incr mode       : Off
[12/17 17:53:42    776s] - Small incr mode      : On
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] OPERPROF:     Starting Report-Density-Map (exclude fixed instaces) at level 3, MEM:4384.1M, EPOCH TIME: 1734454422.586049
[12/17 17:53:42    776s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:4384.1M, EPOCH TIME: 1734454422.587427
[12/17 17:53:42    776s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.006, REAL:0.002, MEM:4384.1M, EPOCH TIME: 1734454422.589755
[12/17 17:53:42    776s] default core: bins with density > 0.750 =  7.78 % ( 7 / 90 )
[12/17 17:53:42    776s] Density distribution unevenness ratio = 6.630%
[12/17 17:53:42    776s] Density distribution unevenness ratio (U70) = 1.575%
[12/17 17:53:42    776s] Density distribution unevenness ratio (U80) = 0.000%
[12/17 17:53:42    776s] Density distribution unevenness ratio (U90) = 0.000%
[12/17 17:53:42    776s] OPERPROF:     Finished Report-Density-Map (exclude fixed instaces) at level 3, CPU:0.007, REAL:0.004, MEM:4384.1M, EPOCH TIME: 1734454422.589841
[12/17 17:53:42    776s] cost 0.778182, thresh 1.000000
[12/17 17:53:42    776s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4384.1M)
[12/17 17:53:42    776s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:53:42    776s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4384.1M, EPOCH TIME: 1734454422.590164
[12/17 17:53:42    776s] Starting refinePlace ...
[12/17 17:53:42    776s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:53:42    776s] Set min layer with default ( 2 )
[12/17 17:53:42    776s] Set max layer with default ( 127 )
[12/17 17:53:42    776s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:42    776s] Min route layer (adjusted) = 2
[12/17 17:53:42    776s] Max route layer (adjusted) = 5
[12/17 17:53:42    776s] One DDP V2 for no tweak run.
[12/17 17:53:42    776s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:53:42    776s] Set min layer with default ( 2 )
[12/17 17:53:42    776s] Set max layer with default ( 127 )
[12/17 17:53:42    776s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:53:42    776s] Min route layer (adjusted) = 2
[12/17 17:53:42    776s] Max route layer (adjusted) = 5
[12/17 17:53:42    776s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4496.1M, EPOCH TIME: 1734454422.608919
[12/17 17:53:42    776s] DDP initSite1 nrRow 90 nrJob 90
[12/17 17:53:42    776s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4496.1M, EPOCH TIME: 1734454422.608985
[12/17 17:53:42    776s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:4496.1M, EPOCH TIME: 1734454422.609142
[12/17 17:53:42    776s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4496.1M, EPOCH TIME: 1734454422.609178
[12/17 17:53:42    776s] DDP markSite nrRow 90 nrJob 90
[12/17 17:53:42    776s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4496.1M, EPOCH TIME: 1734454422.609372
[12/17 17:53:42    776s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.000, MEM:4496.1M, EPOCH TIME: 1734454422.609407
[12/17 17:53:42    776s]   Spread Effort: high, pre-route mode, useDDP on.
[12/17 17:53:42    776s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4384.1MB) @(0:12:56 - 0:12:56).
[12/17 17:53:42    776s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:53:42    776s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 17:53:42    776s] 
[12/17 17:53:42    776s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:53:42    776s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:53:42    776s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 17:53:42    776s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:53:42    776s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4352.1MB) @(0:12:56 - 0:12:57).
[12/17 17:53:42    776s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:53:42    776s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4352.1MB
[12/17 17:53:42    776s] Statistics of distance of Instance movement in refine placement:
[12/17 17:53:42    776s]   maximum (X+Y) =         0.00 um
[12/17 17:53:42    776s]   mean    (X+Y) =         0.00 um
[12/17 17:53:42    776s] Summary Report:
[12/17 17:53:42    776s] Instances move: 0 (out of 12267 movable)
[12/17 17:53:42    776s] Instances flipped: 0
[12/17 17:53:42    776s] Mean displacement: 0.00 um
[12/17 17:53:42    776s] Max displacement: 0.00 um 
[12/17 17:53:42    776s] Total instances moved : 0
[12/17 17:53:42    776s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.605, REAL:0.322, MEM:4352.1M, EPOCH TIME: 1734454422.911993
[12/17 17:53:42    776s] Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
[12/17 17:53:42    776s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4352.1MB
[12/17 17:53:42    776s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4352.1MB) @(0:12:56 - 0:12:57).
[12/17 17:53:42    776s] *** Finished refinePlace (0:12:57 mem=4352.1M) ***
[12/17 17:53:42    776s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.11
[12/17 17:53:42    776s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.631, REAL:0.343, MEM:4352.1M, EPOCH TIME: 1734454422.915908
[12/17 17:53:42    776s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4352.1M, EPOCH TIME: 1734454422.915947
[12/17 17:53:42    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:53:42    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:42    776s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.034, REAL:0.010, MEM:4384.1M, EPOCH TIME: 1734454422.926347
[12/17 17:53:42    776s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.678, REAL:0.365, MEM:4384.1M, EPOCH TIME: 1734454422.926400
[12/17 17:53:42    776s] **INFO: Flow update: Design timing is met.
[12/17 17:53:42    776s] **INFO: Flow update: Design timing is met.
[12/17 17:53:42    776s] **INFO: Flow update: Design timing is met.
[12/17 17:53:42    776s] #optDebug: fT-D <X 1 0 0 0>
[12/17 17:53:42    776s] Register exp ratio and priority group on 0 nets on 13900 nets : 
[12/17 17:53:43    776s] 
[12/17 17:53:43    776s] Active setup views:
[12/17 17:53:43    776s]  VIEW_SETUP
[12/17 17:53:43    776s]   Dominating endpoints: 0
[12/17 17:53:43    776s]   Dominating TNS: -0.000
[12/17 17:53:43    776s] 
[12/17 17:53:43    777s] Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
[12/17 17:53:43    777s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:53:43    777s] RC Extraction called in multi-corner(1) mode.
[12/17 17:53:43    777s] RCMode: PreRoute
[12/17 17:53:43    777s]       RC Corner Indexes            0   
[12/17 17:53:43    777s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:53:43    777s] Resistance Scaling Factor    : 1.00000 
[12/17 17:53:43    777s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:53:43    777s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:53:43    777s] Shrink Factor                : 1.00000
[12/17 17:53:43    777s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:53:43    777s] Using Quantus QRC technology file ...
[12/17 17:53:43    777s] eee: RC Grid Memory freed=37500
[12/17 17:53:43    777s] eee: Trim Metal Layers: { }
[12/17 17:53:43    777s] eee: RC Grid Memory allocated=37500
[12/17 17:53:43    777s] eee: LayerId=1 widthSet size=1
[12/17 17:53:43    777s] eee: LayerId=2 widthSet size=1
[12/17 17:53:43    777s] eee: LayerId=3 widthSet size=1
[12/17 17:53:43    777s] eee: LayerId=4 widthSet size=1
[12/17 17:53:43    777s] eee: LayerId=5 widthSet size=1
[12/17 17:53:43    777s] eee: Total RC Grid memory=37500
[12/17 17:53:43    777s] Updating RC grid for preRoute extraction ...
[12/17 17:53:43    777s] eee: Metal Layers Info:
[12/17 17:53:43    777s] eee: L: met1 met2 met3 met4 met5
[12/17 17:53:43    777s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:53:43    777s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:53:43    777s] eee: pegSigSF=1.070000
[12/17 17:53:43    777s] Initializing multi-corner resistance tables ...
[12/17 17:53:43    777s] eee: l=1 avDens=0.048237 usedTrk=951.422373 availTrk=19723.961112 sigTrk=951.422373
[12/17 17:53:43    777s] eee: l=2 avDens=0.081438 usedTrk=2623.658862 availTrk=32216.574381 sigTrk=2623.658862
[12/17 17:53:43    777s] eee: l=3 avDens=0.142581 usedTrk=2668.281611 availTrk=18714.113113 sigTrk=2668.281611
[12/17 17:53:43    777s] eee: l=4 avDens=0.060452 usedTrk=1084.136140 availTrk=17933.798998 sigTrk=1084.136140
[12/17 17:53:43    777s] eee: l=5 avDens=0.178756 usedTrk=689.788634 availTrk=3858.829379 sigTrk=689.788634
[12/17 17:53:43    777s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:53:43    777s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:53:43    777s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.330095 uaWl=1.000000 uaWlH=0.175600 aWlH=0.000000 lMod=0 pMax=0.848800 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:53:43    777s] eee: NetCapCache creation started. (Current Mem: 4327.324M) 
[12/17 17:53:43    777s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4335.324M) 
[12/17 17:53:43    777s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4335.324M)
[12/17 17:53:43    777s] Starting delay calculation for Setup views
[12/17 17:53:43    777s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:53:43    777s] #################################################################################
[12/17 17:53:43    777s] # Design Stage: PreRoute
[12/17 17:53:43    777s] # Design Name: fpga_top
[12/17 17:53:43    777s] # Design Mode: 130nm
[12/17 17:53:43    777s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:53:43    777s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:53:43    777s] # Signoff Settings: SI Off 
[12/17 17:53:43    777s] #################################################################################
[12/17 17:53:43    777s] Topological Sorting (REAL = 0:00:00.0, MEM = 4367.5M, InitMEM = 4367.5M)
[12/17 17:53:43    777s] Calculate delays in BcWc mode...
[12/17 17:53:43    777s] Start delay calculation (fullDC) (8 T). (MEM=4372.47)
[12/17 17:53:43    777s] End AAE Lib Interpolated Model. (MEM=4383.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:53:44    780s] Total number of fetched objects 14095
[12/17 17:53:44    780s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:53:44    780s] End delay calculation. (MEM=4832.63 CPU=0:00:02.8 REAL=0:00:01.0)
[12/17 17:53:44    780s] End delay calculation (fullDC). (MEM=4832.63 CPU=0:00:03.2 REAL=0:00:01.0)
[12/17 17:53:44    780s] *** CDM Built up (cpu=0:00:03.7  real=0:00:01.0  mem= 4832.6M) ***
[12/17 17:53:44    781s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:13:01 mem=4832.6M)
[12/17 17:53:44    781s] OPTC: user 20.0
[12/17 17:53:44    781s] Reported timing to dir ./timingReports
[12/17 17:53:44    781s] **optDesign ... cpu = 0:01:10, real = 0:01:00, mem = 2996.8M, totSessionCpu=0:13:01 **
[12/17 17:53:44    781s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4352.6M, EPOCH TIME: 1734454424.223159
[12/17 17:53:44    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:44    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:44    781s] 
[12/17 17:53:44    781s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:53:44    781s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4352.6M, EPOCH TIME: 1734454424.228108
[12/17 17:53:44    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:44    781s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:46    782s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
Routing Overflow: 1.42% H and 0.00% V
------------------------------------------------------------------

[12/17 17:53:46    782s] **optDesign ... cpu = 0:01:11, real = 0:01:02, mem = 3006.7M, totSessionCpu=0:13:02 **
[12/17 17:53:46    782s] *** Finished optDesign ***
[12/17 17:53:49    782s] Info: final physical memory for 9 CRR processes is 426.19MB.
[12/17 17:53:50    782s] Info: Summary of CRR changes:
[12/17 17:53:50    782s]       - Timing transform commits:       0
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:19 real=  0:01:17)
[12/17 17:53:50    782s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[12/17 17:53:50    782s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.6 real=0:00:01.5)
[12/17 17:53:50    782s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.6 real=0:00:01.8)
[12/17 17:53:50    782s] Deleting Lib Analyzer.
[12/17 17:53:50    782s] Info: Destroy the CCOpt slew target map.
[12/17 17:53:50    782s] clean pInstBBox. size 0
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] TimeStamp Deleting Cell Server End ...
[12/17 17:53:50    782s] Set place::cacheFPlanSiteMark to 0
[12/17 17:53:50    782s] Cell fpga_top LLGs are deleted
[12/17 17:53:50    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:50    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:53:50    782s] Info: pop threads available for lower-level modules during optimization.
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] *** Summary of all messages that are not suppressed in this session:
[12/17 17:53:50    782s] Severity  ID               Count  Summary                                  
[12/17 17:53:50    782s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/17 17:53:50    782s] ERROR     IMPESI-2221         32  No driver %s is found in the delay stage...
[12/17 17:53:50    782s] WARNING   IMPSP-105           20  'setPlaceMode -maxRouteLayer' will becom...
[12/17 17:53:50    782s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/17 17:53:50    782s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/17 17:53:50    782s] WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
[12/17 17:53:50    782s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[12/17 17:53:50    782s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[12/17 17:53:50    782s] WARNING   IMPCCOPT-1285        2  The lib cell '%s' specified in %s %s. %s...
[12/17 17:53:50    782s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[12/17 17:53:50    782s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[12/17 17:53:50    782s] WARNING   TCLCMD-513          77  The software could not find a matching o...
[12/17 17:53:50    782s] *** Message Summary: 140 warning(s), 32 error(s)
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] *** ccopt_design #1 [finish] : cpu/real = 0:01:29.1/0:01:14.9 (1.2), totSession cpu/real = 0:13:02.5/1:46:08.4 (0.1), mem = 4384.8M
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] =============================================================================================
[12/17 17:53:50    782s]  Final TAT Report : ccopt_design #1                                             22.33-s094_1
[12/17 17:53:50    782s] =============================================================================================
[12/17 17:53:50    782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:53:50    782s] ---------------------------------------------------------------------------------------------
[12/17 17:53:50    782s] [ InitOpt                ]      1   0:00:09.3  (  12.5 % )     0:00:10.5 /  0:00:06.3    0.6
[12/17 17:53:50    782s] [ GlobalOpt              ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:53:50    782s] [ DrvOpt                 ]      2   0:00:01.0  (   1.4 % )     0:00:01.0 /  0:00:01.8    1.7
[12/17 17:53:50    782s] [ SimplifyNetlist        ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.5    1.4
[12/17 17:53:50    782s] [ AreaOpt                ]      1   0:00:00.9  (   1.2 % )     0:00:01.4 /  0:00:03.4    2.4
[12/17 17:53:50    782s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:53:50    782s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:03.4 /  0:00:05.3    1.6
[12/17 17:53:50    782s] [ DrvReport              ]      2   0:00:02.0  (   2.7 % )     0:00:02.0 /  0:00:00.5    0.2
[12/17 17:53:50    782s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.5
[12/17 17:53:50    782s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.0 % )     0:00:40.1 /  0:00:41.1    1.0
[12/17 17:53:50    782s] [ SlackTraversorInit     ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:53:50    782s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:50    782s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 17:53:50    782s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:53:50    782s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:53:50    782s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.9
[12/17 17:53:50    782s] [ IncrReplace            ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.6    2.0
[12/17 17:53:50    782s] [ RefinePlace            ]      6   0:00:41.9  (  56.0 % )     0:00:41.9 /  0:00:44.4    1.1
[12/17 17:53:50    782s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 17:53:50    782s] [ CTS                    ]      1   0:00:05.0  (   6.7 % )     0:00:08.7 /  0:00:17.4    2.0
[12/17 17:53:50    782s] [ EarlyGlobalRoute       ]      6   0:00:02.0  (   2.6 % )     0:00:02.0 /  0:00:03.2    1.6
[12/17 17:53:50    782s] [ ExtractRC              ]      5   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.6    1.3
[12/17 17:53:50    782s] [ FullDelayCalc          ]      5   0:00:03.3  (   4.4 % )     0:00:03.3 /  0:00:15.6    4.7
[12/17 17:53:50    782s] [ TimingUpdate           ]     24   0:00:01.0  (   1.3 % )     0:00:02.4 /  0:00:10.0    4.2
[12/17 17:53:50    782s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.5
[12/17 17:53:50    782s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:53:50    782s] [ MISC                   ]          0:00:05.7  (   7.6 % )     0:00:05.7 /  0:00:02.2    0.4
[12/17 17:53:50    782s] ---------------------------------------------------------------------------------------------
[12/17 17:53:50    782s]  ccopt_design #1 TOTAL              0:01:14.9  ( 100.0 % )     0:01:14.9 /  0:01:29.1    1.2
[12/17 17:53:50    782s] ---------------------------------------------------------------------------------------------
[12/17 17:53:50    782s] 
[12/17 17:53:50    782s] #% End ccopt_design (date=12/17 17:53:50, total cpu=0:01:29, real=0:01:15, peak res=3049.0M, current mem=2943.4M)
[12/17 17:55:24    791s] <CMD> optDesign -postCTS
[12/17 17:55:24    791s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2944.3M, totSessionCpu=0:13:11 **
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] Active Setup views: VIEW_SETUP 
[12/17 17:55:24    791s] *** optDesign #1 [begin] : totSession cpu/real = 0:13:11.0/1:47:42.4 (0.1), mem = 4334.9M
[12/17 17:55:24    791s] Info: 8 threads available for lower-level modules during optimization.
[12/17 17:55:24    791s] GigaOpt running with 8 threads.
[12/17 17:55:24    791s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:11.0/1:47:42.4 (0.1), mem = 4334.9M
[12/17 17:55:24    791s] **INFO: User settings:
[12/17 17:55:24    791s] setDesignMode -process                                         130
[12/17 17:55:24    791s] setExtractRCMode -coupling_c_th                                0.4
[12/17 17:55:24    791s] setExtractRCMode -engine                                       preRoute
[12/17 17:55:24    791s] setExtractRCMode -relative_c_th                                1
[12/17 17:55:24    791s] setExtractRCMode -total_c_th                                   0
[12/17 17:55:24    791s] setUsefulSkewMode -opt_skew_eco_route                          false
[12/17 17:55:24    791s] setDelayCalMode -enable_high_fanout                            true
[12/17 17:55:24    791s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/17 17:55:24    791s] setDelayCalMode -engine                                        aae
[12/17 17:55:24    791s] setDelayCalMode -ignoreNetLoad                                 false
[12/17 17:55:24    791s] setDelayCalMode -socv_accuracy_mode                            low
[12/17 17:55:24    791s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/17 17:55:24    791s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/17 17:55:24    791s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/17 17:55:24    791s] setOptMode -opt_drv_margin                                     0
[12/17 17:55:24    791s] setOptMode -opt_drv                                            true
[12/17 17:55:24    791s] setOptMode -opt_resize_flip_flops                              true
[12/17 17:55:24    791s] setOptMode -opt_preserve_all_sequential                        false
[12/17 17:55:24    791s] setOptMode -opt_setup_target_slack                             0
[12/17 17:55:24    791s] setPlaceMode -maxRouteLayer                                    5
[12/17 17:55:24    791s] setPlaceMode -place_design_floorplan_mode                      false
[12/17 17:55:24    791s] setPlaceMode -place_detail_check_route                         false
[12/17 17:55:24    791s] setPlaceMode -place_detail_preserve_routing                    true
[12/17 17:55:24    791s] setPlaceMode -place_detail_remove_affected_routing             false
[12/17 17:55:24    791s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/17 17:55:24    791s] setPlaceMode -place_global_clock_gate_aware                    true
[12/17 17:55:24    791s] setPlaceMode -place_global_cong_effort                         auto
[12/17 17:55:24    791s] setPlaceMode -place_global_ignore_scan                         true
[12/17 17:55:24    791s] setPlaceMode -place_global_ignore_spare                        false
[12/17 17:55:24    791s] setPlaceMode -place_global_module_aware_spare                  false
[12/17 17:55:24    791s] setPlaceMode -place_global_place_io_pins                       false
[12/17 17:55:24    791s] setPlaceMode -place_global_reorder_scan                        false
[12/17 17:55:24    791s] setPlaceMode -powerDriven                                      false
[12/17 17:55:24    791s] setPlaceMode -timingDriven                                     true
[12/17 17:55:24    791s] setAnalysisMode -checkType                                     setup
[12/17 17:55:24    791s] setAnalysisMode -clkSrcPath                                    true
[12/17 17:55:24    791s] setAnalysisMode -clockPropagation                              sdcControl
[12/17 17:55:24    791s] setAnalysisMode -usefulSkew                                    true
[12/17 17:55:24    791s] setAnalysisMode -virtualIPO                                    false
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 17:55:24    791s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:55:24    791s] Summary for sequential cells identification: 
[12/17 17:55:24    791s]   Identified SBFF number: 8
[12/17 17:55:24    791s]   Identified MBFF number: 0
[12/17 17:55:24    791s]   Identified SB Latch number: 0
[12/17 17:55:24    791s]   Identified MB Latch number: 0
[12/17 17:55:24    791s]   Not identified SBFF number: 0
[12/17 17:55:24    791s]   Not identified MBFF number: 0
[12/17 17:55:24    791s]   Not identified SB Latch number: 0
[12/17 17:55:24    791s]   Not identified MB Latch number: 0
[12/17 17:55:24    791s]   Number of sequential cells which are not FFs: 0
[12/17 17:55:24    791s]  Visiting view : VIEW_SETUP
[12/17 17:55:24    791s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:55:24    791s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:55:24    791s]  Visiting view : VIEW_HOLD
[12/17 17:55:24    791s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:55:24    791s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:55:24    791s] TLC MultiMap info (StdDelay):
[12/17 17:55:24    791s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:55:24    791s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:55:24    791s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:55:24    791s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:55:24    791s]  Setting StdDelay to: 71.1ps
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:55:24    791s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 17:55:24    791s] OPERPROF: Starting DPlace-Init at level 1, MEM:4336.9M, EPOCH TIME: 1734454524.478610
[12/17 17:55:24    791s] Processing tracks to init pin-track alignment.
[12/17 17:55:24    791s] z: 2, totalTracks: 1
[12/17 17:55:24    791s] z: 4, totalTracks: 1
[12/17 17:55:24    791s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:24    791s] Cell fpga_top LLGs are deleted
[12/17 17:55:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] # Building fpga_top llgBox search-tree.
[12/17 17:55:24    791s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4336.9M, EPOCH TIME: 1734454524.483459
[12/17 17:55:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4336.9M, EPOCH TIME: 1734454524.483794
[12/17 17:55:24    791s] Max number of tech site patterns supported in site array is 256.
[12/17 17:55:24    791s] Core basic site is 18T
[12/17 17:55:24    791s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:55:24    791s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:55:24    791s] Fast DP-INIT is on for default
[12/17 17:55:24    791s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 17:55:24    791s] Atter site array init, number of instance map data is 0.
[12/17 17:55:24    791s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.021, REAL:0.015, MEM:4336.9M, EPOCH TIME: 1734454524.498751
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:24    791s] OPERPROF:     Starting CMU at level 3, MEM:4336.9M, EPOCH TIME: 1734454524.500450
[12/17 17:55:24    791s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4336.9M, EPOCH TIME: 1734454524.501510
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 17:55:24    791s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.019, MEM:4336.9M, EPOCH TIME: 1734454524.502508
[12/17 17:55:24    791s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4336.9M, EPOCH TIME: 1734454524.502558
[12/17 17:55:24    791s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4336.9M, EPOCH TIME: 1734454524.502693
[12/17 17:55:24    791s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4336.9MB).
[12/17 17:55:24    791s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.028, MEM:4336.9M, EPOCH TIME: 1734454524.506605
[12/17 17:55:24    791s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4336.9M, EPOCH TIME: 1734454524.506654
[12/17 17:55:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:24    791s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.032, REAL:0.007, MEM:4333.9M, EPOCH TIME: 1734454524.513589
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] Creating Lib Analyzer ...
[12/17 17:55:24    791s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:55:24    791s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:55:24    791s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:55:24    791s] 
[12/17 17:55:24    791s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:55:24    791s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:12 mem=4339.9M
[12/17 17:55:24    791s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:12 mem=4339.9M
[12/17 17:55:24    791s] Creating Lib Analyzer, finished. 
[12/17 17:55:24    791s] Effort level <high> specified for reg2reg path_group
[12/17 17:55:25    792s] Info: IPO magic value 0x8319BEEF.
[12/17 17:55:25    792s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 17:55:25    792s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 17:55:25    792s]       Genus workers will not check out additional licenses.
[12/17 17:55:25    792s] -lefTechFileMap {}                         # string, default=""
[12/17 17:55:33    792s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 2955.4M, totSessionCpu=0:13:13 **
[12/17 17:55:33    792s] #optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
[12/17 17:55:33    792s] *** optDesign -postCTS ***
[12/17 17:55:33    792s] DRC Margin: user margin 0.0; extra margin 0.2
[12/17 17:55:33    792s] Hold Target Slack: user slack 0
[12/17 17:55:33    792s] Setup Target Slack: user slack 0; extra slack 0.0
[12/17 17:55:33    792s] setUsefulSkewMode -opt_skew_eco_route false
[12/17 17:55:33    792s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4309.9M, EPOCH TIME: 1734454533.144623
[12/17 17:55:33    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:33    792s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.006, MEM:4309.9M, EPOCH TIME: 1734454533.150268
[12/17 17:55:33    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:55:33    792s] Deleting Lib Analyzer.
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Deleting Cell Server End ...
[12/17 17:55:33    792s] Multi-VT timing optimization disabled based on library information.
[12/17 17:55:33    792s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:55:33    792s] Summary for sequential cells identification: 
[12/17 17:55:33    792s]   Identified SBFF number: 8
[12/17 17:55:33    792s]   Identified MBFF number: 0
[12/17 17:55:33    792s]   Identified SB Latch number: 0
[12/17 17:55:33    792s]   Identified MB Latch number: 0
[12/17 17:55:33    792s]   Not identified SBFF number: 0
[12/17 17:55:33    792s]   Not identified MBFF number: 0
[12/17 17:55:33    792s]   Not identified SB Latch number: 0
[12/17 17:55:33    792s]   Not identified MB Latch number: 0
[12/17 17:55:33    792s]   Number of sequential cells which are not FFs: 0
[12/17 17:55:33    792s]  Visiting view : VIEW_SETUP
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:55:33    792s]  Visiting view : VIEW_HOLD
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:55:33    792s] TLC MultiMap info (StdDelay):
[12/17 17:55:33    792s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:55:33    792s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:55:33    792s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:55:33    792s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:55:33    792s]  Setting StdDelay to: 71.1ps
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Deleting Cell Server End ...
[12/17 17:55:33    792s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4309.9M, EPOCH TIME: 1734454533.182327
[12/17 17:55:33    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] Cell fpga_top LLGs are deleted
[12/17 17:55:33    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    792s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4303.9M, EPOCH TIME: 1734454533.183013
[12/17 17:55:33    792s] Start to check current routing status for nets...
[12/17 17:55:33    792s] All nets are already routed correctly.
[12/17 17:55:33    792s] End to check current routing status for nets (mem=4303.9M)
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] Creating Lib Analyzer ...
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 17:55:33    792s] Summary for sequential cells identification: 
[12/17 17:55:33    792s]   Identified SBFF number: 8
[12/17 17:55:33    792s]   Identified MBFF number: 0
[12/17 17:55:33    792s]   Identified SB Latch number: 0
[12/17 17:55:33    792s]   Identified MB Latch number: 0
[12/17 17:55:33    792s]   Not identified SBFF number: 0
[12/17 17:55:33    792s]   Not identified MBFF number: 0
[12/17 17:55:33    792s]   Not identified SB Latch number: 0
[12/17 17:55:33    792s]   Not identified MB Latch number: 0
[12/17 17:55:33    792s]   Number of sequential cells which are not FFs: 0
[12/17 17:55:33    792s]  Visiting view : VIEW_SETUP
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 17:55:33    792s]  Visiting view : VIEW_HOLD
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 17:55:33    792s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 17:55:33    792s] TLC MultiMap info (StdDelay):
[12/17 17:55:33    792s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 17:55:33    792s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 17:55:33    792s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 17:55:33    792s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 17:55:33    792s]  Setting StdDelay to: 71.1ps
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 17:55:33    792s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:55:33    792s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:55:33    792s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:55:33    792s] 
[12/17 17:55:33    792s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:55:33    792s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:13 mem=4309.9M
[12/17 17:55:33    792s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:13 mem=4309.9M
[12/17 17:55:33    792s] Creating Lib Analyzer, finished. 
[12/17 17:55:33    792s] #optDebug: Start CG creation (mem=4339.0M)
[12/17 17:55:33    792s]  ...initializing CG ToF 4343.1650um
[12/17 17:55:33    793s] (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgPrt (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgEgp (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgPbk (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgNrb(cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgObs (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgCon (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s]  ...processing cgPdm (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4432.7M)
[12/17 17:55:33    793s] Compute RC Scale Done ...
[12/17 17:55:33    793s] Cell fpga_top LLGs are deleted
[12/17 17:55:33    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    793s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4432.7M, EPOCH TIME: 1734454533.844797
[12/17 17:55:33    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    793s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4432.7M, EPOCH TIME: 1734454533.845093
[12/17 17:55:33    793s] Max number of tech site patterns supported in site array is 256.
[12/17 17:55:33    793s] Core basic site is 18T
[12/17 17:55:33    793s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:55:33    793s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:55:33    793s] Fast DP-INIT is on for default
[12/17 17:55:33    793s] Atter site array init, number of instance map data is 0.
[12/17 17:55:33    793s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.014, MEM:4464.7M, EPOCH TIME: 1734454533.859134
[12/17 17:55:33    793s] 
[12/17 17:55:33    793s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:33    793s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.017, MEM:4464.7M, EPOCH TIME: 1734454533.861842
[12/17 17:55:33    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:33    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 17:55:34    793s] **optDesign ... cpu = 0:00:03, real = 0:00:10, mem = 3005.6M, totSessionCpu=0:13:14 **
[12/17 17:55:34    793s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:09.8 (0.3), totSession cpu/real = 0:13:13.7/1:47:52.1 (0.1), mem = 4387.3M
[12/17 17:55:34    793s] 
[12/17 17:55:34    793s] =============================================================================================
[12/17 17:55:34    793s]  Step TAT Report : InitOpt #1 / optDesign #1                                    22.33-s094_1
[12/17 17:55:34    793s] =============================================================================================
[12/17 17:55:34    793s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:55:34    793s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    793s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    793s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.5
[12/17 17:55:34    793s] [ DrvReport              ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.4
[12/17 17:55:34    793s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    793s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/17 17:55:34    793s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    793s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:55:34    793s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    793s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 17:55:34    793s] [ TimingUpdate           ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.5    4.4
[12/17 17:55:34    793s] [ TimingReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.6
[12/17 17:55:34    793s] [ MISC                   ]          0:00:08.8  (  90.5 % )     0:00:08.8 /  0:00:01.2    0.1
[12/17 17:55:34    793s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    793s]  InitOpt #1 TOTAL                   0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:02.7    0.3
[12/17 17:55:34    793s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    793s] 
[12/17 17:55:34    793s] ** INFO : this run is activating low effort ccoptDesign flow
[12/17 17:55:34    793s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:55:34    793s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:14 mem=4387.3M
[12/17 17:55:34    793s] OPERPROF: Starting DPlace-Init at level 1, MEM:4387.3M, EPOCH TIME: 1734454534.110305
[12/17 17:55:34    793s] Processing tracks to init pin-track alignment.
[12/17 17:55:34    793s] z: 2, totalTracks: 1
[12/17 17:55:34    793s] z: 4, totalTracks: 1
[12/17 17:55:34    793s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:34    793s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4387.3M, EPOCH TIME: 1734454534.115498
[12/17 17:55:34    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] 
[12/17 17:55:34    793s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:34    793s] 
[12/17 17:55:34    793s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:55:34    793s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4387.3M, EPOCH TIME: 1734454534.120676
[12/17 17:55:34    793s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4387.3M, EPOCH TIME: 1734454534.120725
[12/17 17:55:34    793s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4387.3M, EPOCH TIME: 1734454534.120889
[12/17 17:55:34    793s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4387.3MB).
[12/17 17:55:34    793s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.012, MEM:4387.3M, EPOCH TIME: 1734454534.122026
[12/17 17:55:34    793s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:14 mem=4387.3M
[12/17 17:55:34    793s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4387.3M, EPOCH TIME: 1734454534.133789
[12/17 17:55:34    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    793s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.007, MEM:4387.3M, EPOCH TIME: 1734454534.141262
[12/17 17:55:34    793s] OPTC: m4 20.0 50.0
[12/17 17:55:34    793s] OPTC: view 50.0
[12/17 17:55:34    794s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 17:55:34    794s] #optDebug: fT-E <X 2 0 0 1>
[12/17 17:55:34    794s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[12/17 17:55:34    794s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 142.2
[12/17 17:55:34    794s] Begin: GigaOpt Route Type Constraints Refinement
[12/17 17:55:34    794s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:14.7/1:47:52.5 (0.1), mem = 4355.3M
[12/17 17:55:34    794s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.17
[12/17 17:55:34    794s] ### Creating RouteCongInterface, started
[12/17 17:55:34    794s] {MMLU 0 1 13900}
[12/17 17:55:34    794s] ### Creating LA Mngr. totSessionCpu=0:13:15 mem=4355.3M
[12/17 17:55:34    794s] ### Creating LA Mngr, finished. totSessionCpu=0:13:15 mem=4355.3M
[12/17 17:55:34    794s] 
[12/17 17:55:34    794s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:55:34    794s] 
[12/17 17:55:34    794s] #optDebug: {0, 1.000}
[12/17 17:55:34    794s] ### Creating RouteCongInterface, finished
[12/17 17:55:34    794s] Updated routing constraints on 0 nets.
[12/17 17:55:34    794s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.17
[12/17 17:55:34    794s] Bottom Preferred Layer:
[12/17 17:55:34    794s] +-------------+------------+----------+
[12/17 17:55:34    794s] |    Layer    |    CLK     |   Rule   |
[12/17 17:55:34    794s] +-------------+------------+----------+
[12/17 17:55:34    794s] | met3 (z=3)  |          1 | default  |
[12/17 17:55:34    794s] +-------------+------------+----------+
[12/17 17:55:34    794s] Via Pillar Rule:
[12/17 17:55:34    794s]     None
[12/17 17:55:34    794s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.6), totSession cpu/real = 0:13:14.8/1:47:52.5 (0.1), mem = 4387.3M
[12/17 17:55:34    794s] 
[12/17 17:55:34    794s] =============================================================================================
[12/17 17:55:34    794s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        22.33-s094_1
[12/17 17:55:34    794s] =============================================================================================
[12/17 17:55:34    794s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:55:34    794s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    794s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  53.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:55:34    794s] [ MISC                   ]          0:00:00.0  (  46.5 % )     0:00:00.0 /  0:00:00.1    1.7
[12/17 17:55:34    794s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    794s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.6
[12/17 17:55:34    794s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    794s] 
[12/17 17:55:34    794s] End: GigaOpt Route Type Constraints Refinement
[12/17 17:55:34    794s] Deleting Lib Analyzer.
[12/17 17:55:34    794s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:14.8/1:47:52.5 (0.1), mem = 4387.3M
[12/17 17:55:34    794s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:55:34    794s] Info: 39 io nets excluded
[12/17 17:55:34    794s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:55:34    794s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:55:34    794s] ### Creating LA Mngr. totSessionCpu=0:13:15 mem=4387.3M
[12/17 17:55:34    794s] ### Creating LA Mngr, finished. totSessionCpu=0:13:15 mem=4387.3M
[12/17 17:55:34    794s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/17 17:55:34    794s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.18
[12/17 17:55:34    794s] 
[12/17 17:55:34    794s] Creating Lib Analyzer ...
[12/17 17:55:34    794s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:55:34    794s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:55:34    794s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:55:34    794s] 
[12/17 17:55:34    794s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:55:34    794s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:15 mem=4387.3M
[12/17 17:55:34    794s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:15 mem=4387.3M
[12/17 17:55:34    794s] Creating Lib Analyzer, finished. 
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s] Active Setup views: VIEW_SETUP 
[12/17 17:55:34    795s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4387.3M, EPOCH TIME: 1734454534.731491
[12/17 17:55:34    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:34    795s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4387.3M, EPOCH TIME: 1734454534.736708
[12/17 17:55:34    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 17:55:34    795s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 17:55:34    795s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:55:34    795s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:15 mem=4387.3M
[12/17 17:55:34    795s] OPERPROF: Starting DPlace-Init at level 1, MEM:4387.3M, EPOCH TIME: 1734454534.740918
[12/17 17:55:34    795s] Processing tracks to init pin-track alignment.
[12/17 17:55:34    795s] z: 2, totalTracks: 1
[12/17 17:55:34    795s] z: 4, totalTracks: 1
[12/17 17:55:34    795s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:34    795s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4387.3M, EPOCH TIME: 1734454534.744974
[12/17 17:55:34    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:55:34    795s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4387.3M, EPOCH TIME: 1734454534.749800
[12/17 17:55:34    795s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4387.3M, EPOCH TIME: 1734454534.749846
[12/17 17:55:34    795s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4387.3M, EPOCH TIME: 1734454534.750042
[12/17 17:55:34    795s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4387.3MB).
[12/17 17:55:34    795s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4387.3M, EPOCH TIME: 1734454534.751164
[12/17 17:55:34    795s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:55:34    795s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 17:55:34    795s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:15 mem=4387.3M
[12/17 17:55:34    795s] ### Creating RouteCongInterface, started
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s] #optDebug: {0, 1.000}
[12/17 17:55:34    795s] ### Creating RouteCongInterface, finished
[12/17 17:55:34    795s] {MG  {4 0 49 0.690413} }
[12/17 17:55:34    795s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4777.0M, EPOCH TIME: 1734454534.817043
[12/17 17:55:34    795s] Found 0 hard placement blockage before merging.
[12/17 17:55:34    795s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4777.0M, EPOCH TIME: 1734454534.817256
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s] Netlist preparation processing... 
[12/17 17:55:34    795s] Removed 0 instance
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (IMPOPT-7098):	WARNING: grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/n_0 is an undriven net with 1 fanouts.
[12/17 17:55:34    795s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[12/17 17:55:34    795s] To increase the message display limit, refer to the product command reference manual.
[12/17 17:55:34    795s] *info: Marking 0 isolation instances dont touch
[12/17 17:55:34    795s] *info: Marking 0 level shifter instances dont touch
[12/17 17:55:34    795s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:55:34    795s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:55:34    795s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5043.2M, EPOCH TIME: 1734454534.923627
[12/17 17:55:34    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:55:34    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:34    795s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.012, MEM:4396.2M, EPOCH TIME: 1734454534.935825
[12/17 17:55:34    795s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.18
[12/17 17:55:34    795s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.4), totSession cpu/real = 0:13:15.4/1:47:53.0 (0.1), mem = 4396.2M
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s] =============================================================================================
[12/17 17:55:34    795s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            22.33-s094_1
[12/17 17:55:34    795s] =============================================================================================
[12/17 17:55:34    795s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:55:34    795s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    795s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  32.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 17:55:34    795s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    795s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 17:55:34    795s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 17:55:34    795s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:55:34    795s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    795s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.1    2.4
[12/17 17:55:34    795s] [ IncrDelayCalc          ]      1   0:00:00.0  (   9.8 % )     0:00:00.0 /  0:00:00.1    2.6
[12/17 17:55:34    795s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 17:55:34    795s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:34    795s] [ MISC                   ]          0:00:00.1  (  32.8 % )     0:00:00.1 /  0:00:00.2    1.4
[12/17 17:55:34    795s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    795s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.6    1.4
[12/17 17:55:34    795s] ---------------------------------------------------------------------------------------------
[12/17 17:55:34    795s] 
[12/17 17:55:34    795s] *** Starting optimizing excluded clock nets MEM= 4396.2M) ***
[12/17 17:55:34    795s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4396.2M) ***
[12/17 17:55:34    795s] *** Starting optimizing excluded clock nets MEM= 4396.2M) ***
[12/17 17:55:34    795s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4396.2M) ***
[12/17 17:55:34    795s] Info: Done creating the CCOpt slew target map.
[12/17 17:55:34    795s] Begin: GigaOpt high fanout net optimization
[12/17 17:55:34    795s] GigaOpt HFN: use maxLocalDensity 1.2
[12/17 17:55:34    795s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/17 17:55:34    795s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:15.4/1:47:53.0 (0.1), mem = 4396.2M
[12/17 17:55:34    795s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:55:34    795s] Info: 39 io nets excluded
[12/17 17:55:34    795s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:55:34    795s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:55:34    795s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.19
[12/17 17:55:34    795s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:55:35    795s] 
[12/17 17:55:35    795s] Active Setup views: VIEW_SETUP 
[12/17 17:55:35    795s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4396.2M, EPOCH TIME: 1734454535.031295
[12/17 17:55:35    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    795s] 
[12/17 17:55:35    795s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:35    795s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4396.2M, EPOCH TIME: 1734454535.036451
[12/17 17:55:35    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    795s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 17:55:35    795s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 17:55:35    795s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:55:35    795s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:16 mem=4396.2M
[12/17 17:55:35    795s] OPERPROF: Starting DPlace-Init at level 1, MEM:4396.2M, EPOCH TIME: 1734454535.040419
[12/17 17:55:35    795s] Processing tracks to init pin-track alignment.
[12/17 17:55:35    795s] z: 2, totalTracks: 1
[12/17 17:55:35    795s] z: 4, totalTracks: 1
[12/17 17:55:35    795s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:35    795s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4396.2M, EPOCH TIME: 1734454535.044536
[12/17 17:55:35    795s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    795s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    795s] 
[12/17 17:55:35    795s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:35    795s] 
[12/17 17:55:35    795s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:55:35    795s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4396.2M, EPOCH TIME: 1734454535.049295
[12/17 17:55:35    795s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4396.2M, EPOCH TIME: 1734454535.049349
[12/17 17:55:35    795s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4396.2M, EPOCH TIME: 1734454535.049491
[12/17 17:55:35    795s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4396.2MB).
[12/17 17:55:35    795s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4396.2M, EPOCH TIME: 1734454535.050606
[12/17 17:55:35    795s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:55:35    795s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 17:55:35    795s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:16 mem=4396.2M
[12/17 17:55:35    795s] ### Creating RouteCongInterface, started
[12/17 17:55:35    795s] 
[12/17 17:55:35    795s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:55:35    795s] 
[12/17 17:55:35    795s] #optDebug: {0, 1.000}
[12/17 17:55:35    795s] ### Creating RouteCongInterface, finished
[12/17 17:55:35    795s] {MG  {4 0 49 0.690413} }
[12/17 17:55:35    796s] AoF 9812.4550um
[12/17 17:55:35    796s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:55:35    796s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:55:35    796s] [GPS-DRV] drvFixingStage: Large Scale
[12/17 17:55:35    796s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:55:35    796s] [GPS-DRV] setupTNSCost  : 0
[12/17 17:55:35    796s] [GPS-DRV] maxIter       : 1
[12/17 17:55:35    796s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/17 17:55:35    796s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:55:35    796s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:55:35    796s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:55:35    796s] [GPS-DRV] maxLocalDensity: 1.2
[12/17 17:55:35    796s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:55:35    796s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 17:55:35    796s] [GPS-DRV] All active and enabled setup views
[12/17 17:55:35    796s] [GPS-DRV]     VIEW_SETUP
[12/17 17:55:35    796s] [GPS-DRV] maxTran off
[12/17 17:55:35    796s] [GPS-DRV] maxCap off
[12/17 17:55:35    796s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:55:35    796s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 17:55:35    796s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:55:35    796s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4785.9M, EPOCH TIME: 1734454535.313508
[12/17 17:55:35    796s] Found 0 hard placement blockage before merging.
[12/17 17:55:35    796s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4785.9M, EPOCH TIME: 1734454535.313654
[12/17 17:55:35    796s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/17 17:55:35    796s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:55:35    796s] +---------+---------+--------+--------+------------+--------+
[12/17 17:55:35    796s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:55:35    796s] +---------+---------+--------+--------+------------+--------+
[12/17 17:55:35    796s] |   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4785.9M|
[12/17 17:55:35    796s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:55:35    796s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:55:35    796s] |   61.89%|        -|   0.000|   0.000|   0:00:00.0| 4785.9M|
[12/17 17:55:35    796s] +---------+---------+--------+--------+------------+--------+
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4785.9M) ***
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] ###############################################################################
[12/17 17:55:35    796s] #
[12/17 17:55:35    796s] #  Large fanout net report:  
[12/17 17:55:35    796s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:55:35    796s] #     - current density: 61.89
[12/17 17:55:35    796s] #
[12/17 17:55:35    796s] #  List of high fanout nets:
[12/17 17:55:35    796s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:55:35    796s] #                   - multi-driver net with 2 drivers
[12/17 17:55:35    796s] #                   - Ignored for optimization
[12/17 17:55:35    796s] #
[12/17 17:55:35    796s] ###############################################################################
[12/17 17:55:35    796s] Bottom Preferred Layer:
[12/17 17:55:35    796s] +-------------+------------+----------+
[12/17 17:55:35    796s] |    Layer    |    CLK     |   Rule   |
[12/17 17:55:35    796s] +-------------+------------+----------+
[12/17 17:55:35    796s] | met3 (z=3)  |          1 | default  |
[12/17 17:55:35    796s] +-------------+------------+----------+
[12/17 17:55:35    796s] Via Pillar Rule:
[12/17 17:55:35    796s]     None
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] =======================================================================
[12/17 17:55:35    796s]                 Reasons for remaining drv violations
[12/17 17:55:35    796s] =======================================================================
[12/17 17:55:35    796s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] HFNFixing failure reasons
[12/17 17:55:35    796s] ------------------------------------------------
[12/17 17:55:35    796s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:55:35    796s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 428153, Stn-len 0
[12/17 17:55:35    796s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:55:35    796s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4657.9M, EPOCH TIME: 1734454535.489575
[12/17 17:55:35    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:55:35    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    796s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.010, MEM:4396.9M, EPOCH TIME: 1734454535.499925
[12/17 17:55:35    796s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.19
[12/17 17:55:35    796s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:00.6 (2.3), totSession cpu/real = 0:13:16.7/1:47:53.5 (0.1), mem = 4396.9M
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] =============================================================================================
[12/17 17:55:35    796s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     22.33-s094_1
[12/17 17:55:35    796s] =============================================================================================
[12/17 17:55:35    796s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:55:35    796s] ---------------------------------------------------------------------------------------------
[12/17 17:55:35    796s] [ SlackTraversorInit     ]      1   0:00:00.1  (  21.9 % )     0:00:00.1 /  0:00:00.5    4.1
[12/17 17:55:35    796s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:35    796s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    1.9
[12/17 17:55:35    796s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 17:55:35    796s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:55:35    796s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:35    796s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.9
[12/17 17:55:35    796s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:35    796s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:35    796s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:35    796s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:35    796s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 17:55:35    796s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 17:55:35    796s] [ MISC                   ]          0:00:00.3  (  57.2 % )     0:00:00.3 /  0:00:00.6    1.8
[12/17 17:55:35    796s] ---------------------------------------------------------------------------------------------
[12/17 17:55:35    796s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.3    2.3
[12/17 17:55:35    796s] ---------------------------------------------------------------------------------------------
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/17 17:55:35    796s] End: GigaOpt high fanout net optimization
[12/17 17:55:35    796s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:55:35    796s] Deleting Lib Analyzer.
[12/17 17:55:35    796s] Begin: GigaOpt Global Optimization
[12/17 17:55:35    796s] *info: use new DP (enabled)
[12/17 17:55:35    796s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/17 17:55:35    796s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:55:35    796s] Info: 39 io nets excluded
[12/17 17:55:35    796s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:55:35    796s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:55:35    796s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:16.8/1:47:53.7 (0.1), mem = 4396.9M
[12/17 17:55:35    796s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.20
[12/17 17:55:35    796s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] Creating Lib Analyzer ...
[12/17 17:55:35    796s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:55:35    796s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:55:35    796s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:55:35    796s] 
[12/17 17:55:35    796s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:55:35    796s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:17 mem=4396.9M
[12/17 17:55:35    796s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:17 mem=4396.9M
[12/17 17:55:35    796s] Creating Lib Analyzer, finished. 
[12/17 17:55:35    797s] 
[12/17 17:55:35    797s] Active Setup views: VIEW_SETUP 
[12/17 17:55:35    797s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4396.9M, EPOCH TIME: 1734454535.855442
[12/17 17:55:35    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    797s] 
[12/17 17:55:35    797s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:35    797s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4396.9M, EPOCH TIME: 1734454535.860849
[12/17 17:55:35    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    797s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 17:55:35    797s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 17:55:35    797s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/17 17:55:35    797s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:17 mem=4396.9M
[12/17 17:55:35    797s] OPERPROF: Starting DPlace-Init at level 1, MEM:4396.9M, EPOCH TIME: 1734454535.865421
[12/17 17:55:35    797s] Processing tracks to init pin-track alignment.
[12/17 17:55:35    797s] z: 2, totalTracks: 1
[12/17 17:55:35    797s] z: 4, totalTracks: 1
[12/17 17:55:35    797s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:35    797s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4396.9M, EPOCH TIME: 1734454535.869746
[12/17 17:55:35    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:35    797s] 
[12/17 17:55:35    797s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:35    797s] 
[12/17 17:55:35    797s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:55:35    797s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4396.9M, EPOCH TIME: 1734454535.874825
[12/17 17:55:35    797s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4396.9M, EPOCH TIME: 1734454535.874872
[12/17 17:55:35    797s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4396.9M, EPOCH TIME: 1734454535.875081
[12/17 17:55:35    797s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4396.9MB).
[12/17 17:55:35    797s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:4396.9M, EPOCH TIME: 1734454535.876191
[12/17 17:55:35    797s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:55:35    797s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 17:55:35    797s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:17 mem=4396.9M
[12/17 17:55:35    797s] ### Creating RouteCongInterface, started
[12/17 17:55:35    797s] 
[12/17 17:55:35    797s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:55:35    797s] 
[12/17 17:55:35    797s] #optDebug: {0, 1.000}
[12/17 17:55:35    797s] ### Creating RouteCongInterface, finished
[12/17 17:55:35    797s] {MG  {4 0 49 0.690413} }
[12/17 17:55:36    797s] *info: 39 io nets excluded
[12/17 17:55:36    797s] *info: 2 clock nets excluded
[12/17 17:55:36    797s] *info: 38 multi-driver nets excluded.
[12/17 17:55:36    797s] *info: 876 no-driver nets excluded.
[12/17 17:55:36    797s] *info: 2 nets with fixed/cover wires excluded.
[12/17 17:55:36    797s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4798.6M, EPOCH TIME: 1734454536.139246
[12/17 17:55:36    797s] Found 0 hard placement blockage before merging.
[12/17 17:55:36    797s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4798.6M, EPOCH TIME: 1734454536.139411
[12/17 17:55:36    797s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/17 17:55:36    797s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:55:36    797s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/17 17:55:36    797s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:55:36    797s] |   0.000|   0.000|   61.89%|   0:00:00.0| 4801.6M|VIEW_SETUP|       NA| NA                                                 |
[12/17 17:55:36    797s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4801.6M) ***
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4801.6M) ***
[12/17 17:55:36    797s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:55:36    797s] Bottom Preferred Layer:
[12/17 17:55:36    797s] +-------------+------------+----------+
[12/17 17:55:36    797s] |    Layer    |    CLK     |   Rule   |
[12/17 17:55:36    797s] +-------------+------------+----------+
[12/17 17:55:36    797s] | met3 (z=3)  |          1 | default  |
[12/17 17:55:36    797s] +-------------+------------+----------+
[12/17 17:55:36    797s] Via Pillar Rule:
[12/17 17:55:36    797s]     None
[12/17 17:55:36    797s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/17 17:55:36    797s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 428153, Stn-len 0
[12/17 17:55:36    797s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:55:36    797s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4674.6M, EPOCH TIME: 1734454536.269801
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.012, MEM:4409.6M, EPOCH TIME: 1734454536.281886
[12/17 17:55:36    797s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.20
[12/17 17:55:36    797s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.2), totSession cpu/real = 0:13:17.6/1:47:54.3 (0.1), mem = 4409.6M
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s] =============================================================================================
[12/17 17:55:36    797s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  22.33-s094_1
[12/17 17:55:36    797s] =============================================================================================
[12/17 17:55:36    797s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:55:36    797s] ---------------------------------------------------------------------------------------------
[12/17 17:55:36    797s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.1    1.2
[12/17 17:55:36    797s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  22.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:55:36    797s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:36    797s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 17:55:36    797s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:55:36    797s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 17:55:36    797s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:36    797s] [ TransformInit          ]      1   0:00:00.2  (  31.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:55:36    797s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.9
[12/17 17:55:36    797s] [ MISC                   ]          0:00:00.1  (  22.5 % )     0:00:00.1 /  0:00:00.2    1.4
[12/17 17:55:36    797s] ---------------------------------------------------------------------------------------------
[12/17 17:55:36    797s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:55:36    797s] ---------------------------------------------------------------------------------------------
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s] End: GigaOpt Global Optimization
[12/17 17:55:36    797s] *** Timing Is met
[12/17 17:55:36    797s] *** Check timing (0:00:00.0)
[12/17 17:55:36    797s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 17:55:36    797s] Deleting Lib Analyzer.
[12/17 17:55:36    797s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[12/17 17:55:36    797s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:55:36    797s] Info: 39 io nets excluded
[12/17 17:55:36    797s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:55:36    797s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:55:36    797s] ### Creating LA Mngr. totSessionCpu=0:13:18 mem=4409.6M
[12/17 17:55:36    797s] ### Creating LA Mngr, finished. totSessionCpu=0:13:18 mem=4409.6M
[12/17 17:55:36    797s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/17 17:55:36    797s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4409.6M, EPOCH TIME: 1734454536.312112
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:36    797s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4409.6M, EPOCH TIME: 1734454536.317238
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] **INFO: Flow update: Design timing is met.
[12/17 17:55:36    797s] **INFO: Flow update: Design timing is met.
[12/17 17:55:36    797s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[12/17 17:55:36    797s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:55:36    797s] Info: 39 io nets excluded
[12/17 17:55:36    797s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:55:36    797s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:55:36    797s] ### Creating LA Mngr. totSessionCpu=0:13:18 mem=4407.6M
[12/17 17:55:36    797s] ### Creating LA Mngr, finished. totSessionCpu=0:13:18 mem=4407.6M
[12/17 17:55:36    797s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4765.3M, EPOCH TIME: 1734454536.553313
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:36    797s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4765.3M, EPOCH TIME: 1734454536.558542
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 17:55:36    797s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 17:55:36    797s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:55:36    797s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:18 mem=4765.3M
[12/17 17:55:36    797s] OPERPROF: Starting DPlace-Init at level 1, MEM:4765.3M, EPOCH TIME: 1734454536.562473
[12/17 17:55:36    797s] Processing tracks to init pin-track alignment.
[12/17 17:55:36    797s] z: 2, totalTracks: 1
[12/17 17:55:36    797s] z: 4, totalTracks: 1
[12/17 17:55:36    797s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:36    797s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4765.3M, EPOCH TIME: 1734454536.566490
[12/17 17:55:36    797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:55:36    797s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4765.3M, EPOCH TIME: 1734454536.571191
[12/17 17:55:36    797s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4765.3M, EPOCH TIME: 1734454536.571237
[12/17 17:55:36    797s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4765.3M, EPOCH TIME: 1734454536.571368
[12/17 17:55:36    797s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4765.3MB).
[12/17 17:55:36    797s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4765.3M, EPOCH TIME: 1734454536.572469
[12/17 17:55:36    797s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:55:36    797s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 17:55:36    797s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:18 mem=4797.3M
[12/17 17:55:36    797s] Begin: Area Reclaim Optimization
[12/17 17:55:36    797s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:18.0/1:47:54.6 (0.1), mem = 4797.3M
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s] Creating Lib Analyzer ...
[12/17 17:55:36    797s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 17:55:36    797s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 17:55:36    797s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 17:55:36    797s] 
[12/17 17:55:36    797s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:55:36    798s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:18 mem=4801.3M
[12/17 17:55:36    798s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:18 mem=4801.3M
[12/17 17:55:36    798s] Creating Lib Analyzer, finished. 
[12/17 17:55:36    798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.21
[12/17 17:55:36    798s] 
[12/17 17:55:36    798s] Active Setup views: VIEW_SETUP 
[12/17 17:55:36    798s] [LDM::Info] TotalInstCnt at InitDesignMc2: 12319
[12/17 17:55:36    798s] ### Creating RouteCongInterface, started
[12/17 17:55:36    798s] 
[12/17 17:55:36    798s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:55:36    798s] 
[12/17 17:55:36    798s] #optDebug: {0, 1.000}
[12/17 17:55:36    798s] ### Creating RouteCongInterface, finished
[12/17 17:55:36    798s] {MG  {4 0 49 0.690413} }
[12/17 17:55:36    798s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4801.3M, EPOCH TIME: 1734454536.823892
[12/17 17:55:36    798s] Found 0 hard placement blockage before merging.
[12/17 17:55:36    798s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4801.3M, EPOCH TIME: 1734454536.824073
[12/17 17:55:36    798s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 61.89
[12/17 17:55:36    798s] +---------+---------+--------+--------+------------+--------+
[12/17 17:55:36    798s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/17 17:55:36    798s] +---------+---------+--------+--------+------------+--------+
[12/17 17:55:36    798s] |   61.89%|        -|   0.100|   0.000|   0:00:00.0| 4801.3M|
[12/17 17:55:36    798s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
[12/17 17:55:36    798s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:55:37    798s] |   61.89%|        0|   0.100|   0.000|   0:00:01.0| 4815.8M|
[12/17 17:55:37    799s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
[12/17 17:55:37    800s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
[12/17 17:55:37    800s] #optDebug: <stH: 6.6600 MiSeL: 123.9370>
[12/17 17:55:37    800s] #optDebug: RTR_SNLTF <10.0000 6.6600> <66.6000> 
[12/17 17:55:37    800s] |   61.89%|        0|   0.100|   0.000|   0:00:00.0| 4815.8M|
[12/17 17:55:37    800s] +---------+---------+--------+--------+------------+--------+
[12/17 17:55:37    800s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 61.89
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/17 17:55:37    800s] --------------------------------------------------------------
[12/17 17:55:37    800s] |                                   | Total     | Sequential |
[12/17 17:55:37    800s] --------------------------------------------------------------
[12/17 17:55:37    800s] | Num insts resized                 |       0  |       0    |
[12/17 17:55:37    800s] | Num insts undone                  |       0  |       0    |
[12/17 17:55:37    800s] | Num insts Downsized               |       0  |       0    |
[12/17 17:55:37    800s] | Num insts Samesized               |       0  |       0    |
[12/17 17:55:37    800s] | Num insts Upsized                 |       0  |       0    |
[12/17 17:55:37    800s] | Num multiple commits+uncommits    |       0  |       -    |
[12/17 17:55:37    800s] --------------------------------------------------------------
[12/17 17:55:37    800s] Bottom Preferred Layer:
[12/17 17:55:37    800s] +-------------+------------+----------+
[12/17 17:55:37    800s] |    Layer    |    CLK     |   Rule   |
[12/17 17:55:37    800s] +-------------+------------+----------+
[12/17 17:55:37    800s] | met3 (z=3)  |          1 | default  |
[12/17 17:55:37    800s] +-------------+------------+----------+
[12/17 17:55:37    800s] Via Pillar Rule:
[12/17 17:55:37    800s]     None
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/17 17:55:37    800s] End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:01.0) **
[12/17 17:55:37    800s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4815.8M, EPOCH TIME: 1734454537.284287
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.034, REAL:0.009, MEM:4813.8M, EPOCH TIME: 1734454537.293058
[12/17 17:55:37    800s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4813.8M, EPOCH TIME: 1734454537.296769
[12/17 17:55:37    800s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4813.8M, EPOCH TIME: 1734454537.296850
[12/17 17:55:37    800s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4813.8M, EPOCH TIME: 1734454537.301483
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:37    800s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.005, MEM:4813.8M, EPOCH TIME: 1734454537.306536
[12/17 17:55:37    800s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4813.8M, EPOCH TIME: 1734454537.306584
[12/17 17:55:37    800s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4813.8M, EPOCH TIME: 1734454537.306721
[12/17 17:55:37    800s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4813.8M, EPOCH TIME: 1734454537.307742
[12/17 17:55:37    800s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:4813.8M, EPOCH TIME: 1734454537.307848
[12/17 17:55:37    800s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.011, MEM:4813.8M, EPOCH TIME: 1734454537.307926
[12/17 17:55:37    800s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.011, MEM:4813.8M, EPOCH TIME: 1734454537.307954
[12/17 17:55:37    800s] TDRefine: refinePlace mode is spiral
[12/17 17:55:37    800s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.12
[12/17 17:55:37    800s] OPERPROF: Starting Refine-Place at level 1, MEM:4813.8M, EPOCH TIME: 1734454537.308021
[12/17 17:55:37    800s] *** Starting refinePlace (0:13:20 mem=4813.8M) ***
[12/17 17:55:37    800s] Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:37    800s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:55:37    800s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:55:37    800s] Set min layer with default ( 2 )
[12/17 17:55:37    800s] Set max layer with default ( 127 )
[12/17 17:55:37    800s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:37    800s] Min route layer (adjusted) = 2
[12/17 17:55:37    800s] Max route layer (adjusted) = 5
[12/17 17:55:37    800s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:55:37    800s] Set min layer with default ( 2 )
[12/17 17:55:37    800s] Set max layer with default ( 127 )
[12/17 17:55:37    800s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:37    800s] Min route layer (adjusted) = 2
[12/17 17:55:37    800s] Max route layer (adjusted) = 5
[12/17 17:55:37    800s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4813.8M, EPOCH TIME: 1734454537.320945
[12/17 17:55:37    800s] Starting refinePlace ...
[12/17 17:55:37    800s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:55:37    800s] Set min layer with default ( 2 )
[12/17 17:55:37    800s] Set max layer with default ( 127 )
[12/17 17:55:37    800s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:37    800s] Min route layer (adjusted) = 2
[12/17 17:55:37    800s] Max route layer (adjusted) = 5
[12/17 17:55:37    800s] One DDP V2 for no tweak run.
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:55:37    800s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:55:37    800s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 17:55:37    800s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:55:37    800s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4781.8MB) @(0:13:20 - 0:13:21).
[12/17 17:55:37    800s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 17:55:37    800s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4781.8MB
[12/17 17:55:37    800s] Statistics of distance of Instance movement in refine placement:
[12/17 17:55:37    800s]   maximum (X+Y) =         0.00 um
[12/17 17:55:37    800s]   mean    (X+Y) =         0.00 um
[12/17 17:55:37    800s] Summary Report:
[12/17 17:55:37    800s] Instances move: 0 (out of 12267 movable)
[12/17 17:55:37    800s] Instances flipped: 0
[12/17 17:55:37    800s] Mean displacement: 0.00 um
[12/17 17:55:37    800s] Max displacement: 0.00 um 
[12/17 17:55:37    800s] Total instances moved : 0
[12/17 17:55:37    800s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.599, REAL:0.317, MEM:4781.8M, EPOCH TIME: 1734454537.637721
[12/17 17:55:37    800s] Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
[12/17 17:55:37    800s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4781.8MB
[12/17 17:55:37    800s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4781.8MB) @(0:13:20 - 0:13:21).
[12/17 17:55:37    800s] *** Finished refinePlace (0:13:21 mem=4781.8M) ***
[12/17 17:55:37    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.12
[12/17 17:55:37    800s] OPERPROF: Finished Refine-Place at level 1, CPU:0.616, REAL:0.333, MEM:4781.8M, EPOCH TIME: 1734454537.641441
[12/17 17:55:37    800s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4781.8M, EPOCH TIME: 1734454537.692558
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.010, MEM:4813.8M, EPOCH TIME: 1734454537.702836
[12/17 17:55:37    800s] *** maximum move = 0.00 um ***
[12/17 17:55:37    800s] *** Finished re-routing un-routed nets (4813.8M) ***
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[12/17 17:55:37    800s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
[12/17 17:55:37    800s] OPERPROF: Starting DPlace-Init at level 1, MEM:4972.5M, EPOCH TIME: 1734454537.719199
[12/17 17:55:37    800s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4972.5M, EPOCH TIME: 1734454537.723891
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:37    800s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:4972.5M, EPOCH TIME: 1734454537.728963
[12/17 17:55:37    800s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4972.5M, EPOCH TIME: 1734454537.729012
[12/17 17:55:37    800s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4972.5M, EPOCH TIME: 1734454537.729168
[12/17 17:55:37    800s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4972.5M, EPOCH TIME: 1734454537.730211
[12/17 17:55:37    800s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:4972.5M, EPOCH TIME: 1734454537.730329
[12/17 17:55:37    800s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.011, MEM:4972.5M, EPOCH TIME: 1734454537.730412
[12/17 17:55:37    800s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=4972.5M) ***
[12/17 17:55:37    800s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:55:37    800s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 12319
[12/17 17:55:37    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.21
[12/17 17:55:37    800s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:01.2 (2.5), totSession cpu/real = 0:13:20.9/1:47:55.8 (0.1), mem = 4972.5M
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s] =============================================================================================
[12/17 17:55:37    800s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    22.33-s094_1
[12/17 17:55:37    800s] =============================================================================================
[12/17 17:55:37    800s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:55:37    800s] ---------------------------------------------------------------------------------------------
[12/17 17:55:37    800s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 17:55:37    800s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 17:55:37    800s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:37    800s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 17:55:37    800s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 17:55:37    800s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:37    800s] [ OptimizationStep       ]      1   0:00:00.1  (  11.0 % )     0:00:00.4 /  0:00:01.8    4.7
[12/17 17:55:37    800s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.9 % )     0:00:00.2 /  0:00:01.6    6.7
[12/17 17:55:37    800s] [ OptGetWeight           ]     75   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:37    800s] [ OptEval                ]     75   0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:01.6    8.0
[12/17 17:55:37    800s] [ OptCommit              ]     75   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:37    800s] [ PostCommitDelayUpdate  ]     75   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:37    800s] [ RefinePlace            ]      1   0:00:00.5  (  41.3 % )     0:00:00.5 /  0:00:00.9    1.8
[12/17 17:55:37    800s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:55:37    800s] [ MISC                   ]          0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 17:55:37    800s] ---------------------------------------------------------------------------------------------
[12/17 17:55:37    800s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:02.9    2.5
[12/17 17:55:37    800s] ---------------------------------------------------------------------------------------------
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:55:37    800s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4844.5M, EPOCH TIME: 1734454537.763269
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.009, MEM:4429.5M, EPOCH TIME: 1734454537.771942
[12/17 17:55:37    800s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:01, mem=4429.46M, totSessionCpu=0:13:21).
[12/17 17:55:37    800s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:13:21.0/1:47:55.8 (0.1), mem = 4429.5M
[12/17 17:55:37    800s] Starting local wire reclaim
[12/17 17:55:37    800s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4429.5M, EPOCH TIME: 1734454537.793023
[12/17 17:55:37    800s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4429.5M, EPOCH TIME: 1734454537.793068
[12/17 17:55:37    800s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4429.5M, EPOCH TIME: 1734454537.793118
[12/17 17:55:37    800s] Processing tracks to init pin-track alignment.
[12/17 17:55:37    800s] z: 2, totalTracks: 1
[12/17 17:55:37    800s] z: 4, totalTracks: 1
[12/17 17:55:37    800s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:55:37    800s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4429.5M, EPOCH TIME: 1734454537.798197
[12/17 17:55:37    800s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:55:37    800s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:4429.5M, EPOCH TIME: 1734454537.803125
[12/17 17:55:37    800s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4429.5M, EPOCH TIME: 1734454537.803172
[12/17 17:55:37    800s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4429.5M, EPOCH TIME: 1734454537.803324
[12/17 17:55:37    800s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4429.5MB).
[12/17 17:55:37    800s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:4429.5M, EPOCH TIME: 1734454537.804427
[12/17 17:55:37    800s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:4429.5M, EPOCH TIME: 1734454537.804455
[12/17 17:55:37    800s] TDRefine: refinePlace mode is spiral
[12/17 17:55:37    800s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.13
[12/17 17:55:37    800s] OPERPROF:   Starting Refine-Place at level 2, MEM:4429.5M, EPOCH TIME: 1734454537.804546
[12/17 17:55:37    800s] *** Starting refinePlace (0:13:21 mem=4429.5M) ***
[12/17 17:55:37    800s] Total net bbox length = 3.039e+05 (1.530e+05 1.509e+05) (ext = 5.025e+04)
[12/17 17:55:37    800s] 
[12/17 17:55:37    800s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:55:37    800s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:55:37    800s] Set min layer with default ( 2 )
[12/17 17:55:37    800s] Set max layer with default ( 127 )
[12/17 17:55:37    800s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:37    800s] Min route layer (adjusted) = 2
[12/17 17:55:37    800s] Max route layer (adjusted) = 5
[12/17 17:55:37    800s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:55:37    800s] Set min layer with default ( 2 )
[12/17 17:55:37    800s] Set max layer with default ( 127 )
[12/17 17:55:37    800s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:37    800s] Min route layer (adjusted) = 2
[12/17 17:55:37    800s] Max route layer (adjusted) = 5
[12/17 17:55:37    800s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4429.5M, EPOCH TIME: 1734454537.817391
[12/17 17:55:37    800s] Starting refinePlace ...
[12/17 17:55:37    800s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:55:37    800s] Set min layer with default ( 2 )
[12/17 17:55:37    800s] Set max layer with default ( 127 )
[12/17 17:55:37    800s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:37    800s] Min route layer (adjusted) = 2
[12/17 17:55:37    800s] Max route layer (adjusted) = 5
[12/17 17:55:37    800s] One DDP V2 for no tweak run.
[12/17 17:55:37    801s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4429.5M, EPOCH TIME: 1734454537.821199
[12/17 17:55:37    801s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4437.4M, EPOCH TIME: 1734454537.833725
[12/17 17:55:37    801s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4437.4M, EPOCH TIME: 1734454537.834128
[12/17 17:55:37    801s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4437.4M, EPOCH TIME: 1734454537.834163
[12/17 17:55:37    801s] MP Top (12267): mp=1.050. U=0.619.
[12/17 17:55:37    801s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.003, REAL:0.003, MEM:4437.4M, EPOCH TIME: 1734454537.836333
[12/17 17:55:37    801s] [Pin padding] pin density ratio 0.45
[12/17 17:55:37    801s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4437.4M, EPOCH TIME: 1734454537.836748
[12/17 17:55:37    801s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4437.4M, EPOCH TIME: 1734454537.836781
[12/17 17:55:37    801s] OPERPROF:             Starting InitSKP at level 7, MEM:4437.4M, EPOCH TIME: 1734454537.836966
[12/17 17:55:37    801s] no activity file in design. spp won't run.
[12/17 17:55:37    801s] no activity file in design. spp won't run.
[12/17 17:55:38    801s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/17 17:55:38    801s] SKP cleared!
[12/17 17:55:38    801s] OPERPROF:             Finished InitSKP at level 7, CPU:0.407, REAL:0.199, MEM:4440.6M, EPOCH TIME: 1734454538.035671
[12/17 17:55:38    801s] **WARN: AAE based timing driven is off.
[12/17 17:55:38    801s] Init TDGP AAE failed.
[12/17 17:55:38    801s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.407, REAL:0.199, MEM:4440.6M, EPOCH TIME: 1734454538.035769
[12/17 17:55:38    801s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.407, REAL:0.199, MEM:4440.6M, EPOCH TIME: 1734454538.035800
[12/17 17:55:38    801s] Build timing info failed.
[12/17 17:55:38    801s] AAE Timing clean up.
[12/17 17:55:38    801s] Tweakage: fix icg 1, fix clk 0.
[12/17 17:55:38    801s] Tweakage: density cost 1, scale 0.4.
[12/17 17:55:38    801s] Tweakage: activity cost 0, scale 1.0.
[12/17 17:55:38    801s] Tweakage: congestion cost on, scale 1.0.
[12/17 17:55:38    801s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4568.6M, EPOCH TIME: 1734454538.038940
[12/17 17:55:38    801s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4568.6M, EPOCH TIME: 1734454538.048159
[12/17 17:55:39    802s] Tweakage swap 379 pairs.
[12/17 17:55:40    803s] Tweakage swap 134 pairs.
[12/17 17:55:41    805s] Tweakage swap 45 pairs.
[12/17 17:55:42    806s] Tweakage swap 17 pairs.
[12/17 17:55:44    807s] Tweakage swap 3 pairs.
[12/17 17:55:45    808s] Tweakage swap 0 pairs.
[12/17 17:55:46    810s] Tweakage swap 0 pairs.
[12/17 17:55:47    811s] Tweakage swap 0 pairs.
[12/17 17:55:49    812s] Tweakage swap 0 pairs.
[12/17 17:55:50    813s] Tweakage swap 0 pairs.
[12/17 17:55:51    814s] Tweakage swap 0 pairs.
[12/17 17:55:52    816s] Tweakage swap 0 pairs.
[12/17 17:55:54    817s] Tweakage swap 314 pairs.
[12/17 17:55:55    818s] Tweakage swap 47 pairs.
[12/17 17:55:56    819s] Tweakage swap 12 pairs.
[12/17 17:55:57    820s] Tweakage swap 2 pairs.
[12/17 17:55:57    820s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:55:57    820s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:55:57    820s] High layer ICDP is OFF.
[12/17 17:55:57    820s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:55:57    820s] Starting Early Global Route supply map. mem = 4640.1M
[12/17 17:55:57    820s] (I)      Initializing eGR engine (regular)
[12/17 17:55:57    820s] Set min layer with default ( 2 )
[12/17 17:55:57    820s] Set max layer with default ( 127 )
[12/17 17:55:57    820s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:57    820s] Min route layer (adjusted) = 2
[12/17 17:55:57    820s] Max route layer (adjusted) = 5
[12/17 17:55:57    820s] (I)      Initializing eGR engine (regular)
[12/17 17:55:57    820s] Set min layer with default ( 2 )
[12/17 17:55:57    820s] Set max layer with default ( 127 )
[12/17 17:55:57    820s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:55:57    820s] Min route layer (adjusted) = 2
[12/17 17:55:57    820s] Max route layer (adjusted) = 5
[12/17 17:55:57    820s] (I)      Started Early Global Route kernel ( Curr Mem: 4.37 MB )
[12/17 17:55:57    820s] (I)      Running eGR Regular flow
[12/17 17:55:57    820s] (I)      # wire layers (front) : 6
[12/17 17:55:57    820s] (I)      # wire layers (back)  : 0
[12/17 17:55:57    820s] (I)      min wire layer : 1
[12/17 17:55:57    820s] (I)      max wire layer : 5
[12/17 17:55:57    820s] (I)      # cut layers (front) : 5
[12/17 17:55:57    820s] (I)      # cut layers (back)  : 0
[12/17 17:55:57    820s] (I)      min cut layer : 1
[12/17 17:55:57    820s] (I)      max cut layer : 4
[12/17 17:55:57    820s] (I)      ============================= Layers ==============================
[12/17 17:55:57    820s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:55:57    820s] (I)      |  Z | ID | Name |  Type | #Masks | Extra | Width | Space | Pitch |
[12/17 17:55:57    820s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:55:57    820s] (I)      |  0 |  0 |      |       |      1 |       |       |       |       |
[12/17 17:55:57    820s] (I)      | 33 |  0 | mcon |   cut |      1 |       |       |       |       |
[12/17 17:55:57    820s] (I)      |  1 |  1 | met1 |  wire |      1 |       |   140 |   140 |   370 |
[12/17 17:55:57    820s] (I)      | 34 |  1 |  via |   cut |      1 |       |       |       |       |
[12/17 17:55:57    820s] (I)      |  2 |  2 | met2 |  wire |      1 |       |   140 |   140 |   480 |
[12/17 17:55:57    820s] (I)      | 35 |  2 | via2 |   cut |      1 |       |       |       |       |
[12/17 17:55:57    820s] (I)      |  3 |  3 | met3 |  wire |      1 |       |   300 |   300 |   740 |
[12/17 17:55:57    820s] (I)      | 36 |  3 | via3 |   cut |      1 |       |       |       |       |
[12/17 17:55:57    820s] (I)      |  4 |  4 | met4 |  wire |      1 |       |   300 |   300 |   960 |
[12/17 17:55:57    820s] (I)      | 37 |  4 | via4 |   cut |      1 |       |       |       |       |
[12/17 17:55:57    820s] (I)      |  5 |  5 | met5 |  wire |      1 |       |  1600 |  1600 |  3330 |
[12/17 17:55:57    820s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:55:57    820s] (I)      | 64 |    | diff | other |        |    MS |       |       |       |
[12/17 17:55:57    820s] (I)      | 65 |    | poly | other |        |    MS |       |       |       |
[12/17 17:55:57    820s] (I)      +----+----+------+-------+--------+-------+-------+-------+-------+
[12/17 17:55:57    821s] Finished Early Global Route supply map. mem = 4614.8M
[12/17 17:55:57    821s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:55:57    821s] icdp demand smooth ratio : 0.590005
[12/17 17:55:57    821s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:55:58    821s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:55:58    821s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:55:58    821s] High layer ICDP is OFF.
[12/17 17:55:58    821s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:55:58    821s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:55:58    821s] icdp demand smooth ratio : 0.588981
[12/17 17:55:58    821s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:55:58    822s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:55:58    822s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:55:58    822s] High layer ICDP is OFF.
[12/17 17:55:58    822s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:55:58    822s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:55:58    822s] icdp demand smooth ratio : 0.588712
[12/17 17:55:58    822s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:55:59    822s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:55:59    822s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:55:59    822s] High layer ICDP is OFF.
[12/17 17:55:59    822s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:55:59    822s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:55:59    822s] icdp demand smooth ratio : 0.588661
[12/17 17:55:59    822s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:00    824s] Tweakage swap 29 pairs.
[12/17 17:56:01    825s] Tweakage swap 1 pairs.
[12/17 17:56:02    826s] Tweakage swap 0 pairs.
[12/17 17:56:03    827s] Tweakage swap 0 pairs.
[12/17 17:56:03    827s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:03    827s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:03    827s] High layer ICDP is OFF.
[12/17 17:56:03    827s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:03    827s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:03    827s] icdp demand smooth ratio : 0.588542
[12/17 17:56:03    827s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:04    827s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:04    827s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:04    827s] High layer ICDP is OFF.
[12/17 17:56:04    827s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:04    827s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:04    827s] icdp demand smooth ratio : 0.588522
[12/17 17:56:04    827s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:04    828s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:04    828s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:04    828s] High layer ICDP is OFF.
[12/17 17:56:04    828s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:04    828s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:04    828s] icdp demand smooth ratio : 0.588507
[12/17 17:56:04    828s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:05    828s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:05    828s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:05    828s] High layer ICDP is OFF.
[12/17 17:56:05    828s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:05    828s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:05    828s] icdp demand smooth ratio : 0.588506
[12/17 17:56:05    828s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:06    830s] Tweakage swap 1 pairs.
[12/17 17:56:07    831s] Tweakage swap 0 pairs.
[12/17 17:56:08    832s] Tweakage swap 0 pairs.
[12/17 17:56:09    833s] Tweakage swap 0 pairs.
[12/17 17:56:09    833s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:09    833s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:09    833s] High layer ICDP is OFF.
[12/17 17:56:09    833s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:09    833s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:09    833s] icdp demand smooth ratio : 0.588505
[12/17 17:56:09    833s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:10    834s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:10    834s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:10    834s] High layer ICDP is OFF.
[12/17 17:56:10    834s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:10    834s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:10    834s] icdp demand smooth ratio : 0.588501
[12/17 17:56:10    834s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:10    834s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:10    834s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:10    834s] High layer ICDP is OFF.
[12/17 17:56:10    834s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:10    834s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:10    834s] icdp demand smooth ratio : 0.588500
[12/17 17:56:10    834s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:11    835s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/17 17:56:11    835s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/17 17:56:11    835s] High layer ICDP is OFF.
[12/17 17:56:11    835s] icdpInitRowCol: nrRow 22 -> 22, nrCol 23 -> 23
[12/17 17:56:11    835s] icdp deduct supply (H , V) = 20 , 20
[12/17 17:56:11    835s] icdp demand smooth ratio : 0.588500
[12/17 17:56:11    835s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/17 17:56:11    835s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:34.016, REAL:33.519, MEM:4614.4M, EPOCH TIME: 1734454571.566765
[12/17 17:56:11    835s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:34.028, REAL:33.530, MEM:4614.4M, EPOCH TIME: 1734454571.569270
[12/17 17:56:11    835s] Call icdpEval cleanup ...
[12/17 17:56:11    835s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:34.462, REAL:33.752, MEM:4486.4M, EPOCH TIME: 1734454571.573438
[12/17 17:56:11    835s] Move report: Congestion aware Tweak moves 840 insts, mean move: 8.64 um, max move: 133.20 um 
[12/17 17:56:11    835s] 	Max move on inst (cby_1__1_/mux_left_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (1009.52, 747.07) --> (1009.52, 880.27)
[12/17 17:56:11    835s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:34.5, real=0:00:34.0, mem=4486.4mb) @(0:13:21 - 0:13:55).
[12/17 17:56:11    835s] 
[12/17 17:56:11    835s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 17:56:11    836s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 17:56:11    836s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 17:56:11    836s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 17:56:11    836s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4454.4MB) @(0:13:55 - 0:13:56).
[12/17 17:56:11    836s] Move report: Detail placement moves 840 insts, mean move: 8.64 um, max move: 133.20 um 
[12/17 17:56:11    836s] 	Max move on inst (cby_1__1_/mux_left_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_): (1009.52, 747.07) --> (1009.52, 880.27)
[12/17 17:56:11    836s] 	Runtime: CPU: 0:00:35.0 REAL: 0:00:34.0 MEM: 4454.4MB
[12/17 17:56:11    836s] Statistics of distance of Instance movement in refine placement:
[12/17 17:56:11    836s]   maximum (X+Y) =       133.20 um
[12/17 17:56:11    836s]   inst (cby_1__1_/mux_left_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) with max move: (1009.52, 747.07) -> (1009.52, 880.27)
[12/17 17:56:11    836s]   mean    (X+Y) =         8.64 um
[12/17 17:56:11    836s] Total instances flipped for legalization: 4
[12/17 17:56:11    836s] Summary Report:
[12/17 17:56:11    836s] Instances move: 840 (out of 12267 movable)
[12/17 17:56:11    836s] Instances flipped: 4
[12/17 17:56:11    836s] Mean displacement: 8.64 um
[12/17 17:56:11    836s] Max displacement: 133.20 um (Instance: cby_1__1_/mux_left_ipin_6/sky130_osu_sc_18T_hs__inv_4_0_) (1009.52, 747.07) -> (1009.52, 880.27)
[12/17 17:56:11    836s] 	Length: 9 sites, height: 1 rows, site name: 18T, cell type: sky130_osu_sc_18T_hs__inv_1
[12/17 17:56:11    836s] 	Violation at original loc: Overlapping with other instance
[12/17 17:56:11    836s] Total instances moved : 840
[12/17 17:56:11    836s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:35.028, REAL:34.052, MEM:4454.4M, EPOCH TIME: 1734454571.869178
[12/17 17:56:11    836s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 17:56:11    836s] Runtime: CPU: 0:00:35.0 REAL: 0:00:34.0 MEM: 4454.4MB
[12/17 17:56:11    836s] [CPU] RefinePlace/total (cpu=0:00:35.0, real=0:00:34.0, mem=4454.4MB) @(0:13:21 - 0:13:56).
[12/17 17:56:11    836s] *** Finished refinePlace (0:13:56 mem=4454.4M) ***
[12/17 17:56:11    836s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.13
[12/17 17:56:11    836s] OPERPROF:   Finished Refine-Place at level 2, CPU:35.045, REAL:34.069, MEM:4454.4M, EPOCH TIME: 1734454571.873495
[12/17 17:56:11    836s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4454.4M, EPOCH TIME: 1734454571.873575
[12/17 17:56:11    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:56:11    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:11    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:11    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:11    836s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.043, REAL:0.015, MEM:4463.4M, EPOCH TIME: 1734454571.888995
[12/17 17:56:11    836s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:35.101, REAL:34.096, MEM:4463.4M, EPOCH TIME: 1734454571.889055
[12/17 17:56:11    836s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:35.1/0:00:34.1 (1.0), totSession cpu/real = 0:13:56.1/1:48:29.9 (0.1), mem = 4463.4M
[12/17 17:56:11    836s] 
[12/17 17:56:11    836s] =============================================================================================
[12/17 17:56:11    836s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           22.33-s094_1
[12/17 17:56:11    836s] =============================================================================================
[12/17 17:56:11    836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:56:11    836s] ---------------------------------------------------------------------------------------------
[12/17 17:56:11    836s] [ RefinePlace            ]      1   0:00:34.1  (  99.9 % )     0:00:34.1 /  0:00:35.0    1.0
[12/17 17:56:11    836s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 17:56:11    836s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:11    836s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.9
[12/17 17:56:11    836s] ---------------------------------------------------------------------------------------------
[12/17 17:56:11    836s]  LocalWireReclaim #1 TOTAL          0:00:34.1  ( 100.0 % )     0:00:34.1 /  0:00:35.1    1.0
[12/17 17:56:11    836s] ---------------------------------------------------------------------------------------------
[12/17 17:56:11    836s] 
[12/17 17:56:12    836s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:56:12    836s] #################################################################################
[12/17 17:56:12    836s] # Design Stage: PreRoute
[12/17 17:56:12    836s] # Design Name: fpga_top
[12/17 17:56:12    836s] # Design Mode: 130nm
[12/17 17:56:12    836s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:56:12    836s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:56:12    836s] # Signoff Settings: SI Off 
[12/17 17:56:12    836s] #################################################################################
[12/17 17:56:12    836s] Topological Sorting (REAL = 0:00:00.0, MEM = 4451.9M, InitMEM = 4451.9M)
[12/17 17:56:12    836s] Calculate delays in BcWc mode...
[12/17 17:56:12    836s] Start delay calculation (fullDC) (8 T). (MEM=4456.88)
[12/17 17:56:12    836s] End AAE Lib Interpolated Model. (MEM=4468.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:56:12    839s] Total number of fetched objects 14095
[12/17 17:56:12    839s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:56:12    839s] End delay calculation. (MEM=4945.19 CPU=0:00:02.4 REAL=0:00:00.0)
[12/17 17:56:12    839s] End delay calculation (fullDC). (MEM=4945.19 CPU=0:00:02.7 REAL=0:00:00.0)
[12/17 17:56:12    839s] *** CDM Built up (cpu=0:00:03.3  real=0:00:00.0  mem= 4945.2M) ***
[12/17 17:56:12    839s] eGR doReRoute: optGuide
[12/17 17:56:12    839s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4945.2M, EPOCH TIME: 1734454572.904853
[12/17 17:56:12    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:12    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:12    839s] Cell fpga_top LLGs are deleted
[12/17 17:56:12    839s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:12    839s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:12    839s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4434.2M, EPOCH TIME: 1734454572.906335
[12/17 17:56:12    840s] {MMLU 0 1 13900}
[12/17 17:56:12    840s] ### Creating LA Mngr. totSessionCpu=0:14:00 mem=4434.2M
[12/17 17:56:12    840s] ### Creating LA Mngr, finished. totSessionCpu=0:14:00 mem=4434.2M
[12/17 17:56:12    840s] Running pre-eGR process
[12/17 17:56:12    840s] Set min layer with default ( 2 )
[12/17 17:56:12    840s] Set max layer with default ( 127 )
[12/17 17:56:12    840s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:56:12    840s] Min route layer (adjusted) = 2
[12/17 17:56:12    840s] Max route layer (adjusted) = 5
[12/17 17:56:12    840s] Set min layer with default ( 2 )
[12/17 17:56:12    840s] Set max layer with default ( 127 )
[12/17 17:56:12    840s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/17 17:56:12    840s] Min route layer (adjusted) = 2
[12/17 17:56:12    840s] Max route layer (adjusted) = 5
[12/17 17:56:12    840s] (I)      Started Import and model ( Curr Mem: 4.20 MB )
[12/17 17:56:12    840s] (I)      Default pattern map key = fpga_top_default.
[12/17 17:56:12    840s] (I)      == Non-default Options ==
[12/17 17:56:12    840s] (I)      Maximum routing layer                              : 5
[12/17 17:56:12    840s] (I)      Top routing layer                                  : 5
[12/17 17:56:12    840s] (I)      Number of threads                                  : 8
[12/17 17:56:12    840s] (I)      Route tie net to shape                             : auto
[12/17 17:56:12    840s] (I)      Method to set GCell size                           : row
[12/17 17:56:12    840s] (I)      Tie hi/lo max distance                             : 66.600000
[12/17 17:56:12    840s] (I)      Counted 3805 PG shapes. eGR will not process PG shapes layer by layer.
[12/17 17:56:12    840s] (I)      ============== Pin Summary ==============
[12/17 17:56:12    840s] (I)      +-------+--------+---------+------------+
[12/17 17:56:12    840s] (I)      | Layer | # pins | % total |      Group |
[12/17 17:56:12    840s] (I)      +-------+--------+---------+------------+
[12/17 17:56:12    840s] (I)      |     1 |  38200 |   99.11 |        Pin |
[12/17 17:56:12    840s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/17 17:56:12    840s] (I)      |     3 |    304 |    0.79 | Pin access |
[12/17 17:56:12    840s] (I)      |     4 |      0 |    0.00 |      Other |
[12/17 17:56:12    840s] (I)      |     5 |     39 |    0.10 |      Other |
[12/17 17:56:12    840s] (I)      +-------+--------+---------+------------+
[12/17 17:56:12    840s] (I)      Use row-based GCell size
[12/17 17:56:12    840s] (I)      Use row-based GCell align
[12/17 17:56:12    840s] (I)      layer 0 area = 83000
[12/17 17:56:12    840s] (I)      layer 1 area = 67600
[12/17 17:56:12    840s] (I)      layer 2 area = 240000
[12/17 17:56:12    840s] (I)      layer 3 area = 240000
[12/17 17:56:12    840s] (I)      layer 4 area = 4000000
[12/17 17:56:12    840s] (I)      GCell unit size   : 6660
[12/17 17:56:12    840s] (I)      GCell multiplier  : 1
[12/17 17:56:12    840s] (I)      GCell row height  : 6660
[12/17 17:56:12    840s] (I)      Actual row height : 6660
[12/17 17:56:12    840s] (I)      GCell align ref   : 480640 480670
[12/17 17:56:12    840s] [NR-eGR] Track table information for default rule: 
[12/17 17:56:12    840s] [NR-eGR] met1 has single uniform track structure
[12/17 17:56:12    840s] [NR-eGR] met2 has single uniform track structure
[12/17 17:56:12    840s] [NR-eGR] met3 has single uniform track structure
[12/17 17:56:12    840s] [NR-eGR] met4 has single uniform track structure
[12/17 17:56:12    840s] [NR-eGR] met5 has single uniform track structure
[12/17 17:56:12    840s] (I)      ============== Default via ===============
[12/17 17:56:12    840s] (I)      +---+------------------+-----------------+
[12/17 17:56:12    840s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/17 17:56:12    840s] (I)      +---+------------------+-----------------+
[12/17 17:56:12    840s] (I)      | 1 |    7  M1M2_PR_R  |    6  M1M2_PR   |
[12/17 17:56:12    840s] (I)      | 2 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[12/17 17:56:12    840s] (I)      | 3 |   16  M3M4_PR    |   16  M3M4_PR   |
[12/17 17:56:12    840s] (I)      | 4 |   21  M4M5_PR    |   21  M4M5_PR   |
[12/17 17:56:12    840s] (I)      +---+------------------+-----------------+
[12/17 17:56:12    840s] [NR-eGR] Read 4859 PG shapes
[12/17 17:56:12    840s] [NR-eGR] Read 0 clock shapes
[12/17 17:56:12    840s] [NR-eGR] Read 0 other shapes
[12/17 17:56:12    840s] [NR-eGR] #Routing Blockages  : 0
[12/17 17:56:12    840s] [NR-eGR] #Instance Blockages : 45786
[12/17 17:56:12    840s] [NR-eGR] #PG Blockages       : 4859
[12/17 17:56:12    840s] [NR-eGR] #Halo Blockages     : 0
[12/17 17:56:12    840s] [NR-eGR] #Boundary Blockages : 0
[12/17 17:56:12    840s] [NR-eGR] #Clock Blockages    : 0
[12/17 17:56:12    840s] [NR-eGR] #Other Blockages    : 0
[12/17 17:56:12    840s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/17 17:56:12    840s] (I)      Custom ignore net properties:
[12/17 17:56:12    840s] (I)      1 : NotLegal
[12/17 17:56:12    840s] (I)      Default ignore net properties:
[12/17 17:56:12    840s] (I)      1 : Special
[12/17 17:56:12    840s] (I)      2 : Analog
[12/17 17:56:12    840s] (I)      3 : Fixed
[12/17 17:56:12    840s] (I)      4 : Skipped
[12/17 17:56:12    840s] (I)      5 : MixedSignal
[12/17 17:56:12    840s] (I)      Prerouted net properties:
[12/17 17:56:12    840s] (I)      1 : NotLegal
[12/17 17:56:12    840s] (I)      2 : Special
[12/17 17:56:12    840s] (I)      3 : Analog
[12/17 17:56:12    840s] (I)      4 : Fixed
[12/17 17:56:12    840s] (I)      5 : Skipped
[12/17 17:56:12    840s] (I)      6 : MixedSignal
[12/17 17:56:12    840s] [NR-eGR] Early global route reroute all routable nets
[12/17 17:56:12    840s] [NR-eGR] Num Prerouted Nets = 2  Num Prerouted Wires = 2219
[12/17 17:56:12    840s] [NR-eGR] Read 12383 nets ( ignored 2 )
[12/17 17:56:12    840s] (I)        Front-side 12383 ( ignored 2 )
[12/17 17:56:12    840s] (I)        Back-side  0 ( ignored 0 )
[12/17 17:56:12    840s] (I)        Both-side  0 ( ignored 0 )
[12/17 17:56:12    840s] (I)      early_global_route_priority property id does not exist.
[12/17 17:56:12    840s] (I)      Read Num Blocks=50645  Num Prerouted Wires=2219  Num CS=0
[12/17 17:56:12    840s] (I)      Layer 1 (V) : #blockages 9873 : #preroutes 1611
[12/17 17:56:12    840s] (I)      Layer 2 (H) : #blockages 32080 : #preroutes 495
[12/17 17:56:13    840s] (I)      Layer 3 (V) : #blockages 6104 : #preroutes 97
[12/17 17:56:13    840s] (I)      Layer 4 (H) : #blockages 2588 : #preroutes 16
[12/17 17:56:13    840s] (I)      Number of ignored nets                =      2
[12/17 17:56:13    840s] (I)      Number of connected nets              =      0
[12/17 17:56:13    840s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/17 17:56:13    840s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/17 17:56:13    840s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/17 17:56:13    840s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/17 17:56:13    840s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/17 17:56:13    840s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/17 17:56:13    840s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/17 17:56:13    840s] (I)      Ndr track 0 does not exist
[12/17 17:56:13    840s] (I)      ---------------------Grid Graph Info--------------------
[12/17 17:56:13    840s] (I)      Routing area        : (0, 0) - (1593665, 1563665)
[12/17 17:56:13    840s] (I)      Core area           : (480640, 480670) - (1113345, 1080070)
[12/17 17:56:13    840s] (I)      Site width          :   110  (dbu)
[12/17 17:56:13    840s] (I)      Row height          :  6660  (dbu)
[12/17 17:56:13    840s] (I)      GCell row height    :  6660  (dbu)
[12/17 17:56:13    840s] (I)      GCell width         :  6660  (dbu)
[12/17 17:56:13    840s] (I)      GCell height        :  6660  (dbu)
[12/17 17:56:13    840s] (I)      Grid                :   240   235     5
[12/17 17:56:13    840s] (I)      Layer numbers       :     1     2     3     4     5
[12/17 17:56:13    840s] (I)      Vertical capacity   :     0  6660     0  6660     0
[12/17 17:56:13    840s] (I)      Horizontal capacity :     0     0  6660     0  6660
[12/17 17:56:13    840s] (I)      Default wire width  :   140   140   300   300  1600
[12/17 17:56:13    840s] (I)      Default wire space  :   140   140   300   300  1600
[12/17 17:56:13    840s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/17 17:56:13    840s] (I)      Default pitch size  :   280   480   610   615  3660
[12/17 17:56:13    840s] (I)      First track coord   :   410   400   410   400  4070
[12/17 17:56:13    840s] (I)      Num tracks per GCell: 23.79 13.88 10.92 10.83  1.82
[12/17 17:56:13    840s] (I)      Total num of tracks :  4225  3320  2563  2591   426
[12/17 17:56:13    840s] (I)      Num of masks        :     1     1     1     1     1
[12/17 17:56:13    840s] (I)      Num of trim masks   :     0     0     0     0     0
[12/17 17:56:13    840s] (I)      --------------------------------------------------------
[12/17 17:56:13    840s] 
[12/17 17:56:13    840s] [NR-eGR] ============ Routing rule table ============
[12/17 17:56:13    840s] [NR-eGR] Rule id: 0  Nets: 12349
[12/17 17:56:13    840s] [NR-eGR] ========================================
[12/17 17:56:13    840s] [NR-eGR] 
[12/17 17:56:13    840s] (I)      ======== NDR :  =========
[12/17 17:56:13    840s] (I)      +--------------+--------+
[12/17 17:56:13    840s] (I)      |           ID |      0 |
[12/17 17:56:13    840s] (I)      |         Name |        |
[12/17 17:56:13    840s] (I)      |      Default |    yes |
[12/17 17:56:13    840s] (I)      |  Clk Special |     no |
[12/17 17:56:13    840s] (I)      | Hard spacing |     no |
[12/17 17:56:13    840s] (I)      |    NDR track | (none) |
[12/17 17:56:13    840s] (I)      |      NDR via | (none) |
[12/17 17:56:13    840s] (I)      |  Extra space |      0 |
[12/17 17:56:13    840s] (I)      |      Shields |      0 |
[12/17 17:56:13    840s] (I)      |   Demand (H) |      1 |
[12/17 17:56:13    840s] (I)      |   Demand (V) |      1 |
[12/17 17:56:13    840s] (I)      |        #Nets |  12349 |
[12/17 17:56:13    840s] (I)      +--------------+--------+
[12/17 17:56:13    840s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:56:13    840s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:56:13    840s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:56:13    840s] (I)      |  met2    140      140    480      480      1      1      1    100    100        yes |
[12/17 17:56:13    840s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/17 17:56:13    840s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/17 17:56:13    840s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/17 17:56:13    840s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:56:13    840s] (I)      ======== NDR :  =========
[12/17 17:56:13    840s] (I)      +--------------+--------+
[12/17 17:56:13    840s] (I)      |           ID |      1 |
[12/17 17:56:13    840s] (I)      |         Name |        |
[12/17 17:56:13    840s] (I)      |      Default |     no |
[12/17 17:56:13    840s] (I)      |  Clk Special |     no |
[12/17 17:56:13    840s] (I)      | Hard spacing |     no |
[12/17 17:56:13    840s] (I)      |    NDR track | (none) |
[12/17 17:56:13    840s] (I)      |      NDR via | (none) |
[12/17 17:56:13    840s] (I)      |  Extra space |      1 |
[12/17 17:56:13    840s] (I)      |      Shields |      0 |
[12/17 17:56:13    840s] (I)      |   Demand (H) |      2 |
[12/17 17:56:13    840s] (I)      |   Demand (V) |      2 |
[12/17 17:56:13    840s] (I)      |        #Nets |      0 |
[12/17 17:56:13    840s] (I)      +--------------+--------+
[12/17 17:56:13    840s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:56:13    840s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/17 17:56:13    840s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:56:13    840s] (I)      |  met2    140      140    960      480      2      1      1    200    100        yes |
[12/17 17:56:13    840s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:56:13    840s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/17 17:56:13    840s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/17 17:56:13    840s] (I)      +-------------------------------------------------------------------------------------+
[12/17 17:56:13    840s] (I)      =============== Blocked Tracks ===============
[12/17 17:56:13    840s] (I)      +-------+---------+----------+---------------+
[12/17 17:56:13    840s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/17 17:56:13    840s] (I)      +-------+---------+----------+---------------+
[12/17 17:56:13    840s] (I)      |     1 |       0 |        0 |         0.00% |
[12/17 17:56:13    840s] (I)      |     2 |  780200 |   405903 |        52.03% |
[12/17 17:56:13    840s] (I)      |     3 |  615120 |   315148 |        51.23% |
[12/17 17:56:13    840s] (I)      |     4 |  608885 |   357159 |        58.66% |
[12/17 17:56:13    840s] (I)      |     5 |  102240 |    60075 |        58.76% |
[12/17 17:56:13    840s] (I)      +-------+---------+----------+---------------+
[12/17 17:56:13    840s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4.24 MB )
[12/17 17:56:13    840s] (I)      Delete wires for 12349 nets (async)
[12/17 17:56:13    840s] (I)      Reset routing kernel
[12/17 17:56:13    840s] (I)      Started Global Routing ( Curr Mem: 4.24 MB )
[12/17 17:56:13    840s] (I)      totalPins=35519  totalGlobalPin=27988 (78.80%)
[12/17 17:56:13    840s] (I)      ================= Net Group Info =================
[12/17 17:56:13    840s] (I)      +----+----------------+--------------+-----------+
[12/17 17:56:13    840s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/17 17:56:13    840s] (I)      +----+----------------+--------------+-----------+
[12/17 17:56:13    840s] (I)      |  1 |          12349 |      met2(2) |   met5(5) |
[12/17 17:56:13    840s] (I)      +----+----------------+--------------+-----------+
[12/17 17:56:13    840s] (I)      total 2D Cap : 1002185 = (346016 H, 656169 V)
[12/17 17:56:13    840s] (I)      total 2D Demand : 6972 = (1320 H, 5652 V)
[12/17 17:56:13    840s] (I)      Adjusted 0 GCells for pin access
[12/17 17:56:13    840s] [NR-eGR] Layer group 1: route 12349 net(s) in layer range [2, 5]
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] (I)      ============  Phase 1a Route ============
[12/17 17:56:13    840s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 71
[12/17 17:56:13    840s] (I)      Usage: 56830 = (28784 H, 28046 V) = (8.32% H, 4.27% V) = (1.917e+05um H, 1.868e+05um V)
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] (I)      ============  Phase 1b Route ============
[12/17 17:56:13    840s] (I)      Usage: 56856 = (28790 H, 28066 V) = (8.32% H, 4.28% V) = (1.917e+05um H, 1.869e+05um V)
[12/17 17:56:13    840s] (I)      Overflow of layer group 1: 1.01% H + 0.02% V. EstWL: 3.786610e+05um
[12/17 17:56:13    840s] (I)      Congestion metric : 2.77%H 0.05%V, 2.81%HV
[12/17 17:56:13    840s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] (I)      ============  Phase 1c Route ============
[12/17 17:56:13    840s] (I)      Level2 Grid: 48 x 47
[12/17 17:56:13    840s] (I)      Usage: 57187 = (28903 H, 28284 V) = (8.35% H, 4.31% V) = (1.925e+05um H, 1.884e+05um V)
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] (I)      ============  Phase 1d Route ============
[12/17 17:56:13    840s] (I)      Usage: 57197 = (28907 H, 28290 V) = (8.35% H, 4.31% V) = (1.925e+05um H, 1.884e+05um V)
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] (I)      ============  Phase 1e Route ============
[12/17 17:56:13    840s] (I)      Usage: 57214 = (28909 H, 28305 V) = (8.35% H, 4.31% V) = (1.925e+05um H, 1.885e+05um V)
[12/17 17:56:13    840s] [NR-eGR] Early Global Route overflow of layer group 1: 0.97% H + 0.01% V. EstWL: 3.810452e+05um
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] (I)      ============  Phase 1l Route ============
[12/17 17:56:13    840s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/17 17:56:13    840s] (I)      Layer  2:     396950     30316        12      354853      424367    (45.54%) 
[12/17 17:56:13    840s] (I)      Layer  3:     302243     55657      1361      293979      319232    (47.94%) 
[12/17 17:56:13    840s] (I)      Layer  4:     258972     13702       136      309598      298574    (50.91%) 
[12/17 17:56:13    840s] (I)      Layer  5:      42838      4877        76       56808       45394    (55.58%) 
[12/17 17:56:13    840s] (I)      Total:       1001003    104552      1585     1015236     1087564    (48.28%) 
[12/17 17:56:13    840s] (I)      
[12/17 17:56:13    840s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/17 17:56:13    840s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/17 17:56:13    840s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/17 17:56:13    840s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/17 17:56:13    840s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:56:13    840s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/17 17:56:13    840s] [NR-eGR]    met2 ( 2)        12( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[12/17 17:56:13    840s] [NR-eGR]    met3 ( 3)       603( 2.06%)        48( 0.16%)         1( 0.00%)   ( 2.23%) 
[12/17 17:56:13    840s] [NR-eGR]    met4 ( 4)       131( 0.48%)         0( 0.00%)         0( 0.00%)   ( 0.48%) 
[12/17 17:56:13    840s] [NR-eGR]    met5 ( 5)        75( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[12/17 17:56:13    840s] [NR-eGR] --------------------------------------------------------------------------------
[12/17 17:56:13    840s] [NR-eGR]        Total       821( 0.73%)        48( 0.04%)         1( 0.00%)   ( 0.77%) 
[12/17 17:56:13    840s] [NR-eGR] 
[12/17 17:56:13    840s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.09 sec, Curr Mem: 4.25 MB )
[12/17 17:56:13    840s] (I)      Updating congestion map
[12/17 17:56:13    840s] (I)      total 2D Cap : 1005085 = (346983 H, 658102 V)
[12/17 17:56:13    840s] [NR-eGR] Overflow after Early Global Route 1.38% H + 0.00% V
[12/17 17:56:13    840s] (I)      Running track assignment and export wires
[12/17 17:56:13    840s] (I)      ============= Track Assignment ============
[12/17 17:56:13    840s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.25 MB )
[12/17 17:56:13    840s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/17 17:56:13    840s] (I)      Run Multi-thread track assignment
[12/17 17:56:13    840s] (I)      Finished Track Assignment (8T) ( CPU: 0.14 sec, Real: 0.03 sec, Curr Mem: 4.26 MB )
[12/17 17:56:13    840s] (I)      Started Export ( Curr Mem: 4.26 MB )
[12/17 17:56:13    840s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/17 17:56:13    840s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/17 17:56:13    840s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:56:13    840s] [NR-eGR]               Length (um)   Vias 
[12/17 17:56:13    840s] [NR-eGR] ---------------------------------
[12/17 17:56:13    840s] [NR-eGR]  met1  (1H)          2529  36456 
[12/17 17:56:13    840s] [NR-eGR]  met2  (2V)        174224  44081 
[12/17 17:56:13    840s] [NR-eGR]  met3  (3H)        177213   5471 
[12/17 17:56:13    840s] [NR-eGR]  met4  (4V)         45076   4419 
[12/17 17:56:13    840s] [NR-eGR]  met5  (5H)         28953      0 
[12/17 17:56:13    840s] [NR-eGR] ---------------------------------
[12/17 17:56:13    840s] [NR-eGR]        Total       427995  90427 
[12/17 17:56:13    840s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:56:13    840s] [NR-eGR] Total half perimeter of net bounding box: 303702um
[12/17 17:56:13    840s] [NR-eGR] Total length: 427995um, number of vias: 90427
[12/17 17:56:13    840s] [NR-eGR] --------------------------------------------------------------------------
[12/17 17:56:13    840s] (I)      == Layer wire length by net rule ==
[12/17 17:56:13    840s] (I)                     Default 
[12/17 17:56:13    840s] (I)      -----------------------
[12/17 17:56:13    840s] (I)       met1  (1H)     2529um 
[12/17 17:56:13    840s] (I)       met2  (2V)   174224um 
[12/17 17:56:13    840s] (I)       met3  (3H)   177213um 
[12/17 17:56:13    840s] (I)       met4  (4V)    45076um 
[12/17 17:56:13    840s] (I)       met5  (5H)    28953um 
[12/17 17:56:13    840s] (I)      -----------------------
[12/17 17:56:13    840s] (I)             Total  427995um 
[12/17 17:56:13    840s] (I)      == Layer via count by net rule ==
[12/17 17:56:13    840s] (I)                    Default 
[12/17 17:56:13    840s] (I)      ----------------------
[12/17 17:56:13    840s] (I)       met1  (1H)     36456 
[12/17 17:56:13    840s] (I)       met2  (2V)     44081 
[12/17 17:56:13    840s] (I)       met3  (3H)      5471 
[12/17 17:56:13    840s] (I)       met4  (4V)      4419 
[12/17 17:56:13    840s] (I)       met5  (5H)         0 
[12/17 17:56:13    840s] (I)      ----------------------
[12/17 17:56:13    840s] (I)             Total    90427 
[12/17 17:56:13    840s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 4.14 MB )
[12/17 17:56:13    840s] eee: RC Grid Memory freed=37500
[12/17 17:56:13    840s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.32 sec, Curr Mem: 4.14 MB )
[12/17 17:56:13    840s] (I)      ======================================== Runtime Summary =========================================
[12/17 17:56:13    840s] (I)       Step                                               %       Start      Finish      Real       CPU 
[12/17 17:56:13    840s] (I)      --------------------------------------------------------------------------------------------------
[12/17 17:56:13    840s] (I)       Early Global Route kernel                    100.00%  310.53 sec  310.85 sec  0.32 sec  0.64 sec 
[12/17 17:56:13    840s] (I)       +-Import and model                            23.25%  310.53 sec  310.61 sec  0.08 sec  0.08 sec 
[12/17 17:56:13    840s] (I)       | +-Create place DB                            9.30%  310.53 sec  310.56 sec  0.03 sec  0.03 sec 
[12/17 17:56:13    840s] (I)       | | +-Import place data                        9.25%  310.53 sec  310.56 sec  0.03 sec  0.03 sec 
[12/17 17:56:13    840s] (I)       | | | +-Read instances and placement           2.80%  310.53 sec  310.54 sec  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)       | | | +-Read nets                              6.23%  310.54 sec  310.56 sec  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)       | +-Create route DB                           11.53%  310.56 sec  310.60 sec  0.04 sec  0.05 sec 
[12/17 17:56:13    840s] (I)       | | +-Import route data (8T)                  11.42%  310.56 sec  310.60 sec  0.04 sec  0.05 sec 
[12/17 17:56:13    840s] (I)       | | | +-Read blockages ( Layer 2-5 )           2.77%  310.56 sec  310.57 sec  0.01 sec  0.02 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read routing blockages               0.00%  310.56 sec  310.56 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read instance blockages              1.45%  310.56 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read PG blockages                    0.96%  310.57 sec  310.57 sec  0.00 sec  0.01 sec 
[12/17 17:56:13    840s] (I)       | | | | | +-Allocate memory for PG via list    0.05%  310.57 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read clock blockages                 0.01%  310.57 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read other blockages                 0.01%  310.57 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read halo blockages                  0.02%  310.57 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Read boundary cut boxes              0.00%  310.57 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Read blackboxes                        0.00%  310.57 sec  310.57 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Read prerouted                         1.08%  310.57 sec  310.58 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Read nets                              0.73%  310.58 sec  310.58 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Set up via pillars                     0.01%  310.58 sec  310.58 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Initialize 3D grid graph               0.19%  310.58 sec  310.58 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Model blockage capacity                5.14%  310.58 sec  310.60 sec  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Initialize 3D capacity               4.90%  310.58 sec  310.60 sec  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)       | +-Read aux data                              0.00%  310.60 sec  310.60 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | +-Others data preparation                    0.00%  310.60 sec  310.60 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | +-Create route kernel                        1.74%  310.60 sec  310.60 sec  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)       +-Global Routing                              28.34%  310.61 sec  310.70 sec  0.09 sec  0.21 sec 
[12/17 17:56:13    840s] (I)       | +-Initialization                             0.96%  310.61 sec  310.61 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | +-Net group 1                               26.02%  310.61 sec  310.70 sec  0.08 sec  0.21 sec 
[12/17 17:56:13    840s] (I)       | | +-Generate topology (8T)                   1.32%  310.61 sec  310.62 sec  0.00 sec  0.01 sec 
[12/17 17:56:13    840s] (I)       | | +-Phase 1a                                 5.61%  310.62 sec  310.64 sec  0.02 sec  0.05 sec 
[12/17 17:56:13    840s] (I)       | | | +-Pattern routing (8T)                   3.84%  310.62 sec  310.63 sec  0.01 sec  0.04 sec 
[12/17 17:56:13    840s] (I)       | | | +-Pattern Routing Avoiding Blockages     0.90%  310.63 sec  310.64 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Add via demand to 2D                   0.58%  310.64 sec  310.64 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | +-Phase 1b                                 4.14%  310.64 sec  310.65 sec  0.01 sec  0.03 sec 
[12/17 17:56:13    840s] (I)       | | | +-Monotonic routing (8T)                 2.68%  310.64 sec  310.65 sec  0.01 sec  0.03 sec 
[12/17 17:56:13    840s] (I)       | | +-Phase 1c                                 1.34%  310.65 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Two level Routing                      1.29%  310.65 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Two Level Routing (Regular)          0.80%  310.65 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Two Level Routing (Strong)           0.31%  310.66 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | +-Phase 1d                                 1.64%  310.66 sec  310.66 sec  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)       | | | +-Detoured routing (8T)                  1.58%  310.66 sec  310.66 sec  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)       | | +-Phase 1e                                 0.41%  310.66 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | +-Route legalization                     0.30%  310.66 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | | | +-Legalize Blockage Violations         0.26%  310.66 sec  310.66 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | | +-Phase 1l                                 9.53%  310.66 sec  310.70 sec  0.03 sec  0.10 sec 
[12/17 17:56:13    840s] (I)       | | | +-Layer assignment (8T)                  8.83%  310.67 sec  310.69 sec  0.03 sec  0.09 sec 
[12/17 17:56:13    840s] (I)       +-Export cong map                              1.39%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | +-Export 2D cong map                         0.19%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       +-Extract Global 3D Wires                      0.76%  310.70 sec  310.71 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       +-Track Assignment (8T)                        8.58%  310.71 sec  310.73 sec  0.03 sec  0.14 sec 
[12/17 17:56:13    840s] (I)       | +-Initialization                             0.36%  310.71 sec  310.71 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       | +-Track Assignment Kernel                    7.88%  310.71 sec  310.73 sec  0.03 sec  0.14 sec 
[12/17 17:56:13    840s] (I)       | +-Free Memory                                0.01%  310.73 sec  310.73 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)       +-Export                                      36.59%  310.73 sec  310.85 sec  0.12 sec  0.19 sec 
[12/17 17:56:13    840s] (I)       | +-Export DB wires                            8.15%  310.74 sec  310.76 sec  0.03 sec  0.08 sec 
[12/17 17:56:13    840s] (I)       | | +-Export all nets (8T)                     6.56%  310.74 sec  310.76 sec  0.02 sec  0.06 sec 
[12/17 17:56:13    840s] (I)       | | +-Set wire vias (8T)                       1.05%  310.76 sec  310.76 sec  0.00 sec  0.02 sec 
[12/17 17:56:13    840s] (I)       | +-Report wirelength                          6.65%  310.76 sec  310.78 sec  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)       | +-Update net boxes                           1.66%  310.78 sec  310.79 sec  0.01 sec  0.03 sec 
[12/17 17:56:13    840s] (I)       | +-Update timing                             17.34%  310.79 sec  310.85 sec  0.06 sec  0.06 sec 
[12/17 17:56:13    840s] (I)       +-Postprocess design                           0.14%  310.85 sec  310.85 sec  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)      ======================= Summary by functions ========================
[12/17 17:56:13    840s] (I)       Lv  Step                                      %      Real       CPU 
[12/17 17:56:13    840s] (I)      ---------------------------------------------------------------------
[12/17 17:56:13    840s] (I)        0  Early Global Route kernel           100.00%  0.32 sec  0.64 sec 
[12/17 17:56:13    840s] (I)        1  Export                               36.59%  0.12 sec  0.19 sec 
[12/17 17:56:13    840s] (I)        1  Global Routing                       28.34%  0.09 sec  0.21 sec 
[12/17 17:56:13    840s] (I)        1  Import and model                     23.25%  0.08 sec  0.08 sec 
[12/17 17:56:13    840s] (I)        1  Track Assignment (8T)                 8.58%  0.03 sec  0.14 sec 
[12/17 17:56:13    840s] (I)        1  Export cong map                       1.39%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        1  Extract Global 3D Wires               0.76%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        1  Postprocess design                    0.14%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        2  Net group 1                          26.02%  0.08 sec  0.21 sec 
[12/17 17:56:13    840s] (I)        2  Update timing                        17.34%  0.06 sec  0.06 sec 
[12/17 17:56:13    840s] (I)        2  Create route DB                      11.53%  0.04 sec  0.05 sec 
[12/17 17:56:13    840s] (I)        2  Create place DB                       9.30%  0.03 sec  0.03 sec 
[12/17 17:56:13    840s] (I)        2  Export DB wires                       8.15%  0.03 sec  0.08 sec 
[12/17 17:56:13    840s] (I)        2  Track Assignment Kernel               7.88%  0.03 sec  0.14 sec 
[12/17 17:56:13    840s] (I)        2  Report wirelength                     6.65%  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)        2  Create route kernel                   1.74%  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)        2  Update net boxes                      1.66%  0.01 sec  0.03 sec 
[12/17 17:56:13    840s] (I)        2  Initialization                        1.31%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        2  Export 2D cong map                    0.19%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        2  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        3  Import route data (8T)               11.42%  0.04 sec  0.05 sec 
[12/17 17:56:13    840s] (I)        3  Phase 1l                              9.53%  0.03 sec  0.10 sec 
[12/17 17:56:13    840s] (I)        3  Import place data                     9.25%  0.03 sec  0.03 sec 
[12/17 17:56:13    840s] (I)        3  Export all nets (8T)                  6.56%  0.02 sec  0.06 sec 
[12/17 17:56:13    840s] (I)        3  Phase 1a                              5.61%  0.02 sec  0.05 sec 
[12/17 17:56:13    840s] (I)        3  Phase 1b                              4.14%  0.01 sec  0.03 sec 
[12/17 17:56:13    840s] (I)        3  Phase 1d                              1.64%  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)        3  Phase 1c                              1.34%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        3  Generate topology (8T)                1.32%  0.00 sec  0.01 sec 
[12/17 17:56:13    840s] (I)        3  Set wire vias (8T)                    1.05%  0.00 sec  0.02 sec 
[12/17 17:56:13    840s] (I)        3  Phase 1e                              0.41%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Layer assignment (8T)                 8.83%  0.03 sec  0.09 sec 
[12/17 17:56:13    840s] (I)        4  Read nets                             6.96%  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)        4  Model blockage capacity               5.14%  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)        4  Pattern routing (8T)                  3.84%  0.01 sec  0.04 sec 
[12/17 17:56:13    840s] (I)        4  Read instances and placement          2.80%  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)        4  Read blockages ( Layer 2-5 )          2.77%  0.01 sec  0.02 sec 
[12/17 17:56:13    840s] (I)        4  Monotonic routing (8T)                2.68%  0.01 sec  0.03 sec 
[12/17 17:56:13    840s] (I)        4  Detoured routing (8T)                 1.58%  0.01 sec  0.01 sec 
[12/17 17:56:13    840s] (I)        4  Two level Routing                     1.29%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Read prerouted                        1.08%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Pattern Routing Avoiding Blockages    0.90%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Add via demand to 2D                  0.58%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Route legalization                    0.30%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Initialize 3D grid graph              0.19%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Initialize 3D capacity                4.90%  0.02 sec  0.02 sec 
[12/17 17:56:13    840s] (I)        5  Read instance blockages               1.45%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Read PG blockages                     0.96%  0.00 sec  0.01 sec 
[12/17 17:56:13    840s] (I)        5  Two Level Routing (Regular)           0.80%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Two Level Routing (Strong)            0.31%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Legalize Blockage Violations          0.26%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] (I)        6  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[12/17 17:56:13    840s] Running post-eGR process
[12/17 17:56:13    840s] Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
[12/17 17:56:13    840s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:56:13    840s] RC Extraction called in multi-corner(1) mode.
[12/17 17:56:13    840s] RCMode: PreRoute
[12/17 17:56:13    840s]       RC Corner Indexes            0   
[12/17 17:56:13    840s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:56:13    840s] Resistance Scaling Factor    : 1.00000 
[12/17 17:56:13    840s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:56:13    840s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:56:13    840s] Shrink Factor                : 1.00000
[12/17 17:56:13    840s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:56:13    840s] Using Quantus QRC technology file ...
[12/17 17:56:13    840s] eee: Trim Metal Layers: { }
[12/17 17:56:13    840s] eee: RC Grid Memory allocated=37500
[12/17 17:56:13    840s] eee: LayerId=1 widthSet size=1
[12/17 17:56:13    840s] eee: LayerId=2 widthSet size=1
[12/17 17:56:13    840s] eee: LayerId=3 widthSet size=1
[12/17 17:56:13    840s] eee: LayerId=4 widthSet size=1
[12/17 17:56:13    840s] eee: LayerId=5 widthSet size=1
[12/17 17:56:13    840s] eee: Total RC Grid memory=37500
[12/17 17:56:13    840s] Updating RC grid for preRoute extraction ...
[12/17 17:56:13    840s] eee: Metal Layers Info:
[12/17 17:56:13    840s] eee: L: met1 met2 met3 met4 met5
[12/17 17:56:13    840s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:56:13    840s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:56:13    840s] eee: pegSigSF=1.070000
[12/17 17:56:13    840s] Initializing multi-corner resistance tables ...
[12/17 17:56:13    840s] eee: l=1 avDens=0.048237 usedTrk=951.422373 availTrk=19723.961112 sigTrk=951.422373
[12/17 17:56:13    840s] eee: l=2 avDens=0.082254 usedTrk=2615.977322 availTrk=31803.596654 sigTrk=2615.977322
[12/17 17:56:13    840s] eee: l=3 avDens=0.142595 usedTrk=2668.545196 availTrk=18714.113113 sigTrk=2668.545196
[12/17 17:56:13    840s] eee: l=4 avDens=0.060127 usedTrk=1091.219777 availTrk=18148.512494 sigTrk=1091.219777
[12/17 17:56:13    840s] eee: l=5 avDens=0.175802 usedTrk=687.748994 availTrk=3912.071192 sigTrk=687.748994
[12/17 17:56:13    840s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:56:13    840s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:56:13    840s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.331175 uaWl=1.000000 uaWlH=0.176400 aWlH=0.000000 lMod=0 pMax=0.848900 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:56:13    840s] eee: NetCapCache creation started. (Current Mem: 4423.832M) 
[12/17 17:56:13    840s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4423.832M) 
[12/17 17:56:13    840s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4423.832M)
[12/17 17:56:13    841s] Compute RC Scale Done ...
[12/17 17:56:13    841s] OPERPROF: Starting HotSpotCal at level 1, MEM:4452.9M, EPOCH TIME: 1734454573.652076
[12/17 17:56:13    841s] [hotspot] +------------+---------------+---------------+
[12/17 17:56:13    841s] [hotspot] |            |   max hotspot | total hotspot |
[12/17 17:56:13    841s] [hotspot] +------------+---------------+---------------+
[12/17 17:56:13    841s] [hotspot] | normalized |          0.89 |          3.56 |
[12/17 17:56:13    841s] [hotspot] +------------+---------------+---------------+
[12/17 17:56:13    841s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 3.56 (area is in unit of 4 std-cell row bins)
[12/17 17:56:13    841s] [hotspot] max/total 0.89/3.56, big hotspot (>10) total 0.00
[12/17 17:56:13    841s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] [hotspot] |  1  |   693.76   720.43   747.04   773.71 |        0.89   |
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] [hotspot] |  2  |   747.04   800.35   800.32   853.63 |        0.89   |
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] [hotspot] |  3  |   667.12   560.59   720.40   613.87 |        0.44   |
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] [hotspot] |  4  |   560.56   640.51   613.84   693.79 |        0.44   |
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] [hotspot] |  5  |   640.48   906.91   693.76   960.19 |        0.44   |
[12/17 17:56:13    841s] [hotspot] +-----+-------------------------------------+---------------+
[12/17 17:56:13    841s] Top 5 hotspots total area: 3.11
[12/17 17:56:13    841s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.009, MEM:4452.9M, EPOCH TIME: 1734454573.660620
[12/17 17:56:13    841s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[12/17 17:56:13    841s] Begin: GigaOpt Route Type Constraints Refinement
[12/17 17:56:13    841s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:01.1/1:48:31.7 (0.1), mem = 4452.9M
[12/17 17:56:13    841s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.22
[12/17 17:56:13    841s] ### Creating RouteCongInterface, started
[12/17 17:56:13    841s] 
[12/17 17:56:13    841s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/17 17:56:13    841s] 
[12/17 17:56:13    841s] #optDebug: {0, 1.000}
[12/17 17:56:13    841s] ### Creating RouteCongInterface, finished
[12/17 17:56:13    841s] Updated routing constraints on 0 nets.
[12/17 17:56:13    841s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.22
[12/17 17:56:13    841s] Bottom Preferred Layer:
[12/17 17:56:13    841s] +-------------+------------+----------+
[12/17 17:56:13    841s] |    Layer    |    CLK     |   Rule   |
[12/17 17:56:13    841s] +-------------+------------+----------+
[12/17 17:56:13    841s] | met3 (z=3)  |          1 | default  |
[12/17 17:56:13    841s] +-------------+------------+----------+
[12/17 17:56:13    841s] Via Pillar Rule:
[12/17 17:56:13    841s]     None
[12/17 17:56:13    841s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.3), totSession cpu/real = 0:14:01.2/1:48:31.8 (0.1), mem = 4452.9M
[12/17 17:56:13    841s] 
[12/17 17:56:13    841s] =============================================================================================
[12/17 17:56:13    841s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        22.33-s094_1
[12/17 17:56:13    841s] =============================================================================================
[12/17 17:56:13    841s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:56:13    841s] ---------------------------------------------------------------------------------------------
[12/17 17:56:13    841s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  56.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 17:56:13    841s] [ MISC                   ]          0:00:00.0  (  43.6 % )     0:00:00.0 /  0:00:00.1    1.7
[12/17 17:56:13    841s] ---------------------------------------------------------------------------------------------
[12/17 17:56:13    841s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.5
[12/17 17:56:13    841s] ---------------------------------------------------------------------------------------------
[12/17 17:56:13    841s] 
[12/17 17:56:13    841s] End: GigaOpt Route Type Constraints Refinement
[12/17 17:56:13    841s] skip EGR on cluster skew clock nets.
[12/17 17:56:13    841s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:56:13    841s] #################################################################################
[12/17 17:56:13    841s] # Design Stage: PreRoute
[12/17 17:56:13    841s] # Design Name: fpga_top
[12/17 17:56:13    841s] # Design Mode: 130nm
[12/17 17:56:13    841s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:56:13    841s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:56:13    841s] # Signoff Settings: SI Off 
[12/17 17:56:13    841s] #################################################################################
[12/17 17:56:13    841s] Topological Sorting (REAL = 0:00:00.0, MEM = 4458.9M, InitMEM = 4458.9M)
[12/17 17:56:13    841s] Calculate delays in BcWc mode...
[12/17 17:56:13    841s] Start delay calculation (fullDC) (8 T). (MEM=4463.96)
[12/17 17:56:13    841s] End AAE Lib Interpolated Model. (MEM=4475.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:56:14    844s] Total number of fetched objects 14095
[12/17 17:56:14    844s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:56:14    844s] End delay calculation. (MEM=4943.19 CPU=0:00:02.4 REAL=0:00:00.0)
[12/17 17:56:14    844s] End delay calculation (fullDC). (MEM=4943.19 CPU=0:00:02.8 REAL=0:00:01.0)
[12/17 17:56:14    844s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 4943.2M) ***
[12/17 17:56:14    844s] Begin: GigaOpt postEco DRV Optimization
[12/17 17:56:14    844s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[12/17 17:56:14    844s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:14:05.0/1:48:32.6 (0.1), mem = 4943.2M
[12/17 17:56:14    844s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 17:56:14    844s] Info: 39 io nets excluded
[12/17 17:56:14    845s] Info: 2 nets with fixed/cover wires excluded.
[12/17 17:56:14    845s] Info: 2 clock nets excluded from IPO operation.
[12/17 17:56:14    845s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.23
[12/17 17:56:14    845s] 
[12/17 17:56:14    845s] Active Setup views: VIEW_SETUP 
[12/17 17:56:14    845s] Cell fpga_top LLGs are deleted
[12/17 17:56:14    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4943.2M, EPOCH TIME: 1734454574.709963
[12/17 17:56:14    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4943.2M, EPOCH TIME: 1734454574.710304
[12/17 17:56:14    845s] Max number of tech site patterns supported in site array is 256.
[12/17 17:56:14    845s] Core basic site is 18T
[12/17 17:56:14    845s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 17:56:14    845s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 17:56:14    845s] Fast DP-INIT is on for default
[12/17 17:56:14    845s] Atter site array init, number of instance map data is 0.
[12/17 17:56:14    845s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.009, MEM:4975.2M, EPOCH TIME: 1734454574.719449
[12/17 17:56:14    845s] 
[12/17 17:56:14    845s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:56:14    845s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.012, MEM:4975.2M, EPOCH TIME: 1734454574.721960
[12/17 17:56:14    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 17:56:14    845s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 17:56:14    845s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/17 17:56:14    845s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:05 mem=4975.2M
[12/17 17:56:14    845s] OPERPROF: Starting DPlace-Init at level 1, MEM:4975.2M, EPOCH TIME: 1734454574.725953
[12/17 17:56:14    845s] Processing tracks to init pin-track alignment.
[12/17 17:56:14    845s] z: 2, totalTracks: 1
[12/17 17:56:14    845s] z: 4, totalTracks: 1
[12/17 17:56:14    845s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:56:14    845s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4975.2M, EPOCH TIME: 1734454574.730212
[12/17 17:56:14    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:14    845s] 
[12/17 17:56:14    845s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:56:14    845s] 
[12/17 17:56:14    845s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 17:56:14    845s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4975.2M, EPOCH TIME: 1734454574.734958
[12/17 17:56:14    845s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4975.2M, EPOCH TIME: 1734454574.735004
[12/17 17:56:14    845s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4975.2M, EPOCH TIME: 1734454574.735160
[12/17 17:56:14    845s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4975.2MB).
[12/17 17:56:14    845s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4975.2M, EPOCH TIME: 1734454574.736273
[12/17 17:56:14    845s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/17 17:56:14    845s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 17:56:14    845s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:05 mem=4975.2M
[12/17 17:56:14    845s] ### Creating RouteCongInterface, started
[12/17 17:56:14    845s] 
[12/17 17:56:14    845s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/17 17:56:14    845s] 
[12/17 17:56:14    845s] #optDebug: {0, 1.000}
[12/17 17:56:14    845s] ### Creating RouteCongInterface, finished
[12/17 17:56:14    845s] {MG  {4 0 49 0.690413} }
[12/17 17:56:14    845s] AoF 9812.4550um
[12/17 17:56:14    845s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 17:56:14    845s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 17:56:14    845s] [GPS-DRV] costLowerBound: 0.1
[12/17 17:56:14    845s] [GPS-DRV] setupTNSCost  : 1
[12/17 17:56:14    845s] [GPS-DRV] maxIter       : 3
[12/17 17:56:14    845s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 17:56:14    845s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 17:56:14    845s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 17:56:14    845s] [GPS-DRV] maxDensity (design): 0.95
[12/17 17:56:14    845s] [GPS-DRV] maxLocalDensity: 0.98
[12/17 17:56:14    845s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 17:56:14    845s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 17:56:14    845s] [GPS-DRV] All active and enabled setup views
[12/17 17:56:14    845s] [GPS-DRV]     VIEW_SETUP
[12/17 17:56:14    845s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:56:14    845s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/17 17:56:14    845s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/17 17:56:14    845s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/17 17:56:14    845s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 17:56:14    845s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5103.2M, EPOCH TIME: 1734454574.993117
[12/17 17:56:14    845s] Found 0 hard placement blockage before merging.
[12/17 17:56:14    845s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5103.2M, EPOCH TIME: 1734454574.993232
[12/17 17:56:15    845s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/17 17:56:15    845s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 17:56:15    845s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:56:15    845s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 17:56:15    845s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:56:15    845s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 17:56:15    845s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:56:15    845s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:56:15    845s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 17:56:15    845s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 17:56:15    845s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.50|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5103.2M|
[12/17 17:56:15    845s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] ###############################################################################
[12/17 17:56:15    845s] #
[12/17 17:56:15    845s] #  Large fanout net report:  
[12/17 17:56:15    845s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/17 17:56:15    845s] #     - current density: 61.89
[12/17 17:56:15    845s] #
[12/17 17:56:15    845s] #  List of high fanout nets:
[12/17 17:56:15    845s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/17 17:56:15    845s] #                   - multi-driver net with 2 drivers
[12/17 17:56:15    845s] #                   - Ignored for optimization
[12/17 17:56:15    845s] #
[12/17 17:56:15    845s] ###############################################################################
[12/17 17:56:15    845s] Bottom Preferred Layer:
[12/17 17:56:15    845s] +-------------+------------+----------+
[12/17 17:56:15    845s] |    Layer    |    CLK     |   Rule   |
[12/17 17:56:15    845s] +-------------+------------+----------+
[12/17 17:56:15    845s] | met3 (z=3)  |          1 | default  |
[12/17 17:56:15    845s] +-------------+------------+----------+
[12/17 17:56:15    845s] Via Pillar Rule:
[12/17 17:56:15    845s]     None
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] =======================================================================
[12/17 17:56:15    845s]                 Reasons for remaining drv violations
[12/17 17:56:15    845s] =======================================================================
[12/17 17:56:15    845s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] MultiBuffering failure reasons
[12/17 17:56:15    845s] ------------------------------------------------
[12/17 17:56:15    845s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=5103.2M) ***
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] Deleting 0 temporary hard placement blockage(s).
[12/17 17:56:15    845s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 427995, Stn-len 0
[12/17 17:56:15    845s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 17:56:15    845s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4975.2M, EPOCH TIME: 1734454575.141608
[12/17 17:56:15    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:56:15    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:15    845s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:15    845s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:15    845s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.012, MEM:4474.2M, EPOCH TIME: 1734454575.153109
[12/17 17:56:15    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.23
[12/17 17:56:15    845s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.7), totSession cpu/real = 0:14:05.9/1:48:33.2 (0.1), mem = 4474.2M
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] =============================================================================================
[12/17 17:56:15    845s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     22.33-s094_1
[12/17 17:56:15    845s] =============================================================================================
[12/17 17:56:15    845s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:56:15    845s] ---------------------------------------------------------------------------------------------
[12/17 17:56:15    845s] [ SlackTraversorInit     ]      1   0:00:00.1  (  15.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 17:56:15    845s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 17:56:15    845s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 17:56:15    845s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 17:56:15    845s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    3.6
[12/17 17:56:15    845s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    5.1
[12/17 17:56:15    845s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:15    845s] [ MISC                   ]          0:00:00.3  (  61.6 % )     0:00:00.3 /  0:00:00.6    1.8
[12/17 17:56:15    845s] ---------------------------------------------------------------------------------------------
[12/17 17:56:15    845s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.9    1.7
[12/17 17:56:15    845s] ---------------------------------------------------------------------------------------------
[12/17 17:56:15    845s] 
[12/17 17:56:15    845s] End: GigaOpt postEco DRV Optimization
[12/17 17:56:15    845s] **INFO: Flow update: Design timing is met.
[12/17 17:56:15    845s] **INFO: Skipping refine place as no non-legal commits were detected
[12/17 17:56:15    845s] **INFO: Flow update: Design timing is met.
[12/17 17:56:15    845s] **INFO: Flow update: Design timing is met.
[12/17 17:56:15    845s] **INFO: Flow update: Design timing is met.
[12/17 17:56:15    845s] #optDebug: fT-D <X 1 0 0 0>
[12/17 17:56:15    845s] Register exp ratio and priority group on 0 nets on 13900 nets : 
[12/17 17:56:15    846s] 
[12/17 17:56:15    846s] Active setup views:
[12/17 17:56:15    846s]  VIEW_SETUP
[12/17 17:56:15    846s]   Dominating endpoints: 0
[12/17 17:56:15    846s]   Dominating TNS: -0.000
[12/17 17:56:15    846s] 
[12/17 17:56:15    846s] Extraction called for design 'fpga_top' of instances=12319 and nets=15080 using extraction engine 'preRoute' .
[12/17 17:56:15    846s] PreRoute RC Extraction called for design fpga_top.
[12/17 17:56:15    846s] RC Extraction called in multi-corner(1) mode.
[12/17 17:56:15    846s] RCMode: PreRoute
[12/17 17:56:15    846s]       RC Corner Indexes            0   
[12/17 17:56:15    846s] Capacitance Scaling Factor   : 1.00000 
[12/17 17:56:15    846s] Resistance Scaling Factor    : 1.00000 
[12/17 17:56:15    846s] Clock Cap. Scaling Factor    : 1.00000 
[12/17 17:56:15    846s] Clock Res. Scaling Factor    : 1.00000 
[12/17 17:56:15    846s] Shrink Factor                : 1.00000
[12/17 17:56:15    846s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/17 17:56:15    846s] Using Quantus QRC technology file ...
[12/17 17:56:15    846s] eee: RC Grid Memory freed=37500
[12/17 17:56:15    846s] eee: Trim Metal Layers: { }
[12/17 17:56:15    846s] eee: RC Grid Memory allocated=37500
[12/17 17:56:15    846s] eee: LayerId=1 widthSet size=1
[12/17 17:56:15    846s] eee: LayerId=2 widthSet size=1
[12/17 17:56:15    846s] eee: LayerId=3 widthSet size=1
[12/17 17:56:15    846s] eee: LayerId=4 widthSet size=1
[12/17 17:56:15    846s] eee: LayerId=5 widthSet size=1
[12/17 17:56:15    846s] eee: Total RC Grid memory=37500
[12/17 17:56:15    846s] Updating RC grid for preRoute extraction ...
[12/17 17:56:15    846s] eee: Metal Layers Info:
[12/17 17:56:15    846s] eee: L: met1 met2 met3 met4 met5
[12/17 17:56:15    846s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:56:15    846s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 17:56:15    846s] eee: pegSigSF=1.070000
[12/17 17:56:15    846s] Initializing multi-corner resistance tables ...
[12/17 17:56:15    846s] eee: l=1 avDens=0.048237 usedTrk=951.422373 availTrk=19723.961112 sigTrk=951.422373
[12/17 17:56:15    846s] eee: l=2 avDens=0.082254 usedTrk=2615.977322 availTrk=31803.596654 sigTrk=2615.977322
[12/17 17:56:15    846s] eee: l=3 avDens=0.142595 usedTrk=2668.545196 availTrk=18714.113113 sigTrk=2668.545196
[12/17 17:56:15    846s] eee: l=4 avDens=0.060127 usedTrk=1091.219777 availTrk=18148.512494 sigTrk=1091.219777
[12/17 17:56:15    846s] eee: l=5 avDens=0.175802 usedTrk=687.748994 availTrk=3912.071192 sigTrk=687.748994
[12/17 17:56:15    846s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 17:56:15    846s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 17:56:15    846s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.331175 uaWl=1.000000 uaWlH=0.176400 aWlH=0.000000 lMod=0 pMax=0.848900 pMod=81 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 17:56:15    846s] eee: NetCapCache creation started. (Current Mem: 4420.379M) 
[12/17 17:56:15    846s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4428.379M) 
[12/17 17:56:15    846s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4428.379M)
[12/17 17:56:15    846s] Starting delay calculation for Setup views
[12/17 17:56:15    846s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/17 17:56:15    846s] #################################################################################
[12/17 17:56:15    846s] # Design Stage: PreRoute
[12/17 17:56:15    846s] # Design Name: fpga_top
[12/17 17:56:15    846s] # Design Mode: 130nm
[12/17 17:56:15    846s] # Analysis Mode: MMMC Non-OCV 
[12/17 17:56:15    846s] # Parasitics Mode: No SPEF/RCDB 
[12/17 17:56:15    846s] # Signoff Settings: SI Off 
[12/17 17:56:15    846s] #################################################################################
[12/17 17:56:15    846s] Topological Sorting (REAL = 0:00:00.0, MEM = 4460.5M, InitMEM = 4460.5M)
[12/17 17:56:15    846s] Calculate delays in BcWc mode...
[12/17 17:56:15    846s] Start delay calculation (fullDC) (8 T). (MEM=4466.79)
[12/17 17:56:15    846s] End AAE Lib Interpolated Model. (MEM=4478.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 17:56:16    849s] Total number of fetched objects 14095
[12/17 17:56:16    849s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 17:56:16    849s] End delay calculation. (MEM=4945.1 CPU=0:00:02.4 REAL=0:00:01.0)
[12/17 17:56:16    849s] End delay calculation (fullDC). (MEM=4945.1 CPU=0:00:02.7 REAL=0:00:01.0)
[12/17 17:56:16    849s] *** CDM Built up (cpu=0:00:03.3  real=0:00:01.0  mem= 4945.1M) ***
[12/17 17:56:16    849s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:01.0 totSessionCpu=0:14:10 mem=4945.1M)
[12/17 17:56:16    850s] OPTC: user 20.0
[12/17 17:56:16    850s] Reported timing to dir ./timingReports
[12/17 17:56:16    850s] **optDesign ... cpu = 0:00:59, real = 0:00:52, mem = 3078.8M, totSessionCpu=0:14:10 **
[12/17 17:56:16    850s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4451.1M, EPOCH TIME: 1734454576.281611
[12/17 17:56:16    850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:16    850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:16    850s] 
[12/17 17:56:16    850s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:56:16    850s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4451.1M, EPOCH TIME: 1734454576.286647
[12/17 17:56:16    850s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:16    850s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:18    850s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
Routing Overflow: 1.38% H and 0.00% V
------------------------------------------------------------------

[12/17 17:56:18    850s] **optDesign ... cpu = 0:01:00, real = 0:00:54, mem = 3087.8M, totSessionCpu=0:14:11 **
[12/17 17:56:18    850s] *** Finished optDesign ***
[12/17 17:56:23    851s] Info: final physical memory for 9 CRR processes is 429.51MB.
[12/17 17:56:25    851s] Info: Summary of CRR changes:
[12/17 17:56:25    851s]       - Timing transform commits:       0
[12/17 17:56:25    851s] 
[12/17 17:56:25    851s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:05 real=  0:01:12)
[12/17 17:56:25    851s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[12/17 17:56:25    851s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.1 real=0:00:01.3)
[12/17 17:56:25    851s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.7 real=0:00:01.4)
[12/17 17:56:25    851s] Deleting Lib Analyzer.
[12/17 17:56:25    851s] Info: Destroy the CCOpt slew target map.
[12/17 17:56:25    851s] clean pInstBBox. size 0
[12/17 17:56:25    851s] Cell fpga_top LLGs are deleted
[12/17 17:56:25    851s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:25    851s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:25    851s] Info: pop threads available for lower-level modules during optimization.
[12/17 17:56:25    851s] *** optDesign #1 [finish] : cpu/real = 0:01:00.2/0:01:00.7 (1.0), totSession cpu/real = 0:14:11.2/1:48:43.1 (0.1), mem = 4485.2M
[12/17 17:56:25    851s] 
[12/17 17:56:25    851s] =============================================================================================
[12/17 17:56:25    851s]  Final TAT Report : optDesign #1                                                22.33-s094_1
[12/17 17:56:25    851s] =============================================================================================
[12/17 17:56:25    851s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 17:56:25    851s] ---------------------------------------------------------------------------------------------
[12/17 17:56:25    851s] [ InitOpt                ]      1   0:00:09.4  (  15.4 % )     0:00:09.8 /  0:00:02.7    0.3
[12/17 17:56:25    851s] [ GlobalOpt              ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.7    1.2
[12/17 17:56:25    851s] [ DrvOpt                 ]      2   0:00:01.1  (   1.8 % )     0:00:01.1 /  0:00:02.2    2.0
[12/17 17:56:25    851s] [ SimplifyNetlist        ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.6    1.4
[12/17 17:56:25    851s] [ AreaOpt                ]      1   0:00:00.7  (   1.1 % )     0:00:01.2 /  0:00:02.9    2.5
[12/17 17:56:25    851s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 17:56:25    851s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:02.5 /  0:00:01.4    0.5
[12/17 17:56:25    851s] [ DrvReport              ]      2   0:00:02.1  (   3.5 % )     0:00:02.1 /  0:00:00.5    0.2
[12/17 17:56:25    851s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.5
[12/17 17:56:25    851s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:34.1 /  0:00:35.1    1.0
[12/17 17:56:25    851s] [ SlackTraversorInit     ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 17:56:25    851s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:25    851s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.9
[12/17 17:56:25    851s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 17:56:25    851s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 17:56:25    851s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[12/17 17:56:25    851s] [ RefinePlace            ]      2   0:00:34.5  (  56.9 % )     0:00:34.6 /  0:00:35.9    1.0
[12/17 17:56:25    851s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 17:56:25    851s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.7    2.0
[12/17 17:56:25    851s] [ ExtractRC              ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.3
[12/17 17:56:25    851s] [ FullDelayCalc          ]      3   0:00:02.0  (   3.2 % )     0:00:02.0 /  0:00:10.0    5.1
[12/17 17:56:25    851s] [ TimingUpdate           ]     25   0:00:00.8  (   1.3 % )     0:00:01.4 /  0:00:06.3    4.5
[12/17 17:56:25    851s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.7
[12/17 17:56:25    851s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 17:56:25    851s] [ MISC                   ]          0:00:07.7  (  12.7 % )     0:00:07.7 /  0:00:01.4    0.2
[12/17 17:56:25    851s] ---------------------------------------------------------------------------------------------
[12/17 17:56:25    851s]  optDesign #1 TOTAL                 0:01:00.7  ( 100.0 % )     0:01:00.7 /  0:01:00.2    1.0
[12/17 17:56:25    851s] ---------------------------------------------------------------------------------------------
[12/17 17:56:25    851s] 
[12/17 17:56:25    851s] 
[12/17 17:56:25    851s] TimeStamp Deleting Cell Server Begin ...
[12/17 17:56:25    851s] 
[12/17 17:56:25    851s] TimeStamp Deleting Cell Server End ...
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[12/17 17:56:38    852s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/17 17:56:38    852s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/17 17:56:38    852s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/17 17:56:38    852s] <CMD> routeDesign -globalDetail
[12/17 17:56:38    852s] ### Time Record (routeDesign) is installed.
[12/17 17:56:38    852s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3025.38 (MB), peak = 3287.91 (MB)
[12/17 17:56:38    852s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/17 17:56:38    852s] #**INFO: setDesignMode -flowEffort standard
[12/17 17:56:38    852s] #**INFO: setDesignMode -powerEffort none
[12/17 17:56:38    852s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/17 17:56:38    852s] **INFO: User settings:
[12/17 17:56:38    852s] setNanoRouteMode -route_detail_auto_stop                    false
[12/17 17:56:38    852s] setNanoRouteMode -route_detail_end_iteration                1
[12/17 17:56:38    852s] setNanoRouteMode -route_detail_fix_antenna                  true
[12/17 17:56:38    852s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[12/17 17:56:38    852s] setNanoRouteMode -route_route_side                          front
[12/17 17:56:38    852s] setNanoRouteMode -route_extract_third_party_compatible      false
[12/17 17:56:38    852s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  71.1
[12/17 17:56:38    852s] setNanoRouteMode -route_bottom_routing_layer                1
[12/17 17:56:38    852s] setNanoRouteMode -route_antenna_diode_insertion             false
[12/17 17:56:38    852s] setNanoRouteMode -route_selected_net_only                   false
[12/17 17:56:38    852s] setNanoRouteMode -route_top_routing_layer                   5
[12/17 17:56:38    852s] setNanoRouteMode -route_with_eco                            false
[12/17 17:56:38    852s] setNanoRouteMode -route_with_litho_driven                   false
[12/17 17:56:38    852s] setNanoRouteMode -route_with_si_driven                      false
[12/17 17:56:38    852s] setNanoRouteMode -route_with_timing_driven                  false
[12/17 17:56:38    852s] setDesignMode -process                                      130
[12/17 17:56:38    852s] setExtractRCMode -coupling_c_th                             0.4
[12/17 17:56:38    852s] setExtractRCMode -engine                                    preRoute
[12/17 17:56:38    852s] setExtractRCMode -relative_c_th                             1
[12/17 17:56:38    852s] setExtractRCMode -total_c_th                                0
[12/17 17:56:38    852s] setDelayCalMode -enable_high_fanout                         true
[12/17 17:56:38    852s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[12/17 17:56:38    852s] setDelayCalMode -engine                                     aae
[12/17 17:56:38    852s] setDelayCalMode -ignoreNetLoad                              false
[12/17 17:56:38    852s] setDelayCalMode -socv_accuracy_mode                         low
[12/17 17:56:38    852s] setSIMode -separate_delta_delay_on_data                     true
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/17 17:56:38    852s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/17 17:56:38    852s] OPERPROF: Starting checkPlace at level 1, MEM:4441.2M, EPOCH TIME: 1734454598.031296
[12/17 17:56:38    852s] Processing tracks to init pin-track alignment.
[12/17 17:56:38    852s] z: 2, totalTracks: 1
[12/17 17:56:38    852s] z: 4, totalTracks: 1
[12/17 17:56:38    852s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 17:56:38    852s] Cell fpga_top LLGs are deleted
[12/17 17:56:38    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] # Building fpga_top llgBox search-tree.
[12/17 17:56:38    852s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4441.2M, EPOCH TIME: 1734454598.034549
[12/17 17:56:38    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4441.2M, EPOCH TIME: 1734454598.034846
[12/17 17:56:38    852s] Max number of tech site patterns supported in site array is 256.
[12/17 17:56:38    852s] Core basic site is 18T
[12/17 17:56:38    852s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 17:56:38    852s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 17:56:38    852s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 17:56:38    852s] SiteArray: use 2,650,112 bytes
[12/17 17:56:38    852s] SiteArray: current memory after site array memory allocation 4441.2M
[12/17 17:56:38    852s] SiteArray: FP blocked sites are writable
[12/17 17:56:38    852s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 17:56:38    852s] Atter site array init, number of instance map data is 0.
[12/17 17:56:38    852s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.078, REAL:0.017, MEM:4441.2M, EPOCH TIME: 1734454598.052204
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 17:56:38    852s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.079, REAL:0.019, MEM:4441.2M, EPOCH TIME: 1734454598.053695
[12/17 17:56:38    852s] Begin checking placement ... (start mem=4441.2M, init mem=4441.2M)
[12/17 17:56:38    852s] Begin checking exclusive groups violation ...
[12/17 17:56:38    852s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 17:56:38    852s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s] Running CheckPlace using 8 threads!...
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s] ...checkPlace MT is done!
[12/17 17:56:38    852s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4409.2M, EPOCH TIME: 1734454598.086494
[12/17 17:56:38    852s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4409.2M, EPOCH TIME: 1734454598.092157
[12/17 17:56:38    852s] *info: Placed = 12267         
[12/17 17:56:38    852s] *info: Unplaced = 0           
[12/17 17:56:38    852s] Placement Density:61.88%(234662/379186)
[12/17 17:56:38    852s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 17:56:38    852s] Cell fpga_top LLGs are deleted
[12/17 17:56:38    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 17:56:38    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] # Resetting pin-track-align track data.
[12/17 17:56:38    852s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 17:56:38    852s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4409.2M)
[12/17 17:56:38    852s] OPERPROF: Finished checkPlace at level 1, CPU:0.187, REAL:0.065, MEM:4409.2M, EPOCH TIME: 1734454598.095942
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/17 17:56:38    852s] *** Changed status on (2) nets in Clock.
[12/17 17:56:38    852s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4409.2M) ***
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s] globalDetailRoute
[12/17 17:56:38    852s] 
[12/17 17:56:38    852s] #Start globalDetailRoute on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    852s] #
[12/17 17:56:38    852s] ### Time Record (globalDetailRoute) is installed.
[12/17 17:56:38    852s] ### Time Record (Pre Callback) is installed.
[12/17 17:56:38    852s] eee: RC Grid Memory freed=37500
[12/17 17:56:38    852s] ### Time Record (Pre Callback) is uninstalled.
[12/17 17:56:38    852s] ### Time Record (DB Import) is installed.
[12/17 17:56:38    852s] ### Time Record (Timing Data Generation) is installed.
[12/17 17:56:38    852s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 17:56:38    852s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 17:56:38    852s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 17:56:38    852s] #To increase the message display limit, refer to the product command reference manual.
[12/17 17:56:38    852s] ### Net info: total nets: 15080
[12/17 17:56:38    852s] ### Net info: dirty nets: 32
[12/17 17:56:38    852s] ### Net info: marked as disconnected nets: 0
[12/17 17:56:38    852s] #num needed restored net=0
[12/17 17:56:38    852s] #need_extraction net=0 (total=15080)
[12/17 17:56:38    852s] ### Net info: fully routed nets: 2
[12/17 17:56:38    852s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 17:56:38    852s] ### Net info: unrouted nets: 12381
[12/17 17:56:38    852s] ### Net info: re-extraction nets: 0
[12/17 17:56:38    852s] ### Net info: ignored nets: 0
[12/17 17:56:38    852s] ### Net info: skip routing nets: 0
[12/17 17:56:38    852s] ### import design signature (12): route=2146975437 fixed_route=662217276 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=688276235 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1939966316 pin_access=2123104200 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 17:56:38    852s] ### Time Record (DB Import) is uninstalled.
[12/17 17:56:38    852s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 17:56:38    852s] #RTESIG:78da95934f4f834010c53dfb2926b4074c6cdd99fdcbd5c4ab9a46bd36284b4b42970496
[12/17 17:56:38    852s] #       83dfde25f1500d6159aefc7666decc7b9bedc7d30132a23de7bb8115e288f07c20ce0c33
[12/17 17:56:38    852s] #       3b86923f101d91efde1fb3dbcdf6e5f58d13d4653b58c83fbbaebd87eadb9597e60b2a5b
[12/17 17:56:38    852s] #       9763eb61b0de37ee74f74bf3145a1729340af9171f07dbff63483040c81be7edc9f6f388
[12/17 17:56:38    852s] #       9490f97eb419e483efc38f5863922af1056798a24c68096c796aa5344c232c68d714df8f
[12/17 17:56:38    852s] #       5106b2baef9c0f5aac1b2fb354a1d20ec3c2d6639d1143eb6b05919a68781aae53708502
[12/17 17:56:38    852s] #       34ee914d1fe475db957e7e6c2530ae4d6311870cc798370313ee736e4ee72babcd714508
[12/17 17:56:38    852s] #       5a36f8d255655f2d9d3290c1bcae737689220c168f660b435e231e2434142f4461261949
[12/17 17:56:38    852s] #       2909b3a2905cd36d8aeff23e03b3a69b5ab4c2cd0f7bcdabea
[12/17 17:56:38    852s] #
[12/17 17:56:38    852s] ### Time Record (Data Preparation) is installed.
[12/17 17:56:38    853s] #RTESIG:78da95934f4fc3300cc539f329ac6c8722b1113b7f7b45e20a0801d7a9d074abd4a5529b
[12/17 17:56:38    853s] #       1ef8f66488c34055b3f4da5ffcfc6cbfd5fafde10518d15688cdc84bb943787c21c12db7
[12/17 17:56:38    853s] #       1b8e4adc11ed506cdeeed9f56afdf4fc2a089aaa1b1d141f7ddfdd42fde5ab63fb09b56b
[12/17 17:56:38    853s] #       aaa90b30ba105abfbff9a5450e6dca1c1aa5fa8b4fa31bfe3124392014ad0f6eef867944
[12/17 17:56:38    853s] #       296061981c83620c43fc911226a5335f088e39cea451c097bbd6dac0a98505ef86d2f3b1
[12/17 17:56:38    853s] #       da026b86de87e8c5f9e9384b953a6f313c4e3da58c18a5cf1d246aa21579b8c9c1354a30
[12/17 17:56:38    853s] #       b8457efaa068babe0af36d6b89696f06cb346405a66e3332713f87767f383bb539ae8c41
[12/17 17:56:38    853s] #       6363a87c5d0df5d22a23198fd7f7de2d5371daecc7c1b23061cc42328418839d3856424b
[12/17 17:56:38    853s] #       e942149b57893893b417145297a89d729ef04fea1235bd783357df1fd0b8a3
[12/17 17:56:38    853s] #
[12/17 17:56:38    853s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:56:38    853s] ### Time Record (Global Routing) is installed.
[12/17 17:56:38    853s] ### Time Record (Global Routing) is uninstalled.
[12/17 17:56:38    853s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 17:56:38    853s] #Total number of routable nets = 12351.
[12/17 17:56:38    853s] #Total number of nets in the design = 15080.
[12/17 17:56:38    853s] #12349 routable nets do not have any wires.
[12/17 17:56:38    853s] #2 routable nets have routed wires.
[12/17 17:56:38    853s] #12349 nets will be global routed.
[12/17 17:56:38    853s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 17:56:38    853s] #Using multithreading with 8 threads.
[12/17 17:56:38    853s] ### Time Record (Data Preparation) is installed.
[12/17 17:56:38    853s] #Start routing data preparation on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    853s] #
[12/17 17:56:38    853s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:38    853s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:38    853s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:38    853s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:38    853s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:38    853s] #Build and mark too close pins for the same net.
[12/17 17:56:38    853s] ### Time Record (Cell Pin Access) is installed.
[12/17 17:56:38    853s] #Rebuild pin access data for design.
[12/17 17:56:38    853s] #Initial pin access analysis.
[12/17 17:56:38    854s] #Detail pin access analysis.
[12/17 17:56:38    854s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 17:56:38    854s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 17:56:38    854s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 17:56:38    854s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 17:56:38    854s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 17:56:38    854s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 17:56:38    854s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 17:56:38    854s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 17:56:38    854s] #pin_access_rlayer=2(met2)
[12/17 17:56:38    854s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 17:56:38    854s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 17:56:38    854s] #enable_dpt_layer_shield=F
[12/17 17:56:38    854s] #has_line_end_grid=F
[12/17 17:56:38    854s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3047.49 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] #Regenerating Ggrids automatically.
[12/17 17:56:38    854s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 17:56:38    854s] #Using automatically generated G-grids.
[12/17 17:56:38    854s] #Done routing data preparation.
[12/17 17:56:38    854s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3049.53 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:38    854s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:38    854s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:38    854s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:38    854s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #Finished routing data preparation on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #Cpu time = 00:00:02
[12/17 17:56:38    854s] #Elapsed time = 00:00:00
[12/17 17:56:38    854s] #Increased memory = 11.40 (MB)
[12/17 17:56:38    854s] #Total memory = 3049.53 (MB)
[12/17 17:56:38    854s] #Peak memory = 3312.80 (MB)
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:56:38    854s] ### Time Record (Global Routing) is installed.
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #Start global routing on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #Start global routing initialization on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #Number of eco nets is 0
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] #Start global routing data preparation on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 17:56:38 2024 with memory = 3049.83 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:38    854s] #Start routing resource analysis on Tue Dec 17 17:56:38 2024
[12/17 17:56:38    854s] #
[12/17 17:56:38    854s] ### init_is_bin_blocked starts on Tue Dec 17 17:56:38 2024 with memory = 3049.83 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.97 [8]--
[12/17 17:56:38    854s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 17:56:38 2024 with memory = 3052.44 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --5.63 [8]--
[12/17 17:56:38    854s] ### adjust_flow_cap starts on Tue Dec 17 17:56:38 2024 with memory = 3052.51 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:38    854s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 17:56:38 2024 with memory = 3051.77 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.98 [8]--
[12/17 17:56:38    854s] ### set_via_blocked starts on Tue Dec 17 17:56:38 2024 with memory = 3051.77 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:38    854s] ### copy_flow starts on Tue Dec 17 17:56:38 2024 with memory = 3241.59 (MB), peak = 3312.80 (MB)
[12/17 17:56:38    854s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB --2.84 [8]--
[12/17 17:56:39    854s] #Routing resource analysis is done on Tue Dec 17 17:56:39 2024
[12/17 17:56:39    854s] #
[12/17 17:56:39    854s] ### report_flow_cap starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] #  Resource Analysis:
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 17:56:39    855s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 17:56:39    855s] #  --------------------------------------------------------------
[12/17 17:56:39    855s] #  met1           H        1845        2381       29237    46.56%
[12/17 17:56:39    855s] #  met2           V        1634        1686       29237    46.57%
[12/17 17:56:39    855s] #  met3           H        1265        1277       29237    46.94%
[12/17 17:56:39    855s] #  met4           V        1089        1502       29237    52.95%
[12/17 17:56:39    855s] #  met5           H         182         245       29237    55.62%
[12/17 17:56:39    855s] #  --------------------------------------------------------------
[12/17 17:56:39    855s] #  Total                   6016      54.51%      146185    49.73%
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:39    855s] ### analyze_m2_tracks starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.98 [8]--
[12/17 17:56:39    855s] ### report_initial_resource starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.97 [8]--
[12/17 17:56:39    855s] ### mark_pg_pins_accessibility starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.97 [8]--
[12/17 17:56:39    855s] ### set_net_region starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #Global routing data preparation is done on Tue Dec 17 17:56:39 2024
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] ### prepare_level starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init level 1 starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.99 [8]--
[12/17 17:56:39    855s] ### Level 1 hgrid = 173 X 169
[12/17 17:56:39    855s] ### init level 2 starts on Tue Dec 17 17:56:39 2024 with memory = 3051.30 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.03 [8]--
[12/17 17:56:39    855s] ### Level 2 hgrid = 44 X 43  (large_net only)
[12/17 17:56:39    855s] ### init level 3 starts on Tue Dec 17 17:56:39 2024 with memory = 3052.16 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:39    855s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/17 17:56:39    855s] ### prepare_level_flow starts on Tue Dec 17 17:56:39 2024 with memory = 3052.35 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init_flow_edge starts on Tue Dec 17 17:56:39 2024 with memory = 3052.35 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:39    855s] ### init_flow_edge starts on Tue Dec 17 17:56:39 2024 with memory = 3052.35 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.04 [8]--
[12/17 17:56:39    855s] ### init_flow_edge starts on Tue Dec 17 17:56:39 2024 with memory = 3052.35 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:39    855s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:39    855s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #Global routing initialization is done on Tue Dec 17 17:56:39 2024
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3052.35 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] #
[12/17 17:56:39    855s] ### routing large nets 
[12/17 17:56:39    855s] #start global routing iteration 1...
[12/17 17:56:39    855s] ### init_flow_edge starts on Tue Dec 17 17:56:39 2024 with memory = 3052.35 (MB), peak = 3312.80 (MB)
[12/17 17:56:39    855s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:39    855s] ### routing at level 3 (topmost level) iter 0
[12/17 17:56:39    855s] ### Uniform Hboxes (3x3)
[12/17 17:56:39    855s] ### routing at level 2 iter 0 for 0 hboxes
[12/17 17:56:39    855s] ### Uniform Hboxes (11x11)
[12/17 17:56:39    855s] ### routing at level 1 iter 0 for 0 hboxes
[12/17 17:56:40    856s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3059.85 (MB), peak = 3312.80 (MB)
[12/17 17:56:40    856s] #
[12/17 17:56:40    856s] #start global routing iteration 2...
[12/17 17:56:40    856s] ### init_flow_edge starts on Tue Dec 17 17:56:40 2024 with memory = 3059.85 (MB), peak = 3312.80 (MB)
[12/17 17:56:40    856s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:40    856s] ### cal_flow starts on Tue Dec 17 17:56:40 2024 with memory = 3060.04 (MB), peak = 3312.80 (MB)
[12/17 17:56:40    856s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:40    856s] ### routing at level 1 (topmost level) iter 0
[12/17 17:56:42    858s] ### measure_qor starts on Tue Dec 17 17:56:42 2024 with memory = 3080.38 (MB), peak = 3312.80 (MB)
[12/17 17:56:42    858s] ### measure_congestion starts on Tue Dec 17 17:56:42 2024 with memory = 3080.38 (MB), peak = 3312.80 (MB)
[12/17 17:56:42    858s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:42    858s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --3.53 [8]--
[12/17 17:56:42    858s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3077.34 (MB), peak = 3312.80 (MB)
[12/17 17:56:42    858s] #
[12/17 17:56:42    858s] #start global routing iteration 3...
[12/17 17:56:42    858s] ### routing at level 1 (topmost level) iter 1
[12/17 17:56:43    859s] ### measure_qor starts on Tue Dec 17 17:56:43 2024 with memory = 3079.92 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### measure_congestion starts on Tue Dec 17 17:56:43 2024 with memory = 3079.92 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.99 [8]--
[12/17 17:56:43    859s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --3.16 [8]--
[12/17 17:56:43    859s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3079.28 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] ### route_end starts on Tue Dec 17 17:56:43 2024 with memory = 3079.28 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 17:56:43    859s] #Total number of routable nets = 12351.
[12/17 17:56:43    859s] #Total number of nets in the design = 15080.
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #12351 routable nets have routed wires.
[12/17 17:56:43    859s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #Routed nets constraints summary:
[12/17 17:56:43    859s] #-----------------------------
[12/17 17:56:43    859s] #        Rules   Unconstrained  
[12/17 17:56:43    859s] #-----------------------------
[12/17 17:56:43    859s] #      Default           12349  
[12/17 17:56:43    859s] #-----------------------------
[12/17 17:56:43    859s] #        Total           12349  
[12/17 17:56:43    859s] #-----------------------------
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #Routing constraints summary of the whole design:
[12/17 17:56:43    859s] #------------------------------------------------
[12/17 17:56:43    859s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 17:56:43    859s] #------------------------------------------------
[12/17 17:56:43    859s] #      Default                  1           12350  
[12/17 17:56:43    859s] #------------------------------------------------
[12/17 17:56:43    859s] #        Total                  1           12350  
[12/17 17:56:43    859s] #------------------------------------------------
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 17:56:43 2024 with memory = 3079.28 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:43    859s] ### cal_base_flow starts on Tue Dec 17 17:56:43 2024 with memory = 3079.28 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### init_flow_edge starts on Tue Dec 17 17:56:43 2024 with memory = 3079.28 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:43    859s] ### cal_flow starts on Tue Dec 17 17:56:43 2024 with memory = 3075.51 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:43    859s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:43    859s] ### report_overcon starts on Tue Dec 17 17:56:43 2024 with memory = 3075.51 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #                 OverCon       OverCon       OverCon       OverCon          
[12/17 17:56:43    859s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/17 17:56:43    859s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[12/17 17:56:43    859s] #  ----------------------------------------------------------------------------------------
[12/17 17:56:43    859s] #  met1          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.16  
[12/17 17:56:43    859s] #  met2         21(0.13%)      0(0.00%)      3(0.02%)      2(0.01%)   (0.17%)     0.15  
[12/17 17:56:43    859s] #  met3          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.17  
[12/17 17:56:43    859s] #  met4          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.05  
[12/17 17:56:43    859s] #  met5          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/17 17:56:43    859s] #  ----------------------------------------------------------------------------------------
[12/17 17:56:43    859s] #     Total     21(0.03%)      0(0.00%)      3(0.00%)      2(0.00%)   (0.03%)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[12/17 17:56:43    859s] #  Overflow after GR: 0.00% H + 0.03% V
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:43    859s] ### cal_base_flow starts on Tue Dec 17 17:56:43 2024 with memory = 3075.51 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### init_flow_edge starts on Tue Dec 17 17:56:43 2024 with memory = 3075.51 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.02 [8]--
[12/17 17:56:43    859s] ### cal_flow starts on Tue Dec 17 17:56:43 2024 with memory = 3074.95 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.99 [8]--
[12/17 17:56:43    859s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.01 [8]--
[12/17 17:56:43    859s] ### generate_cong_map_content starts on Tue Dec 17 17:56:43 2024 with memory = 3074.95 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### Sync with Inovus CongMap starts on Tue Dec 17 17:56:43 2024 with memory = 3263.92 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] #Hotspot report including placement blocked areas
[12/17 17:56:43    859s] OPERPROF: Starting HotSpotCal at level 1, MEM:5941.1M, EPOCH TIME: 1734454603.633933
[12/17 17:56:43    859s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/17 17:56:43    859s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/17 17:56:43    859s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/17 17:56:43    859s] [hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[12/17 17:56:43    859s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[12/17 17:56:43    859s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[12/17 17:56:43    859s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[12/17 17:56:43    859s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[12/17 17:56:43    859s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/17 17:56:43    859s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[12/17 17:56:43    859s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/17 17:56:43    859s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/17 17:56:43    859s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/17 17:56:43    859s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/17 17:56:43    859s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/17 17:56:43    859s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/17 17:56:43    859s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.065, REAL:0.040, MEM:4573.1M, EPOCH TIME: 1734454603.674132
[12/17 17:56:43    859s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.59 [8]--
[12/17 17:56:43    859s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.21 [8]--
[12/17 17:56:43    859s] ### update starts on Tue Dec 17 17:56:43 2024 with memory = 3073.26 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] #Complete Global Routing.
[12/17 17:56:43    859s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:56:43    859s] #Total wire length = 395938 um.
[12/17 17:56:43    859s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:56:43    859s] #Total wire length on LAYER met1 = 32252 um.
[12/17 17:56:43    859s] #Total wire length on LAYER met2 = 158476 um.
[12/17 17:56:43    859s] #Total wire length on LAYER met3 = 159565 um.
[12/17 17:56:43    859s] #Total wire length on LAYER met4 = 43274 um.
[12/17 17:56:43    859s] #Total wire length on LAYER met5 = 2371 um.
[12/17 17:56:43    859s] #Total number of vias = 50227
[12/17 17:56:43    859s] #Up-Via Summary (total 50227):
[12/17 17:56:43    859s] #           
[12/17 17:56:43    859s] #-----------------------
[12/17 17:56:43    859s] # met1            32348
[12/17 17:56:43    859s] # met2            16206
[12/17 17:56:43    859s] # met3             1597
[12/17 17:56:43    859s] # met4               76
[12/17 17:56:43    859s] #-----------------------
[12/17 17:56:43    859s] #                 50227 
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] ### update cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --3.16 [8]--
[12/17 17:56:43    859s] ### report_overcon starts on Tue Dec 17 17:56:43 2024 with memory = 3073.26 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --0.97 [8]--
[12/17 17:56:43    859s] ### report_overcon starts on Tue Dec 17 17:56:43 2024 with memory = 3073.26 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] #Max overcon = 4 tracks.
[12/17 17:56:43    859s] #Total overcon = 0.03%.
[12/17 17:56:43    859s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 17:56:43    859s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.00 [8]--
[12/17 17:56:43    859s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.15 [8]--
[12/17 17:56:43    859s] ### global_route design signature (15): route=776254916 net_attr=1556814768
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #Global routing statistics:
[12/17 17:56:43    859s] #Cpu time = 00:00:05
[12/17 17:56:43    859s] #Elapsed time = 00:00:05
[12/17 17:56:43    859s] #Increased memory = 23.43 (MB)
[12/17 17:56:43    859s] #Total memory = 3073.26 (MB)
[12/17 17:56:43    859s] #Peak memory = 3312.80 (MB)
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #Finished global routing on Tue Dec 17 17:56:43 2024
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] #
[12/17 17:56:43    859s] ### Time Record (Global Routing) is uninstalled.
[12/17 17:56:43    859s] ### Time Record (Data Preparation) is installed.
[12/17 17:56:43    859s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:56:43    859s] ### track-assign external-init starts on Tue Dec 17 17:56:43 2024 with memory = 3070.97 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### Time Record (Track Assignment) is installed.
[12/17 17:56:43    859s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:43    859s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:43    859s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:43    859s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:43    859s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:43    859s] ### Time Record (Data Preparation) is installed.
[12/17 17:56:43    859s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:43    859s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:43    859s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:43    859s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:43    859s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:43    859s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:56:43    859s] ### Time Record (Track Assignment) is uninstalled.
[12/17 17:56:43    859s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.24 [8]--
[12/17 17:56:43    859s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3070.97 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### track-assign engine-init starts on Tue Dec 17 17:56:43 2024 with memory = 3070.97 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    859s] ### Time Record (Track Assignment) is installed.
[12/17 17:56:43    860s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:43    860s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:43    860s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:43    860s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:43    860s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:43    860s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB --1.21 [8]--
[12/17 17:56:43    860s] ### track-assign core-engine starts on Tue Dec 17 17:56:43 2024 with memory = 3070.97 (MB), peak = 3312.80 (MB)
[12/17 17:56:43    860s] #Start Track Assignment.
[12/17 17:56:44    860s] #Done with 10864 horizontal wires in 6 hboxes and 11855 vertical wires in 6 hboxes.
[12/17 17:56:44    861s] #Done with 3103 horizontal wires in 6 hboxes and 2185 vertical wires in 6 hboxes.
[12/17 17:56:44    861s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/17 17:56:44    861s] #
[12/17 17:56:44    861s] #Track assignment summary:
[12/17 17:56:44    861s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/17 17:56:44    861s] #------------------------------------------------------------------------
[12/17 17:56:44    861s] # met1       29429.29 	 31.90%  	  0.00% 	 31.90%
[12/17 17:56:44    861s] # met2      150266.70 	  0.05%  	  0.00% 	  0.00%
[12/17 17:56:44    861s] # met3      151326.69 	  0.21%  	  0.00% 	  0.03%
[12/17 17:56:44    861s] # met4       42122.27 	  0.01%  	  0.00% 	  0.00%
[12/17 17:56:44    861s] # met5        2255.14 	  0.00%  	  0.00% 	  0.00%
[12/17 17:56:44    861s] #------------------------------------------------------------------------
[12/17 17:56:44    861s] # All      375400.09  	  2.61% 	  0.00% 	  0.00%
[12/17 17:56:44    861s] #Complete Track Assignment.
[12/17 17:56:44    861s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:56:44    861s] #Total wire length = 390138 um.
[12/17 17:56:44    861s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:56:44    861s] #Total wire length on LAYER met1 = 32010 um.
[12/17 17:56:44    861s] #Total wire length on LAYER met2 = 156100 um.
[12/17 17:56:44    861s] #Total wire length on LAYER met3 = 156438 um.
[12/17 17:56:44    861s] #Total wire length on LAYER met4 = 43232 um.
[12/17 17:56:44    861s] #Total wire length on LAYER met5 = 2358 um.
[12/17 17:56:44    861s] #Total number of vias = 50227
[12/17 17:56:44    861s] #Up-Via Summary (total 50227):
[12/17 17:56:44    861s] #           
[12/17 17:56:44    861s] #-----------------------
[12/17 17:56:44    861s] # met1            32348
[12/17 17:56:44    861s] # met2            16206
[12/17 17:56:44    861s] # met3             1597
[12/17 17:56:44    861s] # met4               76
[12/17 17:56:44    861s] #-----------------------
[12/17 17:56:44    861s] #                 50227 
[12/17 17:56:44    861s] #
[12/17 17:56:44    861s] ### track_assign design signature (18): route=1217192982
[12/17 17:56:44    861s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.2 GB --1.26 [8]--
[12/17 17:56:44    861s] ### Time Record (Track Assignment) is uninstalled.
[12/17 17:56:44    861s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3061.50 (MB), peak = 3312.80 (MB)
[12/17 17:56:44    861s] #
[12/17 17:56:44    861s] #number of short segments in preferred routing layers
[12/17 17:56:44    861s] #	
[12/17 17:56:44    861s] #	
[12/17 17:56:44    861s] #
[12/17 17:56:44    861s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 17:56:44    861s] #Cpu time = 00:00:08
[12/17 17:56:44    861s] #Elapsed time = 00:00:07
[12/17 17:56:44    861s] #Increased memory = 23.78 (MB)
[12/17 17:56:44    861s] #Total memory = 3061.75 (MB)
[12/17 17:56:44    861s] #Peak memory = 3312.80 (MB)
[12/17 17:56:44    861s] #Using multithreading with 8 threads.
[12/17 17:56:44    861s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:44    861s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:44    861s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:44    861s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:44    861s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:44    861s] ### Time Record (Detail Routing) is installed.
[12/17 17:56:44    861s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:44    861s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:44    861s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:44    861s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:44    861s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:44    861s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:44    861s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:44    861s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:44    861s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:44    861s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:44    861s] ### Time Record (Data Preparation) is installed.
[12/17 17:56:44    861s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:56:44    861s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:56:44    861s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:56:44    861s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:56:44    861s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:56:44    861s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:56:44    861s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 17:56:44    861s] #
[12/17 17:56:44    861s] #Start Detail Routing..
[12/17 17:56:44    861s] #start initial detail routing ...
[12/17 17:56:44    861s] ### Design has 0 dirty nets, 10615 dirty-areas)
[12/17 17:56:59    908s] #   number of violations = 177
[12/17 17:56:59    908s] #
[12/17 17:56:59    908s] #    By Layer and Type :
[12/17 17:56:59    908s] #	         MetSpc    Short     Loop   Totals
[12/17 17:56:59    908s] #	met1         86       60        9      155
[12/17 17:56:59    908s] #	met2         10        0        0       10
[12/17 17:56:59    908s] #	met3          4        8        0       12
[12/17 17:56:59    908s] #	Totals      100       68        9      177
[12/17 17:56:59    908s] #5052 out of 12319 instances (41.0%) need to be verified(marked ipoed), dirty area = 2.7%.
[12/17 17:57:04    921s] ### Gcell dirty-map stats: routing = 41.02%, drc-check-only = 13.86%, dirty-area = 25.35%
[12/17 17:57:04    921s] #   number of violations = 189
[12/17 17:57:04    921s] #
[12/17 17:57:04    921s] #    By Layer and Type :
[12/17 17:57:04    921s] #	         MetSpc    Short     Loop   Totals
[12/17 17:57:04    921s] #	met1         89       66        9      164
[12/17 17:57:04    921s] #	met2         13        0        0       13
[12/17 17:57:04    921s] #	met3          4        8        0       12
[12/17 17:57:04    921s] #	Totals      106       74        9      189
[12/17 17:57:04    921s] #cpu time = 00:01:00, elapsed time = 00:00:20, memory = 3110.62 (MB), peak = 4217.92 (MB)
[12/17 17:57:04    921s] #start 1st optimization iteration ...
[12/17 17:57:05    923s] ### Gcell dirty-map stats: routing = 41.02%, drc-check-only = 13.86%, dirty-area = 25.35%
[12/17 17:57:05    923s] #   number of violations = 44
[12/17 17:57:05    923s] #
[12/17 17:57:05    923s] #    By Layer and Type :
[12/17 17:57:05    923s] #	         MetSpc    Short   Totals
[12/17 17:57:05    923s] #	met1          3       39       42
[12/17 17:57:05    923s] #	met2          0        0        0
[12/17 17:57:05    923s] #	met3          0        2        2
[12/17 17:57:05    923s] #	Totals        3       41       44
[12/17 17:57:05    923s] #    number of process antenna violations = 8
[12/17 17:57:05    923s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3115.37 (MB), peak = 4217.92 (MB)
[12/17 17:57:05    923s] #Complete Detail Routing.
[12/17 17:57:05    923s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:57:05    923s] #Total wire length = 409622 um.
[12/17 17:57:05    923s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:57:05    923s] #Total wire length on LAYER met1 = 130577 um.
[12/17 17:57:05    923s] #Total wire length on LAYER met2 = 167290 um.
[12/17 17:57:05    923s] #Total wire length on LAYER met3 = 79353 um.
[12/17 17:57:05    923s] #Total wire length on LAYER met4 = 30149 um.
[12/17 17:57:05    923s] #Total wire length on LAYER met5 = 2253 um.
[12/17 17:57:05    923s] #Total number of vias = 32386
[12/17 17:57:05    923s] #Up-Via Summary (total 32386):
[12/17 17:57:05    923s] #           
[12/17 17:57:05    923s] #-----------------------
[12/17 17:57:05    923s] # met1            26447
[12/17 17:57:05    923s] # met2             4819
[12/17 17:57:05    923s] # met3             1049
[12/17 17:57:05    923s] # met4               71
[12/17 17:57:05    923s] #-----------------------
[12/17 17:57:05    923s] #                 32386 
[12/17 17:57:05    923s] #
[12/17 17:57:05    923s] #Total number of DRC violations = 44
[12/17 17:57:05    923s] #Total number of violations on LAYER met1 = 42
[12/17 17:57:05    923s] #Total number of violations on LAYER met2 = 0
[12/17 17:57:05    923s] #Total number of violations on LAYER met3 = 2
[12/17 17:57:05    923s] #Total number of violations on LAYER met4 = 0
[12/17 17:57:05    923s] #Total number of violations on LAYER met5 = 0
[12/17 17:57:05    923s] ### Time Record (Detail Routing) is uninstalled.
[12/17 17:57:05    923s] #Cpu time = 00:01:02
[12/17 17:57:05    923s] #Elapsed time = 00:00:20
[12/17 17:57:05    923s] #Increased memory = 53.62 (MB)
[12/17 17:57:05    923s] #Total memory = 3115.37 (MB)
[12/17 17:57:05    923s] #Peak memory = 4217.92 (MB)
[12/17 17:57:05    923s] ### Time Record (Antenna Fixing) is installed.
[12/17 17:57:05    923s] #
[12/17 17:57:05    923s] #start routing for process antenna violation fix ...
[12/17 17:57:05    923s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:05    923s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:05    923s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:05    923s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:05    923s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:05    923s] ### Time Record (Data Preparation) is installed.
[12/17 17:57:05    923s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:05    923s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:05    923s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:05    923s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:05    923s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:05    923s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:57:05    923s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 17:57:05    924s] #
[12/17 17:57:05    924s] #    By Layer and Type :
[12/17 17:57:05    924s] #	         MetSpc    Short   Totals
[12/17 17:57:05    924s] #	met1          3       39       42
[12/17 17:57:05    924s] #	met2          0        0        0
[12/17 17:57:05    924s] #	met3          0        2        2
[12/17 17:57:05    924s] #	Totals        3       41       44
[12/17 17:57:05    924s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3116.07 (MB), peak = 4217.92 (MB)
[12/17 17:57:05    924s] #
[12/17 17:57:05    924s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:57:05    924s] #Total wire length = 409627 um.
[12/17 17:57:05    924s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:57:05    924s] #Total wire length on LAYER met1 = 130577 um.
[12/17 17:57:05    924s] #Total wire length on LAYER met2 = 167290 um.
[12/17 17:57:05    924s] #Total wire length on LAYER met3 = 79350 um.
[12/17 17:57:05    924s] #Total wire length on LAYER met4 = 30158 um.
[12/17 17:57:05    924s] #Total wire length on LAYER met5 = 2253 um.
[12/17 17:57:05    924s] #Total number of vias = 32400
[12/17 17:57:05    924s] #Up-Via Summary (total 32400):
[12/17 17:57:05    924s] #           
[12/17 17:57:05    924s] #-----------------------
[12/17 17:57:05    924s] # met1            26447
[12/17 17:57:05    924s] # met2             4819
[12/17 17:57:05    924s] # met3             1063
[12/17 17:57:05    924s] # met4               71
[12/17 17:57:05    924s] #-----------------------
[12/17 17:57:05    924s] #                 32400 
[12/17 17:57:05    924s] #
[12/17 17:57:05    924s] #Total number of DRC violations = 44
[12/17 17:57:05    924s] #Total number of process antenna violations = 0
[12/17 17:57:05    924s] #Total number of net violated process antenna rule = 0
[12/17 17:57:05    924s] #Total number of violations on LAYER met1 = 42
[12/17 17:57:05    924s] #Total number of violations on LAYER met2 = 0
[12/17 17:57:05    924s] #Total number of violations on LAYER met3 = 2
[12/17 17:57:05    924s] #Total number of violations on LAYER met4 = 0
[12/17 17:57:05    924s] #Total number of violations on LAYER met5 = 0
[12/17 17:57:05    924s] #
[12/17 17:57:05    925s] #
[12/17 17:57:05    925s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:57:05    925s] #Total wire length = 409627 um.
[12/17 17:57:05    925s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:57:05    925s] #Total wire length on LAYER met1 = 130577 um.
[12/17 17:57:05    925s] #Total wire length on LAYER met2 = 167290 um.
[12/17 17:57:05    925s] #Total wire length on LAYER met3 = 79350 um.
[12/17 17:57:05    925s] #Total wire length on LAYER met4 = 30158 um.
[12/17 17:57:05    925s] #Total wire length on LAYER met5 = 2253 um.
[12/17 17:57:05    925s] #Total number of vias = 32400
[12/17 17:57:05    925s] #Up-Via Summary (total 32400):
[12/17 17:57:05    925s] #           
[12/17 17:57:05    925s] #-----------------------
[12/17 17:57:05    925s] # met1            26447
[12/17 17:57:05    925s] # met2             4819
[12/17 17:57:05    925s] # met3             1063
[12/17 17:57:05    925s] # met4               71
[12/17 17:57:05    925s] #-----------------------
[12/17 17:57:05    925s] #                 32400 
[12/17 17:57:05    925s] #
[12/17 17:57:05    925s] #Total number of DRC violations = 44
[12/17 17:57:05    925s] #Total number of process antenna violations = 0
[12/17 17:57:05    925s] #Total number of net violated process antenna rule = 0
[12/17 17:57:05    925s] #Total number of violations on LAYER met1 = 42
[12/17 17:57:05    925s] #Total number of violations on LAYER met2 = 0
[12/17 17:57:05    925s] #Total number of violations on LAYER met3 = 2
[12/17 17:57:05    925s] #Total number of violations on LAYER met4 = 0
[12/17 17:57:05    925s] #Total number of violations on LAYER met5 = 0
[12/17 17:57:05    925s] #
[12/17 17:57:05    925s] ### Gcell dirty-map stats: routing = 41.03%, drc-check-only = 13.85%, dirty-area = 25.35%
[12/17 17:57:05    925s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 17:57:05    925s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:05    925s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:05    925s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:05    925s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:05    925s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:05    925s] ### Time Record (Data Preparation) is installed.
[12/17 17:57:05    925s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:05    925s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:05    925s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:05    925s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:05    925s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:05    925s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:57:05    925s] ### Time Record (Post Route Wire Spreading) is installed.
[12/17 17:57:05    925s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 17:57:05    925s] #
[12/17 17:57:05    925s] #Start Post Route wire spreading..
[12/17 17:57:05    925s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:05    925s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:05    925s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:05    925s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:05    925s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:05    925s] ### Time Record (Data Preparation) is installed.
[12/17 17:57:05    925s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:05    925s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:05    925s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:05    925s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:05    925s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:05    925s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:57:05    925s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 17:57:05    925s] #
[12/17 17:57:05    925s] #Start DRC checking..
[12/17 17:57:11    936s] #   number of violations = 44
[12/17 17:57:11    936s] #
[12/17 17:57:11    936s] #    By Layer and Type :
[12/17 17:57:11    936s] #	         MetSpc    Short   Totals
[12/17 17:57:11    936s] #	met1          3       39       42
[12/17 17:57:11    936s] #	met2          0        0        0
[12/17 17:57:11    936s] #	met3          0        2        2
[12/17 17:57:11    936s] #	Totals        3       41       44
[12/17 17:57:11    936s] #cpu time = 00:00:11, elapsed time = 00:00:06, memory = 3118.55 (MB), peak = 4217.92 (MB)
[12/17 17:57:11    936s] #CELL_VIEW fpga_top,init has 44 DRC violations
[12/17 17:57:11    936s] #Total number of DRC violations = 44
[12/17 17:57:11    936s] #Total number of process antenna violations = 0
[12/17 17:57:11    936s] #Total number of net violated process antenna rule = 0
[12/17 17:57:11    936s] #Total number of violations on LAYER met1 = 42
[12/17 17:57:11    936s] #Total number of violations on LAYER met2 = 0
[12/17 17:57:11    936s] #Total number of violations on LAYER met3 = 2
[12/17 17:57:11    936s] #Total number of violations on LAYER met4 = 0
[12/17 17:57:11    936s] #Total number of violations on LAYER met5 = 0
[12/17 17:57:11    936s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:11    936s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:11    936s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:11    936s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:11    936s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:11    936s] ### Time Record (Data Preparation) is installed.
[12/17 17:57:11    936s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:11    936s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:11    936s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:11    936s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:11    936s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:11    936s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:57:11    936s] #
[12/17 17:57:11    936s] #Start data preparation for wire spreading...
[12/17 17:57:11    936s] #
[12/17 17:57:11    936s] #Data preparation is done on Tue Dec 17 17:57:11 2024
[12/17 17:57:11    936s] #
[12/17 17:57:11    936s] ### track-assign engine-init starts on Tue Dec 17 17:57:11 2024 with memory = 3118.55 (MB), peak = 4217.92 (MB)
[12/17 17:57:11    936s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:11    936s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:11    936s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:11    936s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:11    936s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:11    937s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:4.1 GB --1.14 [8]--
[12/17 17:57:11    937s] #
[12/17 17:57:11    937s] #Start Post Route Wire Spread.
[12/17 17:57:11    937s] #Done with 1284 horizontal wires in 11 hboxes and 7105 vertical wires in 11 hboxes.
[12/17 17:57:11    937s] #Complete Post Route Wire Spread.
[12/17 17:57:11    937s] #
[12/17 17:57:11    937s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:57:11    937s] #Total wire length = 417382 um.
[12/17 17:57:11    937s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:57:11    937s] #Total wire length on LAYER met1 = 131038 um.
[12/17 17:57:11    937s] #Total wire length on LAYER met2 = 173481 um.
[12/17 17:57:11    937s] #Total wire length on LAYER met3 = 80217 um.
[12/17 17:57:11    937s] #Total wire length on LAYER met4 = 30393 um.
[12/17 17:57:11    937s] #Total wire length on LAYER met5 = 2253 um.
[12/17 17:57:11    937s] #Total number of vias = 32400
[12/17 17:57:11    937s] #Up-Via Summary (total 32400):
[12/17 17:57:11    937s] #           
[12/17 17:57:11    937s] #-----------------------
[12/17 17:57:11    937s] # met1            26447
[12/17 17:57:11    937s] # met2             4819
[12/17 17:57:11    937s] # met3             1063
[12/17 17:57:11    937s] # met4               71
[12/17 17:57:11    937s] #-----------------------
[12/17 17:57:11    937s] #                 32400 
[12/17 17:57:11    937s] #
[12/17 17:57:11    937s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:11    937s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:11    937s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:11    937s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:11    937s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:11    937s] ### Time Record (Data Preparation) is installed.
[12/17 17:57:11    938s] #Minimum voltage of a net in the design = 0.000.
[12/17 17:57:11    938s] #Maximum voltage of a net in the design = 1.950.
[12/17 17:57:11    938s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 17:57:11    938s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 17:57:11    938s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 17:57:11    938s] ### Time Record (Data Preparation) is uninstalled.
[12/17 17:57:11    938s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 17:57:11    938s] #
[12/17 17:57:11    938s] #Start DRC checking..
[12/17 17:57:17    949s] #   number of violations = 44
[12/17 17:57:17    949s] #
[12/17 17:57:17    949s] #    By Layer and Type :
[12/17 17:57:17    949s] #	         MetSpc    Short   Totals
[12/17 17:57:17    949s] #	met1          3       39       42
[12/17 17:57:17    949s] #	met2          0        0        0
[12/17 17:57:17    949s] #	met3          0        2        2
[12/17 17:57:17    949s] #	Totals        3       41       44
[12/17 17:57:17    949s] #cpu time = 00:00:11, elapsed time = 00:00:05, memory = 3118.50 (MB), peak = 4217.92 (MB)
[12/17 17:57:17    949s] #CELL_VIEW fpga_top,init has 44 DRC violations
[12/17 17:57:17    949s] #Total number of DRC violations = 44
[12/17 17:57:17    949s] #Total number of process antenna violations = 0
[12/17 17:57:17    949s] #Total number of net violated process antenna rule = 0
[12/17 17:57:17    949s] #Total number of violations on LAYER met1 = 42
[12/17 17:57:17    949s] #Total number of violations on LAYER met2 = 0
[12/17 17:57:17    949s] #Total number of violations on LAYER met3 = 2
[12/17 17:57:17    949s] #Total number of violations on LAYER met4 = 0
[12/17 17:57:17    949s] #Total number of violations on LAYER met5 = 0
[12/17 17:57:17    950s] #   number of violations = 44
[12/17 17:57:17    950s] #
[12/17 17:57:17    950s] #    By Layer and Type :
[12/17 17:57:17    950s] #	         MetSpc    Short   Totals
[12/17 17:57:17    950s] #	met1          3       39       42
[12/17 17:57:17    950s] #	met2          0        0        0
[12/17 17:57:17    950s] #	met3          0        2        2
[12/17 17:57:17    950s] #	Totals        3       41       44
[12/17 17:57:17    950s] #cpu time = 00:00:13, elapsed time = 00:00:06, memory = 3116.43 (MB), peak = 4217.92 (MB)
[12/17 17:57:17    950s] #CELL_VIEW fpga_top,init has 44 DRC violations
[12/17 17:57:17    950s] #Total number of DRC violations = 44
[12/17 17:57:17    950s] #Total number of process antenna violations = 0
[12/17 17:57:17    950s] #Total number of net violated process antenna rule = 0
[12/17 17:57:17    950s] #Total number of violations on LAYER met1 = 42
[12/17 17:57:17    950s] #Total number of violations on LAYER met2 = 0
[12/17 17:57:17    950s] #Total number of violations on LAYER met3 = 2
[12/17 17:57:17    950s] #Total number of violations on LAYER met4 = 0
[12/17 17:57:17    950s] #Total number of violations on LAYER met5 = 0
[12/17 17:57:17    950s] #Post Route wire spread is done.
[12/17 17:57:17    950s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/17 17:57:17    950s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 17:57:17    950s] #Total wire length = 417382 um.
[12/17 17:57:17    950s] #Total half perimeter of net bounding box = 316179 um.
[12/17 17:57:17    950s] #Total wire length on LAYER met1 = 131038 um.
[12/17 17:57:17    950s] #Total wire length on LAYER met2 = 173481 um.
[12/17 17:57:17    950s] #Total wire length on LAYER met3 = 80217 um.
[12/17 17:57:17    950s] #Total wire length on LAYER met4 = 30393 um.
[12/17 17:57:17    950s] #Total wire length on LAYER met5 = 2253 um.
[12/17 17:57:17    950s] #Total number of vias = 32400
[12/17 17:57:17    950s] #Up-Via Summary (total 32400):
[12/17 17:57:17    950s] #           
[12/17 17:57:17    950s] #-----------------------
[12/17 17:57:17    950s] # met1            26447
[12/17 17:57:17    950s] # met2             4819
[12/17 17:57:17    950s] # met3             1063
[12/17 17:57:17    950s] # met4               71
[12/17 17:57:17    950s] #-----------------------
[12/17 17:57:17    950s] #                 32400 
[12/17 17:57:17    950s] #
[12/17 17:57:17    950s] #detailRoute Statistics:
[12/17 17:57:17    950s] #Cpu time = 00:01:29
[12/17 17:57:17    950s] #Elapsed time = 00:00:33
[12/17 17:57:17    950s] #Increased memory = 54.68 (MB)
[12/17 17:57:17    950s] #Total memory = 3116.43 (MB)
[12/17 17:57:17    950s] #Peak memory = 4217.92 (MB)
[12/17 17:57:17    950s] ### global_detail_route design signature (63): route=525579967 flt_obj=0 vio=1304528756 shield_wire=1
[12/17 17:57:17    950s] ### Time Record (DB Export) is installed.
[12/17 17:57:17    950s] ### export design design signature (64): route=525579967 fixed_route=662217276 flt_obj=0 vio=1304528756 swire=1694458791 shield_wire=1 net_attr=2102777567 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 17:57:17    950s] ### Time Record (DB Export) is uninstalled.
[12/17 17:57:17    950s] ### Time Record (Post Callback) is installed.
[12/17 17:57:17    950s] ### Time Record (Post Callback) is uninstalled.
[12/17 17:57:17    950s] #
[12/17 17:57:17    950s] #globalDetailRoute statistics:
[12/17 17:57:17    950s] #Cpu time = 00:01:38
[12/17 17:57:17    950s] #Elapsed time = 00:00:39
[12/17 17:57:17    950s] #Increased memory = -24.73 (MB)
[12/17 17:57:17    950s] #Total memory = 2999.96 (MB)
[12/17 17:57:17    950s] #Peak memory = 4217.92 (MB)
[12/17 17:57:17    950s] #Number of warnings = 22
[12/17 17:57:17    950s] #Total number of warnings = 71
[12/17 17:57:17    950s] #Number of fails = 0
[12/17 17:57:17    950s] #Total number of fails = 0
[12/17 17:57:17    950s] #Complete globalDetailRoute on Tue Dec 17 17:57:17 2024
[12/17 17:57:17    950s] #
[12/17 17:57:17    950s] ### import design signature (65): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 17:57:17    950s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 17:57:17    950s] #Default setup view is reset to VIEW_SETUP.
[12/17 17:57:17    950s] #Default setup view is reset to VIEW_SETUP.
[12/17 17:57:17    950s] AAE_INFO: Post Route call back at the end of routeDesign
[12/17 17:57:17    950s] #routeDesign: cpu time = 00:01:38, elapsed time = 00:00:40, memory = 2970.70 (MB), peak = 4217.92 (MB)
[12/17 17:57:17    950s] 
[12/17 17:57:17    950s] *** Summary of all messages that are not suppressed in this session:
[12/17 17:57:17    950s] Severity  ID               Count  Summary                                  
[12/17 17:57:17    950s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[12/17 17:57:17    950s] WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
[12/17 17:57:17    950s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[12/17 17:57:17    950s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[12/17 17:57:17    950s] *** Message Summary: 53 warning(s), 0 error(s)
[12/17 17:57:17    950s] 
[12/17 17:57:17    950s] ### Time Record (routeDesign) is uninstalled.
[12/17 17:57:17    950s] ### 
[12/17 17:57:17    950s] ###   Scalability Statistics
[12/17 17:57:17    950s] ### 
[12/17 17:57:17    950s] ### --------------------------------+----------------+----------------+----------------+
[12/17 17:57:17    950s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/17 17:57:17    950s] ### --------------------------------+----------------+----------------+----------------+
[12/17 17:57:17    950s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   Global Routing                |        00:00:05|        00:00:05|             1.1|
[12/17 17:57:17    950s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.3|
[12/17 17:57:17    950s] ###   Detail Routing                |        00:01:02|        00:00:20|             3.1|
[12/17 17:57:17    950s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[12/17 17:57:17    950s] ###   Post Route Wire Spreading     |        00:00:25|        00:00:12|             2.1|
[12/17 17:57:17    950s] ###   Entire Command                |        00:01:38|        00:00:40|             2.5|
[12/17 17:57:17    950s] ### --------------------------------+----------------+----------------+----------------+
[12/17 17:57:17    950s] ### 
[12/17 17:57:26    951s] <CMD> fit
[12/17 17:57:30    951s] <CMD> zoomBox -22.17200 -6.97100 1610.98800 1455.05600
[12/17 17:57:30    952s] <CMD> zoomBox 98.25500 53.55900 1486.44100 1296.28200
[12/17 17:57:31    952s] <CMD> zoomBox 342.87300 198.38900 1195.39400 961.57700
[12/17 17:57:31    952s] <CMD> zoomBox 493.10000 287.33300 1016.65400 756.02600
[12/17 17:57:31    952s] <CMD> zoomBox 528.96300 308.56600 973.98400 706.95500
[12/17 17:57:32    952s] <CMD> zoomBox 607.38100 354.99500 880.68000 599.65600
[12/17 17:57:33    952s] <CMD> zoomBox 626.10200 366.07900 858.40600 574.04100
[12/17 17:57:33    953s] <CMD> zoomBox 642.01400 375.50000 839.47300 552.26800
[12/17 17:57:34    953s] <CMD> zoomBox 607.38000 354.99400 880.68000 599.65600
[12/17 17:57:34    953s] <CMD> zoomBox 493.09600 287.33100 1016.65400 756.02700
[12/17 17:57:35    953s] <CMD> zoomBox 401.26600 232.96100 1125.91300 881.67500
[12/17 17:57:36    953s] <CMD> zoomBox 274.16500 157.70900 1277.13700 1055.58300
[12/17 17:57:37    954s] <CMD> zoomBox 98.24700 53.55300 1486.44400 1296.28600
[12/17 17:57:38    954s] <CMD> zoomBox -13.62400 -12.68200 1619.54900 1449.35600
[12/17 17:57:38    954s] <CMD> zoomBox -145.23700 -90.60600 1776.14300 1629.43900
[12/17 17:58:07    957s] <CMD> zoomBox 404.08400 1189.48500 1206.93700 1052.77600
[12/17 17:58:09    957s] <CMD> zoomBox 499.58500 810.53100 1182.01000 1421.44700
[12/17 17:58:09    957s] <CMD> zoomBox 580.76100 851.98000 1160.82200 1371.25800
[12/17 17:58:10    957s] <CMD> zoomBox 758.26200 942.61300 1114.49200 1261.51500
[12/17 17:58:11    957s] <CMD> zoomBox 867.27000 998.27200 1086.04000 1194.11800
[12/17 17:58:13    958s] <CMD> fit
[12/17 17:59:56    967s] <CMD> zoomBox -30.53200 74.31800 1149.42600 1130.63200
[12/17 17:59:57    967s] <CMD> zoomBox 29.61800 142.09300 882.13800 905.28000
[12/17 17:59:57    967s] <CMD> zoomBox 53.10900 168.56200 777.75100 817.27100
[12/17 17:59:57    967s] <CMD> zoomBox 73.07600 191.06000 689.02200 742.46300
[12/17 17:59:58    967s] <CMD> zoomBox 90.04800 210.18300 613.60200 678.87600
[12/17 18:00:31    970s] <CMD> zoomBox 518.78000 386.28200 175.38800 415.40600
[12/17 18:00:33    970s] <CMD> zoomBox 182.58700 304.73500 393.47300 493.52300
[12/17 18:00:34    970s] <CMD> zoomBox 184.30600 318.48500 363.55900 478.95500
[12/17 18:00:34    970s] <CMD> zoomBox 185.76600 330.17200 338.13200 466.57200
[12/17 18:00:34    970s] <CMD> zoomBox 188.06400 348.55000 298.14800 447.09900
[12/17 18:00:35    971s] <CMD> zoomBox 190.37200 367.01400 257.97800 427.53600
[12/17 18:00:35    971s] <CMD> zoomBox 192.41300 383.36100 222.41100 410.21600
[12/17 18:00:36    971s] <CMD> zoomBox 192.65700 385.31700 218.15600 408.14400
[12/17 18:00:36    971s] <CMD> zoomBox 193.80000 387.23200 215.47400 406.63500
[12/17 18:00:37    971s] <CMD> zoomBox 196.29900 391.41900 209.61000 403.33500
[12/17 18:00:38    971s] <CMD> zoomBox 191.31000 383.06200 221.31200 409.92000
[12/17 18:00:38    971s] <CMD> zoomBox 185.67600 373.62400 234.52900 417.35800
[12/17 18:00:38    971s] <CMD> zoomBox 180.06800 364.22900 247.68600 424.76200
[12/17 18:00:39    971s] <CMD> zoomBox 172.30600 351.22600 265.89600 435.00900
[12/17 18:00:39    971s] <CMD> zoomBox 161.56200 333.22900 291.10000 449.19300
[12/17 18:00:40    971s] <CMD> zoomBox 126.11400 273.84200 374.27000 495.99500
[12/17 18:00:40    971s] <CMD> zoomBox 33.13600 118.07600 592.42100 618.75500
[12/17 18:00:40    971s] <CMD> zoomBox -242.88200 -344.34200 1240.04500 983.19400
[12/17 18:00:42    971s] <CMD> zoomBox 123.01400 26.46100 897.11200 719.44400
[12/17 18:00:42    971s] <CMD> zoomBox 318.64000 220.47400 722.72400 582.21500
[12/17 18:00:43    972s] <CMD> zoomBox 423.83500 322.42000 634.77000 511.25200
[12/17 18:00:43    972s] <CMD> zoomBox 479.92000 376.28900 590.03000 474.86100
[12/17 18:00:44    972s] <CMD> zoomBox 513.96400 406.92800 571.44300 458.38400
[12/17 18:00:44    972s] <CMD> zoomBox 531.73400 422.99200 561.74000 449.85400
[12/17 18:00:45    972s] <CMD> zoomBox 540.71900 431.33300 556.38400 445.35700
[12/17 18:00:45    972s] <CMD> zoomBox 542.13200 432.66700 555.44800 444.58800
[12/17 18:00:45    972s] <CMD> zoomBox 544.35000 434.76500 553.97100 443.37800
[12/17 18:00:46    972s] <CMD> zoomBox 546.52700 436.95000 552.43600 442.24000
[12/17 18:00:46    972s] <CMD> zoomBox 548.13000 438.68700 551.21600 441.45000
[12/17 18:00:47    972s] <CMD> zoomBox 548.74600 439.49200 550.64300 441.19000
[12/17 18:00:47    972s] <CMD> zoomBox 549.13600 439.97900 550.30200 441.02300
[12/17 18:00:49    972s] <CMD> selectMarker 549.6500 440.6800 549.9500 440.8750 3 1 6
[12/17 18:00:50    972s] <CMD> deselectAll
[12/17 18:00:50    972s] <CMD> selectVia 549.6350 440.5250 549.9650 440.8950 3 pad_clk/tie_hi_esd
[12/17 18:00:52    973s] <CMD> zoomBox 548.86900 439.76800 550.48400 441.21400
[12/17 18:00:55    973s] <CMD> deselectAll
[12/17 18:00:55    973s] <CMD> selectMarker 549.6500 440.6800 549.9500 440.8750 3 1 6
[12/17 18:01:00    973s] <CMD> deselectAll
[12/17 18:01:01    973s] <CMD> fit
[12/17 18:01:51    978s] <CMD> zoomBox 1078.94700 1127.33000 1165.94300 1022.93500
[12/17 18:01:53    978s] <CMD> zoomBox 1101.85200 1087.20100 1123.42500 1074.07600
[12/17 18:01:55    979s] <CMD> zoomBox 1112.26200 1081.05600 1113.68500 1077.93100
[12/17 18:01:58    979s] <CMD> zoomBox 1112.73600 1080.45500 1113.65300 1079.18200
[12/17 18:02:00    979s] <CMD> fit
[12/17 18:02:04    980s] <CMD> zoomBox 1066.51900 498.47500 1006.86500 573.04300
[12/17 18:02:06    980s] <CMD> zoomBox 1003.15800 502.14400 1073.96000 565.52700
[12/17 18:02:06    980s] <CMD> zoomBox 1010.05500 505.26200 1070.23700 559.13800
[12/17 18:02:07    980s] <CMD> zoomBox 1025.13500 512.08100 1062.09500 545.16800
[12/17 18:02:09    980s] <CMD> zoomBox 1022.03000 509.45700 1065.51200 548.38300
[12/17 18:02:09    980s] <CMD> zoomBox 1018.37700 506.37000 1069.53200 552.16500
[12/17 18:02:10    980s] <CMD> zoomBox 1023.25400 518.83200 1054.67000 546.95600
[12/17 18:02:11    980s] <CMD> zoomBox 1026.42100 526.34300 1045.71500 543.61500
[12/17 18:02:11    980s] <CMD> zoomBox 1028.67400 530.84000 1040.52400 541.44800
[12/17 18:02:12    981s] <CMD> zoomBox 1029.54800 531.90900 1039.62000 540.92600
[12/17 18:02:12    981s] <CMD> zoomBox 1030.34100 532.83300 1038.90300 540.49800
[12/17 18:02:13    981s] <CMD> zoomBox 1032.07500 534.85400 1037.33400 539.56200
[12/17 18:02:13    981s] <CMD> zoomBox 1032.83500 535.74700 1036.63500 539.14900
[12/17 18:02:14    981s] <CMD> zoomBox 1033.38200 536.39200 1036.12800 538.85000
[12/17 18:02:14    981s] <CMD> zoomBox 1033.59600 536.64400 1035.93000 538.73300
[12/17 18:02:15    981s] <CMD> zoomBox 1034.06300 537.19400 1035.49700 538.47800
[12/17 18:02:15    981s] <CMD> zoomBox 1034.47800 537.68300 1035.11400 538.25200
[12/17 18:02:44    983s] <CMD> selectMarker 1034.6400 537.9500 1034.9600 538.0900 1 1 6
[12/17 18:02:52    984s] <CMD> setLayerPreference violation -isVisible 1
[12/17 18:02:52    984s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 18:03:07    986s] <CMD> zoomBox 1034.52500 537.72600 1035.06600 538.21000
[12/17 18:03:07    986s] <CMD> zoomBox 1034.56500 537.76300 1035.02500 538.17500
[12/17 18:03:08    986s] <CMD> zoomBox 1034.59900 537.79500 1034.99000 538.14500
[12/17 18:03:08    986s] <CMD> zoomBox 1034.62700 537.82200 1034.96000 538.12000
[12/17 18:03:08    986s] <CMD> zoomBox 1034.65200 537.84500 1034.93500 538.09800
[12/17 18:03:09    986s] <CMD> zoomBox 1034.69100 537.88000 1034.89600 538.06400
[12/17 18:03:09    986s] <CMD> zoomBox 1034.70500 537.89400 1034.88000 538.05100
[12/17 18:03:10    986s] <CMD> zoomBox 1034.71700 537.90600 1034.86700 538.04000
[12/17 18:03:10    986s] <CMD> zoomBox 1034.72800 537.91500 1034.85600 538.03000
[12/17 18:03:10    986s] <CMD> zoomBox 1034.73700 537.92400 1034.84600 538.02200
[12/17 18:03:11    986s] <CMD> zoomBox 1034.70200 537.89300 1034.88000 538.05200
[12/17 18:03:11    986s] <CMD> zoomBox 1034.59000 537.78700 1034.99400 538.14900
[12/17 18:03:12    986s] <CMD> zoomBox 1034.40500 537.61500 1035.18200 538.31100
[12/17 18:03:12    986s] <CMD> zoomBox 1034.16200 537.39000 1035.42900 538.52400
[12/17 18:03:12    986s] <CMD> zoomBox 1033.92100 537.16600 1035.67500 538.73600
[12/17 18:03:13    986s] <CMD> zoomBox 1033.58800 536.85600 1036.01600 539.03000
[12/17 18:03:13    986s] <CMD> zoomBox 1033.37600 536.65900 1036.23300 539.21700
[12/17 18:03:13    986s] <CMD> zoomBox 1032.48700 535.83400 1037.14100 540.00000
[12/17 18:03:16    987s] <CMD> zoomBox 1033.13200 536.37100 1036.49500 539.38200
[12/17 18:03:16    987s] <CMD> zoomBox 1033.59700 536.76000 1036.02800 538.93600
[12/17 18:03:17    987s] <CMD> zoomBox 1033.77900 536.91100 1035.84500 538.76100
[12/17 18:03:18    987s] <CMD> deselectAll
[12/17 18:03:18    987s] <CMD> selectWire 1034.7300 537.9050 1034.8700 539.5700 2 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[32]}
[12/17 18:03:22    987s] <CMD> zoomBox 1034.02600 537.26600 1035.52000 538.60300
[12/17 18:03:23    987s] <CMD> zoomBox 1034.12300 537.40400 1035.39300 538.54100
[12/17 18:03:24    988s] <CMD> zoomBox 1033.91100 537.10200 1035.66900 538.67600
[12/17 18:03:25    988s] <CMD> fit
[12/17 18:03:36    989s] <CMD_INTERNAL> violationBrowserClose
[12/17 18:04:18    993s] <CMD> zoomBox 1004.37900 563.10000 1066.51900 505.93200
[12/17 18:04:24    993s] <CMD> zoomBox 1035.73800 540.87700 1043.33800 535.67300
[12/17 18:04:26    993s] <CMD> zoomBox 1037.07000 535.71300 1042.56300 540.63000
[12/17 18:04:26    993s] <CMD> zoomBox 1038.41100 536.55700 1041.78400 539.57700
[12/17 18:04:27    993s] <CMD> zoomBox 1038.73100 536.75900 1041.59800 539.32600
[12/17 18:04:27    993s] <CMD> zoomBox 1039.00300 536.93000 1041.44000 539.11200
[12/17 18:04:27    993s] <CMD> zoomBox 1039.23400 537.07500 1041.30600 538.93000
[12/17 18:04:28    994s] <CMD> zoomBox 1039.43000 537.19900 1041.19200 538.77600
[12/17 18:04:28    994s] <CMD> zoomBox 1039.59700 537.30400 1041.09500 538.64500
[12/17 18:04:36    994s] <CMD> deselectAll
[12/17 18:04:36    994s] <CMD> selectWire 1040.4900 538.0200 1040.6300 538.4600 1 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_sram[34]}
[12/17 18:04:39    995s] <CMD> deselectAll
[12/17 18:04:39    995s] <CMD> selectMarker 1040.4900 537.9500 1040.6300 538.0900 1 1 6
[12/17 18:04:40    995s] <CMD> deselectAll
[12/17 18:04:40    995s] <CMD> selectMarker 1040.4900 537.9500 1040.6300 538.0900 1 1 6
[12/17 18:04:42    995s] <CMD> fit
[12/17 18:23:43   1094s] <CMD> deselectAll
[12/17 18:25:59   1106s] <CMD> zoomBox 977.03800 1172.07100 1195.77000 995.59400
[12/17 18:26:02   1107s] <CMD> zoomBox 1091.35600 1123.44700 1142.85600 1049.87600
[12/17 18:26:04   1107s] <CMD> fit
[12/17 18:35:55   1159s] <CMD> zoomBox 994.43700 1338.60600 1223.11100 1075.13300
[12/17 18:35:59   1160s] <CMD> zoomBox 940.72100 1048.52500 1286.97200 1358.49400
[12/17 18:35:59   1160s] <CMD> zoomBox 916.13700 1017.22200 1323.49200 1381.89200
[12/17 18:36:01   1160s] <CMD> zoomBox 847.92500 945.97500 1411.74000 1450.71000
[12/17 18:36:48   1164s] <CMD> zoomBox 1001.09600 1340.57300 1375.27100 1102.06400
[12/17 18:37:01   1166s] <CMD> zoomBox 1363.17000 1109.98500 1142.44000 1332.65100
[12/17 18:37:08   1166s] <CMD> zoomBox 948.91600 982.84800 1509.49300 1484.68400
[12/17 18:37:08   1167s] <CMD> zoomBox 653.41200 773.67100 1727.30200 1735.03200
[12/17 18:37:09   1167s] <CMD> zoomBox 264.96700 498.70400 2013.61700 2064.11900
[12/17 18:37:12   1167s] <CMD> zoomBox 51.22700 358.81800 2471.50500 2525.48300
[12/17 18:37:13   1167s] <CMD> selectWire 861.4500 944.2100 876.4700 944.3500 1 {grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_[0]}
[12/17 18:37:14   1167s] <CMD> fit
[12/17 18:37:16   1168s] <CMD> zoomBox 102.78800 114.60200 1282.74600 1170.91600
[12/17 18:37:17   1168s] <CMD> zoomBox 305.62800 261.26000 921.57400 812.66300
[12/17 18:37:17   1168s] <CMD> zoomBox 411.51200 337.81600 733.04000 625.65200
[12/17 18:37:18   1168s] <CMD> zoomBox 466.78400 377.77700 634.62400 528.03000
[12/17 18:37:19   1168s] <CMD> zoomBox 490.04100 394.22600 611.30600 502.78400
[12/17 18:37:20   1168s] <CMD> zoomBox 506.84400 406.11000 594.45800 484.54300
[12/17 18:37:20   1168s] <CMD> zoomBox 513.40600 410.75100 587.87800 477.41900
[12/17 18:37:20   1168s] <CMD> zoomBox 527.75500 420.89900 573.49000 461.84200
[12/17 18:37:21   1169s] <CMD> zoomBox 536.56700 427.13000 564.65500 452.27500
[12/17 18:37:21   1169s] <CMD> zoomBox 538.67100 428.61800 562.54600 449.99100
[12/17 18:37:22   1169s] <CMD> zoomBox 540.45900 429.88300 560.75300 448.05000
[12/17 18:37:22   1169s] <CMD> zoomBox 541.97900 430.95800 559.22900 446.40000
[12/17 18:37:22   1169s] <CMD> zoomBox 543.27100 431.87100 557.93400 444.99800
[12/17 18:37:23   1169s] <CMD> zoomBox 544.19200 433.22800 556.65600 444.38600
[12/17 18:37:23   1169s] <CMD> zoomBox 546.22400 436.15800 553.88000 443.01200
[12/17 18:37:24   1169s] <CMD> zoomBox 542.16300 430.31000 559.41700 445.75600
[12/17 18:37:25   1169s] <CMD> zoomBox 547.46800 434.36600 558.06400 443.85200
[12/17 18:37:26   1169s] <CMD> zoomBox 551.49000 437.40500 557.02200 442.35700
[12/17 18:37:26   1169s] <CMD> zoomBox 552.53000 438.28400 556.52800 441.86300
[12/17 18:37:27   1169s] <CMD> zoomBox 552.93600 438.62700 556.33500 441.67000
[12/17 18:37:27   1169s] <CMD> zoomBox 553.28100 438.91900 556.17100 441.50600
[12/17 18:37:27   1169s] <CMD> zoomBox 553.57500 439.16700 556.03100 441.36600
[12/17 18:37:31   1170s] <CMD> zoomBox 553.30500 438.97700 556.19600 441.56500
[12/17 18:37:31   1170s] <CMD> zoomBox 552.98800 438.75400 556.38900 441.79900
[12/17 18:37:31   1170s] <CMD> zoomBox 551.05300 437.39100 557.57000 443.22500
[12/17 18:37:32   1170s] <CMD> zoomBox 547.34600 434.78100 559.83200 445.95900
[12/17 18:37:32   1170s] <CMD> zoomBox 540.24400 429.78000 564.16600 451.19500
[12/17 18:40:47   1187s] <CMD> setDelayCalMode -SIAware false
[12/17 18:40:47   1187s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/17 18:40:47   1187s] <CMD> timeDesign -postRoute
[12/17 18:40:47   1187s] *** timeDesign #2 [begin] : totSession cpu/real = 0:19:47.5/2:33:05.9 (0.1), mem = 4458.1M
[12/17 18:40:47   1187s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 18:40:47   1187s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:40:47   1187s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 18:40:47   1187s] #To increase the message display limit, refer to the product command reference manual.
[12/17 18:40:48   1187s] ### Net info: total nets: 15080
[12/17 18:40:48   1187s] ### Net info: dirty nets: 0
[12/17 18:40:48   1187s] ### Net info: marked as disconnected nets: 0
[12/17 18:40:48   1187s] #num needed restored net=0
[12/17 18:40:48   1187s] #need_extraction net=0 (total=15080)
[12/17 18:40:48   1188s] ### Net info: fully routed nets: 12351
[12/17 18:40:48   1188s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 18:40:48   1188s] ### Net info: unrouted nets: 32
[12/17 18:40:48   1188s] ### Net info: re-extraction nets: 0
[12/17 18:40:48   1188s] ### Net info: ignored nets: 0
[12/17 18:40:48   1188s] ### Net info: skip routing nets: 0
[12/17 18:40:48   1188s] ### import design signature (66): route=1925432011 fixed_route=1925432011 flt_obj=0 vio=2133312829 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:40:48   1188s] #Extract in post route mode
[12/17 18:40:48   1188s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 18:40:48   1188s] #Fast data preparation for tQuantus.
[12/17 18:40:48   1188s] #Start routing data preparation on Tue Dec 17 18:40:48 2024
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 18:40:48   1188s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 18:40:48   1188s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 18:40:48   1188s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 18:40:48   1188s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 18:40:48   1188s] #Regenerating Ggrids automatically.
[12/17 18:40:48   1188s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:40:48   1188s] #Using automatically generated G-grids.
[12/17 18:40:48   1188s] #Done routing data preparation.
[12/17 18:40:48   1188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3260.70 (MB), peak = 4217.92 (MB)
[12/17 18:40:48   1188s] #Start routing data preparation on Tue Dec 17 18:40:48 2024
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:40:48   1188s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:40:48   1188s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:40:48   1188s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:40:48   1188s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:40:48   1188s] #Build and mark too close pins for the same net.
[12/17 18:40:48   1188s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 18:40:48   1188s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 18:40:48   1188s] #pin_access_rlayer=2(met2)
[12/17 18:40:48   1188s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 18:40:48   1188s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 18:40:48   1188s] #enable_dpt_layer_shield=F
[12/17 18:40:48   1188s] #has_line_end_grid=F
[12/17 18:40:48   1188s] #Regenerating Ggrids automatically.
[12/17 18:40:48   1188s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:40:48   1188s] #Using automatically generated G-grids.
[12/17 18:40:48   1188s] #Done routing data preparation.
[12/17 18:40:48   1188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3264.00 (MB), peak = 4217.92 (MB)
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #Start tQuantus RC extraction...
[12/17 18:40:48   1188s] #Start building rc corner(s)...
[12/17 18:40:48   1188s] #Number of RC Corner = 1
[12/17 18:40:48   1188s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 18:40:48   1188s] #(i=6, n=5 1000)
[12/17 18:40:48   1188s] #Layer met5 does not exist in nanoroute.
[12/17 18:40:48   1188s] #li1 -> met1 (1)
[12/17 18:40:48   1188s] #met1 -> met2 (2)
[12/17 18:40:48   1188s] #met2 -> met3 (3)
[12/17 18:40:48   1188s] #met3 -> met4 (4)
[12/17 18:40:48   1188s] #met4 -> met5 (5)
[12/17 18:40:48   1188s] #SADV-On
[12/17 18:40:48   1188s] # Corner(s) : 
[12/17 18:40:48   1188s] #RC_CORNER [25.00]
[12/17 18:40:48   1188s] # Corner id: 0
[12/17 18:40:48   1188s] # Layout Scale: 1.000000
[12/17 18:40:48   1188s] # Has Metal Fill model: yes
[12/17 18:40:48   1188s] # Temperature was set
[12/17 18:40:48   1188s] # Temperature : 25.000000
[12/17 18:40:48   1188s] # Ref. Temp   : 30.000000
[12/17 18:40:48   1188s] #SADV-Off
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[1] tech width 140 != ict width 170.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[3] tech width 300 != ict width 140.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[5] tech width 1600 != ict width 300.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 18:40:48   1188s] #total pattern=56 [6, 147]
[12/17 18:40:48   1188s] #( rc_model.bin ) does not exist.
[12/17 18:40:48   1188s] #invalid or missing tQuantus model file
[12/17 18:40:48   1188s] #rc model rebuild is required for this corner(s)
[12/17 18:40:48   1188s] #1 rcmodel(s) requires rebuild
[12/17 18:40:48   1188s] #Rebuild RC model file for all corners.
[12/17 18:40:48   1188s] #Start building rc corner(s)...
[12/17 18:40:48   1188s] #Number of RC Corner = 1
[12/17 18:40:48   1188s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 18:40:48   1188s] #(i=6, n=5 1000)
[12/17 18:40:48   1188s] #Layer met5 does not exist in nanoroute.
[12/17 18:40:48   1188s] #li1 -> met1 (1)
[12/17 18:40:48   1188s] #met1 -> met2 (2)
[12/17 18:40:48   1188s] #met2 -> met3 (3)
[12/17 18:40:48   1188s] #met3 -> met4 (4)
[12/17 18:40:48   1188s] #met4 -> met5 (5)
[12/17 18:40:48   1188s] #SADV-On
[12/17 18:40:48   1188s] # Corner(s) : 
[12/17 18:40:48   1188s] #RC_CORNER [25.00]
[12/17 18:40:48   1188s] # Corner id: 0
[12/17 18:40:48   1188s] # Layout Scale: 1.000000
[12/17 18:40:48   1188s] # Has Metal Fill model: yes
[12/17 18:40:48   1188s] # Temperature was set
[12/17 18:40:48   1188s] # Temperature : 25.000000
[12/17 18:40:48   1188s] # Ref. Temp   : 30.000000
[12/17 18:40:48   1188s] #SADV-Off
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[1] tech width 140 != ict width 170.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[3] tech width 300 != ict width 140.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[5] tech width 1600 != ict width 300.0
[12/17 18:40:48   1188s] #
[12/17 18:40:48   1188s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 18:40:48   1188s] #total pattern=56 [6, 147]
[12/17 18:40:48   1188s] #Generating the tQuantus model file automatically.
[12/17 18:40:48   1188s] #num_tile=4824 avg_aspect_ratio=0.985983 
[12/17 18:40:48   1188s] #Vertical num_row 25 per_row= 192 halo= 83750 
[12/17 18:40:48   1188s] #hor_num_col = 91 final aspect_ratio= 0.498823
[12/17 18:41:11   1210s] #Build RC corners: cpu time = 00:00:22, elapsed time = 00:00:22, memory = 3234.96 (MB), peak = 4217.92 (MB)
[12/17 18:41:11   1210s] #Finish check_net_pin_list step Enter extract
[12/17 18:41:11   1210s] #Start init net ripin tree building
[12/17 18:41:11   1210s] #Finish init net ripin tree building
[12/17 18:41:11   1210s] #Cpu time = 00:00:00
[12/17 18:41:11   1210s] #Elapsed time = 00:00:00
[12/17 18:41:11   1210s] #Increased memory = 0.00 (MB)
[12/17 18:41:11   1210s] #Total memory = 3234.96 (MB)
[12/17 18:41:11   1210s] #Peak memory = 4217.92 (MB)
[12/17 18:41:11   1210s] #Using multithreading with 8 threads.
[12/17 18:41:11   1210s] #begin processing metal fill model file
[12/17 18:41:11   1210s] #end processing metal fill model file
[12/17 18:41:11   1210s] #Length limit = 200 pitches
[12/17 18:41:11   1210s] #opt mode = 2
[12/17 18:41:11   1210s] #Finish check_net_pin_list step Fix net pin list
[12/17 18:41:11   1210s] #Start generate extraction boxes.
[12/17 18:41:11   1210s] #
[12/17 18:41:11   1210s] #Extract using 30 x 30 Hboxes
[12/17 18:41:11   1210s] #6x6 initial hboxes
[12/17 18:41:11   1210s] #Use area based hbox pruning.
[12/17 18:41:11   1210s] #0/0 hboxes pruned.
[12/17 18:41:11   1210s] #Complete generating extraction boxes.
[12/17 18:41:11   1210s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 18:41:11   1210s] #Process 0 special clock nets for rc extraction
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 18:41:11   1211s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 18:41:11   1211s] #Total 12351 nets were built. 409 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 18:41:13   1217s] #Run Statistics for Extraction:
[12/17 18:41:13   1217s] #   Cpu time = 00:00:07, elapsed time = 00:00:02 .
[12/17 18:41:13   1217s] #   Increased memory =   280.06 (MB), total memory =  3515.00 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:13   1217s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d
[12/17 18:41:13   1218s] #Finish registering nets and terms for rcdb.
[12/17 18:41:13   1218s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3210.05 (MB), peak = 4217.92 (MB)
[12/17 18:41:13   1218s] #RC Statistics: 49022 Res, 27003 Ground Cap, 0 XCap (Edge to Edge)
[12/17 18:41:13   1218s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5038.12 (24230), Avg L-Edge Length: 10330.63 (14421)
[12/17 18:41:13   1218s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d.
[12/17 18:41:13   1218s] #Start writing RC data.
[12/17 18:41:13   1218s] #Finish writing RC data
[12/17 18:41:13   1218s] #Finish writing rcdb with 63997 nodes, 51646 edges, and 0 xcaps
[12/17 18:41:13   1218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3203.64 (MB), peak = 4217.92 (MB)
[12/17 18:41:13   1218s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d' ...
[12/17 18:41:13   1218s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d' for reading (mem: 4538.184M)
[12/17 18:41:13   1218s] Reading RCDB with compressed RC data.
[12/17 18:41:13   1218s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d' for content verification (mem: 4538.184M)
[12/17 18:41:13   1218s] Reading RCDB with compressed RC data.
[12/17 18:41:13   1218s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d': 0 access done (mem: 4538.184M)
[12/17 18:41:13   1218s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d': 0 access done (mem: 4538.184M)
[12/17 18:41:13   1218s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4538.184M)
[12/17 18:41:13   1218s] Following multi-corner parasitics specified:
[12/17 18:41:13   1218s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d (rcdb)
[12/17 18:41:13   1218s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d' for reading (mem: 4538.184M)
[12/17 18:41:13   1218s] Reading RCDB with compressed RC data.
[12/17 18:41:13   1218s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d specified
[12/17 18:41:13   1218s] Cell fpga_top, hinst 
[12/17 18:41:13   1218s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 18:41:13   1218s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_mu8oyX.rcdb.d': 0 access done (mem: 4538.184M)
[12/17 18:41:13   1218s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4538.184M)
[12/17 18:41:13   1218s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4538.184M)
[12/17 18:41:13   1218s] Reading RCDB with compressed RC data.
[12/17 18:41:14   1218s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4538.184M)
[12/17 18:41:14   1218s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4538.184M)
[12/17 18:41:14   1218s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4538.184M)
[12/17 18:41:14   1218s] #
[12/17 18:41:14   1218s] #Restore RCDB.
[12/17 18:41:14   1218s] #
[12/17 18:41:14   1218s] #Complete tQuantus RC extraction.
[12/17 18:41:14   1218s] #Cpu time = 00:00:30
[12/17 18:41:14   1218s] #Elapsed time = 00:00:26
[12/17 18:41:14   1218s] #Increased memory = -60.03 (MB)
[12/17 18:41:14   1218s] #Total memory = 3203.97 (MB)
[12/17 18:41:14   1218s] #Peak memory = 4217.92 (MB)
[12/17 18:41:14   1218s] #
[12/17 18:41:14   1218s] #409 inserted nodes are removed
[12/17 18:41:14   1218s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 18:41:14   1219s] ### export design design signature (68): route=542242551 fixed_route=542242551 flt_obj=0 vio=2133312829 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:14   1219s] ### import design signature (69): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:14   1219s] #Start Inst Signature in MT(0)
[12/17 18:41:14   1219s] #Start Net Signature in MT(29549193)
[12/17 18:41:14   1219s] #Calculate SNet Signature in MT (30196718)
[12/17 18:41:14   1219s] #Run time and memory report for RC extraction:
[12/17 18:41:14   1219s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 18:41:14   1219s] #Run Statistics for snet signature:
[12/17 18:41:14   1219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.99/8, scale score = 0.25.
[12/17 18:41:14   1219s] #    Increased memory =     0.02 (MB), total memory =  3173.06 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:14   1219s] #Run Statistics for Net Final Signature:
[12/17 18:41:14   1219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:41:14   1219s] #   Increased memory =     0.00 (MB), total memory =  3173.04 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:14   1219s] #Run Statistics for Net launch:
[12/17 18:41:14   1219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.66/8, scale score = 0.83.
[12/17 18:41:14   1219s] #    Increased memory =     0.09 (MB), total memory =  3173.04 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:14   1219s] #Run Statistics for Net init_dbsNet_slist:
[12/17 18:41:14   1219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:41:14   1219s] #   Increased memory =     0.00 (MB), total memory =  3172.95 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:14   1219s] #Run Statistics for net signature:
[12/17 18:41:14   1219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.78/8, scale score = 0.72.
[12/17 18:41:14   1219s] #    Increased memory =     0.09 (MB), total memory =  3173.04 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:14   1219s] #Run Statistics for inst signature:
[12/17 18:41:14   1219s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.56/8, scale score = 0.57.
[12/17 18:41:14   1219s] #    Increased memory =    -0.68 (MB), total memory =  3172.95 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:14   1219s] Effort level <high> specified for reg2reg path_group
[12/17 18:41:14   1220s] Cell fpga_top LLGs are deleted
[12/17 18:41:14   1220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:14   1220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:14   1220s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4580.5M, EPOCH TIME: 1734457274.644489
[12/17 18:41:14   1220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:14   1220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:14   1220s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4580.5M, EPOCH TIME: 1734457274.644654
[12/17 18:41:14   1220s] Max number of tech site patterns supported in site array is 256.
[12/17 18:41:14   1220s] Core basic site is 18T
[12/17 18:41:14   1220s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 18:41:14   1220s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 18:41:14   1220s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 18:41:14   1220s] SiteArray: use 2,650,112 bytes
[12/17 18:41:14   1220s] SiteArray: current memory after site array memory allocation 4580.5M
[12/17 18:41:14   1220s] SiteArray: FP blocked sites are writable
[12/17 18:41:14   1220s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4580.5M, EPOCH TIME: 1734457274.655803
[12/17 18:41:14   1220s] Process 1648 wires and vias for routing blockage analysis
[12/17 18:41:14   1220s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.003, MEM:4580.5M, EPOCH TIME: 1734457274.659287
[12/17 18:41:14   1220s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 18:41:14   1220s] Atter site array init, number of instance map data is 0.
[12/17 18:41:14   1220s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.092, REAL:0.024, MEM:4580.5M, EPOCH TIME: 1734457274.668374
[12/17 18:41:14   1220s] 
[12/17 18:41:14   1220s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:14   1220s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.096, REAL:0.027, MEM:4580.5M, EPOCH TIME: 1734457274.671824
[12/17 18:41:14   1220s] Cell fpga_top LLGs are deleted
[12/17 18:41:14   1220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:14   1220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:14   1220s] Starting delay calculation for Setup views
[12/17 18:41:14   1220s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 18:41:14   1220s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/17 18:41:14   1220s] AAE DB initialization (MEM=4592.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/17 18:41:14   1220s] #################################################################################
[12/17 18:41:14   1220s] # Design Stage: PostRoute
[12/17 18:41:14   1220s] # Design Name: fpga_top
[12/17 18:41:14   1220s] # Design Mode: 130nm
[12/17 18:41:14   1220s] # Analysis Mode: MMMC OCV 
[12/17 18:41:14   1220s] # Parasitics Mode: SPEF/RCDB 
[12/17 18:41:14   1220s] # Signoff Settings: SI Off 
[12/17 18:41:14   1220s] #################################################################################
[12/17 18:41:14   1220s] Topological Sorting (REAL = 0:00:00.0, MEM = 4592.0M, InitMEM = 4592.0M)
[12/17 18:41:14   1220s] Calculate early delays in OCV mode...
[12/17 18:41:14   1220s] Calculate late delays in OCV mode...
[12/17 18:41:14   1220s] Start delay calculation (fullDC) (8 T). (MEM=4597.05)
[12/17 18:41:14   1220s] eee: Trim Metal Layers: { }
[12/17 18:41:14   1220s] eee: RC Grid Memory allocated=37500
[12/17 18:41:14   1220s] eee: LayerId=1 widthSet size=1
[12/17 18:41:14   1220s] eee: LayerId=2 widthSet size=1
[12/17 18:41:14   1220s] eee: LayerId=3 widthSet size=1
[12/17 18:41:14   1220s] eee: LayerId=4 widthSet size=1
[12/17 18:41:14   1220s] eee: LayerId=5 widthSet size=1
[12/17 18:41:14   1220s] eee: Total RC Grid memory=37500
[12/17 18:41:14   1220s] eee: Metal Layers Info:
[12/17 18:41:14   1220s] eee: L: met1 met2 met3 met4 met5
[12/17 18:41:14   1220s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 18:41:14   1220s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 18:41:14   1220s] eee: pegSigSF=1.070000
[12/17 18:41:14   1220s] Initializing multi-corner resistance tables ...
[12/17 18:41:14   1220s] eee: l=1 avDens=0.104803 usedTrk=2880.984602 availTrk=27489.464425 sigTrk=2880.984602
[12/17 18:41:14   1220s] eee: l=2 avDens=0.095450 usedTrk=2604.820130 availTrk=27289.773118 sigTrk=2604.820130
[12/17 18:41:14   1220s] eee: l=3 avDens=0.067409 usedTrk=1212.151499 availTrk=17981.931896 sigTrk=1212.151499
[12/17 18:41:14   1220s] eee: l=4 avDens=0.048663 usedTrk=870.758290 availTrk=17893.738915 sigTrk=870.758290
[12/17 18:41:14   1220s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 18:41:14   1220s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 18:41:14   1220s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.078000 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 18:41:14   1220s] eee: NetCapCache creation started. (Current Mem: 4597.051M) 
[12/17 18:41:14   1220s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4597.051M) 
[12/17 18:41:15   1220s] Start AAE Lib Loading. (MEM=4616.78)
[12/17 18:41:15   1220s] End AAE Lib Loading. (MEM=4654.93 CPU=0:00:00.0 Real=0:00:00.0)
[12/17 18:41:15   1220s] End AAE Lib Interpolated Model. (MEM=4654.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:41:15   1220s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4655.934M)
[12/17 18:41:15   1220s] Reading RCDB with compressed RC data.
[12/17 18:41:15   1220s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4655.9M)
[12/17 18:41:15   1220s] AAE_INFO: 8 threads acquired from CTE.
[12/17 18:41:15   1223s] Total number of fetched objects 14095
[12/17 18:41:15   1223s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 18:41:15   1223s] End delay calculation. (MEM=5195.81 CPU=0:00:02.9 REAL=0:00:00.0)
[12/17 18:41:15   1223s] End delay calculation (fullDC). (MEM=5195.81 CPU=0:00:03.5 REAL=0:00:01.0)
[12/17 18:41:15   1223s] *** CDM Built up (cpu=0:00:03.5  real=0:00:01.0  mem= 5195.8M) ***
[12/17 18:41:15   1224s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:20:24 mem=5131.8M)
[12/17 18:41:18   1224s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:41:18   1225s] Reported timing to dir ./timingReports
[12/17 18:41:18   1225s] Total CPU time: 37.63 sec
[12/17 18:41:18   1225s] Total Real time: 31.0 sec
[12/17 18:41:18   1225s] Total Memory Usage: 4726.511719 Mbytes
[12/17 18:41:18   1225s] Info: pop threads available for lower-level modules during optimization.
[12/17 18:41:18   1225s] *** timeDesign #2 [finish] : cpu/real = 0:00:37.6/0:00:30.5 (1.2), totSession cpu/real = 0:20:25.2/2:33:36.5 (0.1), mem = 4726.5M
[12/17 18:41:18   1225s] 
[12/17 18:41:18   1225s] =============================================================================================
[12/17 18:41:18   1225s]  Final TAT Report : timeDesign #2                                               22.33-s094_1
[12/17 18:41:18   1225s] =============================================================================================
[12/17 18:41:18   1225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:18   1225s] ---------------------------------------------------------------------------------------------
[12/17 18:41:18   1225s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:18   1225s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:03.6 /  0:00:04.9    1.4
[12/17 18:41:18   1225s] [ DrvReport              ]      1   0:00:02.0  (   6.4 % )     0:00:02.0 /  0:00:00.3    0.1
[12/17 18:41:18   1225s] [ ExtractRC              ]      1   0:00:26.5  (  86.8 % )     0:00:26.5 /  0:00:31.8    1.2
[12/17 18:41:18   1225s] [ FullDelayCalc          ]      1   0:00:01.0  (   3.2 % )     0:00:01.0 /  0:00:03.5    3.6
[12/17 18:41:18   1225s] [ TimingUpdate           ]      1   0:00:00.3  (   1.0 % )     0:00:01.3 /  0:00:04.1    3.2
[12/17 18:41:18   1225s] [ TimingReport           ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.2
[12/17 18:41:18   1225s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[12/17 18:41:18   1225s] [ MISC                   ]          0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.9    2.1
[12/17 18:41:18   1225s] ---------------------------------------------------------------------------------------------
[12/17 18:41:18   1225s]  timeDesign #2 TOTAL                0:00:30.5  ( 100.0 % )     0:00:30.5 /  0:00:37.6    1.2
[12/17 18:41:18   1225s] ---------------------------------------------------------------------------------------------
[12/17 18:41:18   1225s] 
[12/17 18:41:22   1225s] <CMD> optDesign -postRoute
[12/17 18:41:22   1225s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3362.9M, totSessionCpu=0:20:26 **
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] Active Setup views: VIEW_SETUP 
[12/17 18:41:22   1225s] *** optDesign #2 [begin] : totSession cpu/real = 0:20:25.6/2:33:40.5 (0.1), mem = 4726.5M
[12/17 18:41:22   1225s] Info: 8 threads available for lower-level modules during optimization.
[12/17 18:41:22   1225s] GigaOpt running with 8 threads.
[12/17 18:41:22   1225s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:25.6/2:33:40.5 (0.1), mem = 4726.5M
[12/17 18:41:22   1225s] **INFO: User settings:
[12/17 18:41:22   1225s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 18:41:22   1225s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 18:41:22   1225s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 18:41:22   1225s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 18:41:22   1225s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 18:41:22   1225s] setNanoRouteMode -extract_design_signature                                                73154562
[12/17 18:41:22   1225s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 18:41:22   1225s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 18:41:22   1225s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 18:41:22   1225s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 18:41:22   1225s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 18:41:22   1225s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 18:41:22   1225s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 18:41:22   1225s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 18:41:22   1225s] setNanoRouteMode -route_with_eco                                                          false
[12/17 18:41:22   1225s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 18:41:22   1225s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 18:41:22   1225s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 18:41:22   1225s] setDesignMode -process                                                                    130
[12/17 18:41:22   1225s] setExtractRCMode -coupled                                                                 false
[12/17 18:41:22   1225s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 18:41:22   1225s] setExtractRCMode -engine                                                                  postRoute
[12/17 18:41:22   1225s] setExtractRCMode -relative_c_th                                                           1
[12/17 18:41:22   1225s] setExtractRCMode -total_c_th                                                              0
[12/17 18:41:22   1225s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 18:41:22   1225s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 18:41:22   1225s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 18:41:22   1225s] setDelayCalMode -engine                                                                   aae
[12/17 18:41:22   1225s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 18:41:22   1225s] setDelayCalMode -SIAware                                                                  false
[12/17 18:41:22   1225s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 18:41:22   1225s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 18:41:22   1225s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 18:41:22   1225s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 18:41:22   1225s] setOptMode -opt_drv_margin                                                                0
[12/17 18:41:22   1225s] setOptMode -opt_drv                                                                       true
[12/17 18:41:22   1225s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 18:41:22   1225s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 18:41:22   1225s] setOptMode -opt_setup_target_slack                                                        0
[12/17 18:41:22   1225s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 18:41:22   1225s] setPlaceMode -maxRouteLayer                                                               5
[12/17 18:41:22   1225s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 18:41:22   1225s] setPlaceMode -place_detail_check_route                                                    false
[12/17 18:41:22   1225s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 18:41:22   1225s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 18:41:22   1225s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 18:41:22   1225s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 18:41:22   1225s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 18:41:22   1225s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 18:41:22   1225s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 18:41:22   1225s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 18:41:22   1225s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 18:41:22   1225s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 18:41:22   1225s] setPlaceMode -powerDriven                                                                 false
[12/17 18:41:22   1225s] setPlaceMode -timingDriven                                                                true
[12/17 18:41:22   1225s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 18:41:22   1225s] setAnalysisMode -checkType                                                                setup
[12/17 18:41:22   1225s] setAnalysisMode -clkSrcPath                                                               true
[12/17 18:41:22   1225s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 18:41:22   1225s] setAnalysisMode -skew                                                                     true
[12/17 18:41:22   1225s] setAnalysisMode -usefulSkew                                                               true
[12/17 18:41:22   1225s] setAnalysisMode -virtualIPO                                                               false
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 18:41:22   1225s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 18:41:22   1225s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 18:41:22   1225s] Summary for sequential cells identification: 
[12/17 18:41:22   1225s]   Identified SBFF number: 8
[12/17 18:41:22   1225s]   Identified MBFF number: 0
[12/17 18:41:22   1225s]   Identified SB Latch number: 0
[12/17 18:41:22   1225s]   Identified MB Latch number: 0
[12/17 18:41:22   1225s]   Not identified SBFF number: 0
[12/17 18:41:22   1225s]   Not identified MBFF number: 0
[12/17 18:41:22   1225s]   Not identified SB Latch number: 0
[12/17 18:41:22   1225s]   Not identified MB Latch number: 0
[12/17 18:41:22   1225s]   Number of sequential cells which are not FFs: 0
[12/17 18:41:22   1225s]  Visiting view : VIEW_SETUP
[12/17 18:41:22   1225s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 18:41:22   1225s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 18:41:22   1225s]  Visiting view : VIEW_HOLD
[12/17 18:41:22   1225s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 18:41:22   1225s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 18:41:22   1225s] TLC MultiMap info (StdDelay):
[12/17 18:41:22   1225s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 18:41:22   1225s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 18:41:22   1225s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 18:41:22   1225s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 18:41:22   1225s]  Setting StdDelay to: 71.1ps
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 18:41:22   1225s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 18:41:22   1225s] OPERPROF: Starting DPlace-Init at level 1, MEM:4728.5M, EPOCH TIME: 1734457282.626585
[12/17 18:41:22   1225s] Processing tracks to init pin-track alignment.
[12/17 18:41:22   1225s] z: 2, totalTracks: 1
[12/17 18:41:22   1225s] z: 4, totalTracks: 1
[12/17 18:41:22   1225s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:41:22   1225s] Cell fpga_top LLGs are deleted
[12/17 18:41:22   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] # Building fpga_top llgBox search-tree.
[12/17 18:41:22   1225s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4728.5M, EPOCH TIME: 1734457282.631623
[12/17 18:41:22   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4728.5M, EPOCH TIME: 1734457282.631955
[12/17 18:41:22   1225s] Max number of tech site patterns supported in site array is 256.
[12/17 18:41:22   1225s] Core basic site is 18T
[12/17 18:41:22   1225s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 18:41:22   1225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 18:41:22   1225s] Fast DP-INIT is on for default
[12/17 18:41:22   1225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 18:41:22   1225s] Atter site array init, number of instance map data is 0.
[12/17 18:41:22   1225s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.025, REAL:0.019, MEM:4728.5M, EPOCH TIME: 1734457282.651297
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:22   1225s] OPERPROF:     Starting CMU at level 3, MEM:4728.5M, EPOCH TIME: 1734457282.653586
[12/17 18:41:22   1225s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.001, MEM:4728.5M, EPOCH TIME: 1734457282.654959
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 18:41:22   1225s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.034, REAL:0.025, MEM:4728.5M, EPOCH TIME: 1734457282.656209
[12/17 18:41:22   1225s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4728.5M, EPOCH TIME: 1734457282.656271
[12/17 18:41:22   1225s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4728.5M, EPOCH TIME: 1734457282.656424
[12/17 18:41:22   1225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4728.5MB).
[12/17 18:41:22   1225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.034, MEM:4728.5M, EPOCH TIME: 1734457282.660470
[12/17 18:41:22   1225s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4728.5M, EPOCH TIME: 1734457282.660528
[12/17 18:41:22   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:22   1225s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.009, MEM:4726.5M, EPOCH TIME: 1734457282.669571
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] Creating Lib Analyzer ...
[12/17 18:41:22   1225s] **Info: Nano Route Mode has illegal Min Route Layer 1/[2,5].
[12/17 18:41:22   1225s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 18:41:22   1225s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 18:41:22   1225s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 18:41:22   1225s] 
[12/17 18:41:22   1225s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 18:41:22   1226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:26 mem=4732.5M
[12/17 18:41:22   1226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:26 mem=4732.5M
[12/17 18:41:22   1226s] Creating Lib Analyzer, finished. 
[12/17 18:41:22   1226s] Effort level <high> specified for reg2reg path_group
[12/17 18:41:23   1226s] Info: IPO magic value 0x84CBBEEF.
[12/17 18:41:23   1226s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 18:41:23   1226s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 18:41:23   1226s]       Genus workers will not check out additional licenses.
[12/17 18:41:23   1226s] -lefTechFileMap {}                         # string, default=""
[12/17 18:41:31   1226s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 3374.7M, totSessionCpu=0:20:27 **
[12/17 18:41:31   1226s] Existing Dirty Nets : 0
[12/17 18:41:31   1226s] New Signature Flow (optDesignCheckOptions) ....
[12/17 18:41:31   1226s] #Taking db snapshot
[12/17 18:41:31   1227s] #Taking db snapshot ... done
[12/17 18:41:31   1227s] OPERPROF: Starting checkPlace at level 1, MEM:4702.5M, EPOCH TIME: 1734457291.182623
[12/17 18:41:31   1227s] Processing tracks to init pin-track alignment.
[12/17 18:41:31   1227s] z: 2, totalTracks: 1
[12/17 18:41:31   1227s] z: 4, totalTracks: 1
[12/17 18:41:31   1227s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:41:31   1227s] Cell fpga_top LLGs are deleted
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] # Building fpga_top llgBox search-tree.
[12/17 18:41:31   1227s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4702.5M, EPOCH TIME: 1734457291.187020
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4702.5M, EPOCH TIME: 1734457291.187361
[12/17 18:41:31   1227s] Max number of tech site patterns supported in site array is 256.
[12/17 18:41:31   1227s] Core basic site is 18T
[12/17 18:41:31   1227s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 18:41:31   1227s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 18:41:31   1227s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 18:41:31   1227s] SiteArray: use 2,650,112 bytes
[12/17 18:41:31   1227s] SiteArray: current memory after site array memory allocation 4734.5M
[12/17 18:41:31   1227s] SiteArray: FP blocked sites are writable
[12/17 18:41:31   1227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 18:41:31   1227s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4734.5M, EPOCH TIME: 1734457291.201495
[12/17 18:41:31   1227s] Process 1648 wires and vias for routing blockage analysis
[12/17 18:41:31   1227s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.009, REAL:0.005, MEM:4734.5M, EPOCH TIME: 1734457291.206803
[12/17 18:41:31   1227s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 18:41:31   1227s] Atter site array init, number of instance map data is 0.
[12/17 18:41:31   1227s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.079, REAL:0.026, MEM:4734.5M, EPOCH TIME: 1734457291.213361
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:31   1227s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.081, REAL:0.028, MEM:4734.5M, EPOCH TIME: 1734457291.215238
[12/17 18:41:31   1227s] Begin checking placement ... (start mem=4702.5M, init mem=4734.5M)
[12/17 18:41:31   1227s] Begin checking exclusive groups violation ...
[12/17 18:41:31   1227s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 18:41:31   1227s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] Running CheckPlace using 8 threads!...
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] ...checkPlace MT is done!
[12/17 18:41:31   1227s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4702.5M, EPOCH TIME: 1734457291.266751
[12/17 18:41:31   1227s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4702.5M, EPOCH TIME: 1734457291.272619
[12/17 18:41:31   1227s] *info: Placed = 12267         
[12/17 18:41:31   1227s] *info: Unplaced = 0           
[12/17 18:41:31   1227s] Placement Density:61.88%(234662/379186)
[12/17 18:41:31   1227s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 18:41:31   1227s] Cell fpga_top LLGs are deleted
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] # Resetting pin-track-align track data.
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4702.5M)
[12/17 18:41:31   1227s] OPERPROF: Finished checkPlace at level 1, CPU:0.240, REAL:0.095, MEM:4702.5M, EPOCH TIME: 1734457291.277282
[12/17 18:41:31   1227s] #optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
[12/17 18:41:31   1227s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 18:41:31   1227s] *** optDesign -postRoute ***
[12/17 18:41:31   1227s] DRC Margin: user margin 0.0; extra margin 0
[12/17 18:41:31   1227s] Setup Target Slack: user slack 0
[12/17 18:41:31   1227s] Hold Target Slack: user slack 0
[12/17 18:41:31   1227s] Cell fpga_top LLGs are deleted
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4702.5M, EPOCH TIME: 1734457291.292099
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4702.5M, EPOCH TIME: 1734457291.292405
[12/17 18:41:31   1227s] Max number of tech site patterns supported in site array is 256.
[12/17 18:41:31   1227s] Core basic site is 18T
[12/17 18:41:31   1227s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 18:41:31   1227s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 18:41:31   1227s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 18:41:31   1227s] SiteArray: use 2,650,112 bytes
[12/17 18:41:31   1227s] SiteArray: current memory after site array memory allocation 4734.5M
[12/17 18:41:31   1227s] SiteArray: FP blocked sites are writable
[12/17 18:41:31   1227s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4734.5M, EPOCH TIME: 1734457291.302202
[12/17 18:41:31   1227s] Process 1648 wires and vias for routing blockage analysis
[12/17 18:41:31   1227s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.004, MEM:4734.5M, EPOCH TIME: 1734457291.306028
[12/17 18:41:31   1227s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 18:41:31   1227s] Atter site array init, number of instance map data is 0.
[12/17 18:41:31   1227s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.067, REAL:0.020, MEM:4734.5M, EPOCH TIME: 1734457291.312304
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:31   1227s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.070, REAL:0.023, MEM:4734.5M, EPOCH TIME: 1734457291.315370
[12/17 18:41:31   1227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] TimeStamp Deleting Cell Server Begin ...
[12/17 18:41:31   1227s] Deleting Lib Analyzer.
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] TimeStamp Deleting Cell Server End ...
[12/17 18:41:31   1227s] Multi-VT timing optimization disabled based on library information.
[12/17 18:41:31   1227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 18:41:31   1227s] Summary for sequential cells identification: 
[12/17 18:41:31   1227s]   Identified SBFF number: 8
[12/17 18:41:31   1227s]   Identified MBFF number: 0
[12/17 18:41:31   1227s]   Identified SB Latch number: 0
[12/17 18:41:31   1227s]   Identified MB Latch number: 0
[12/17 18:41:31   1227s]   Not identified SBFF number: 0
[12/17 18:41:31   1227s]   Not identified MBFF number: 0
[12/17 18:41:31   1227s]   Not identified SB Latch number: 0
[12/17 18:41:31   1227s]   Not identified MB Latch number: 0
[12/17 18:41:31   1227s]   Number of sequential cells which are not FFs: 0
[12/17 18:41:31   1227s]  Visiting view : VIEW_SETUP
[12/17 18:41:31   1227s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 18:41:31   1227s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 18:41:31   1227s]  Visiting view : VIEW_HOLD
[12/17 18:41:31   1227s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 18:41:31   1227s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 18:41:31   1227s] TLC MultiMap info (StdDelay):
[12/17 18:41:31   1227s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 18:41:31   1227s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 18:41:31   1227s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 18:41:31   1227s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 18:41:31   1227s]  Setting StdDelay to: 71.1ps
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] TimeStamp Deleting Cell Server Begin ...
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] TimeStamp Deleting Cell Server End ...
[12/17 18:41:31   1227s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:08.8 (0.2), totSession cpu/real = 0:20:27.3/2:33:49.4 (0.1), mem = 4734.5M
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] =============================================================================================
[12/17 18:41:31   1227s]  Step TAT Report : InitOpt #1 / optDesign #2                                    22.33-s094_1
[12/17 18:41:31   1227s] =============================================================================================
[12/17 18:41:31   1227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:31   1227s] ---------------------------------------------------------------------------------------------
[12/17 18:41:31   1227s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:31   1227s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:41:31   1227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:31   1227s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:31   1227s] [ CheckPlace             ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    2.5
[12/17 18:41:31   1227s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 18:41:31   1227s] [ TimingUpdate           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.5    4.4
[12/17 18:41:31   1227s] [ MISC                   ]          0:00:08.4  (  95.7 % )     0:00:08.4 /  0:00:00.9    0.1
[12/17 18:41:31   1227s] ---------------------------------------------------------------------------------------------
[12/17 18:41:31   1227s]  InitOpt #1 TOTAL                   0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:01.8    0.2
[12/17 18:41:31   1227s] ---------------------------------------------------------------------------------------------
[12/17 18:41:31   1227s] 
[12/17 18:41:31   1227s] ** INFO : this run is activating 'postRoute' automaton
[12/17 18:41:31   1227s] **INFO: flowCheckPoint #1 InitialSummary
[12/17 18:41:31   1227s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4734.527M)
[12/17 18:41:31   1227s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 18:41:31   1227s] #Start Inst Signature in MT(0)
[12/17 18:41:31   1227s] #Start Net Signature in MT(29549193)
[12/17 18:41:31   1227s] #Calculate SNet Signature in MT (30196718)
[12/17 18:41:31   1227s] #Run time and memory report for RC extraction:
[12/17 18:41:31   1227s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 18:41:31   1227s] #Run Statistics for snet signature:
[12/17 18:41:31   1227s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.70/8, scale score = 0.21.
[12/17 18:41:31   1227s] #    Increased memory =    -0.03 (MB), total memory =  3361.03 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:31   1227s] #Run Statistics for Net Final Signature:
[12/17 18:41:31   1227s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:41:31   1227s] #   Increased memory =     0.00 (MB), total memory =  3361.06 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:31   1227s] #Run Statistics for Net launch:
[12/17 18:41:31   1227s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.76/8, scale score = 0.85.
[12/17 18:41:31   1227s] #    Increased memory =     0.14 (MB), total memory =  3361.06 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:31   1227s] #Run Statistics for Net init_dbsNet_slist:
[12/17 18:41:31   1227s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:41:31   1227s] #   Increased memory =     0.00 (MB), total memory =  3360.92 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:31   1227s] #Run Statistics for net signature:
[12/17 18:41:31   1227s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.87/8, scale score = 0.73.
[12/17 18:41:31   1227s] #    Increased memory =     0.14 (MB), total memory =  3361.06 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:31   1227s] #Run Statistics for inst signature:
[12/17 18:41:31   1227s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.14/8, scale score = 0.52.
[12/17 18:41:31   1227s] #    Increased memory =   -15.93 (MB), total memory =  3360.92 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:31   1227s] tQuantus: Original signature = 73154562, new signature = 73154562
[12/17 18:41:31   1227s] tQuantus: Design is clean by design signature
[12/17 18:41:31   1227s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4725.527M)
[12/17 18:41:31   1227s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4725.527M)
[12/17 18:41:31   1227s] The design is extracted. Skipping TQuantus.
[12/17 18:41:31   1227s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:27.5/2:33:49.4 (0.1), mem = 4725.5M
[12/17 18:41:31   1227s] Saving timing graph ...
[12/17 18:41:31   1227s] TG backup dir: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/opt_timing_graph_mgcjtr
[12/17 18:41:31   1227s] Disk Usage:
[12/17 18:41:31   1227s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/17 18:41:31   1227s] /dev/mapper/rl-home  29362168 27962564   1399604  96% /home
[12/17 18:41:32   1228s] Done save timing graph
[12/17 18:41:32   1228s] Disk Usage:
[12/17 18:41:32   1228s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/17 18:41:32   1228s] /dev/mapper/rl-home  29362168 27967508   1394660  96% /home
[12/17 18:41:32   1228s] OPTC: user 20.0
[12/17 18:41:33   1229s] Starting delay calculation for Hold views
[12/17 18:41:33   1229s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 18:41:33   1229s] #################################################################################
[12/17 18:41:33   1229s] # Design Stage: PostRoute
[12/17 18:41:33   1229s] # Design Name: fpga_top
[12/17 18:41:33   1229s] # Design Mode: 130nm
[12/17 18:41:33   1229s] # Analysis Mode: MMMC OCV 
[12/17 18:41:33   1229s] # Parasitics Mode: SPEF/RCDB 
[12/17 18:41:33   1229s] # Signoff Settings: SI Off 
[12/17 18:41:33   1229s] #################################################################################
[12/17 18:41:33   1229s] Topological Sorting (REAL = 0:00:00.0, MEM = 4980.5M, InitMEM = 4980.5M)
[12/17 18:41:33   1229s] Calculate late delays in OCV mode...
[12/17 18:41:33   1229s] Calculate early delays in OCV mode...
[12/17 18:41:33   1229s] Start delay calculation (fullDC) (8 T). (MEM=4980.51)
[12/17 18:41:33   1229s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 18:41:33   1229s] End AAE Lib Interpolated Model. (MEM=5000.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:41:33   1229s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5000.238M)
[12/17 18:41:33   1229s] Reading RCDB with compressed RC data.
[12/17 18:41:33   1229s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5000.2M)
[12/17 18:41:33   1229s] AAE_INFO: 8 threads acquired from CTE.
[12/17 18:41:34   1234s] Total number of fetched objects 14095
[12/17 18:41:34   1234s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 18:41:34   1234s] End delay calculation. (MEM=5120.86 CPU=0:00:04.5 REAL=0:00:01.0)
[12/17 18:41:34   1234s] End delay calculation (fullDC). (MEM=5120.86 CPU=0:00:04.7 REAL=0:00:01.0)
[12/17 18:41:34   1234s] *** CDM Built up (cpu=0:00:04.7  real=0:00:01.0  mem= 5120.9M) ***
[12/17 18:41:34   1234s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:01.0 totSessionCpu=0:20:35 mem=5120.9M)
[12/17 18:41:34   1234s] 
[12/17 18:41:34   1234s] Active hold views:
[12/17 18:41:34   1234s]  VIEW_HOLD
[12/17 18:41:34   1234s]   Dominating endpoints: 0
[12/17 18:41:34   1234s]   Dominating TNS: -0.000
[12/17 18:41:34   1234s] 
[12/17 18:41:34   1234s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.5 real=0:00:03.0 totSessionCpu=0:20:35 mem=5152.9M ***
[12/17 18:41:34   1235s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 18:41:34   1235s] Restoring timing graph ...
[12/17 18:41:36   1237s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/17 18:41:36   1237s] Done restore timing graph
[12/17 18:41:36   1237s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5152.9M, EPOCH TIME: 1734457296.709384
[12/17 18:41:36   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:36   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:36   1237s] 
[12/17 18:41:36   1237s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:36   1237s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5152.9M, EPOCH TIME: 1734457296.714274
[12/17 18:41:36   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:36   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:36   1237s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:41:36   1237s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:10.2/0:00:05.4 (1.9), totSession cpu/real = 0:20:37.6/2:33:54.9 (0.1), mem = 5152.9M
[12/17 18:41:36   1237s] 
[12/17 18:41:36   1237s] =============================================================================================
[12/17 18:41:36   1237s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              22.33-s094_1
[12/17 18:41:36   1237s] =============================================================================================
[12/17 18:41:36   1237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:36   1237s] ---------------------------------------------------------------------------------------------
[12/17 18:41:36   1237s] [ ViewPruning            ]     10   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:41:36   1237s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.9
[12/17 18:41:36   1237s] [ DrvReport              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    1.9
[12/17 18:41:36   1237s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 18:41:36   1237s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.2
[12/17 18:41:36   1237s] [ FullDelayCalc          ]      2   0:00:00.7  (  13.5 % )     0:00:00.7 /  0:00:04.7    6.4
[12/17 18:41:36   1237s] [ TimingUpdate           ]      6   0:00:00.1  (   2.5 % )     0:00:00.9 /  0:00:05.0    5.8
[12/17 18:41:36   1237s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[12/17 18:41:36   1237s] [ SaveTimingGraph        ]      1   0:00:01.5  (  27.0 % )     0:00:01.5 /  0:00:01.5    1.0
[12/17 18:41:36   1237s] [ RestoreTimingGraph     ]      1   0:00:01.1  (  19.9 % )     0:00:01.1 /  0:00:01.2    1.1
[12/17 18:41:36   1237s] [ MISC                   ]          0:00:01.7  (  30.4 % )     0:00:01.7 /  0:00:02.0    1.2
[12/17 18:41:36   1237s] ---------------------------------------------------------------------------------------------
[12/17 18:41:36   1237s]  BuildHoldData #1 TOTAL             0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:10.2    1.9
[12/17 18:41:36   1237s] ---------------------------------------------------------------------------------------------
[12/17 18:41:36   1237s] 
[12/17 18:41:36   1237s] **optDesign ... cpu = 0:00:12, real = 0:00:14, mem = 3340.8M, totSessionCpu=0:20:38 **
[12/17 18:41:36   1237s] OPTC: m4 20.0 50.0
[12/17 18:41:36   1237s] OPTC: view 50.0
[12/17 18:41:36   1237s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 18:41:37   1238s] Info: Done creating the CCOpt slew target map.
[12/17 18:41:37   1238s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/17 18:41:37   1238s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:38.3/2:33:55.1 (0.1), mem = 4610.9M
[12/17 18:41:37   1238s] Running CCOpt-PRO on entire clock network
[12/17 18:41:37   1238s] Net route status summary:
[12/17 18:41:37   1238s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:41:37   1238s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:41:37   1238s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 18:41:37   1238s] Clock tree cells fixed by user: 0 out of 0
[12/17 18:41:37   1238s] PRO...
[12/17 18:41:37   1238s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 18:41:37   1238s] Initializing clock structures...
[12/17 18:41:37   1238s]   Creating own balancer
[12/17 18:41:37   1238s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 18:41:37   1238s]   Removing CTS place status from clock tree and sinks.
[12/17 18:41:37   1238s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 18:41:37   1238s]   Initializing legalizer
[12/17 18:41:37   1238s]   Using cell based legalization.
[12/17 18:41:37   1238s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 18:41:37   1238s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 18:41:37   1238s] OPERPROF: Starting DPlace-Init at level 1, MEM:4610.9M, EPOCH TIME: 1734457297.101077
[12/17 18:41:37   1238s] Processing tracks to init pin-track alignment.
[12/17 18:41:37   1238s] z: 2, totalTracks: 1
[12/17 18:41:37   1238s] z: 4, totalTracks: 1
[12/17 18:41:37   1238s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:41:37   1238s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4610.9M, EPOCH TIME: 1734457297.105493
[12/17 18:41:37   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:37   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 18:41:37   1238s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.007, MEM:4610.9M, EPOCH TIME: 1734457297.112782
[12/17 18:41:37   1238s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4610.9M, EPOCH TIME: 1734457297.112836
[12/17 18:41:37   1238s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4610.9M, EPOCH TIME: 1734457297.113108
[12/17 18:41:37   1238s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4610.9MB).
[12/17 18:41:37   1238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.013, MEM:4610.9M, EPOCH TIME: 1734457297.114157
[12/17 18:41:37   1238s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:41:37   1238s] Set min layer with nano route mode ( 1 )
[12/17 18:41:37   1238s] Set max layer with nano route mode ( 5 )
[12/17 18:41:37   1238s] (I)      Load db... (mem=4400.0M)
[12/17 18:41:37   1238s] (I)      Read data from FE... (mem=4400.0M)
[12/17 18:41:37   1238s] (I)      Number of ignored instance 0
[12/17 18:41:37   1238s] (I)      Number of inbound cells 0
[12/17 18:41:37   1238s] (I)      Number of opened ILM blockages 0
[12/17 18:41:37   1238s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 18:41:37   1238s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 18:41:37   1238s] (I)      cell height: 6660, count: 12267
[12/17 18:41:37   1238s] (I)      Read rows... (mem=4407.6M)
[12/17 18:41:37   1238s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 18:41:37   1238s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 18:41:37   1238s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 18:41:37   1238s] (I)      Done Read rows (cpu=0.000s, mem=4407.6M)
[12/17 18:41:37   1238s] (I)      Done Read data from FE (cpu=0.011s, mem=4407.6M)
[12/17 18:41:37   1238s] (I)      Done Load db (cpu=0.012s, mem=4407.6M)
[12/17 18:41:37   1238s] (I)      Constructing placeable region... (mem=4407.6M)
[12/17 18:41:37   1238s] (I)      Constructing bin map
[12/17 18:41:37   1238s] (I)      Initialize bin information with width=66600 height=66600
[12/17 18:41:37   1238s] (I)      Done constructing bin map
[12/17 18:41:37   1238s] (I)      Compute region effective width... (mem=4407.6M)
[12/17 18:41:37   1238s] (I)      Done Compute region effective width (cpu=0.000s, mem=4407.6M)
[12/17 18:41:37   1238s] (I)      Done Constructing placeable region (cpu=0.002s, mem=4407.6M)
[12/17 18:41:37   1238s]   Legalizer reserving space for clock trees
[12/17 18:41:37   1238s]   Reconstructing clock tree datastructures, skew aware...
[12/17 18:41:37   1238s]     Validating CTS configuration...
[12/17 18:41:37   1238s]     Checking module port directions...
[12/17 18:41:37   1238s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]     Non-default CCOpt properties:
[12/17 18:41:37   1238s]       Public non-default CCOpt properties:
[12/17 18:41:37   1238s]         adjacent_rows_legal: true (default: false)
[12/17 18:41:37   1238s]         buffer_cells is set for at least one object
[12/17 18:41:37   1238s]         cell_density is set for at least one object
[12/17 18:41:37   1238s]         cell_halo_rows: 0 (default: 1)
[12/17 18:41:37   1238s]         cell_halo_sites: 0 (default: 4)
[12/17 18:41:37   1238s]         route_type is set for at least one object
[12/17 18:41:37   1238s]         target_insertion_delay is set for at least one object
[12/17 18:41:37   1238s]         target_skew is set for at least one object
[12/17 18:41:37   1238s]       Private non-default CCOpt properties:
[12/17 18:41:37   1238s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 18:41:37   1238s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 18:41:37   1238s]         force_design_routing_status: 1 (default: auto)
[12/17 18:41:37   1238s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 18:41:37   1238s]     Route type trimming info:
[12/17 18:41:37   1238s]       No route type modifications were made.
[12/17 18:41:37   1238s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 18:41:37   1238s] End AAE Lib Interpolated Model. (MEM=4613.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:41:37   1238s]     Accumulated time to calculate placeable region: 0.000751
[12/17 18:41:37   1238s]     Accumulated time to calculate placeable region: 0.00092
[12/17 18:41:37   1238s]     Accumulated time to calculate placeable region: 0.000931
[12/17 18:41:37   1238s]     Accumulated time to calculate placeable region: 0.000944
[12/17 18:41:37   1238s]     Accumulated time to calculate placeable region: 0.000955
[12/17 18:41:37   1238s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 18:41:37   1238s]     Original list had 5 cells:
[12/17 18:41:37   1238s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 18:41:37   1238s]     Library trimming was not able to trim any cells:
[12/17 18:41:37   1238s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 18:41:37   1238s]     Accumulated time to calculate placeable region: 0.00103
[12/17 18:41:37   1238s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 18:41:37   1238s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 18:41:37   1238s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 18:41:37   1238s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 18:41:37   1238s]     Non-default CCOpt properties:
[12/17 18:41:37   1238s]       Public non-default CCOpt properties:
[12/17 18:41:37   1238s]         cell_density: 1 (default: 0.75)
[12/17 18:41:37   1238s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 18:41:37   1238s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 18:41:37   1238s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 18:41:37   1238s]       No private non-default CCOpt properties
[12/17 18:41:37   1238s]     For power domain auto-default:
[12/17 18:41:37   1238s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 18:41:37   1238s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 18:41:37   1238s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 18:41:37   1238s]     Top Routing info:
[12/17 18:41:37   1238s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:41:37   1238s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 18:41:37   1238s]     Trunk Routing info:
[12/17 18:41:37   1238s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:41:37   1238s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:41:37   1238s]     Leaf Routing info:
[12/17 18:41:37   1238s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:41:37   1238s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:41:37   1238s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 18:41:37   1238s]       Slew time target (leaf):    0.171ns
[12/17 18:41:37   1238s]       Slew time target (trunk):   0.171ns
[12/17 18:41:37   1238s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 18:41:37   1238s]       Buffer unit delay: 0.221ns
[12/17 18:41:37   1238s]       Buffer max distance: 655.802um
[12/17 18:41:37   1238s]     Fastest wire driving cells and distances:
[12/17 18:41:37   1238s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 18:41:37   1238s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Logic Sizing Table:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     ----------------------------------------------------------
[12/17 18:41:37   1238s]     Cell    Instance count    Source    Eligible library cells
[12/17 18:41:37   1238s]     ----------------------------------------------------------
[12/17 18:41:37   1238s]       (empty table)
[12/17 18:41:37   1238s]     ----------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 18:41:37   1238s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 18:41:37   1238s]       Sources:                     pin clk[0]
[12/17 18:41:37   1238s]       Total number of sinks:       20
[12/17 18:41:37   1238s]       Delay constrained sinks:     20
[12/17 18:41:37   1238s]       Constrains:                  default
[12/17 18:41:37   1238s]       Non-leaf sinks:              0
[12/17 18:41:37   1238s]       Ignore pins:                 0
[12/17 18:41:37   1238s]      Timing corner MAX_DELAY:setup.late:
[12/17 18:41:37   1238s]       Skew target:                 0.221ns
[12/17 18:41:37   1238s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 18:41:37   1238s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 18:41:37   1238s]       Sources:                     pin prog_clk[0]
[12/17 18:41:37   1238s]       Total number of sinks:       1458
[12/17 18:41:37   1238s]       Delay constrained sinks:     1458
[12/17 18:41:37   1238s]       Constrains:                  default
[12/17 18:41:37   1238s]       Non-leaf sinks:              0
[12/17 18:41:37   1238s]       Ignore pins:                 0
[12/17 18:41:37   1238s]      Timing corner MAX_DELAY:setup.late:
[12/17 18:41:37   1238s]       Skew target:                 0.221ns
[12/17 18:41:37   1238s]     Primary reporting skew groups are:
[12/17 18:41:37   1238s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Constraint summary
[12/17 18:41:37   1238s]     ==================
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Transition constraints are active in the following delay corners:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     MAX_DELAY:setup.late
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Cap constraints are active in the following delay corners:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     MAX_DELAY:setup.late
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Transition constraint summary:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 18:41:37   1238s]                   -                      0.171         1482      auto computed    all
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Capacitance constraint summary:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     ------------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 18:41:37   1238s]     ------------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 18:41:37   1238s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 18:41:37   1238s]     ------------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 18:41:37   1238s]     CTS services accumulated run-time stats initial state:
[12/17 18:41:37   1238s]       delay calculator: calls=3067, total_wall_time=0.075s, mean_wall_time=0.024ms
[12/17 18:41:37   1238s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:41:37   1238s]       steiner router: calls=3060, total_wall_time=0.022s, mean_wall_time=0.007ms
[12/17 18:41:37   1238s]     Clock DAG stats initial state:
[12/17 18:41:37   1238s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:41:37   1238s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:41:37   1238s]       misc counts      : r=2, pp=0, mci=0
[12/17 18:41:37   1238s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:41:37   1238s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:41:37   1238s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Layer information for route type default_route_type_leaf:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 18:41:37   1238s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     met1     N            H          81.281        0.153        12.429
[12/17 18:41:37   1238s]     met2     N            V           1.218        0.193         0.235
[12/17 18:41:37   1238s]     met3     Y            H           0.471        0.222         0.104
[12/17 18:41:37   1238s]     met4     Y            V           0.168        0.273         0.046
[12/17 18:41:37   1238s]     met5     N            H           0.029        0.265         0.008
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:41:37   1238s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Layer information for route type default_route_type_nonleaf:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 18:41:37   1238s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     met1     N            H          81.281        0.193        15.676
[12/17 18:41:37   1238s]     met2     N            V           1.218        0.252         0.307
[12/17 18:41:37   1238s]     met3     Y            H           0.471        0.241         0.113
[12/17 18:41:37   1238s]     met4     Y            V           0.168        0.336         0.056
[12/17 18:41:37   1238s]     met5     N            H           0.029        0.277         0.008
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:41:37   1238s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Layer information for route type default_route_type_nonleaf:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 18:41:37   1238s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     met1     N            H          81.281        0.153        12.429
[12/17 18:41:37   1238s]     met2     N            V           1.218        0.193         0.235
[12/17 18:41:37   1238s]     met3     Y            H           0.471        0.222         0.104
[12/17 18:41:37   1238s]     met4     Y            V           0.168        0.273         0.046
[12/17 18:41:37   1238s]     met5     N            H           0.029        0.265         0.008
[12/17 18:41:37   1238s]     --------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Via selection for estimated routes (rule default):
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     ----------------------------------------------------------------
[12/17 18:41:37   1238s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 18:41:37   1238s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 18:41:37   1238s]     ----------------------------------------------------------------
[12/17 18:41:37   1238s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 18:41:37   1238s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 18:41:37   1238s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 18:41:37   1238s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 18:41:37   1238s]     ----------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 18:41:37   1238s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 18:41:37   1238s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Ideal and dont_touch net fanout counts:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     -----------------------------------------------------------
[12/17 18:41:37   1238s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 18:41:37   1238s]     -----------------------------------------------------------
[12/17 18:41:37   1238s]           1            10                      0
[12/17 18:41:37   1238s]          11           100                      1
[12/17 18:41:37   1238s]         101          1000                      0
[12/17 18:41:37   1238s]        1001         10000                      1
[12/17 18:41:37   1238s]       10001           +                        0
[12/17 18:41:37   1238s]     -----------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Top ideal and dont_touch nets by fanout:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     ------------------------
[12/17 18:41:37   1238s]     Net name       Fanout ()
[12/17 18:41:37   1238s]     ------------------------
[12/17 18:41:37   1238s]     prog_clk[0]      1458
[12/17 18:41:37   1238s]     clk[0]             20
[12/17 18:41:37   1238s]     ------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     No dont_touch hnets found in the clock tree
[12/17 18:41:37   1238s]     No dont_touch hpins found in the clock network.
[12/17 18:41:37   1238s]     Checking for illegal sizes of clock logic instances...
[12/17 18:41:37   1238s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Filtering reasons for cell type: inverter
[12/17 18:41:37   1238s]     =========================================
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     Clock trees    Power domain    Reason                         Library cells
[12/17 18:41:37   1238s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 18:41:37   1238s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 18:41:37   1238s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 18:41:37   1238s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 18:41:37   1238s]     CCOpt configuration status: all checks passed.
[12/17 18:41:37   1238s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 18:41:37   1238s] Initializing clock structures done.
[12/17 18:41:37   1238s] PRO...
[12/17 18:41:37   1238s]   PRO active optimizations:
[12/17 18:41:37   1238s]    - DRV fixing with sizing
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Detected clock skew data from CTS
[12/17 18:41:37   1238s]   ProEngine running partially connected to DB
[12/17 18:41:37   1238s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 18:41:37   1238s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 18:41:37   1238s]   CTS services accumulated run-time stats PRO initial state:
[12/17 18:41:37   1238s]     delay calculator: calls=3069, total_wall_time=0.075s, mean_wall_time=0.024ms
[12/17 18:41:37   1238s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:41:37   1238s]     steiner router: calls=3060, total_wall_time=0.022s, mean_wall_time=0.007ms
[12/17 18:41:37   1238s]   Clock DAG stats PRO initial state:
[12/17 18:41:37   1238s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:41:37   1238s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:41:37   1238s]     misc counts      : r=2, pp=0, mci=0
[12/17 18:41:37   1238s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:41:37   1238s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 18:41:37   1238s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 18:41:37   1238s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 18:41:37   1238s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]   Clock DAG net violations PRO initial state:
[12/17 18:41:37   1238s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 18:41:37   1238s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 18:41:37   1238s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 18:41:37   1238s]   Primary reporting skew groups PRO initial state:
[12/17 18:41:37   1238s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:41:37   1238s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:41:37   1238s]   Skew group summary PRO initial state:
[12/17 18:41:37   1238s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:41:37   1238s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.222], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:41:37   1238s]   Recomputing CTS skew targets...
[12/17 18:41:37   1238s]   Resolving skew group constraints...
[12/17 18:41:37   1238s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 18:41:37   1238s]   Resolving skew group constraints done.
[12/17 18:41:37   1238s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]   PRO Fixing DRVs...
[12/17 18:41:37   1238s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 18:41:37   1238s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]       delay calculator: calls=3069, total_wall_time=0.075s, mean_wall_time=0.024ms
[12/17 18:41:37   1238s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:41:37   1238s]       steiner router: calls=3060, total_wall_time=0.022s, mean_wall_time=0.007ms
[12/17 18:41:37   1238s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 18:41:37   1238s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Statistics: Fix DRVs (cell sizing):
[12/17 18:41:37   1238s]     ===================================
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Cell changes by Net Type:
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     top                0            0           0            0                    0                0
[12/17 18:41:37   1238s]     trunk              0            0           0            0                    0                0
[12/17 18:41:37   1238s]     leaf               0            0           0            0                    0                0
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     Total              0            0           0            0                    0                0
[12/17 18:41:37   1238s]     -------------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 18:41:37   1238s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 18:41:37   1238s]     
[12/17 18:41:37   1238s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 18:41:37   1238s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]       delay calculator: calls=3069, total_wall_time=0.075s, mean_wall_time=0.024ms
[12/17 18:41:37   1238s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:41:37   1238s]       steiner router: calls=3060, total_wall_time=0.022s, mean_wall_time=0.007ms
[12/17 18:41:37   1238s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:41:37   1238s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:41:37   1238s]       misc counts      : r=2, pp=0, mci=0
[12/17 18:41:37   1238s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:41:37   1238s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 18:41:37   1238s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 18:41:37   1238s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 18:41:37   1238s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 18:41:37   1238s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 18:41:37   1238s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:41:37   1238s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:41:37   1238s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 18:41:37   1238s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 18:41:37   1238s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 18:41:37   1238s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 18:41:37   1238s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Slew Diagnostics: After DRV fixing
[12/17 18:41:37   1238s]   ==================================
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Global Causes:
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   -------------------------------------
[12/17 18:41:37   1238s]   Cause
[12/17 18:41:37   1238s]   -------------------------------------
[12/17 18:41:37   1238s]   DRV fixing with buffering is disabled
[12/17 18:41:37   1238s]   -------------------------------------
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Top 5 overslews:
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   ---------------------------------
[12/17 18:41:37   1238s]   Overslew    Causes    Driving Pin
[12/17 18:41:37   1238s]   ---------------------------------
[12/17 18:41:37   1238s]     (empty table)
[12/17 18:41:37   1238s]   ---------------------------------
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   -------------------
[12/17 18:41:37   1238s]   Cause    Occurences
[12/17 18:41:37   1238s]   -------------------
[12/17 18:41:37   1238s]     (empty table)
[12/17 18:41:37   1238s]   -------------------
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   -------------------
[12/17 18:41:37   1238s]   Cause    Occurences
[12/17 18:41:37   1238s]   -------------------
[12/17 18:41:37   1238s]     (empty table)
[12/17 18:41:37   1238s]   -------------------
[12/17 18:41:37   1238s]   
[12/17 18:41:37   1238s]   Reconnecting optimized routes...
[12/17 18:41:37   1238s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]   Set dirty flag on 0 instances, 0 nets
[12/17 18:41:37   1238s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 18:41:37   1238s] End AAE Lib Interpolated Model. (MEM=6523.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:41:37   1238s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 18:41:37   1238s]   CTS services accumulated run-time stats PRO final:
[12/17 18:41:37   1238s]     delay calculator: calls=3071, total_wall_time=0.075s, mean_wall_time=0.024ms
[12/17 18:41:37   1238s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:41:37   1238s]     steiner router: calls=3060, total_wall_time=0.022s, mean_wall_time=0.007ms
[12/17 18:41:37   1238s]   Clock DAG stats PRO final:
[12/17 18:41:37   1238s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:41:37   1238s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:41:37   1238s]     misc counts      : r=2, pp=0, mci=0
[12/17 18:41:37   1238s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:41:37   1238s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 18:41:37   1238s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 18:41:37   1238s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 18:41:37   1238s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:41:37   1238s]   Clock DAG net violations PRO final:
[12/17 18:41:37   1238s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 18:41:37   1238s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 18:41:37   1238s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 18:41:37   1238s]   Primary reporting skew groups PRO final:
[12/17 18:41:37   1238s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:41:37   1238s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:41:37   1238s]   Skew group summary PRO final:
[12/17 18:41:37   1238s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:41:37   1238s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:41:37   1238s] PRO done.
[12/17 18:41:37   1238s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 18:41:37   1238s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 18:41:37   1238s] Net route status summary:
[12/17 18:41:37   1238s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:41:37   1238s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:41:37   1238s] Updating delays...
[12/17 18:41:37   1238s] Updating delays done.
[12/17 18:41:37   1238s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 18:41:37   1238s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 18:41:37   1238s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6801.6M, EPOCH TIME: 1734457297.561335
[12/17 18:41:37   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 18:41:37   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:37   1238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:37   1238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:37   1238s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.040, REAL:0.011, MEM:6439.6M, EPOCH TIME: 1734457297.572795
[12/17 18:41:37   1238s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:41:37   1238s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 18:41:37   1238s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:20:38.8/2:33:55.6 (0.1), mem = 6439.6M
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s] =============================================================================================
[12/17 18:41:37   1238s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   22.33-s094_1
[12/17 18:41:37   1238s] =============================================================================================
[12/17 18:41:37   1238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:37   1238s] ---------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s] [ OptimizationStep       ]      1   0:00:00.5  (  97.4 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 18:41:37   1238s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:37   1238s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 18:41:37   1238s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:37   1238s] ---------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 18:41:37   1238s] ---------------------------------------------------------------------------------------------
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 18:41:37   1238s] **INFO: Start fixing DRV (Mem = 4868.64M) ...
[12/17 18:41:37   1238s] Begin: GigaOpt DRV Optimization
[12/17 18:41:37   1238s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 18:41:37   1238s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:38.9/2:33:55.6 (0.1), mem = 4868.6M
[12/17 18:41:37   1238s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 18:41:37   1238s] Info: 39 io nets excluded
[12/17 18:41:37   1238s] Info: 2 clock nets excluded from IPO operation.
[12/17 18:41:37   1238s] End AAE Lib Interpolated Model. (MEM=4868.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:41:37   1238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.24
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 18:41:37   1238s] Summary for sequential cells identification: 
[12/17 18:41:37   1238s]   Identified SBFF number: 8
[12/17 18:41:37   1238s]   Identified MBFF number: 0
[12/17 18:41:37   1238s]   Identified SB Latch number: 0
[12/17 18:41:37   1238s]   Identified MB Latch number: 0
[12/17 18:41:37   1238s]   Not identified SBFF number: 0
[12/17 18:41:37   1238s]   Not identified MBFF number: 0
[12/17 18:41:37   1238s]   Not identified SB Latch number: 0
[12/17 18:41:37   1238s]   Not identified MB Latch number: 0
[12/17 18:41:37   1238s]   Number of sequential cells which are not FFs: 0
[12/17 18:41:37   1238s]  Visiting view : VIEW_SETUP
[12/17 18:41:37   1238s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 18:41:37   1238s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 18:41:37   1238s]  Visiting view : VIEW_HOLD
[12/17 18:41:37   1238s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 18:41:37   1238s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 18:41:37   1238s] TLC MultiMap info (StdDelay):
[12/17 18:41:37   1238s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 18:41:37   1238s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 18:41:37   1238s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 18:41:37   1238s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 18:41:37   1238s]  Setting StdDelay to: 71.1ps
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s] Creating Lib Analyzer ...
[12/17 18:41:37   1238s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 18:41:37   1238s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 18:41:37   1238s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 18:41:37   1238s] 
[12/17 18:41:37   1238s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 18:41:37   1239s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:39 mem=4874.7M
[12/17 18:41:37   1239s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:39 mem=4874.7M
[12/17 18:41:37   1239s] Creating Lib Analyzer, finished. 
[12/17 18:41:37   1239s] #optDebug: Start CG creation (mem=4874.7M)
[12/17 18:41:37   1239s]  ...initializing CG ToF 4343.1650um
[12/17 18:41:37   1239s] (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgPrt (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgEgp (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgPbk (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgNrb(cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgObs (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgCon (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s]  ...processing cgPdm (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:37   1239s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4959.0M)
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s] Active Setup views: VIEW_SETUP 
[12/17 18:41:38   1239s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4959.0M, EPOCH TIME: 1734457298.036898
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:38   1239s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4959.0M, EPOCH TIME: 1734457298.042242
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 18:41:38   1239s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 18:41:38   1239s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 18:41:38   1239s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:39 mem=4959.0M
[12/17 18:41:38   1239s] OPERPROF: Starting DPlace-Init at level 1, MEM:4959.0M, EPOCH TIME: 1734457298.046312
[12/17 18:41:38   1239s] Processing tracks to init pin-track alignment.
[12/17 18:41:38   1239s] z: 2, totalTracks: 1
[12/17 18:41:38   1239s] z: 4, totalTracks: 1
[12/17 18:41:38   1239s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:41:38   1239s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4959.0M, EPOCH TIME: 1734457298.050554
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 18:41:38   1239s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:4959.0M, EPOCH TIME: 1734457298.055302
[12/17 18:41:38   1239s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4959.0M, EPOCH TIME: 1734457298.055349
[12/17 18:41:38   1239s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4959.0M, EPOCH TIME: 1734457298.055510
[12/17 18:41:38   1239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4959.0MB).
[12/17 18:41:38   1239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:4959.0M, EPOCH TIME: 1734457298.056608
[12/17 18:41:38   1239s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 18:41:38   1239s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 18:41:38   1239s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:39 mem=4735.0M
[12/17 18:41:38   1239s] ### Creating RouteCongInterface, started
[12/17 18:41:38   1239s] {MMLU 0 1 13900}
[12/17 18:41:38   1239s] ### Creating LA Mngr. totSessionCpu=0:20:39 mem=4735.0M
[12/17 18:41:38   1239s] ### Creating LA Mngr, finished. totSessionCpu=0:20:39 mem=4735.0M
[12/17 18:41:38   1239s] ### Creating RouteCongInterface, finished
[12/17 18:41:38   1239s] AoF 9812.4550um
[12/17 18:41:38   1239s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 18:41:38   1239s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 18:41:38   1239s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 18:41:38   1239s] [GPS-DRV] costLowerBound: 0.1
[12/17 18:41:38   1239s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 18:41:38   1239s] [GPS-DRV] maxIter       : 10
[12/17 18:41:38   1239s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 18:41:38   1239s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 18:41:38   1239s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 18:41:38   1239s] [GPS-DRV] maxDensity (design): 0.95
[12/17 18:41:38   1239s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 18:41:38   1239s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 18:41:38   1239s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 18:41:38   1239s] [GPS-DRV] MaintainWNS: 1
[12/17 18:41:38   1239s] [GPS-DRV] All active and enabled setup views
[12/17 18:41:38   1239s] [GPS-DRV]     VIEW_SETUP
[12/17 18:41:38   1239s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 18:41:38   1239s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 18:41:38   1239s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 18:41:38   1239s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 18:41:38   1239s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5095.7M, EPOCH TIME: 1734457298.274292
[12/17 18:41:38   1239s] Found 0 hard placement blockage before merging.
[12/17 18:41:38   1239s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5095.7M, EPOCH TIME: 1734457298.274446
[12/17 18:41:38   1239s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 18:41:38   1239s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 18:41:38   1239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:41:38   1239s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 18:41:38   1239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:41:38   1239s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 18:41:38   1239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:41:38   1239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 18:41:38   1239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 18:41:38   1239s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 18:41:38   1239s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5095.7M|
[12/17 18:41:38   1239s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:41:38   1239s] Bottom Preferred Layer:
[12/17 18:41:38   1239s] +-------------+------------+----------+
[12/17 18:41:38   1239s] |    Layer    |    CLK     |   Rule   |
[12/17 18:41:38   1239s] +-------------+------------+----------+
[12/17 18:41:38   1239s] | met3 (z=3)  |          1 | default  |
[12/17 18:41:38   1239s] +-------------+------------+----------+
[12/17 18:41:38   1239s] Via Pillar Rule:
[12/17 18:41:38   1239s]     None
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5095.7M) ***
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s] Deleting 0 temporary hard placement blockage(s).
[12/17 18:41:38   1239s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 417382, Stn-len 0
[12/17 18:41:38   1239s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 18:41:38   1239s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4967.7M, EPOCH TIME: 1734457298.414615
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.011, MEM:4689.7M, EPOCH TIME: 1734457298.425286
[12/17 18:41:38   1239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.24
[12/17 18:41:38   1239s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:00.8 (1.2), totSession cpu/real = 0:20:39.9/2:33:56.4 (0.1), mem = 4689.7M
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s] =============================================================================================
[12/17 18:41:38   1239s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     22.33-s094_1
[12/17 18:41:38   1239s] =============================================================================================
[12/17 18:41:38   1239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:38   1239s] ---------------------------------------------------------------------------------------------
[12/17 18:41:38   1239s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 18:41:38   1239s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:38   1239s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  16.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:41:38   1239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:38   1239s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    2.3
[12/17 18:41:38   1239s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 18:41:38   1239s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 18:41:38   1239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:38   1239s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    4.0
[12/17 18:41:38   1239s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    5.5
[12/17 18:41:38   1239s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:38   1239s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 18:41:38   1239s] [ MISC                   ]          0:00:00.5  (  60.9 % )     0:00:00.5 /  0:00:00.5    1.1
[12/17 18:41:38   1239s] ---------------------------------------------------------------------------------------------
[12/17 18:41:38   1239s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.2
[12/17 18:41:38   1239s] ---------------------------------------------------------------------------------------------
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s] drv optimizer changes nothing and skips refinePlace
[12/17 18:41:38   1239s] End: GigaOpt DRV Optimization
[12/17 18:41:38   1239s] *info:
[12/17 18:41:38   1239s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4689.66M).
[12/17 18:41:38   1239s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4689.7M, EPOCH TIME: 1734457298.431760
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] 
[12/17 18:41:38   1239s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:38   1239s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4689.7M, EPOCH TIME: 1734457298.436745
[12/17 18:41:38   1239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1240s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4689.7M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:41:38   1240s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 3381.3M, totSessionCpu=0:20:40 **
[12/17 18:41:38   1240s]   DRV Snapshot: (REF)
[12/17 18:41:38   1240s]          Tran DRV: 0 (0)
[12/17 18:41:38   1240s]           Cap DRV: 0 (0)
[12/17 18:41:38   1240s]        Fanout DRV: 0 (0)
[12/17 18:41:38   1240s]            Glitch: 0 (0)
[12/17 18:41:38   1240s] *** Timing Is met
[12/17 18:41:38   1240s] *** Check timing (0:00:00.0)
[12/17 18:41:38   1240s] *** Setup timing is met (target slack 0ns)
[12/17 18:41:38   1240s]   Timing Snapshot: (REF)
[12/17 18:41:38   1240s]      Weighted WNS: 0.000
[12/17 18:41:38   1240s]       All  PG WNS: 0.000
[12/17 18:41:38   1240s]       High PG WNS: 0.000
[12/17 18:41:38   1240s]       All  PG TNS: 0.000
[12/17 18:41:38   1240s]       High PG TNS: 0.000
[12/17 18:41:38   1240s]       Low  PG TNS: 0.000
[12/17 18:41:38   1240s]    Category Slack: { [L, 1.097] }
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/17 18:41:38   1240s] Running postRoute recovery in preEcoRoute mode
[12/17 18:41:38   1240s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 3383.3M, totSessionCpu=0:20:40 **
[12/17 18:41:38   1240s]   DRV Snapshot: (TGT)
[12/17 18:41:38   1240s]          Tran DRV: 0 (0)
[12/17 18:41:38   1240s]           Cap DRV: 0 (0)
[12/17 18:41:38   1240s]        Fanout DRV: 0 (0)
[12/17 18:41:38   1240s]            Glitch: 0 (0)
[12/17 18:41:38   1240s] Checking DRV degradation...
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s] Recovery Manager:
[12/17 18:41:38   1240s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:41:38   1240s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:41:38   1240s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:41:38   1240s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 18:41:38   1240s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4690.04M, totSessionCpu=0:20:40).
[12/17 18:41:38   1240s] **optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 3383.3M, totSessionCpu=0:20:40 **
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s]   DRV Snapshot: (REF)
[12/17 18:41:38   1240s]          Tran DRV: 0 (0)
[12/17 18:41:38   1240s]           Cap DRV: 0 (0)
[12/17 18:41:38   1240s]        Fanout DRV: 0 (0)
[12/17 18:41:38   1240s]            Glitch: 0 (0)
[12/17 18:41:38   1240s] Skipping pre eco harden opt
[12/17 18:41:38   1240s] Running refinePlace -preserveRouting true -hardFence false
[12/17 18:41:38   1240s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4951.7M, EPOCH TIME: 1734457298.788234
[12/17 18:41:38   1240s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4951.7M, EPOCH TIME: 1734457298.788287
[12/17 18:41:38   1240s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4951.7M, EPOCH TIME: 1734457298.788336
[12/17 18:41:38   1240s] Processing tracks to init pin-track alignment.
[12/17 18:41:38   1240s] z: 2, totalTracks: 1
[12/17 18:41:38   1240s] z: 4, totalTracks: 1
[12/17 18:41:38   1240s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:41:38   1240s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4951.7M, EPOCH TIME: 1734457298.792992
[12/17 18:41:38   1240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 18:41:38   1240s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:4951.7M, EPOCH TIME: 1734457298.798280
[12/17 18:41:38   1240s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4951.7M, EPOCH TIME: 1734457298.798330
[12/17 18:41:38   1240s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4951.7M, EPOCH TIME: 1734457298.798488
[12/17 18:41:38   1240s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4951.7MB).
[12/17 18:41:38   1240s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:4951.7M, EPOCH TIME: 1734457298.799651
[12/17 18:41:38   1240s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:4951.7M, EPOCH TIME: 1734457298.799678
[12/17 18:41:38   1240s] TDRefine: refinePlace mode is spiral
[12/17 18:41:38   1240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.14
[12/17 18:41:38   1240s] OPERPROF:   Starting Refine-Place at level 2, MEM:4951.7M, EPOCH TIME: 1734457298.799762
[12/17 18:41:38   1240s] *** Starting refinePlace (0:20:40 mem=4951.7M) ***
[12/17 18:41:38   1240s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:38   1240s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:41:38   1240s] Set min layer with nano route mode ( 1 )
[12/17 18:41:38   1240s] Set max layer with nano route mode ( 5 )
[12/17 18:41:38   1240s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:41:38   1240s] Set min layer with nano route mode ( 1 )
[12/17 18:41:38   1240s] Set max layer with nano route mode ( 5 )
[12/17 18:41:38   1240s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4951.7M, EPOCH TIME: 1734457298.813888
[12/17 18:41:38   1240s] Starting refinePlace ...
[12/17 18:41:38   1240s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:41:38   1240s] Set min layer with nano route mode ( 1 )
[12/17 18:41:38   1240s] Set max layer with nano route mode ( 5 )
[12/17 18:41:38   1240s] One DDP V2 for no tweak run.
[12/17 18:41:38   1240s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:41:38   1240s] Set min layer with nano route mode ( 1 )
[12/17 18:41:38   1240s] Set max layer with nano route mode ( 5 )
[12/17 18:41:38   1240s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5047.7M, EPOCH TIME: 1734457298.832930
[12/17 18:41:38   1240s] DDP initSite1 nrRow 90 nrJob 90
[12/17 18:41:38   1240s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5047.7M, EPOCH TIME: 1734457298.833010
[12/17 18:41:38   1240s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5047.7M, EPOCH TIME: 1734457298.833250
[12/17 18:41:38   1240s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5047.7M, EPOCH TIME: 1734457298.833286
[12/17 18:41:38   1240s] DDP markSite nrRow 90 nrJob 90
[12/17 18:41:38   1240s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5047.7M, EPOCH TIME: 1734457298.833558
[12/17 18:41:38   1240s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:5047.7M, EPOCH TIME: 1734457298.833596
[12/17 18:41:38   1240s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 18:41:38   1240s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4951.7MB) @(0:20:41 - 0:20:41).
[12/17 18:41:38   1240s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 18:41:38   1240s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 18:41:38   1240s] 
[12/17 18:41:38   1240s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 18:41:39   1241s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 18:41:39   1241s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[12/17 18:41:39   1241s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 18:41:39   1241s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=4919.7MB) @(0:20:41 - 0:20:41).
[12/17 18:41:39   1241s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 18:41:39   1241s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4919.7MB
[12/17 18:41:39   1241s] Statistics of distance of Instance movement in refine placement:
[12/17 18:41:39   1241s]   maximum (X+Y) =         0.00 um
[12/17 18:41:39   1241s]   mean    (X+Y) =         0.00 um
[12/17 18:41:39   1241s] Summary Report:
[12/17 18:41:39   1241s] Instances move: 0 (out of 12267 movable)
[12/17 18:41:39   1241s] Instances flipped: 0
[12/17 18:41:39   1241s] Mean displacement: 0.00 um
[12/17 18:41:39   1241s] Max displacement: 0.00 um 
[12/17 18:41:39   1241s] Total instances moved : 0
[12/17 18:41:39   1241s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.662, REAL:0.379, MEM:4919.7M, EPOCH TIME: 1734457299.192621
[12/17 18:41:39   1241s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 18:41:39   1241s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4919.7MB
[12/17 18:41:39   1241s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=4919.7MB) @(0:20:40 - 0:20:41).
[12/17 18:41:39   1241s] *** Finished refinePlace (0:20:41 mem=4919.7M) ***
[12/17 18:41:39   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.14
[12/17 18:41:39   1241s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.680, REAL:0.397, MEM:4919.7M, EPOCH TIME: 1734457299.196649
[12/17 18:41:39   1241s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4919.7M, EPOCH TIME: 1734457299.196687
[12/17 18:41:39   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 18:41:39   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.047, REAL:0.017, MEM:4689.7M, EPOCH TIME: 1734457299.214167
[12/17 18:41:39   1241s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.740, REAL:0.426, MEM:4689.7M, EPOCH TIME: 1734457299.214231
[12/17 18:41:39   1241s] {MMLU 0 1 13900}
[12/17 18:41:39   1241s] ### Creating LA Mngr. totSessionCpu=0:20:41 mem=4689.7M
[12/17 18:41:39   1241s] ### Creating LA Mngr, finished. totSessionCpu=0:20:41 mem=4689.7M
[12/17 18:41:39   1241s] Default Rule : ""
[12/17 18:41:39   1241s] Non Default Rules :
[12/17 18:41:39   1241s] Worst Slack : 214748.365 ns
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Start Layer Assignment ...
[12/17 18:41:39   1241s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Select 0 cadidates out of 15080.
[12/17 18:41:39   1241s] No critical nets selected. Skipped !
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Start Assign Priority Nets ...
[12/17 18:41:39   1241s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 18:41:39   1241s] Existing Priority Nets 0 (0.0%)
[12/17 18:41:39   1241s] Assigned Priority Nets 0 (0.0%)
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Set Prefer Layer Routing Effort ...
[12/17 18:41:39   1241s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] {MMLU 0 1 13900}
[12/17 18:41:39   1241s] #optDebug: Start CG creation (mem=4718.8M)
[12/17 18:41:39   1241s]  ...initializing CG (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgPrt (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgEgp (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgPbk (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgNrb(cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgObs (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgCon (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s]  ...processing cgPdm (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4756.3M)
[12/17 18:41:39   1241s] ### Creating LA Mngr. totSessionCpu=0:20:41 mem=4756.3M
[12/17 18:41:39   1241s] ### Creating LA Mngr, finished. totSessionCpu=0:20:41 mem=4756.3M
[12/17 18:41:39   1241s] Default Rule : ""
[12/17 18:41:39   1241s] Non Default Rules :
[12/17 18:41:39   1241s] Worst Slack : 1.097 ns
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Start Layer Assignment ...
[12/17 18:41:39   1241s] WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Select 0 cadidates out of 15080.
[12/17 18:41:39   1241s] No critical nets selected. Skipped !
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] Start Assign Priority Nets ...
[12/17 18:41:39   1241s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 18:41:39   1241s] Existing Priority Nets 0 (0.0%)
[12/17 18:41:39   1241s] Assigned Priority Nets 0 (0.0%)
[12/17 18:41:39   1241s] {MMLU 0 1 13900}
[12/17 18:41:39   1241s] ### Creating LA Mngr. totSessionCpu=0:20:41 mem=4756.3M
[12/17 18:41:39   1241s] ### Creating LA Mngr, finished. totSessionCpu=0:20:41 mem=4756.3M
[12/17 18:41:39   1241s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4756.3M, EPOCH TIME: 1734457299.474208
[12/17 18:41:39   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:39   1241s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4756.3M, EPOCH TIME: 1734457299.479327
[12/17 18:41:39   1241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:39   1241s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:41:39   1241s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3337.8M, totSessionCpu=0:20:42 **
[12/17 18:41:39   1241s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/17 18:41:39   1241s] -route_with_eco false                     # bool, default=false, user setting
[12/17 18:41:39   1241s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 18:41:39   1241s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 18:41:39   1241s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 18:41:39   1241s] Existing Dirty Nets : 0
[12/17 18:41:39   1241s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 18:41:39   1241s] Reset Dirty Nets : 0
[12/17 18:41:39   1241s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:41.7/2:33:57.6 (0.1), mem = 4652.9M
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] globalDetailRoute
[12/17 18:41:39   1241s] 
[12/17 18:41:39   1241s] #Start globalDetailRoute on Tue Dec 17 18:41:39 2024
[12/17 18:41:39   1241s] #
[12/17 18:41:39   1241s] ### Time Record (globalDetailRoute) is installed.
[12/17 18:41:39   1241s] ### Time Record (Pre Callback) is installed.
[12/17 18:41:39   1241s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_rvE2C8.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4700.871M)
[12/17 18:41:39   1241s] eee: RC Grid Memory freed=37500
[12/17 18:41:39   1241s] ### Time Record (Pre Callback) is uninstalled.
[12/17 18:41:39   1241s] ### Time Record (DB Import) is installed.
[12/17 18:41:39   1241s] ### Time Record (Timing Data Generation) is installed.
[12/17 18:41:39   1241s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:39   1241s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 18:41:39   1241s] #To increase the message display limit, refer to the product command reference manual.
[12/17 18:41:39   1241s] ### Net info: total nets: 15080
[12/17 18:41:39   1241s] ### Net info: dirty nets: 0
[12/17 18:41:39   1241s] ### Net info: marked as disconnected nets: 0
[12/17 18:41:39   1242s] #num needed restored net=0
[12/17 18:41:39   1242s] #need_extraction net=0 (total=15080)
[12/17 18:41:39   1242s] ### Net info: fully routed nets: 12351
[12/17 18:41:39   1242s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 18:41:39   1242s] ### Net info: unrouted nets: 32
[12/17 18:41:39   1242s] ### Net info: re-extraction nets: 0
[12/17 18:41:39   1242s] ### Net info: ignored nets: 0
[12/17 18:41:39   1242s] ### Net info: skip routing nets: 0
[12/17 18:41:39   1242s] ### import design signature (70): route=1563880722 fixed_route=662217276 flt_obj=0 vio=2133312829 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:39   1242s] ### Time Record (DB Import) is uninstalled.
[12/17 18:41:39   1242s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 18:41:39   1242s] #RTESIG:78da95944d4fc3300c8639f32bac6e874e622376beaf485c014dc075ead66caad4a5529b
[12/17 18:41:39   1242s] #       1ef8f764120786c6bce69a27b65ffb7566f3cfe73514442b299783f06a83f0b226299c70
[12/17 18:41:39   1242s] #       4b815a3e126d502e3f9e8afbd9fcf5ed5d12ecab7608506ebbae7d80fa2b56c7660775d8
[12/17 18:41:39   1242s] #       57639b60082935f1b0f8a1e514dafa29342a7d8e8f43e8ff30a40420944d4ce110facb88
[12/17 18:41:39   1242s] #       d650a47e0c059443eaf3059798b499f8420a9ca2cc180ba7f8578459e2c55b23b9301e25
[12/17 18:41:39   1242s] #       58895a6943d7dbe4cdb4e1085450f4bbcdb1ab43bbda36f157b32e84479127c5094234ee
[12/17 18:41:39   1242s] #       4c1153033a390db7537093155a5ca1381d28f76d57a5cb651b85bc36a32d0f59f43ce424
[12/17 18:41:39   1242s] #       72a6479f37b3185215ebaaaff368421c8fff91d9edb18b81a13ce73512e478c6b29e25cc
[12/17 18:41:39   1242s] #       fbc72e3e3ae221cada34f33d90e2ab267d4b32ed6e80cc55abdc7d03660fc69e
[12/17 18:41:39   1242s] #
[12/17 18:41:39   1242s] #Skip comparing routing design signature in db-snapshot flow
[12/17 18:41:39   1242s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:39   1242s] #RTESIG:78da95944d4fc3300c8639f32bac6e8722b1113bcdd715892ba009b856dd9a4d95ba546a
[12/17 18:41:39   1242s] #       d303ff9e0c716068d46bae7962fbb5df78b1fc78da4046b496723508579408cf1b92c20a
[12/17 18:41:39   1242s] #       bb12a8e403518972f5fe98dd2e962faf6f92605fb583877cdb75ed3dd49fa13a363ba8fd
[12/17 18:41:39   1242s] #       be1adb08838fb10987bb1f5acea18d9b4363a1cef171f0fd1f860a01087913a23ff8fe32
[12/17 18:41:39   1242s] #       a21464b11f7d06f910fb74c12526a567be9002e728d3dac029fe843043bc78a32517c6a1
[12/17 18:41:39   1242s] #       042351154ad3749b9c9e371c810564fdae3c76b56fd7db26fc6ad685f028d2a4384188da
[12/17 18:41:39   1242s] #       9e29626a402be7e1660eae9342836b14a703f9beedaa78b96c5d20af4d2bc343061d0f59
[12/17 18:41:39   1242s] #       899ce9d1a59f990db10a75d5d769343e8cc7ffc8e4f6d005cf508ef31aba348eecbbfa69
[12/17 18:41:39   1242s] #       2f9020cb052361587313a68fca6e08b4c443949aa0983d42055f35a96b92297b05a4273d
[12/17 18:41:39   1242s] #       75f3053acdd357
[12/17 18:41:39   1242s] #
[12/17 18:41:39   1242s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:39   1242s] ### Time Record (Global Routing) is installed.
[12/17 18:41:39   1242s] ### Time Record (Global Routing) is uninstalled.
[12/17 18:41:39   1242s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 18:41:39   1242s] #Total number of routable nets = 12351.
[12/17 18:41:39   1242s] #Total number of nets in the design = 15080.
[12/17 18:41:39   1242s] #12351 routable nets have routed wires.
[12/17 18:41:39   1242s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 18:41:39   1242s] #No nets have been global routed.
[12/17 18:41:39   1242s] #Using multithreading with 8 threads.
[12/17 18:41:39   1242s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:39   1242s] #Start routing data preparation on Tue Dec 17 18:41:39 2024
[12/17 18:41:39   1242s] #
[12/17 18:41:39   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:39   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:39   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:39   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:39   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:39   1242s] #Build and mark too close pins for the same net.
[12/17 18:41:39   1242s] ### Time Record (Cell Pin Access) is installed.
[12/17 18:41:39   1242s] #Initial pin access analysis.
[12/17 18:41:39   1242s] #Detail pin access analysis.
[12/17 18:41:39   1242s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 18:41:39   1242s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 18:41:39   1242s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 18:41:39   1242s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 18:41:39   1242s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 18:41:39   1242s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 18:41:39   1242s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 18:41:39   1242s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 18:41:39   1242s] #pin_access_rlayer=2(met2)
[12/17 18:41:39   1242s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 18:41:39   1242s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 18:41:39   1242s] #enable_dpt_layer_shield=F
[12/17 18:41:39   1242s] #has_line_end_grid=F
[12/17 18:41:39   1242s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 18:41:39   1242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3360.53 (MB), peak = 4217.92 (MB)
[12/17 18:41:40   1242s] #Regenerating Ggrids automatically.
[12/17 18:41:40   1242s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:41:40   1242s] #Using automatically generated G-grids.
[12/17 18:41:40   1242s] #Done routing data preparation.
[12/17 18:41:40   1242s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3362.77 (MB), peak = 4217.92 (MB)
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] #Finished routing data preparation on Tue Dec 17 18:41:40 2024
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] #Cpu time = 00:00:00
[12/17 18:41:40   1242s] #Elapsed time = 00:00:00
[12/17 18:41:40   1242s] #Increased memory = 10.82 (MB)
[12/17 18:41:40   1242s] #Total memory = 3362.77 (MB)
[12/17 18:41:40   1242s] #Peak memory = 4217.92 (MB)
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:40   1242s] ### Time Record (Global Routing) is installed.
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] #Start global routing on Tue Dec 17 18:41:40 2024
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] #Start global routing initialization on Tue Dec 17 18:41:40 2024
[12/17 18:41:40   1242s] #
[12/17 18:41:40   1242s] #WARNING (NRGR-22) Design is already detail routed.
[12/17 18:41:40   1242s] ### Time Record (Global Routing) is uninstalled.
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:40   1242s] ### track-assign external-init starts on Tue Dec 17 18:41:40 2024 with memory = 3362.66 (MB), peak = 4217.92 (MB)
[12/17 18:41:40   1242s] ### Time Record (Track Assignment) is installed.
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:40   1242s] ### Time Record (Track Assignment) is uninstalled.
[12/17 18:41:40   1242s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:4.1 GB --1.17 [8]--
[12/17 18:41:40   1242s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 18:41:40   1242s] #Cpu time = 00:00:01
[12/17 18:41:40   1242s] #Elapsed time = 00:00:00
[12/17 18:41:40   1242s] #Increased memory = 10.72 (MB)
[12/17 18:41:40   1242s] #Total memory = 3362.66 (MB)
[12/17 18:41:40   1242s] #Peak memory = 4217.92 (MB)
[12/17 18:41:40   1242s] #Using multithreading with 8 threads.
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] ### Time Record (Detail Routing) is installed.
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:40   1242s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1242s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1242s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1242s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1242s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:40   1242s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 18:41:40   1243s] #
[12/17 18:41:40   1243s] #Start Detail Routing..
[12/17 18:41:40   1243s] #start initial detail routing ...
[12/17 18:41:40   1243s] ### Design has 0 dirty nets, has valid drcs
[12/17 18:41:40   1243s] ### Gcell dirty-map stats: routing = 0.00%
[12/17 18:41:40   1243s] #   number of violations = 44
[12/17 18:41:40   1243s] #
[12/17 18:41:40   1243s] #    By Layer and Type :
[12/17 18:41:40   1243s] #	         MetSpc    Short   Totals
[12/17 18:41:40   1243s] #	met1          3       39       42
[12/17 18:41:40   1243s] #	met2          0        0        0
[12/17 18:41:40   1243s] #	met3          0        2        2
[12/17 18:41:40   1243s] #	Totals        3       41       44
[12/17 18:41:40   1243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3363.44 (MB), peak = 4217.92 (MB)
[12/17 18:41:40   1243s] #start 1st optimization iteration ...
[12/17 18:41:40   1244s] ### Gcell dirty-map stats: routing = 0.86%
[12/17 18:41:40   1244s] #   number of violations = 41
[12/17 18:41:40   1244s] #
[12/17 18:41:40   1244s] #    By Layer and Type :
[12/17 18:41:40   1244s] #	         MetSpc    Short   Totals
[12/17 18:41:40   1244s] #	met1          3       36       39
[12/17 18:41:40   1244s] #	met2          0        0        0
[12/17 18:41:40   1244s] #	met3          0        2        2
[12/17 18:41:40   1244s] #	Totals        3       38       41
[12/17 18:41:40   1244s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3410.59 (MB), peak = 4217.92 (MB)
[12/17 18:41:40   1244s] #Complete Detail Routing.
[12/17 18:41:40   1244s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:41:40   1244s] #Total wire length = 417309 um.
[12/17 18:41:40   1244s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:41:40   1244s] #Total wire length on LAYER met1 = 130943 um.
[12/17 18:41:40   1244s] #Total wire length on LAYER met2 = 173463 um.
[12/17 18:41:40   1244s] #Total wire length on LAYER met3 = 80257 um.
[12/17 18:41:40   1244s] #Total wire length on LAYER met4 = 30394 um.
[12/17 18:41:40   1244s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:41:40   1244s] #Total number of vias = 32420
[12/17 18:41:40   1244s] #Up-Via Summary (total 32420):
[12/17 18:41:40   1244s] #           
[12/17 18:41:40   1244s] #-----------------------
[12/17 18:41:40   1244s] # met1            26451
[12/17 18:41:40   1244s] # met2             4835
[12/17 18:41:40   1244s] # met3             1063
[12/17 18:41:40   1244s] # met4               71
[12/17 18:41:40   1244s] #-----------------------
[12/17 18:41:40   1244s] #                 32420 
[12/17 18:41:40   1244s] #
[12/17 18:41:40   1244s] #Total number of DRC violations = 41
[12/17 18:41:40   1244s] #Total number of violations on LAYER met1 = 39
[12/17 18:41:40   1244s] #Total number of violations on LAYER met2 = 0
[12/17 18:41:40   1244s] #Total number of violations on LAYER met3 = 2
[12/17 18:41:40   1244s] #Total number of violations on LAYER met4 = 0
[12/17 18:41:40   1244s] #Total number of violations on LAYER met5 = 0
[12/17 18:41:40   1244s] ### Time Record (Detail Routing) is uninstalled.
[12/17 18:41:40   1244s] #Cpu time = 00:00:02
[12/17 18:41:40   1244s] #Elapsed time = 00:00:00
[12/17 18:41:40   1244s] #Increased memory = 47.93 (MB)
[12/17 18:41:40   1244s] #Total memory = 3410.59 (MB)
[12/17 18:41:40   1244s] #Peak memory = 4217.92 (MB)
[12/17 18:41:40   1244s] ### Time Record (Antenna Fixing) is installed.
[12/17 18:41:40   1244s] #
[12/17 18:41:40   1244s] #start routing for process antenna violation fix ...
[12/17 18:41:40   1244s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1244s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1244s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1244s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1244s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1244s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:40   1244s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:40   1244s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:40   1244s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:40   1244s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:40   1244s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:40   1244s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:40   1244s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 18:41:40   1245s] #
[12/17 18:41:40   1245s] #    By Layer and Type :
[12/17 18:41:40   1245s] #	         MetSpc    Short   Totals
[12/17 18:41:40   1245s] #	met1          3       36       39
[12/17 18:41:40   1245s] #	met2          0        0        0
[12/17 18:41:40   1245s] #	met3          0        2        2
[12/17 18:41:40   1245s] #	Totals        3       38       41
[12/17 18:41:40   1245s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3421.52 (MB), peak = 4217.92 (MB)
[12/17 18:41:40   1245s] #
[12/17 18:41:40   1245s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:41:40   1245s] #Total wire length = 417309 um.
[12/17 18:41:40   1245s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:41:40   1245s] #Total wire length on LAYER met1 = 130943 um.
[12/17 18:41:40   1245s] #Total wire length on LAYER met2 = 173463 um.
[12/17 18:41:40   1245s] #Total wire length on LAYER met3 = 80257 um.
[12/17 18:41:40   1245s] #Total wire length on LAYER met4 = 30394 um.
[12/17 18:41:40   1245s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:41:40   1245s] #Total number of vias = 32420
[12/17 18:41:40   1245s] #Up-Via Summary (total 32420):
[12/17 18:41:40   1245s] #           
[12/17 18:41:40   1245s] #-----------------------
[12/17 18:41:40   1245s] # met1            26451
[12/17 18:41:40   1245s] # met2             4835
[12/17 18:41:40   1245s] # met3             1063
[12/17 18:41:40   1245s] # met4               71
[12/17 18:41:40   1245s] #-----------------------
[12/17 18:41:40   1245s] #                 32420 
[12/17 18:41:40   1245s] #
[12/17 18:41:40   1245s] #Total number of DRC violations = 41
[12/17 18:41:40   1245s] #Total number of process antenna violations = 0
[12/17 18:41:40   1245s] #Total number of net violated process antenna rule = 0
[12/17 18:41:40   1245s] #Total number of violations on LAYER met1 = 39
[12/17 18:41:40   1245s] #Total number of violations on LAYER met2 = 0
[12/17 18:41:40   1245s] #Total number of violations on LAYER met3 = 2
[12/17 18:41:40   1245s] #Total number of violations on LAYER met4 = 0
[12/17 18:41:40   1245s] #Total number of violations on LAYER met5 = 0
[12/17 18:41:40   1245s] #
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:41:41   1246s] #Total wire length = 417309 um.
[12/17 18:41:41   1246s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:41:41   1246s] #Total wire length on LAYER met1 = 130943 um.
[12/17 18:41:41   1246s] #Total wire length on LAYER met2 = 173463 um.
[12/17 18:41:41   1246s] #Total wire length on LAYER met3 = 80257 um.
[12/17 18:41:41   1246s] #Total wire length on LAYER met4 = 30394 um.
[12/17 18:41:41   1246s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:41:41   1246s] #Total number of vias = 32420
[12/17 18:41:41   1246s] #Up-Via Summary (total 32420):
[12/17 18:41:41   1246s] #           
[12/17 18:41:41   1246s] #-----------------------
[12/17 18:41:41   1246s] # met1            26451
[12/17 18:41:41   1246s] # met2             4835
[12/17 18:41:41   1246s] # met3             1063
[12/17 18:41:41   1246s] # met4               71
[12/17 18:41:41   1246s] #-----------------------
[12/17 18:41:41   1246s] #                 32420 
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] #Total number of DRC violations = 41
[12/17 18:41:41   1246s] #Total number of process antenna violations = 0
[12/17 18:41:41   1246s] #Total number of net violated process antenna rule = 0
[12/17 18:41:41   1246s] #Total number of violations on LAYER met1 = 39
[12/17 18:41:41   1246s] #Total number of violations on LAYER met2 = 0
[12/17 18:41:41   1246s] #Total number of violations on LAYER met3 = 2
[12/17 18:41:41   1246s] #Total number of violations on LAYER met4 = 0
[12/17 18:41:41   1246s] #Total number of violations on LAYER met5 = 0
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] ### Gcell dirty-map stats: routing = 0.86%
[12/17 18:41:41   1246s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 18:41:41   1246s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:41   1246s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:41   1246s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:41   1246s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:41   1246s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:41   1246s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:41   1246s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:41   1246s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:41   1246s] ### Time Record (Post Route Wire Spreading) is installed.
[12/17 18:41:41   1246s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] #Start Post Route wire spreading..
[12/17 18:41:41   1246s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:41   1246s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:41   1246s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:41   1246s] ### Time Record (Data Preparation) is installed.
[12/17 18:41:41   1246s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:41   1246s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:41   1246s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:41   1246s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] #Start data preparation for wire spreading...
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] #Data preparation is done on Tue Dec 17 18:41:41 2024
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] ### track-assign engine-init starts on Tue Dec 17 18:41:41 2024 with memory = 3429.02 (MB), peak = 4217.92 (MB)
[12/17 18:41:41   1246s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:41   1246s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:41   1246s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:41   1246s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:41   1246s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:4.1 GB --1.14 [8]--
[12/17 18:41:41   1246s] #
[12/17 18:41:41   1246s] #Start Post Route Wire Spread.
[12/17 18:41:41   1247s] #Done with 250 horizontal wires in 11 hboxes and 1766 vertical wires in 11 hboxes.
[12/17 18:41:41   1247s] #Complete Post Route Wire Spread.
[12/17 18:41:41   1247s] #
[12/17 18:41:41   1247s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:41:41   1247s] #Total wire length = 418419 um.
[12/17 18:41:41   1247s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met1 = 131008 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met2 = 174407 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met3 = 80346 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met4 = 30407 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:41:41   1247s] #Total number of vias = 32420
[12/17 18:41:41   1247s] #Up-Via Summary (total 32420):
[12/17 18:41:41   1247s] #           
[12/17 18:41:41   1247s] #-----------------------
[12/17 18:41:41   1247s] # met1            26451
[12/17 18:41:41   1247s] # met2             4835
[12/17 18:41:41   1247s] # met3             1063
[12/17 18:41:41   1247s] # met4               71
[12/17 18:41:41   1247s] #-----------------------
[12/17 18:41:41   1247s] #                 32420 
[12/17 18:41:41   1247s] #
[12/17 18:41:41   1247s] #   number of violations = 41
[12/17 18:41:41   1247s] #
[12/17 18:41:41   1247s] #    By Layer and Type :
[12/17 18:41:41   1247s] #	         MetSpc    Short   Totals
[12/17 18:41:41   1247s] #	met1          3       36       39
[12/17 18:41:41   1247s] #	met2          0        0        0
[12/17 18:41:41   1247s] #	met3          0        2        2
[12/17 18:41:41   1247s] #	Totals        3       38       41
[12/17 18:41:41   1247s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3421.90 (MB), peak = 4217.92 (MB)
[12/17 18:41:41   1247s] #CELL_VIEW fpga_top,init has 41 DRC violations
[12/17 18:41:41   1247s] #Total number of DRC violations = 41
[12/17 18:41:41   1247s] #Total number of process antenna violations = 0
[12/17 18:41:41   1247s] #Total number of net violated process antenna rule = 0
[12/17 18:41:41   1247s] #Total number of violations on LAYER met1 = 39
[12/17 18:41:41   1247s] #Total number of violations on LAYER met2 = 0
[12/17 18:41:41   1247s] #Total number of violations on LAYER met3 = 2
[12/17 18:41:41   1247s] #Total number of violations on LAYER met4 = 0
[12/17 18:41:41   1247s] #Total number of violations on LAYER met5 = 0
[12/17 18:41:41   1247s] #Post Route wire spread is done.
[12/17 18:41:41   1247s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/17 18:41:41   1247s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:41:41   1247s] #Total wire length = 418419 um.
[12/17 18:41:41   1247s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met1 = 131008 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met2 = 174407 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met3 = 80346 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met4 = 30407 um.
[12/17 18:41:41   1247s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:41:41   1247s] #Total number of vias = 32420
[12/17 18:41:41   1247s] #Up-Via Summary (total 32420):
[12/17 18:41:41   1247s] #           
[12/17 18:41:41   1247s] #-----------------------
[12/17 18:41:41   1247s] # met1            26451
[12/17 18:41:41   1247s] # met2             4835
[12/17 18:41:41   1247s] # met3             1063
[12/17 18:41:41   1247s] # met4               71
[12/17 18:41:41   1247s] #-----------------------
[12/17 18:41:41   1247s] #                 32420 
[12/17 18:41:41   1247s] #
[12/17 18:41:41   1247s] #detailRoute Statistics:
[12/17 18:41:41   1247s] #Cpu time = 00:00:05
[12/17 18:41:41   1247s] #Elapsed time = 00:00:01
[12/17 18:41:41   1247s] #Increased memory = 59.23 (MB)
[12/17 18:41:41   1247s] #Total memory = 3421.90 (MB)
[12/17 18:41:41   1247s] #Peak memory = 4217.92 (MB)
[12/17 18:41:41   1247s] #Skip updating routing design signature in db-snapshot flow
[12/17 18:41:41   1247s] ### global_detail_route design signature (88): route=140262313 flt_obj=0 vio=321623468 shield_wire=1
[12/17 18:41:41   1247s] ### Time Record (DB Export) is installed.
[12/17 18:41:41   1247s] ### export design design signature (89): route=140262313 fixed_route=662217276 flt_obj=0 vio=321623468 swire=1694458791 shield_wire=1 net_attr=1633049954 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:41   1248s] ### Time Record (DB Export) is uninstalled.
[12/17 18:41:41   1248s] ### Time Record (Post Callback) is installed.
[12/17 18:41:41   1248s] ### Time Record (Post Callback) is uninstalled.
[12/17 18:41:41   1248s] #
[12/17 18:41:41   1248s] #globalDetailRoute statistics:
[12/17 18:41:41   1248s] #Cpu time = 00:00:07
[12/17 18:41:41   1248s] #Elapsed time = 00:00:02
[12/17 18:41:41   1248s] #Increased memory = -110.07 (MB)
[12/17 18:41:41   1248s] #Total memory = 3227.69 (MB)
[12/17 18:41:41   1248s] #Peak memory = 4217.92 (MB)
[12/17 18:41:41   1248s] #Number of warnings = 23
[12/17 18:41:41   1248s] #Total number of warnings = 115
[12/17 18:41:41   1248s] #Number of fails = 0
[12/17 18:41:41   1248s] #Total number of fails = 0
[12/17 18:41:41   1248s] #Complete globalDetailRoute on Tue Dec 17 18:41:41 2024
[12/17 18:41:41   1248s] #
[12/17 18:41:41   1248s] ### import design signature (90): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:41   1248s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 18:41:41   1248s] ### 
[12/17 18:41:41   1248s] ###   Scalability Statistics
[12/17 18:41:41   1248s] ### 
[12/17 18:41:41   1248s] ### --------------------------------+----------------+----------------+----------------+
[12/17 18:41:41   1248s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 18:41:41   1248s] ### --------------------------------+----------------+----------------+----------------+
[12/17 18:41:41   1248s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 18:41:41   1248s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:01|             1.0|
[12/17 18:41:41   1248s] ###   Entire Command                |        00:00:07|        00:00:02|             2.8|
[12/17 18:41:41   1248s] ### --------------------------------+----------------+----------------+----------------+
[12/17 18:41:41   1248s] ### 
[12/17 18:41:41   1248s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:06.6/0:00:02.3 (2.8), totSession cpu/real = 0:20:48.3/2:34:00.0 (0.1), mem = 4524.4M
[12/17 18:41:41   1248s] 
[12/17 18:41:41   1248s] =============================================================================================
[12/17 18:41:41   1248s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   22.33-s094_1
[12/17 18:41:41   1248s] =============================================================================================
[12/17 18:41:41   1248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:41   1248s] ---------------------------------------------------------------------------------------------
[12/17 18:41:41   1248s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:41:41   1248s] [ DetailRoute            ]      1   0:00:00.4  (  18.9 % )     0:00:00.4 /  0:00:02.0    4.5
[12/17 18:41:41   1248s] [ MISC                   ]          0:00:01.9  (  81.1 % )     0:00:01.9 /  0:00:04.6    2.4
[12/17 18:41:41   1248s] ---------------------------------------------------------------------------------------------
[12/17 18:41:41   1248s]  EcoRoute #1 TOTAL                  0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:06.6    2.8
[12/17 18:41:41   1248s] ---------------------------------------------------------------------------------------------
[12/17 18:41:41   1248s] 
[12/17 18:41:41   1248s] **optDesign ... cpu = 0:00:23, real = 0:00:19, mem = 3198.8M, totSessionCpu=0:20:48 **
[12/17 18:41:41   1248s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 18:41:41   1248s] **INFO: flowCheckPoint #5 PostEcoSummary
[12/17 18:41:41   1248s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:41:41   1248s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 18:41:41   1248s] #To increase the message display limit, refer to the product command reference manual.
[12/17 18:41:42   1248s] ### Net info: total nets: 15080
[12/17 18:41:42   1248s] ### Net info: dirty nets: 0
[12/17 18:41:42   1248s] ### Net info: marked as disconnected nets: 0
[12/17 18:41:42   1248s] #num needed restored net=0
[12/17 18:41:42   1248s] #need_extraction net=0 (total=15080)
[12/17 18:41:42   1248s] ### Net info: fully routed nets: 12351
[12/17 18:41:42   1248s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 18:41:42   1248s] ### Net info: unrouted nets: 32
[12/17 18:41:42   1248s] ### Net info: re-extraction nets: 0
[12/17 18:41:42   1248s] ### Net info: ignored nets: 0
[12/17 18:41:42   1248s] ### Net info: skip routing nets: 0
[12/17 18:41:42   1248s] ### import design signature (91): route=1609286259 fixed_route=1609286259 flt_obj=0 vio=1117509281 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:42   1248s] #Extract in post route mode
[12/17 18:41:42   1248s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 18:41:42   1248s] #Fast data preparation for tQuantus.
[12/17 18:41:42   1248s] #Start routing data preparation on Tue Dec 17 18:41:42 2024
[12/17 18:41:42   1248s] #
[12/17 18:41:42   1248s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 18:41:42   1248s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 18:41:42   1248s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 18:41:42   1248s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 18:41:42   1248s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 18:41:42   1248s] #Regenerating Ggrids automatically.
[12/17 18:41:42   1248s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:41:42   1248s] #Using automatically generated G-grids.
[12/17 18:41:42   1248s] #Done routing data preparation.
[12/17 18:41:42   1248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3220.88 (MB), peak = 4217.92 (MB)
[12/17 18:41:42   1248s] #Start routing data preparation on Tue Dec 17 18:41:42 2024
[12/17 18:41:42   1248s] #
[12/17 18:41:42   1248s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:41:42   1248s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:41:42   1248s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:41:42   1248s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:41:42   1248s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:41:42   1248s] #Build and mark too close pins for the same net.
[12/17 18:41:42   1248s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 18:41:42   1248s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 18:41:42   1248s] #pin_access_rlayer=2(met2)
[12/17 18:41:42   1248s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 18:41:42   1248s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 18:41:42   1248s] #enable_dpt_layer_shield=F
[12/17 18:41:42   1248s] #has_line_end_grid=F
[12/17 18:41:42   1249s] #Regenerating Ggrids automatically.
[12/17 18:41:42   1249s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:41:42   1249s] #Using automatically generated G-grids.
[12/17 18:41:42   1249s] #Done routing data preparation.
[12/17 18:41:42   1249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3226.89 (MB), peak = 4217.92 (MB)
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #Start tQuantus RC extraction...
[12/17 18:41:42   1249s] #Start building rc corner(s)...
[12/17 18:41:42   1249s] #Number of RC Corner = 1
[12/17 18:41:42   1249s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 18:41:42   1249s] #(i=6, n=5 1000)
[12/17 18:41:42   1249s] #Layer met5 does not exist in nanoroute.
[12/17 18:41:42   1249s] #li1 -> met1 (1)
[12/17 18:41:42   1249s] #met1 -> met2 (2)
[12/17 18:41:42   1249s] #met2 -> met3 (3)
[12/17 18:41:42   1249s] #met3 -> met4 (4)
[12/17 18:41:42   1249s] #met4 -> met5 (5)
[12/17 18:41:42   1249s] #SADV-On
[12/17 18:41:42   1249s] # Corner(s) : 
[12/17 18:41:42   1249s] #RC_CORNER [25.00]
[12/17 18:41:42   1249s] # Corner id: 0
[12/17 18:41:42   1249s] # Layout Scale: 1.000000
[12/17 18:41:42   1249s] # Has Metal Fill model: yes
[12/17 18:41:42   1249s] # Temperature was set
[12/17 18:41:42   1249s] # Temperature : 25.000000
[12/17 18:41:42   1249s] # Ref. Temp   : 30.000000
[12/17 18:41:42   1249s] #SADV-Off
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #layer[1] tech width 140 != ict width 170.0
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #layer[3] tech width 300 != ict width 140.0
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #layer[5] tech width 1600 != ict width 300.0
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 18:41:42   1249s] #total pattern=56 [6, 147]
[12/17 18:41:42   1249s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 18:41:42   1249s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 18:41:42   1249s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 18:41:42   1249s] #number model r/c [1,1] [6,147] read
[12/17 18:41:42   1249s] #0 rcmodel(s) requires rebuild
[12/17 18:41:42   1249s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3228.25 (MB), peak = 4217.92 (MB)
[12/17 18:41:42   1249s] #Finish check_net_pin_list step Enter extract
[12/17 18:41:42   1249s] #Start init net ripin tree building
[12/17 18:41:42   1249s] #Finish init net ripin tree building
[12/17 18:41:42   1249s] #Cpu time = 00:00:00
[12/17 18:41:42   1249s] #Elapsed time = 00:00:00
[12/17 18:41:42   1249s] #Increased memory = 0.00 (MB)
[12/17 18:41:42   1249s] #Total memory = 3228.25 (MB)
[12/17 18:41:42   1249s] #Peak memory = 4217.92 (MB)
[12/17 18:41:42   1249s] #Using multithreading with 8 threads.
[12/17 18:41:42   1249s] #begin processing metal fill model file
[12/17 18:41:42   1249s] #end processing metal fill model file
[12/17 18:41:42   1249s] #Length limit = 200 pitches
[12/17 18:41:42   1249s] #opt mode = 2
[12/17 18:41:42   1249s] #Finish check_net_pin_list step Fix net pin list
[12/17 18:41:42   1249s] #Start generate extraction boxes.
[12/17 18:41:42   1249s] #
[12/17 18:41:42   1249s] #Extract using 30 x 30 Hboxes
[12/17 18:41:42   1249s] #6x6 initial hboxes
[12/17 18:41:42   1249s] #Use area based hbox pruning.
[12/17 18:41:42   1249s] #0/0 hboxes pruned.
[12/17 18:41:42   1249s] #Complete generating extraction boxes.
[12/17 18:41:42   1249s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 18:41:42   1249s] #Process 0 special clock nets for rc extraction
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 18:41:42   1249s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 18:41:42   1249s] #Total 12351 nets were built. 407 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 18:41:44   1254s] #Run Statistics for Extraction:
[12/17 18:41:44   1254s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 18:41:44   1254s] #   Increased memory =   233.20 (MB), total memory =  3461.55 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:44   1254s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d
[12/17 18:41:44   1255s] #Finish registering nets and terms for rcdb.
[12/17 18:41:44   1255s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3240.09 (MB), peak = 4217.92 (MB)
[12/17 18:41:44   1255s] #RC Statistics: 49011 Res, 26992 Ground Cap, 0 XCap (Edge to Edge)
[12/17 18:41:44   1255s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5028.84 (24220), Avg L-Edge Length: 10367.16 (14480)
[12/17 18:41:44   1255s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d.
[12/17 18:41:44   1255s] #Start writing RC data.
[12/17 18:41:44   1255s] #Finish writing RC data
[12/17 18:41:44   1255s] #Finish writing rcdb with 63986 nodes, 51635 edges, and 0 xcaps
[12/17 18:41:44   1255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3234.37 (MB), peak = 4217.92 (MB)
[12/17 18:41:44   1255s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d' ...
[12/17 18:41:44   1255s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d' for reading (mem: 4614.293M)
[12/17 18:41:44   1255s] Reading RCDB with compressed RC data.
[12/17 18:41:44   1255s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d' for content verification (mem: 4614.293M)
[12/17 18:41:44   1255s] Reading RCDB with compressed RC data.
[12/17 18:41:44   1255s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d': 0 access done (mem: 4614.293M)
[12/17 18:41:44   1255s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d': 0 access done (mem: 4614.293M)
[12/17 18:41:44   1255s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4614.293M)
[12/17 18:41:44   1255s] Following multi-corner parasitics specified:
[12/17 18:41:44   1255s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d (rcdb)
[12/17 18:41:44   1255s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d' for reading (mem: 4614.293M)
[12/17 18:41:44   1255s] Reading RCDB with compressed RC data.
[12/17 18:41:44   1255s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d specified
[12/17 18:41:44   1255s] Cell fpga_top, hinst 
[12/17 18:41:44   1255s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 18:41:44   1255s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cTvj17.rcdb.d': 0 access done (mem: 4614.293M)
[12/17 18:41:44   1255s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4614.293M)
[12/17 18:41:44   1255s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4614.293M)
[12/17 18:41:44   1255s] Reading RCDB with compressed RC data.
[12/17 18:41:45   1255s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4614.293M)
[12/17 18:41:45   1255s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4614.293M)
[12/17 18:41:45   1255s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4614.293M)
[12/17 18:41:45   1255s] #
[12/17 18:41:45   1255s] #Restore RCDB.
[12/17 18:41:45   1255s] #
[12/17 18:41:45   1255s] #Complete tQuantus RC extraction.
[12/17 18:41:45   1255s] #Cpu time = 00:00:07
[12/17 18:41:45   1255s] #Elapsed time = 00:00:03
[12/17 18:41:45   1255s] #Increased memory = 7.54 (MB)
[12/17 18:41:45   1255s] #Total memory = 3234.42 (MB)
[12/17 18:41:45   1255s] #Peak memory = 4217.92 (MB)
[12/17 18:41:45   1255s] #
[12/17 18:41:45   1255s] #407 inserted nodes are removed
[12/17 18:41:45   1255s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 18:41:45   1256s] ### export design design signature (93): route=1541821986 fixed_route=1541821986 flt_obj=0 vio=1117509281 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:45   1256s] ### import design signature (94): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:41:45   1256s] #Start Inst Signature in MT(0)
[12/17 18:41:45   1256s] #Start Net Signature in MT(29549193)
[12/17 18:41:45   1256s] #Calculate SNet Signature in MT (84865735)
[12/17 18:41:45   1256s] #Run time and memory report for RC extraction:
[12/17 18:41:45   1256s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 18:41:45   1256s] #Run Statistics for snet signature:
[12/17 18:41:45   1256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.57/8, scale score = 0.20.
[12/17 18:41:45   1256s] #    Increased memory =     0.00 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:45   1256s] #Run Statistics for Net Final Signature:
[12/17 18:41:45   1256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:41:45   1256s] #   Increased memory =     0.00 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:45   1256s] #Run Statistics for Net launch:
[12/17 18:41:45   1256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.57/8, scale score = 0.82.
[12/17 18:41:45   1256s] #    Increased memory =     0.11 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:45   1256s] #Run Statistics for Net init_dbsNet_slist:
[12/17 18:41:45   1256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:41:45   1256s] #   Increased memory =     0.00 (MB), total memory =  3194.11 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:45   1256s] #Run Statistics for net signature:
[12/17 18:41:45   1256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.70/8, scale score = 0.71.
[12/17 18:41:45   1256s] #    Increased memory =     0.11 (MB), total memory =  3194.22 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:45   1256s] #Run Statistics for inst signature:
[12/17 18:41:45   1256s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.78/8, scale score = 0.60.
[12/17 18:41:45   1256s] #    Increased memory =     0.22 (MB), total memory =  3194.11 (MB), peak memory =  4217.92 (MB)
[12/17 18:41:45   1256s] Starting delay calculation for Setup views
[12/17 18:41:45   1256s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 18:41:45   1256s] #################################################################################
[12/17 18:41:45   1256s] # Design Stage: PostRoute
[12/17 18:41:45   1256s] # Design Name: fpga_top
[12/17 18:41:45   1256s] # Design Mode: 130nm
[12/17 18:41:45   1256s] # Analysis Mode: MMMC OCV 
[12/17 18:41:45   1256s] # Parasitics Mode: SPEF/RCDB 
[12/17 18:41:45   1256s] # Signoff Settings: SI Off 
[12/17 18:41:45   1256s] #################################################################################
[12/17 18:41:45   1256s] Topological Sorting (REAL = 0:00:00.0, MEM = 4643.6M, InitMEM = 4643.6M)
[12/17 18:41:45   1257s] Calculate early delays in OCV mode...
[12/17 18:41:45   1257s] Calculate late delays in OCV mode...
[12/17 18:41:45   1257s] Start delay calculation (fullDC) (8 T). (MEM=4648.61)
[12/17 18:41:45   1257s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 18:41:45   1257s] eee: Trim Metal Layers: { }
[12/17 18:41:45   1257s] eee: RC Grid Memory allocated=37500
[12/17 18:41:45   1257s] eee: LayerId=1 widthSet size=1
[12/17 18:41:45   1257s] eee: LayerId=2 widthSet size=1
[12/17 18:41:45   1257s] eee: LayerId=3 widthSet size=1
[12/17 18:41:45   1257s] eee: LayerId=4 widthSet size=1
[12/17 18:41:45   1257s] eee: LayerId=5 widthSet size=1
[12/17 18:41:45   1257s] eee: Total RC Grid memory=37500
[12/17 18:41:45   1257s] eee: Metal Layers Info:
[12/17 18:41:45   1257s] eee: L: met1 met2 met3 met4 met5
[12/17 18:41:45   1257s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 18:41:45   1257s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 18:41:45   1257s] eee: pegSigSF=1.070000
[12/17 18:41:45   1257s] Initializing multi-corner resistance tables ...
[12/17 18:41:45   1257s] eee: l=1 avDens=0.104787 usedTrk=2880.528685 availTrk=27489.464425 sigTrk=2880.528685
[12/17 18:41:45   1257s] eee: l=2 avDens=0.095960 usedTrk=2618.716442 availTrk=27289.773118 sigTrk=2618.716442
[12/17 18:41:45   1257s] eee: l=3 avDens=0.067517 usedTrk=1214.083931 availTrk=17981.931896 sigTrk=1214.083931
[12/17 18:41:45   1257s] eee: l=4 avDens=0.048674 usedTrk=870.961293 availTrk=17893.738915 sigTrk=870.961293
[12/17 18:41:45   1257s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 18:41:45   1257s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 18:41:45   1257s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 18:41:45   1257s] eee: NetCapCache creation started. (Current Mem: 4648.613M) 
[12/17 18:41:45   1257s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4648.613M) 
[12/17 18:41:45   1257s] End AAE Lib Interpolated Model. (MEM=4668.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:41:45   1257s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4668.340M)
[12/17 18:41:45   1257s] Reading RCDB with compressed RC data.
[12/17 18:41:45   1257s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4668.3M)
[12/17 18:41:45   1257s] AAE_INFO: 8 threads acquired from CTE.
[12/17 18:41:46   1260s] Total number of fetched objects 14095
[12/17 18:41:46   1260s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 18:41:46   1260s] End delay calculation. (MEM=5097.9 CPU=0:00:02.7 REAL=0:00:01.0)
[12/17 18:41:46   1260s] End delay calculation (fullDC). (MEM=5097.9 CPU=0:00:03.0 REAL=0:00:01.0)
[12/17 18:41:46   1260s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 5097.9M) ***
[12/17 18:41:46   1260s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:21:00 mem=5097.9M)
[12/17 18:41:46   1260s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5097.9M, EPOCH TIME: 1734457306.267106
[12/17 18:41:46   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] 
[12/17 18:41:46   1260s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:46   1260s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5097.9M, EPOCH TIME: 1734457306.272328
[12/17 18:41:46   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:41:46   1260s] **optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 3377.6M, totSessionCpu=0:21:01 **
[12/17 18:41:46   1260s] Executing marking Critical Nets1
[12/17 18:41:46   1260s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/17 18:41:46   1260s] *** Timing Is met
[12/17 18:41:46   1260s] *** Check timing (0:00:00.0)
[12/17 18:41:46   1260s] **INFO: flowCheckPoint #7 FinalSummary
[12/17 18:41:46   1260s] OPTC: user 20.0
[12/17 18:41:46   1260s] Reported timing to dir ./timingReports
[12/17 18:41:46   1260s] **optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 3372.5M, totSessionCpu=0:21:01 **
[12/17 18:41:46   1260s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4672.9M, EPOCH TIME: 1734457306.462948
[12/17 18:41:46   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] 
[12/17 18:41:46   1260s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:41:46   1260s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4672.9M, EPOCH TIME: 1734457306.468271
[12/17 18:41:46   1260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:46   1260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:48   1261s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:41:48   1261s] **optDesign ... cpu = 0:00:36, real = 0:00:26, mem = 3378.1M, totSessionCpu=0:21:02 **
[12/17 18:41:48   1261s] *** Finished optDesign ***
[12/17 18:41:52   1261s] Info: final physical memory for 9 CRR processes is 418.32MB.
[12/17 18:41:54   1261s] Info: Summary of CRR changes:
[12/17 18:41:54   1261s]       - Timing transform commits:       0
[12/17 18:41:54   1261s] Deleting Lib Analyzer.
[12/17 18:41:54   1261s] Info: Destroy the CCOpt slew target map.
[12/17 18:41:54   1261s] clean pInstBBox. size 0
[12/17 18:41:54   1261s] Cell fpga_top LLGs are deleted
[12/17 18:41:54   1261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:54   1261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:41:54   1261s] Info: pop threads available for lower-level modules during optimization.
[12/17 18:41:54   1261s] *** optDesign #2 [finish] : cpu/real = 0:00:36.4/0:00:31.6 (1.2), totSession cpu/real = 0:21:02.0/2:34:12.1 (0.1), mem = 4674.0M
[12/17 18:41:54   1261s] 
[12/17 18:41:54   1261s] =============================================================================================
[12/17 18:41:54   1261s]  Final TAT Report : optDesign #2                                                22.33-s094_1
[12/17 18:41:54   1261s] =============================================================================================
[12/17 18:41:54   1261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:41:54   1261s] ---------------------------------------------------------------------------------------------
[12/17 18:41:54   1261s] [ InitOpt                ]      1   0:00:08.6  (  27.3 % )     0:00:08.8 /  0:00:01.8    0.2
[12/17 18:41:54   1261s] [ DrvOpt                 ]      1   0:00:00.8  (   2.6 % )     0:00:00.8 /  0:00:01.0    1.2
[12/17 18:41:54   1261s] [ ViewPruning            ]     14   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:41:54   1261s] [ LayerAssignment        ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/17 18:41:54   1261s] [ BuildHoldData          ]      1   0:00:04.3  (  13.6 % )     0:00:05.4 /  0:00:10.2    1.9
[12/17 18:41:54   1261s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:02.7 /  0:00:01.9    0.7
[12/17 18:41:54   1261s] [ DrvReport              ]      8   0:00:02.4  (   7.7 % )     0:00:02.4 /  0:00:01.2    0.5
[12/17 18:41:54   1261s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 18:41:54   1261s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.5
[12/17 18:41:54   1261s] [ RefinePlace            ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.7    1.7
[12/17 18:41:54   1261s] [ ClockDrv               ]      1   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 18:41:54   1261s] [ EcoRoute               ]      1   0:00:02.3  (   7.4 % )     0:00:02.3 /  0:00:06.6    2.8
[12/17 18:41:54   1261s] [ ExtractRC              ]      2   0:00:03.4  (  10.8 % )     0:00:03.4 /  0:00:08.2    2.4
[12/17 18:41:54   1261s] [ FullDelayCalc          ]      3   0:00:01.5  (   4.6 % )     0:00:01.5 /  0:00:08.4    5.8
[12/17 18:41:54   1261s] [ TimingUpdate           ]     19   0:00:00.7  (   2.3 % )     0:00:02.2 /  0:00:10.7    4.9
[12/17 18:41:54   1261s] [ TimingReport           ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.7
[12/17 18:41:54   1261s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 18:41:54   1261s] [ MISC                   ]          0:00:05.7  (  18.0 % )     0:00:05.7 /  0:00:00.5    0.1
[12/17 18:41:54   1261s] ---------------------------------------------------------------------------------------------
[12/17 18:41:54   1261s]  optDesign #2 TOTAL                 0:00:31.6  ( 100.0 % )     0:00:31.6 /  0:00:36.4    1.2
[12/17 18:41:54   1261s] ---------------------------------------------------------------------------------------------
[12/17 18:41:54   1261s] 
[12/17 18:41:54   1261s] 
[12/17 18:41:54   1261s] TimeStamp Deleting Cell Server Begin ...
[12/17 18:41:54   1261s] 
[12/17 18:41:54   1261s] TimeStamp Deleting Cell Server End ...
[12/17 18:41:54   1262s] <CMD> fit
[12/17 18:41:57   1262s] <CMD> zoomBox -52.74400 -47.98300 1580.41500 1414.04300
[12/17 18:41:57   1262s] <CMD> zoomBox 41.69600 -22.31300 1429.88100 1220.40900
[12/17 18:41:57   1262s] <CMD> zoomBox 121.96900 -0.49400 1301.92700 1055.82000
[12/17 18:41:58   1262s] <CMD> zoomBox 191.57600 26.98200 1194.54000 924.84900
[12/17 18:41:58   1263s] <CMD> zoomBox 437.25100 123.95900 815.51900 462.59000
[12/17 18:41:59   1263s] <CMD> zoomBox 498.05300 150.77100 730.35800 358.73400
[12/17 18:41:59   1263s] <CMD> zoomBox 536.34700 169.82100 679.01200 297.53700
[12/17 18:42:00   1263s] <CMD> zoomBox 565.63300 184.55200 640.10700 251.22200
[12/17 18:42:00   1263s] <CMD> zoomBox 571.41400 187.25400 634.71700 243.92400
[12/17 18:42:00   1263s] <CMD> zoomBox 580.91000 191.30500 626.64800 232.25000
[12/17 18:42:01   1263s] <CMD> zoomBox 584.94800 192.65300 623.82600 227.45700
[12/17 18:42:02   1263s] <CMD> zoomBox 576.15700 189.71700 629.96800 237.88900
[12/17 18:42:03   1263s] <CMD> zoomBox 563.99000 185.65200 638.47100 252.32800
[12/17 18:42:04   1263s] <CMD> zoomBox 547.15100 180.02600 650.23900 272.31200
[12/17 18:42:04   1263s] <CMD> zoomBox 536.44200 176.44900 657.72300 285.02100
[12/17 18:42:04   1263s] <CMD> zoomBox 523.84400 172.24000 666.52800 299.97300
[12/17 18:42:05   1263s] <CMD> zoomBox 491.58500 161.46300 689.07300 338.25700
[12/17 18:42:12   1264s] <CMD> fit
[12/17 18:42:23   1265s] <CMD> optDesign -postRoute
[12/17 18:42:23   1265s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3370.9M, totSessionCpu=0:21:06 **
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] Active Setup views: VIEW_SETUP 
[12/17 18:42:23   1265s] *** optDesign #3 [begin] : totSession cpu/real = 0:21:05.6/2:34:41.6 (0.1), mem = 4667.1M
[12/17 18:42:23   1265s] Info: 8 threads available for lower-level modules during optimization.
[12/17 18:42:23   1265s] GigaOpt running with 8 threads.
[12/17 18:42:23   1265s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:05.6/2:34:41.6 (0.1), mem = 4667.1M
[12/17 18:42:23   1265s] **INFO: User settings:
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 18:42:23   1265s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 18:42:23   1265s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 18:42:23   1265s] setNanoRouteMode -extract_design_signature                                                127823579
[12/17 18:42:23   1265s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 18:42:23   1265s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 18:42:23   1265s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 18:42:23   1265s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 18:42:23   1265s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 18:42:23   1265s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 18:42:23   1265s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 18:42:23   1265s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 18:42:23   1265s] setNanoRouteMode -route_with_eco                                                          false
[12/17 18:42:23   1265s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 18:42:23   1265s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 18:42:23   1265s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 18:42:23   1265s] setDesignMode -process                                                                    130
[12/17 18:42:23   1265s] setExtractRCMode -coupled                                                                 false
[12/17 18:42:23   1265s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 18:42:23   1265s] setExtractRCMode -engine                                                                  postRoute
[12/17 18:42:23   1265s] setExtractRCMode -relative_c_th                                                           1
[12/17 18:42:23   1265s] setExtractRCMode -total_c_th                                                              0
[12/17 18:42:23   1265s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 18:42:23   1265s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 18:42:23   1265s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 18:42:23   1265s] setDelayCalMode -engine                                                                   aae
[12/17 18:42:23   1265s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 18:42:23   1265s] setDelayCalMode -SIAware                                                                  false
[12/17 18:42:23   1265s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 18:42:23   1265s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 18:42:23   1265s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 18:42:23   1265s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 18:42:23   1265s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 18:42:23   1265s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 18:42:23   1265s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 18:42:23   1265s] setOptMode -opt_drv_margin                                                                0
[12/17 18:42:23   1265s] setOptMode -opt_drv                                                                       true
[12/17 18:42:23   1265s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 18:42:23   1265s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 18:42:23   1265s] setOptMode -opt_setup_target_slack                                                        0
[12/17 18:42:23   1265s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 18:42:23   1265s] setPlaceMode -maxRouteLayer                                                               5
[12/17 18:42:23   1265s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 18:42:23   1265s] setPlaceMode -place_detail_check_route                                                    false
[12/17 18:42:23   1265s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 18:42:23   1265s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 18:42:23   1265s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 18:42:23   1265s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 18:42:23   1265s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 18:42:23   1265s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 18:42:23   1265s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 18:42:23   1265s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 18:42:23   1265s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 18:42:23   1265s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 18:42:23   1265s] setPlaceMode -powerDriven                                                                 false
[12/17 18:42:23   1265s] setPlaceMode -timingDriven                                                                true
[12/17 18:42:23   1265s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 18:42:23   1265s] setAnalysisMode -checkType                                                                setup
[12/17 18:42:23   1265s] setAnalysisMode -clkSrcPath                                                               true
[12/17 18:42:23   1265s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 18:42:23   1265s] setAnalysisMode -skew                                                                     true
[12/17 18:42:23   1265s] setAnalysisMode -usefulSkew                                                               true
[12/17 18:42:23   1265s] setAnalysisMode -virtualIPO                                                               false
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 18:42:23   1265s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 18:42:23   1265s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 18:42:23   1265s] Summary for sequential cells identification: 
[12/17 18:42:23   1265s]   Identified SBFF number: 8
[12/17 18:42:23   1265s]   Identified MBFF number: 0
[12/17 18:42:23   1265s]   Identified SB Latch number: 0
[12/17 18:42:23   1265s]   Identified MB Latch number: 0
[12/17 18:42:23   1265s]   Not identified SBFF number: 0
[12/17 18:42:23   1265s]   Not identified MBFF number: 0
[12/17 18:42:23   1265s]   Not identified SB Latch number: 0
[12/17 18:42:23   1265s]   Not identified MB Latch number: 0
[12/17 18:42:23   1265s]   Number of sequential cells which are not FFs: 0
[12/17 18:42:23   1265s]  Visiting view : VIEW_SETUP
[12/17 18:42:23   1265s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 18:42:23   1265s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 18:42:23   1265s]  Visiting view : VIEW_HOLD
[12/17 18:42:23   1265s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 18:42:23   1265s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 18:42:23   1265s] TLC MultiMap info (StdDelay):
[12/17 18:42:23   1265s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 18:42:23   1265s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 18:42:23   1265s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 18:42:23   1265s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 18:42:23   1265s]  Setting StdDelay to: 71.1ps
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 18:42:23   1265s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 18:42:23   1265s] OPERPROF: Starting DPlace-Init at level 1, MEM:4669.1M, EPOCH TIME: 1734457343.705014
[12/17 18:42:23   1265s] Processing tracks to init pin-track alignment.
[12/17 18:42:23   1265s] z: 2, totalTracks: 1
[12/17 18:42:23   1265s] z: 4, totalTracks: 1
[12/17 18:42:23   1265s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:42:23   1265s] Cell fpga_top LLGs are deleted
[12/17 18:42:23   1265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] # Building fpga_top llgBox search-tree.
[12/17 18:42:23   1265s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4669.1M, EPOCH TIME: 1734457343.709757
[12/17 18:42:23   1265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4669.1M, EPOCH TIME: 1734457343.710095
[12/17 18:42:23   1265s] Max number of tech site patterns supported in site array is 256.
[12/17 18:42:23   1265s] Core basic site is 18T
[12/17 18:42:23   1265s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 18:42:23   1265s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 18:42:23   1265s] Fast DP-INIT is on for default
[12/17 18:42:23   1265s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 18:42:23   1265s] Atter site array init, number of instance map data is 0.
[12/17 18:42:23   1265s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.017, REAL:0.013, MEM:4669.1M, EPOCH TIME: 1734457343.722790
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:23   1265s] OPERPROF:     Starting CMU at level 3, MEM:4669.1M, EPOCH TIME: 1734457343.725543
[12/17 18:42:23   1265s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:4669.1M, EPOCH TIME: 1734457343.726596
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 18:42:23   1265s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.025, REAL:0.019, MEM:4669.1M, EPOCH TIME: 1734457343.728885
[12/17 18:42:23   1265s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4669.1M, EPOCH TIME: 1734457343.728944
[12/17 18:42:23   1265s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4669.1M, EPOCH TIME: 1734457343.729121
[12/17 18:42:23   1265s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4669.1MB).
[12/17 18:42:23   1265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.028, MEM:4669.1M, EPOCH TIME: 1734457343.733361
[12/17 18:42:23   1265s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4669.1M, EPOCH TIME: 1734457343.733425
[12/17 18:42:23   1265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:23   1265s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.010, MEM:4667.1M, EPOCH TIME: 1734457343.743807
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] Creating Lib Analyzer ...
[12/17 18:42:23   1265s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 18:42:23   1265s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 18:42:23   1265s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 18:42:23   1265s] 
[12/17 18:42:23   1265s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 18:42:23   1266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:06 mem=4673.1M
[12/17 18:42:23   1266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:06 mem=4673.1M
[12/17 18:42:23   1266s] Creating Lib Analyzer, finished. 
[12/17 18:42:23   1266s] Effort level <high> specified for reg2reg path_group
[12/17 18:42:24   1267s] Info: IPO magic value 0x84F3BEEF.
[12/17 18:42:24   1267s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 18:42:24   1267s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 18:42:24   1267s]       Genus workers will not check out additional licenses.
[12/17 18:42:24   1267s] -lefTechFileMap {}                         # string, default=""
[12/17 18:42:31   1267s] **optDesign ... cpu = 0:00:01, real = 0:00:08, mem = 3436.1M, totSessionCpu=0:21:07 **
[12/17 18:42:31   1267s] Existing Dirty Nets : 0
[12/17 18:42:31   1267s] New Signature Flow (optDesignCheckOptions) ....
[12/17 18:42:31   1267s] #Taking db snapshot
[12/17 18:42:31   1267s] #Taking db snapshot ... done
[12/17 18:42:31   1267s] OPERPROF: Starting checkPlace at level 1, MEM:4694.1M, EPOCH TIME: 1734457351.258442
[12/17 18:42:31   1267s] Processing tracks to init pin-track alignment.
[12/17 18:42:31   1267s] z: 2, totalTracks: 1
[12/17 18:42:31   1267s] z: 4, totalTracks: 1
[12/17 18:42:31   1267s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:42:31   1267s] Cell fpga_top LLGs are deleted
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] # Building fpga_top llgBox search-tree.
[12/17 18:42:31   1267s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4694.1M, EPOCH TIME: 1734457351.263166
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4694.1M, EPOCH TIME: 1734457351.263546
[12/17 18:42:31   1267s] Max number of tech site patterns supported in site array is 256.
[12/17 18:42:31   1267s] Core basic site is 18T
[12/17 18:42:31   1267s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 18:42:31   1267s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 18:42:31   1267s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 18:42:31   1267s] SiteArray: use 2,650,112 bytes
[12/17 18:42:31   1267s] SiteArray: current memory after site array memory allocation 4726.1M
[12/17 18:42:31   1267s] SiteArray: FP blocked sites are writable
[12/17 18:42:31   1267s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 18:42:31   1267s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4726.1M, EPOCH TIME: 1734457351.285196
[12/17 18:42:31   1267s] Process 1648 wires and vias for routing blockage analysis
[12/17 18:42:31   1267s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.014, REAL:0.009, MEM:4726.1M, EPOCH TIME: 1734457351.294200
[12/17 18:42:31   1267s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 18:42:31   1267s] Atter site array init, number of instance map data is 0.
[12/17 18:42:31   1267s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.084, REAL:0.036, MEM:4726.1M, EPOCH TIME: 1734457351.299835
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:31   1267s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.087, REAL:0.039, MEM:4726.1M, EPOCH TIME: 1734457351.302316
[12/17 18:42:31   1267s] Begin checking placement ... (start mem=4694.1M, init mem=4726.1M)
[12/17 18:42:31   1267s] Begin checking exclusive groups violation ...
[12/17 18:42:31   1267s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 18:42:31   1267s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] Running CheckPlace using 8 threads!...
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] ...checkPlace MT is done!
[12/17 18:42:31   1267s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4694.1M, EPOCH TIME: 1734457351.343952
[12/17 18:42:31   1267s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4694.1M, EPOCH TIME: 1734457351.349752
[12/17 18:42:31   1267s] *info: Placed = 12267         
[12/17 18:42:31   1267s] *info: Unplaced = 0           
[12/17 18:42:31   1267s] Placement Density:61.88%(234662/379186)
[12/17 18:42:31   1267s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 18:42:31   1267s] Cell fpga_top LLGs are deleted
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] # Resetting pin-track-align track data.
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4694.1M)
[12/17 18:42:31   1267s] OPERPROF: Finished checkPlace at level 1, CPU:0.248, REAL:0.096, MEM:4694.1M, EPOCH TIME: 1734457351.354525
[12/17 18:42:31   1267s] #optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
[12/17 18:42:31   1267s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 18:42:31   1267s] *** optDesign -postRoute ***
[12/17 18:42:31   1267s] DRC Margin: user margin 0.0; extra margin 0
[12/17 18:42:31   1267s] Setup Target Slack: user slack 0
[12/17 18:42:31   1267s] Hold Target Slack: user slack 0
[12/17 18:42:31   1267s] Cell fpga_top LLGs are deleted
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4694.1M, EPOCH TIME: 1734457351.368259
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4694.1M, EPOCH TIME: 1734457351.368582
[12/17 18:42:31   1267s] Max number of tech site patterns supported in site array is 256.
[12/17 18:42:31   1267s] Core basic site is 18T
[12/17 18:42:31   1267s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 18:42:31   1267s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 18:42:31   1267s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 18:42:31   1267s] SiteArray: use 2,650,112 bytes
[12/17 18:42:31   1267s] SiteArray: current memory after site array memory allocation 4726.1M
[12/17 18:42:31   1267s] SiteArray: FP blocked sites are writable
[12/17 18:42:31   1267s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4726.1M, EPOCH TIME: 1734457351.386944
[12/17 18:42:31   1267s] Process 1648 wires and vias for routing blockage analysis
[12/17 18:42:31   1267s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.012, REAL:0.006, MEM:4726.1M, EPOCH TIME: 1734457351.392818
[12/17 18:42:31   1267s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 18:42:31   1267s] Atter site array init, number of instance map data is 0.
[12/17 18:42:31   1267s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.083, REAL:0.031, MEM:4726.1M, EPOCH TIME: 1734457351.399092
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:31   1267s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.086, REAL:0.034, MEM:4726.1M, EPOCH TIME: 1734457351.401911
[12/17 18:42:31   1267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] TimeStamp Deleting Cell Server Begin ...
[12/17 18:42:31   1267s] Deleting Lib Analyzer.
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] TimeStamp Deleting Cell Server End ...
[12/17 18:42:31   1267s] Multi-VT timing optimization disabled based on library information.
[12/17 18:42:31   1267s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 18:42:31   1267s] Summary for sequential cells identification: 
[12/17 18:42:31   1267s]   Identified SBFF number: 8
[12/17 18:42:31   1267s]   Identified MBFF number: 0
[12/17 18:42:31   1267s]   Identified SB Latch number: 0
[12/17 18:42:31   1267s]   Identified MB Latch number: 0
[12/17 18:42:31   1267s]   Not identified SBFF number: 0
[12/17 18:42:31   1267s]   Not identified MBFF number: 0
[12/17 18:42:31   1267s]   Not identified SB Latch number: 0
[12/17 18:42:31   1267s]   Not identified MB Latch number: 0
[12/17 18:42:31   1267s]   Number of sequential cells which are not FFs: 0
[12/17 18:42:31   1267s]  Visiting view : VIEW_SETUP
[12/17 18:42:31   1267s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 18:42:31   1267s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 18:42:31   1267s]  Visiting view : VIEW_HOLD
[12/17 18:42:31   1267s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 18:42:31   1267s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 18:42:31   1267s] TLC MultiMap info (StdDelay):
[12/17 18:42:31   1267s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 18:42:31   1267s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 18:42:31   1267s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 18:42:31   1267s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 18:42:31   1267s]  Setting StdDelay to: 71.1ps
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] TimeStamp Deleting Cell Server Begin ...
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] TimeStamp Deleting Cell Server End ...
[12/17 18:42:31   1267s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.9/0:00:07.8 (0.2), totSession cpu/real = 0:21:07.5/2:34:49.4 (0.1), mem = 4726.1M
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] =============================================================================================
[12/17 18:42:31   1267s]  Step TAT Report : InitOpt #1 / optDesign #3                                    22.33-s094_1
[12/17 18:42:31   1267s] =============================================================================================
[12/17 18:42:31   1267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:42:31   1267s] ---------------------------------------------------------------------------------------------
[12/17 18:42:31   1267s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:31   1267s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:42:31   1267s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:31   1267s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:31   1267s] [ CheckPlace             ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.3    2.6
[12/17 18:42:31   1267s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 18:42:31   1267s] [ TimingUpdate           ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.6    4.6
[12/17 18:42:31   1267s] [ MISC                   ]          0:00:07.4  (  95.0 % )     0:00:07.4 /  0:00:00.9    0.1
[12/17 18:42:31   1267s] ---------------------------------------------------------------------------------------------
[12/17 18:42:31   1267s]  InitOpt #1 TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:01.9    0.2
[12/17 18:42:31   1267s] ---------------------------------------------------------------------------------------------
[12/17 18:42:31   1267s] 
[12/17 18:42:31   1267s] ** INFO : this run is activating 'postRoute' automaton
[12/17 18:42:31   1267s] **INFO: flowCheckPoint #8 InitialSummary
[12/17 18:42:31   1267s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4726.145M)
[12/17 18:42:31   1267s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 18:42:31   1267s] #Start Inst Signature in MT(0)
[12/17 18:42:31   1267s] #Start Net Signature in MT(29549193)
[12/17 18:42:31   1267s] #Calculate SNet Signature in MT (84865735)
[12/17 18:42:31   1267s] #Run time and memory report for RC extraction:
[12/17 18:42:31   1267s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 18:42:31   1267s] #Run Statistics for snet signature:
[12/17 18:42:31   1267s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.62/8, scale score = 0.20.
[12/17 18:42:31   1267s] #    Increased memory =     0.05 (MB), total memory =  3425.83 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:31   1267s] #Run Statistics for Net Final Signature:
[12/17 18:42:31   1267s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:42:31   1267s] #   Increased memory =     0.00 (MB), total memory =  3425.79 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:31   1267s] #Run Statistics for Net launch:
[12/17 18:42:31   1267s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.67/8, scale score = 0.83.
[12/17 18:42:31   1267s] #    Increased memory =     0.06 (MB), total memory =  3425.79 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:31   1267s] #Run Statistics for Net init_dbsNet_slist:
[12/17 18:42:31   1267s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:42:31   1267s] #   Increased memory =     0.00 (MB), total memory =  3425.72 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:31   1267s] #Run Statistics for net signature:
[12/17 18:42:31   1267s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.80/8, scale score = 0.73.
[12/17 18:42:31   1267s] #    Increased memory =     0.06 (MB), total memory =  3425.79 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:31   1267s] #Run Statistics for inst signature:
[12/17 18:42:31   1267s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.04/8, scale score = 0.51.
[12/17 18:42:31   1267s] #    Increased memory =   -14.30 (MB), total memory =  3425.72 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:31   1267s] tQuantus: Original signature = 127823579, new signature = 127823579
[12/17 18:42:31   1267s] tQuantus: Design is clean by design signature
[12/17 18:42:31   1267s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4718.145M)
[12/17 18:42:31   1267s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4718.145M)
[12/17 18:42:31   1267s] The design is extracted. Skipping TQuantus.
[12/17 18:42:31   1267s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:07.6/2:34:49.5 (0.1), mem = 4718.1M
[12/17 18:42:31   1267s] Saving timing graph ...
[12/17 18:42:31   1267s] TG backup dir: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/opt_timing_graph_9Jpzdx
[12/17 18:42:31   1267s] Disk Usage:
[12/17 18:42:31   1267s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/17 18:42:31   1267s] /dev/mapper/rl-home  29362168 27962984   1399184  96% /home
[12/17 18:42:32   1269s] Done save timing graph
[12/17 18:42:32   1269s] Disk Usage:
[12/17 18:42:32   1269s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/17 18:42:32   1269s] /dev/mapper/rl-home  29362168 27967900   1394268  96% /home
[12/17 18:42:32   1269s] OPTC: user 20.0
[12/17 18:42:33   1270s] Starting delay calculation for Hold views
[12/17 18:42:33   1270s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 18:42:33   1270s] #################################################################################
[12/17 18:42:33   1270s] # Design Stage: PostRoute
[12/17 18:42:33   1270s] # Design Name: fpga_top
[12/17 18:42:33   1270s] # Design Mode: 130nm
[12/17 18:42:33   1270s] # Analysis Mode: MMMC OCV 
[12/17 18:42:33   1270s] # Parasitics Mode: SPEF/RCDB 
[12/17 18:42:33   1270s] # Signoff Settings: SI Off 
[12/17 18:42:33   1270s] #################################################################################
[12/17 18:42:33   1270s] Topological Sorting (REAL = 0:00:00.0, MEM = 4973.1M, InitMEM = 4973.1M)
[12/17 18:42:33   1270s] Calculate late delays in OCV mode...
[12/17 18:42:33   1270s] Calculate early delays in OCV mode...
[12/17 18:42:33   1270s] Start delay calculation (fullDC) (8 T). (MEM=4973.13)
[12/17 18:42:33   1270s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 18:42:33   1270s] End AAE Lib Interpolated Model. (MEM=4992.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:42:33   1270s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4992.855M)
[12/17 18:42:33   1270s] Reading RCDB with compressed RC data.
[12/17 18:42:33   1270s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4992.9M)
[12/17 18:42:33   1270s] AAE_INFO: 8 threads acquired from CTE.
[12/17 18:42:34   1274s] Total number of fetched objects 14095
[12/17 18:42:34   1274s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 18:42:34   1274s] End delay calculation. (MEM=5098.4 CPU=0:00:04.2 REAL=0:00:01.0)
[12/17 18:42:34   1274s] End delay calculation (fullDC). (MEM=5098.4 CPU=0:00:04.4 REAL=0:00:01.0)
[12/17 18:42:34   1274s] *** CDM Built up (cpu=0:00:04.4  real=0:00:01.0  mem= 5098.4M) ***
[12/17 18:42:34   1275s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:01.0 totSessionCpu=0:21:15 mem=5098.4M)
[12/17 18:42:34   1275s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.4 real=0:00:03.0 totSessionCpu=0:21:15 mem=5098.4M ***
[12/17 18:42:34   1275s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 18:42:34   1275s] Restoring timing graph ...
[12/17 18:42:36   1276s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/17 18:42:36   1276s] Done restore timing graph
[12/17 18:42:36   1276s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5130.4M, EPOCH TIME: 1734457356.117975
[12/17 18:42:36   1276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1276s] 
[12/17 18:42:36   1276s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:36   1276s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5130.4M, EPOCH TIME: 1734457356.123014
[12/17 18:42:36   1276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1277s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:42:36   1277s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:09.4/0:00:04.7 (2.0), totSession cpu/real = 0:21:17.1/2:34:54.2 (0.1), mem = 5130.4M
[12/17 18:42:36   1277s] 
[12/17 18:42:36   1277s] =============================================================================================
[12/17 18:42:36   1277s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              22.33-s094_1
[12/17 18:42:36   1277s] =============================================================================================
[12/17 18:42:36   1277s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:42:36   1277s] ---------------------------------------------------------------------------------------------
[12/17 18:42:36   1277s] [ ViewPruning            ]     10   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 18:42:36   1277s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.9
[12/17 18:42:36   1277s] [ DrvReport              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    2.0
[12/17 18:42:36   1277s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:42:36   1277s] [ HoldTimerInit          ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 18:42:36   1277s] [ FullDelayCalc          ]      2   0:00:00.7  (  14.7 % )     0:00:00.7 /  0:00:04.5    6.4
[12/17 18:42:36   1277s] [ TimingUpdate           ]      5   0:00:00.2  (   4.0 % )     0:00:00.9 /  0:00:04.8    5.5
[12/17 18:42:36   1277s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.4
[12/17 18:42:36   1277s] [ SaveTimingGraph        ]      1   0:00:01.4  (  28.9 % )     0:00:01.4 /  0:00:01.4    1.0
[12/17 18:42:36   1277s] [ RestoreTimingGraph     ]      1   0:00:00.7  (  15.6 % )     0:00:00.7 /  0:00:00.9    1.2
[12/17 18:42:36   1277s] [ MISC                   ]          0:00:01.3  (  27.6 % )     0:00:01.3 /  0:00:01.8    1.3
[12/17 18:42:36   1277s] ---------------------------------------------------------------------------------------------
[12/17 18:42:36   1277s]  BuildHoldData #1 TOTAL             0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:09.4    2.0
[12/17 18:42:36   1277s] ---------------------------------------------------------------------------------------------
[12/17 18:42:36   1277s] 
[12/17 18:42:36   1277s] **optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 3405.8M, totSessionCpu=0:21:17 **
[12/17 18:42:36   1277s] OPTC: m4 20.0 50.0
[12/17 18:42:36   1277s] OPTC: view 50.0
[12/17 18:42:36   1277s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 18:42:36   1277s] Info: Done creating the CCOpt slew target map.
[12/17 18:42:36   1277s] **INFO: flowCheckPoint #9 OptimizationPass1
[12/17 18:42:36   1277s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:17.7/2:34:54.5 (0.1), mem = 4647.4M
[12/17 18:42:36   1277s] Running CCOpt-PRO on entire clock network
[12/17 18:42:36   1277s] Net route status summary:
[12/17 18:42:36   1277s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:42:36   1277s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:42:36   1277s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 18:42:36   1277s] Clock tree cells fixed by user: 0 out of 0
[12/17 18:42:36   1277s] PRO...
[12/17 18:42:36   1277s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 18:42:36   1277s] Initializing clock structures...
[12/17 18:42:36   1277s]   Creating own balancer
[12/17 18:42:36   1277s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 18:42:36   1277s]   Removing CTS place status from clock tree and sinks.
[12/17 18:42:36   1277s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 18:42:36   1277s]   Initializing legalizer
[12/17 18:42:36   1277s]   Using cell based legalization.
[12/17 18:42:36   1277s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 18:42:36   1277s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 18:42:36   1277s] OPERPROF: Starting DPlace-Init at level 1, MEM:4647.4M, EPOCH TIME: 1734457356.470343
[12/17 18:42:36   1277s] Processing tracks to init pin-track alignment.
[12/17 18:42:36   1277s] z: 2, totalTracks: 1
[12/17 18:42:36   1277s] z: 4, totalTracks: 1
[12/17 18:42:36   1277s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:42:36   1277s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4647.4M, EPOCH TIME: 1734457356.474937
[12/17 18:42:36   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1277s] 
[12/17 18:42:36   1277s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:36   1277s] 
[12/17 18:42:36   1277s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 18:42:36   1277s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.007, MEM:4647.4M, EPOCH TIME: 1734457356.482381
[12/17 18:42:36   1277s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4647.4M, EPOCH TIME: 1734457356.482429
[12/17 18:42:36   1277s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4647.4M, EPOCH TIME: 1734457356.482628
[12/17 18:42:36   1277s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4647.4MB).
[12/17 18:42:36   1277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:4647.4M, EPOCH TIME: 1734457356.483708
[12/17 18:42:36   1277s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1277s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:42:36   1277s] Set min layer with nano route mode ( 1 )
[12/17 18:42:36   1277s] Set max layer with nano route mode ( 5 )
[12/17 18:42:36   1277s] (I)      Load db... (mem=4470.5M)
[12/17 18:42:36   1277s] (I)      Read data from FE... (mem=4470.5M)
[12/17 18:42:36   1277s] (I)      Number of ignored instance 0
[12/17 18:42:36   1277s] (I)      Number of inbound cells 0
[12/17 18:42:36   1277s] (I)      Number of opened ILM blockages 0
[12/17 18:42:36   1277s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 18:42:36   1277s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 18:42:36   1277s] (I)      cell height: 6660, count: 12267
[12/17 18:42:36   1277s] (I)      Read rows... (mem=4473.0M)
[12/17 18:42:36   1277s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 18:42:36   1277s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 18:42:36   1277s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 18:42:36   1277s] (I)      Done Read rows (cpu=0.000s, mem=4473.0M)
[12/17 18:42:36   1277s] (I)      Done Read data from FE (cpu=0.011s, mem=4473.0M)
[12/17 18:42:36   1277s] (I)      Done Load db (cpu=0.011s, mem=4473.0M)
[12/17 18:42:36   1277s] (I)      Constructing placeable region... (mem=4473.0M)
[12/17 18:42:36   1277s] (I)      Constructing bin map
[12/17 18:42:36   1277s] (I)      Initialize bin information with width=66600 height=66600
[12/17 18:42:36   1277s] (I)      Done constructing bin map
[12/17 18:42:36   1277s] (I)      Compute region effective width... (mem=4473.1M)
[12/17 18:42:36   1277s] (I)      Done Compute region effective width (cpu=0.000s, mem=4473.1M)
[12/17 18:42:36   1277s] (I)      Done Constructing placeable region (cpu=0.002s, mem=4473.1M)
[12/17 18:42:36   1277s]   Legalizer reserving space for clock trees
[12/17 18:42:36   1277s]   Reconstructing clock tree datastructures, skew aware...
[12/17 18:42:36   1277s]     Validating CTS configuration...
[12/17 18:42:36   1277s]     Checking module port directions...
[12/17 18:42:36   1277s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1277s]     Non-default CCOpt properties:
[12/17 18:42:36   1277s]       Public non-default CCOpt properties:
[12/17 18:42:36   1277s]         adjacent_rows_legal: true (default: false)
[12/17 18:42:36   1277s]         buffer_cells is set for at least one object
[12/17 18:42:36   1277s]         cell_density is set for at least one object
[12/17 18:42:36   1277s]         cell_halo_rows: 0 (default: 1)
[12/17 18:42:36   1277s]         cell_halo_sites: 0 (default: 4)
[12/17 18:42:36   1277s]         route_type is set for at least one object
[12/17 18:42:36   1277s]         target_insertion_delay is set for at least one object
[12/17 18:42:36   1277s]         target_skew is set for at least one object
[12/17 18:42:36   1277s]       Private non-default CCOpt properties:
[12/17 18:42:36   1277s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 18:42:36   1277s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 18:42:36   1277s]         force_design_routing_status: 1 (default: auto)
[12/17 18:42:36   1277s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 18:42:36   1277s]     Route type trimming info:
[12/17 18:42:36   1277s]       No route type modifications were made.
[12/17 18:42:36   1277s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 18:42:36   1277s] End AAE Lib Interpolated Model. (MEM=4649.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:42:36   1277s]     Accumulated time to calculate placeable region: 0.00115
[12/17 18:42:36   1277s]     Accumulated time to calculate placeable region: 0.00116
[12/17 18:42:36   1277s]     Accumulated time to calculate placeable region: 0.00117
[12/17 18:42:36   1277s]     Accumulated time to calculate placeable region: 0.00118
[12/17 18:42:36   1277s]     Accumulated time to calculate placeable region: 0.0012
[12/17 18:42:36   1277s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 18:42:36   1277s]     Original list had 5 cells:
[12/17 18:42:36   1277s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 18:42:36   1277s]     Library trimming was not able to trim any cells:
[12/17 18:42:36   1277s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 18:42:36   1277s]     Accumulated time to calculate placeable region: 0.00128
[12/17 18:42:36   1277s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 18:42:36   1278s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 18:42:36   1278s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 18:42:36   1278s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 18:42:36   1278s]     Non-default CCOpt properties:
[12/17 18:42:36   1278s]       Public non-default CCOpt properties:
[12/17 18:42:36   1278s]         cell_density: 1 (default: 0.75)
[12/17 18:42:36   1278s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 18:42:36   1278s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 18:42:36   1278s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 18:42:36   1278s]       No private non-default CCOpt properties
[12/17 18:42:36   1278s]     For power domain auto-default:
[12/17 18:42:36   1278s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 18:42:36   1278s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 18:42:36   1278s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 18:42:36   1278s]     Top Routing info:
[12/17 18:42:36   1278s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:42:36   1278s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 18:42:36   1278s]     Trunk Routing info:
[12/17 18:42:36   1278s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:42:36   1278s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:42:36   1278s]     Leaf Routing info:
[12/17 18:42:36   1278s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:42:36   1278s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:42:36   1278s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 18:42:36   1278s]       Slew time target (leaf):    0.171ns
[12/17 18:42:36   1278s]       Slew time target (trunk):   0.171ns
[12/17 18:42:36   1278s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 18:42:36   1278s]       Buffer unit delay: 0.221ns
[12/17 18:42:36   1278s]       Buffer max distance: 655.802um
[12/17 18:42:36   1278s]     Fastest wire driving cells and distances:
[12/17 18:42:36   1278s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 18:42:36   1278s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Logic Sizing Table:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     ----------------------------------------------------------
[12/17 18:42:36   1278s]     Cell    Instance count    Source    Eligible library cells
[12/17 18:42:36   1278s]     ----------------------------------------------------------
[12/17 18:42:36   1278s]       (empty table)
[12/17 18:42:36   1278s]     ----------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 18:42:36   1278s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 18:42:36   1278s]       Sources:                     pin clk[0]
[12/17 18:42:36   1278s]       Total number of sinks:       20
[12/17 18:42:36   1278s]       Delay constrained sinks:     20
[12/17 18:42:36   1278s]       Constrains:                  default
[12/17 18:42:36   1278s]       Non-leaf sinks:              0
[12/17 18:42:36   1278s]       Ignore pins:                 0
[12/17 18:42:36   1278s]      Timing corner MAX_DELAY:setup.late:
[12/17 18:42:36   1278s]       Skew target:                 0.221ns
[12/17 18:42:36   1278s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 18:42:36   1278s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 18:42:36   1278s]       Sources:                     pin prog_clk[0]
[12/17 18:42:36   1278s]       Total number of sinks:       1458
[12/17 18:42:36   1278s]       Delay constrained sinks:     1458
[12/17 18:42:36   1278s]       Constrains:                  default
[12/17 18:42:36   1278s]       Non-leaf sinks:              0
[12/17 18:42:36   1278s]       Ignore pins:                 0
[12/17 18:42:36   1278s]      Timing corner MAX_DELAY:setup.late:
[12/17 18:42:36   1278s]       Skew target:                 0.221ns
[12/17 18:42:36   1278s]     Primary reporting skew groups are:
[12/17 18:42:36   1278s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Constraint summary
[12/17 18:42:36   1278s]     ==================
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Transition constraints are active in the following delay corners:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     MAX_DELAY:setup.late
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Cap constraints are active in the following delay corners:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     MAX_DELAY:setup.late
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Transition constraint summary:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 18:42:36   1278s]                   -                      0.171         1482      auto computed    all
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Capacitance constraint summary:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     ------------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 18:42:36   1278s]     ------------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 18:42:36   1278s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 18:42:36   1278s]     ------------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 18:42:36   1278s]     CTS services accumulated run-time stats initial state:
[12/17 18:42:36   1278s]       delay calculator: calls=4590, total_wall_time=0.112s, mean_wall_time=0.025ms
[12/17 18:42:36   1278s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:42:36   1278s]       steiner router: calls=4581, total_wall_time=0.032s, mean_wall_time=0.007ms
[12/17 18:42:36   1278s]     Clock DAG stats initial state:
[12/17 18:42:36   1278s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:42:36   1278s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:42:36   1278s]       misc counts      : r=2, pp=0, mci=0
[12/17 18:42:36   1278s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:42:36   1278s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:42:36   1278s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Layer information for route type default_route_type_leaf:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 18:42:36   1278s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     met1     N            H          81.281        0.153        12.429
[12/17 18:42:36   1278s]     met2     N            V           1.218        0.193         0.235
[12/17 18:42:36   1278s]     met3     Y            H           0.471        0.222         0.104
[12/17 18:42:36   1278s]     met4     Y            V           0.168        0.273         0.046
[12/17 18:42:36   1278s]     met5     N            H           0.029        0.265         0.008
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:42:36   1278s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Layer information for route type default_route_type_nonleaf:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 18:42:36   1278s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     met1     N            H          81.281        0.193        15.676
[12/17 18:42:36   1278s]     met2     N            V           1.218        0.252         0.307
[12/17 18:42:36   1278s]     met3     Y            H           0.471        0.241         0.113
[12/17 18:42:36   1278s]     met4     Y            V           0.168        0.336         0.056
[12/17 18:42:36   1278s]     met5     N            H           0.029        0.277         0.008
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 18:42:36   1278s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Layer information for route type default_route_type_nonleaf:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 18:42:36   1278s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     met1     N            H          81.281        0.153        12.429
[12/17 18:42:36   1278s]     met2     N            V           1.218        0.193         0.235
[12/17 18:42:36   1278s]     met3     Y            H           0.471        0.222         0.104
[12/17 18:42:36   1278s]     met4     Y            V           0.168        0.273         0.046
[12/17 18:42:36   1278s]     met5     N            H           0.029        0.265         0.008
[12/17 18:42:36   1278s]     --------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Via selection for estimated routes (rule default):
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     ----------------------------------------------------------------
[12/17 18:42:36   1278s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 18:42:36   1278s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 18:42:36   1278s]     ----------------------------------------------------------------
[12/17 18:42:36   1278s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 18:42:36   1278s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 18:42:36   1278s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 18:42:36   1278s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 18:42:36   1278s]     ----------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 18:42:36   1278s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 18:42:36   1278s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Ideal and dont_touch net fanout counts:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     -----------------------------------------------------------
[12/17 18:42:36   1278s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 18:42:36   1278s]     -----------------------------------------------------------
[12/17 18:42:36   1278s]           1            10                      0
[12/17 18:42:36   1278s]          11           100                      1
[12/17 18:42:36   1278s]         101          1000                      0
[12/17 18:42:36   1278s]        1001         10000                      1
[12/17 18:42:36   1278s]       10001           +                        0
[12/17 18:42:36   1278s]     -----------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Top ideal and dont_touch nets by fanout:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     ------------------------
[12/17 18:42:36   1278s]     Net name       Fanout ()
[12/17 18:42:36   1278s]     ------------------------
[12/17 18:42:36   1278s]     prog_clk[0]      1458
[12/17 18:42:36   1278s]     clk[0]             20
[12/17 18:42:36   1278s]     ------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     No dont_touch hnets found in the clock tree
[12/17 18:42:36   1278s]     No dont_touch hpins found in the clock network.
[12/17 18:42:36   1278s]     Checking for illegal sizes of clock logic instances...
[12/17 18:42:36   1278s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Filtering reasons for cell type: inverter
[12/17 18:42:36   1278s]     =========================================
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     Clock trees    Power domain    Reason                         Library cells
[12/17 18:42:36   1278s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 18:42:36   1278s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 18:42:36   1278s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 18:42:36   1278s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 18:42:36   1278s]     CCOpt configuration status: all checks passed.
[12/17 18:42:36   1278s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 18:42:36   1278s] Initializing clock structures done.
[12/17 18:42:36   1278s] PRO...
[12/17 18:42:36   1278s]   PRO active optimizations:
[12/17 18:42:36   1278s]    - DRV fixing with sizing
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Detected clock skew data from CTS
[12/17 18:42:36   1278s]   ProEngine running partially connected to DB
[12/17 18:42:36   1278s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 18:42:36   1278s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 18:42:36   1278s]   CTS services accumulated run-time stats PRO initial state:
[12/17 18:42:36   1278s]     delay calculator: calls=4592, total_wall_time=0.113s, mean_wall_time=0.025ms
[12/17 18:42:36   1278s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:42:36   1278s]     steiner router: calls=4581, total_wall_time=0.032s, mean_wall_time=0.007ms
[12/17 18:42:36   1278s]   Clock DAG stats PRO initial state:
[12/17 18:42:36   1278s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:42:36   1278s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:42:36   1278s]     misc counts      : r=2, pp=0, mci=0
[12/17 18:42:36   1278s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:42:36   1278s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 18:42:36   1278s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 18:42:36   1278s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 18:42:36   1278s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]   Clock DAG net violations PRO initial state:
[12/17 18:42:36   1278s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 18:42:36   1278s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 18:42:36   1278s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 18:42:36   1278s]   Primary reporting skew groups PRO initial state:
[12/17 18:42:36   1278s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:42:36   1278s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:42:36   1278s]   Skew group summary PRO initial state:
[12/17 18:42:36   1278s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:42:36   1278s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:42:36   1278s]   Recomputing CTS skew targets...
[12/17 18:42:36   1278s]   Resolving skew group constraints...
[12/17 18:42:36   1278s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 18:42:36   1278s]   Resolving skew group constraints done.
[12/17 18:42:36   1278s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s]   PRO Fixing DRVs...
[12/17 18:42:36   1278s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 18:42:36   1278s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]       delay calculator: calls=4592, total_wall_time=0.113s, mean_wall_time=0.025ms
[12/17 18:42:36   1278s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:42:36   1278s]       steiner router: calls=4581, total_wall_time=0.032s, mean_wall_time=0.007ms
[12/17 18:42:36   1278s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 18:42:36   1278s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Statistics: Fix DRVs (cell sizing):
[12/17 18:42:36   1278s]     ===================================
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Cell changes by Net Type:
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     top                0            0           0            0                    0                0
[12/17 18:42:36   1278s]     trunk              0            0           0            0                    0                0
[12/17 18:42:36   1278s]     leaf               0            0           0            0                    0                0
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     Total              0            0           0            0                    0                0
[12/17 18:42:36   1278s]     -------------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 18:42:36   1278s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 18:42:36   1278s]     
[12/17 18:42:36   1278s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 18:42:36   1278s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]       delay calculator: calls=4592, total_wall_time=0.113s, mean_wall_time=0.025ms
[12/17 18:42:36   1278s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:42:36   1278s]       steiner router: calls=4581, total_wall_time=0.032s, mean_wall_time=0.007ms
[12/17 18:42:36   1278s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:42:36   1278s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:42:36   1278s]       misc counts      : r=2, pp=0, mci=0
[12/17 18:42:36   1278s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:42:36   1278s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 18:42:36   1278s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 18:42:36   1278s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 18:42:36   1278s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 18:42:36   1278s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 18:42:36   1278s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:42:36   1278s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:42:36   1278s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 18:42:36   1278s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 18:42:36   1278s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 18:42:36   1278s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 18:42:36   1278s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Slew Diagnostics: After DRV fixing
[12/17 18:42:36   1278s]   ==================================
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Global Causes:
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   -------------------------------------
[12/17 18:42:36   1278s]   Cause
[12/17 18:42:36   1278s]   -------------------------------------
[12/17 18:42:36   1278s]   DRV fixing with buffering is disabled
[12/17 18:42:36   1278s]   -------------------------------------
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Top 5 overslews:
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   ---------------------------------
[12/17 18:42:36   1278s]   Overslew    Causes    Driving Pin
[12/17 18:42:36   1278s]   ---------------------------------
[12/17 18:42:36   1278s]     (empty table)
[12/17 18:42:36   1278s]   ---------------------------------
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   -------------------
[12/17 18:42:36   1278s]   Cause    Occurences
[12/17 18:42:36   1278s]   -------------------
[12/17 18:42:36   1278s]     (empty table)
[12/17 18:42:36   1278s]   -------------------
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   -------------------
[12/17 18:42:36   1278s]   Cause    Occurences
[12/17 18:42:36   1278s]   -------------------
[12/17 18:42:36   1278s]     (empty table)
[12/17 18:42:36   1278s]   -------------------
[12/17 18:42:36   1278s]   
[12/17 18:42:36   1278s]   Reconnecting optimized routes...
[12/17 18:42:36   1278s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s]   Set dirty flag on 0 instances, 0 nets
[12/17 18:42:36   1278s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 18:42:36   1278s] End AAE Lib Interpolated Model. (MEM=6559.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:42:36   1278s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 18:42:36   1278s]   CTS services accumulated run-time stats PRO final:
[12/17 18:42:36   1278s]     delay calculator: calls=4594, total_wall_time=0.113s, mean_wall_time=0.025ms
[12/17 18:42:36   1278s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 18:42:36   1278s]     steiner router: calls=4581, total_wall_time=0.032s, mean_wall_time=0.007ms
[12/17 18:42:36   1278s]   Clock DAG stats PRO final:
[12/17 18:42:36   1278s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 18:42:36   1278s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 18:42:36   1278s]     misc counts      : r=2, pp=0, mci=0
[12/17 18:42:36   1278s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 18:42:36   1278s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 18:42:36   1278s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 18:42:36   1278s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 18:42:36   1278s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 18:42:36   1278s]   Clock DAG net violations PRO final:
[12/17 18:42:36   1278s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 18:42:36   1278s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 18:42:36   1278s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 18:42:36   1278s]   Primary reporting skew groups PRO final:
[12/17 18:42:36   1278s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:42:36   1278s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 18:42:36   1278s]   Skew group summary PRO final:
[12/17 18:42:36   1278s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:42:36   1278s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 18:42:36   1278s] PRO done.
[12/17 18:42:36   1278s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 18:42:36   1278s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 18:42:36   1278s] Net route status summary:
[12/17 18:42:36   1278s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:42:36   1278s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 18:42:36   1278s] Updating delays...
[12/17 18:42:36   1278s] Updating delays done.
[12/17 18:42:36   1278s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 18:42:36   1278s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 18:42:36   1278s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6837.2M, EPOCH TIME: 1734457356.933807
[12/17 18:42:36   1278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 18:42:36   1278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:36   1278s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.039, REAL:0.013, MEM:6474.2M, EPOCH TIME: 1734457356.946308
[12/17 18:42:36   1278s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 18:42:36   1278s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 18:42:36   1278s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:21:18.3/2:34:55.0 (0.1), mem = 6466.2M
[12/17 18:42:36   1278s] 
[12/17 18:42:36   1278s] =============================================================================================
[12/17 18:42:36   1278s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   22.33-s094_1
[12/17 18:42:36   1278s] =============================================================================================
[12/17 18:42:36   1278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:42:36   1278s] ---------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s] [ OptimizationStep       ]      1   0:00:00.5  (  97.4 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 18:42:36   1278s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:36   1278s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/17 18:42:36   1278s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:36   1278s] ---------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 18:42:36   1278s] ---------------------------------------------------------------------------------------------
[12/17 18:42:36   1278s] 
[12/17 18:42:36   1278s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 18:42:36   1278s] **INFO: Start fixing DRV (Mem = 4904.18M) ...
[12/17 18:42:36   1278s] Begin: GigaOpt DRV Optimization
[12/17 18:42:36   1278s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 18:42:36   1278s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:18.3/2:34:55.0 (0.1), mem = 4904.2M
[12/17 18:42:36   1278s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 18:42:36   1278s] Info: 39 io nets excluded
[12/17 18:42:36   1278s] Info: 2 clock nets excluded from IPO operation.
[12/17 18:42:36   1278s] End AAE Lib Interpolated Model. (MEM=4904.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:42:36   1278s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.25
[12/17 18:42:36   1278s] 
[12/17 18:42:36   1278s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 18:42:37   1278s] Summary for sequential cells identification: 
[12/17 18:42:37   1278s]   Identified SBFF number: 8
[12/17 18:42:37   1278s]   Identified MBFF number: 0
[12/17 18:42:37   1278s]   Identified SB Latch number: 0
[12/17 18:42:37   1278s]   Identified MB Latch number: 0
[12/17 18:42:37   1278s]   Not identified SBFF number: 0
[12/17 18:42:37   1278s]   Not identified MBFF number: 0
[12/17 18:42:37   1278s]   Not identified SB Latch number: 0
[12/17 18:42:37   1278s]   Not identified MB Latch number: 0
[12/17 18:42:37   1278s]   Number of sequential cells which are not FFs: 0
[12/17 18:42:37   1278s]  Visiting view : VIEW_SETUP
[12/17 18:42:37   1278s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 18:42:37   1278s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 18:42:37   1278s]  Visiting view : VIEW_HOLD
[12/17 18:42:37   1278s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 18:42:37   1278s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 18:42:37   1278s] TLC MultiMap info (StdDelay):
[12/17 18:42:37   1278s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 18:42:37   1278s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 18:42:37   1278s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 18:42:37   1278s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 18:42:37   1278s]  Setting StdDelay to: 71.1ps
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s] Creating Lib Analyzer ...
[12/17 18:42:37   1278s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 18:42:37   1278s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 18:42:37   1278s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 18:42:37   1278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:18 mem=4910.2M
[12/17 18:42:37   1278s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:18 mem=4910.2M
[12/17 18:42:37   1278s] Creating Lib Analyzer, finished. 
[12/17 18:42:37   1278s] #optDebug: Start CG creation (mem=4910.2M)
[12/17 18:42:37   1278s]  ...initializing CG ToF 4343.1650um
[12/17 18:42:37   1278s] (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgPrt (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgEgp (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgPbk (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgNrb(cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgObs (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgCon (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s]  ...processing cgPdm (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5005.5M)
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s] Active Setup views: VIEW_SETUP 
[12/17 18:42:37   1278s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5005.5M, EPOCH TIME: 1734457357.417240
[12/17 18:42:37   1278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:37   1278s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5005.5M, EPOCH TIME: 1734457357.422620
[12/17 18:42:37   1278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1278s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 18:42:37   1278s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 18:42:37   1278s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 18:42:37   1278s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:21:19 mem=5005.5M
[12/17 18:42:37   1278s] OPERPROF: Starting DPlace-Init at level 1, MEM:5005.5M, EPOCH TIME: 1734457357.426634
[12/17 18:42:37   1278s] Processing tracks to init pin-track alignment.
[12/17 18:42:37   1278s] z: 2, totalTracks: 1
[12/17 18:42:37   1278s] z: 4, totalTracks: 1
[12/17 18:42:37   1278s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:42:37   1278s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5005.5M, EPOCH TIME: 1734457357.430833
[12/17 18:42:37   1278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:37   1278s] 
[12/17 18:42:37   1278s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 18:42:37   1278s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5005.5M, EPOCH TIME: 1734457357.435584
[12/17 18:42:37   1278s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5005.5M, EPOCH TIME: 1734457357.435631
[12/17 18:42:37   1278s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5005.5M, EPOCH TIME: 1734457357.435813
[12/17 18:42:37   1278s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5005.5MB).
[12/17 18:42:37   1278s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:5005.5M, EPOCH TIME: 1734457357.436907
[12/17 18:42:37   1278s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 18:42:37   1278s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 18:42:37   1278s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:21:19 mem=4781.5M
[12/17 18:42:37   1278s] ### Creating RouteCongInterface, started
[12/17 18:42:37   1278s] {MMLU 0 1 13900}
[12/17 18:42:37   1278s] ### Creating LA Mngr. totSessionCpu=0:21:19 mem=4781.5M
[12/17 18:42:37   1278s] ### Creating LA Mngr, finished. totSessionCpu=0:21:19 mem=4781.5M
[12/17 18:42:37   1278s] ### Creating RouteCongInterface, finished
[12/17 18:42:37   1279s] AoF 9812.4550um
[12/17 18:42:37   1279s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 18:42:37   1279s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 18:42:37   1279s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 18:42:37   1279s] [GPS-DRV] costLowerBound: 0.1
[12/17 18:42:37   1279s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 18:42:37   1279s] [GPS-DRV] maxIter       : 10
[12/17 18:42:37   1279s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 18:42:37   1279s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 18:42:37   1279s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 18:42:37   1279s] [GPS-DRV] maxDensity (design): 0.95
[12/17 18:42:37   1279s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 18:42:37   1279s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 18:42:37   1279s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 18:42:37   1279s] [GPS-DRV] MaintainWNS: 1
[12/17 18:42:37   1279s] [GPS-DRV] All active and enabled setup views
[12/17 18:42:37   1279s] [GPS-DRV]     VIEW_SETUP
[12/17 18:42:37   1279s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 18:42:37   1279s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 18:42:37   1279s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 18:42:37   1279s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 18:42:37   1279s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5142.1M, EPOCH TIME: 1734457357.659422
[12/17 18:42:37   1279s] Found 0 hard placement blockage before merging.
[12/17 18:42:37   1279s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5142.1M, EPOCH TIME: 1734457357.659549
[12/17 18:42:37   1279s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 18:42:37   1279s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 18:42:37   1279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:42:37   1279s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 18:42:37   1279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:42:37   1279s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 18:42:37   1279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:42:37   1279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 18:42:37   1279s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 18:42:37   1279s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 18:42:37   1279s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5142.1M|
[12/17 18:42:37   1279s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 18:42:37   1279s] Bottom Preferred Layer:
[12/17 18:42:37   1279s] +-------------+------------+----------+
[12/17 18:42:37   1279s] |    Layer    |    CLK     |   Rule   |
[12/17 18:42:37   1279s] +-------------+------------+----------+
[12/17 18:42:37   1279s] | met3 (z=3)  |          1 | default  |
[12/17 18:42:37   1279s] +-------------+------------+----------+
[12/17 18:42:37   1279s] Via Pillar Rule:
[12/17 18:42:37   1279s]     None
[12/17 18:42:37   1279s] 
[12/17 18:42:37   1279s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5142.1M) ***
[12/17 18:42:37   1279s] 
[12/17 18:42:37   1279s] Deleting 0 temporary hard placement blockage(s).
[12/17 18:42:37   1279s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 418419, Stn-len 0
[12/17 18:42:37   1279s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 18:42:37   1279s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5014.1M, EPOCH TIME: 1734457357.804078
[12/17 18:42:37   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 18:42:37   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.036, REAL:0.010, MEM:4735.1M, EPOCH TIME: 1734457357.814324
[12/17 18:42:37   1279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.25
[12/17 18:42:37   1279s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.0/0:00:00.8 (1.2), totSession cpu/real = 0:21:19.3/2:34:55.8 (0.1), mem = 4735.1M
[12/17 18:42:37   1279s] 
[12/17 18:42:37   1279s] =============================================================================================
[12/17 18:42:37   1279s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     22.33-s094_1
[12/17 18:42:37   1279s] =============================================================================================
[12/17 18:42:37   1279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:42:37   1279s] ---------------------------------------------------------------------------------------------
[12/17 18:42:37   1279s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 18:42:37   1279s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:37   1279s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  16.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 18:42:37   1279s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:37   1279s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    2.3
[12/17 18:42:37   1279s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 18:42:37   1279s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 18:42:37   1279s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:37   1279s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    4.7
[12/17 18:42:37   1279s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    5.1
[12/17 18:42:37   1279s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:37   1279s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 18:42:37   1279s] [ MISC                   ]          0:00:00.5  (  60.4 % )     0:00:00.5 /  0:00:00.5    1.1
[12/17 18:42:37   1279s] ---------------------------------------------------------------------------------------------
[12/17 18:42:37   1279s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.0    1.2
[12/17 18:42:37   1279s] ---------------------------------------------------------------------------------------------
[12/17 18:42:37   1279s] 
[12/17 18:42:37   1279s] drv optimizer changes nothing and skips refinePlace
[12/17 18:42:37   1279s] End: GigaOpt DRV Optimization
[12/17 18:42:37   1279s] *info:
[12/17 18:42:37   1279s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4735.14M).
[12/17 18:42:37   1279s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4735.1M, EPOCH TIME: 1734457357.820751
[12/17 18:42:37   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] 
[12/17 18:42:37   1279s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:37   1279s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4735.1M, EPOCH TIME: 1734457357.825741
[12/17 18:42:37   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:37   1279s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4735.1M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:42:37   1279s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 3436.8M, totSessionCpu=0:21:20 **
[12/17 18:42:37   1279s]   DRV Snapshot: (REF)
[12/17 18:42:37   1279s]          Tran DRV: 0 (0)
[12/17 18:42:37   1279s]           Cap DRV: 0 (0)
[12/17 18:42:37   1279s]        Fanout DRV: 0 (0)
[12/17 18:42:37   1279s]            Glitch: 0 (0)
[12/17 18:42:37   1279s] *** Timing Is met
[12/17 18:42:37   1279s] *** Check timing (0:00:00.0)
[12/17 18:42:37   1279s] *** Setup timing is met (target slack 0ns)
[12/17 18:42:38   1279s]   Timing Snapshot: (REF)
[12/17 18:42:38   1279s]      Weighted WNS: 0.000
[12/17 18:42:38   1279s]       All  PG WNS: 0.000
[12/17 18:42:38   1279s]       High PG WNS: 0.000
[12/17 18:42:38   1279s]       All  PG TNS: 0.000
[12/17 18:42:38   1279s]       High PG TNS: 0.000
[12/17 18:42:38   1279s]       Low  PG TNS: 0.000
[12/17 18:42:38   1279s]    Category Slack: { [L, 1.097] }
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s] **INFO: flowCheckPoint #10 OptimizationPreEco
[12/17 18:42:38   1279s] Running postRoute recovery in preEcoRoute mode
[12/17 18:42:38   1279s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 3438.9M, totSessionCpu=0:21:20 **
[12/17 18:42:38   1279s]   DRV Snapshot: (TGT)
[12/17 18:42:38   1279s]          Tran DRV: 0 (0)
[12/17 18:42:38   1279s]           Cap DRV: 0 (0)
[12/17 18:42:38   1279s]        Fanout DRV: 0 (0)
[12/17 18:42:38   1279s]            Glitch: 0 (0)
[12/17 18:42:38   1279s] Checking DRV degradation...
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s] Recovery Manager:
[12/17 18:42:38   1279s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:42:38   1279s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:42:38   1279s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:42:38   1279s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 18:42:38   1279s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4736.60M, totSessionCpu=0:21:20).
[12/17 18:42:38   1279s] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 3438.9M, totSessionCpu=0:21:20 **
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s]   DRV Snapshot: (REF)
[12/17 18:42:38   1279s]          Tran DRV: 0 (0)
[12/17 18:42:38   1279s]           Cap DRV: 0 (0)
[12/17 18:42:38   1279s]        Fanout DRV: 0 (0)
[12/17 18:42:38   1279s]            Glitch: 0 (0)
[12/17 18:42:38   1279s] Skipping pre eco harden opt
[12/17 18:42:38   1279s] Running refinePlace -preserveRouting true -hardFence false
[12/17 18:42:38   1279s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4998.3M, EPOCH TIME: 1734457358.153282
[12/17 18:42:38   1279s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4998.3M, EPOCH TIME: 1734457358.153334
[12/17 18:42:38   1279s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4998.3M, EPOCH TIME: 1734457358.153381
[12/17 18:42:38   1279s] Processing tracks to init pin-track alignment.
[12/17 18:42:38   1279s] z: 2, totalTracks: 1
[12/17 18:42:38   1279s] z: 4, totalTracks: 1
[12/17 18:42:38   1279s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 18:42:38   1279s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4998.3M, EPOCH TIME: 1734457358.158180
[12/17 18:42:38   1279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 18:42:38   1279s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:4998.3M, EPOCH TIME: 1734457358.163477
[12/17 18:42:38   1279s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4998.3M, EPOCH TIME: 1734457358.163538
[12/17 18:42:38   1279s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4998.3M, EPOCH TIME: 1734457358.163736
[12/17 18:42:38   1279s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4998.3MB).
[12/17 18:42:38   1279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:4998.3M, EPOCH TIME: 1734457358.164880
[12/17 18:42:38   1279s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.012, MEM:4998.3M, EPOCH TIME: 1734457358.164907
[12/17 18:42:38   1279s] TDRefine: refinePlace mode is spiral
[12/17 18:42:38   1279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.15
[12/17 18:42:38   1279s] OPERPROF:   Starting Refine-Place at level 2, MEM:4998.3M, EPOCH TIME: 1734457358.164958
[12/17 18:42:38   1279s] *** Starting refinePlace (0:21:20 mem=4998.3M) ***
[12/17 18:42:38   1279s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 18:42:38   1279s] 
[12/17 18:42:38   1279s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:38   1279s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:42:38   1279s] Set min layer with nano route mode ( 1 )
[12/17 18:42:38   1279s] Set max layer with nano route mode ( 5 )
[12/17 18:42:38   1279s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:42:38   1279s] Set min layer with nano route mode ( 1 )
[12/17 18:42:38   1279s] Set max layer with nano route mode ( 5 )
[12/17 18:42:38   1279s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4998.3M, EPOCH TIME: 1734457358.178456
[12/17 18:42:38   1279s] Starting refinePlace ...
[12/17 18:42:38   1279s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:42:38   1279s] Set min layer with nano route mode ( 1 )
[12/17 18:42:38   1279s] Set max layer with nano route mode ( 5 )
[12/17 18:42:38   1279s] One DDP V2 for no tweak run.
[12/17 18:42:38   1279s] (I)      Default pattern map key = fpga_top_default.
[12/17 18:42:38   1279s] Set min layer with nano route mode ( 1 )
[12/17 18:42:38   1279s] Set max layer with nano route mode ( 5 )
[12/17 18:42:38   1279s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5094.3M, EPOCH TIME: 1734457358.197565
[12/17 18:42:38   1279s] DDP initSite1 nrRow 90 nrJob 90
[12/17 18:42:38   1279s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5094.3M, EPOCH TIME: 1734457358.197637
[12/17 18:42:38   1279s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5094.3M, EPOCH TIME: 1734457358.197863
[12/17 18:42:38   1279s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5094.3M, EPOCH TIME: 1734457358.197900
[12/17 18:42:38   1279s] DDP markSite nrRow 90 nrJob 90
[12/17 18:42:38   1279s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5094.3M, EPOCH TIME: 1734457358.198137
[12/17 18:42:38   1279s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.003, REAL:0.001, MEM:5094.3M, EPOCH TIME: 1734457358.198170
[12/17 18:42:38   1279s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 18:42:38   1279s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4998.3MB) @(0:21:20 - 0:21:20).
[12/17 18:42:38   1279s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 18:42:38   1279s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 18:42:38   1280s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 18:42:38   1280s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 18:42:38   1280s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 18:42:38   1280s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=4966.3MB) @(0:21:20 - 0:21:21).
[12/17 18:42:38   1280s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 18:42:38   1280s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4966.3MB
[12/17 18:42:38   1280s] Statistics of distance of Instance movement in refine placement:
[12/17 18:42:38   1280s]   maximum (X+Y) =         0.00 um
[12/17 18:42:38   1280s]   mean    (X+Y) =         0.00 um
[12/17 18:42:38   1280s] Summary Report:
[12/17 18:42:38   1280s] Instances move: 0 (out of 12267 movable)
[12/17 18:42:38   1280s] Instances flipped: 0
[12/17 18:42:38   1280s] Mean displacement: 0.00 um
[12/17 18:42:38   1280s] Max displacement: 0.00 um 
[12/17 18:42:38   1280s] Total instances moved : 0
[12/17 18:42:38   1280s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.605, REAL:0.330, MEM:4966.3M, EPOCH TIME: 1734457358.508755
[12/17 18:42:38   1280s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 18:42:38   1280s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4966.3MB
[12/17 18:42:38   1280s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=4966.3MB) @(0:21:20 - 0:21:21).
[12/17 18:42:38   1280s] *** Finished refinePlace (0:21:21 mem=4966.3M) ***
[12/17 18:42:38   1280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.15
[12/17 18:42:38   1280s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.623, REAL:0.348, MEM:4966.3M, EPOCH TIME: 1734457358.512697
[12/17 18:42:38   1280s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4966.3M, EPOCH TIME: 1734457358.512734
[12/17 18:42:38   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 18:42:38   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1280s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.045, REAL:0.013, MEM:4736.3M, EPOCH TIME: 1734457358.525956
[12/17 18:42:38   1280s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.681, REAL:0.373, MEM:4736.3M, EPOCH TIME: 1734457358.526036
[12/17 18:42:38   1280s] {MMLU 0 1 13900}
[12/17 18:42:38   1280s] ### Creating LA Mngr. totSessionCpu=0:21:21 mem=4736.3M
[12/17 18:42:38   1280s] ### Creating LA Mngr, finished. totSessionCpu=0:21:21 mem=4736.3M
[12/17 18:42:38   1280s] Default Rule : ""
[12/17 18:42:38   1280s] Non Default Rules :
[12/17 18:42:38   1280s] Worst Slack : 214748.365 ns
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Start Layer Assignment ...
[12/17 18:42:38   1280s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Select 0 cadidates out of 15080.
[12/17 18:42:38   1280s] No critical nets selected. Skipped !
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Start Assign Priority Nets ...
[12/17 18:42:38   1280s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 18:42:38   1280s] Existing Priority Nets 0 (0.0%)
[12/17 18:42:38   1280s] Assigned Priority Nets 0 (0.0%)
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Set Prefer Layer Routing Effort ...
[12/17 18:42:38   1280s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] {MMLU 0 1 13900}
[12/17 18:42:38   1280s] #optDebug: Start CG creation (mem=4765.4M)
[12/17 18:42:38   1280s]  ...initializing CG (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgPrt (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgEgp (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgPbk (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgNrb(cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgObs (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgCon (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s]  ...processing cgPdm (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4802.9M)
[12/17 18:42:38   1280s] ### Creating LA Mngr. totSessionCpu=0:21:21 mem=4802.9M
[12/17 18:42:38   1280s] ### Creating LA Mngr, finished. totSessionCpu=0:21:21 mem=4802.9M
[12/17 18:42:38   1280s] Default Rule : ""
[12/17 18:42:38   1280s] Non Default Rules :
[12/17 18:42:38   1280s] Worst Slack : 1.097 ns
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Start Layer Assignment ...
[12/17 18:42:38   1280s] WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Select 0 cadidates out of 15080.
[12/17 18:42:38   1280s] No critical nets selected. Skipped !
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s] Start Assign Priority Nets ...
[12/17 18:42:38   1280s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 18:42:38   1280s] Existing Priority Nets 0 (0.0%)
[12/17 18:42:38   1280s] Assigned Priority Nets 0 (0.0%)
[12/17 18:42:38   1280s] {MMLU 0 1 13900}
[12/17 18:42:38   1280s] ### Creating LA Mngr. totSessionCpu=0:21:21 mem=4802.9M
[12/17 18:42:38   1280s] ### Creating LA Mngr, finished. totSessionCpu=0:21:21 mem=4802.9M
[12/17 18:42:38   1280s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4802.9M, EPOCH TIME: 1734457358.780071
[12/17 18:42:38   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1280s] 
[12/17 18:42:38   1280s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:38   1280s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4802.9M, EPOCH TIME: 1734457358.785289
[12/17 18:42:38   1280s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1280s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:38   1281s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:42:38   1281s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 3390.7M, totSessionCpu=0:21:21 **
[12/17 18:42:38   1281s] **INFO: flowCheckPoint #11 GlobalDetailRoute
[12/17 18:42:38   1281s] -route_with_eco false                     # bool, default=false, user setting
[12/17 18:42:38   1281s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 18:42:38   1281s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 18:42:38   1281s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 18:42:38   1281s] Existing Dirty Nets : 0
[12/17 18:42:38   1281s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 18:42:38   1281s] Reset Dirty Nets : 0
[12/17 18:42:38   1281s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:21:21.1/2:34:56.9 (0.1), mem = 4693.3M
[12/17 18:42:38   1281s] 
[12/17 18:42:38   1281s] globalDetailRoute
[12/17 18:42:38   1281s] 
[12/17 18:42:38   1281s] #Start globalDetailRoute on Tue Dec 17 18:42:38 2024
[12/17 18:42:38   1281s] #
[12/17 18:42:38   1281s] ### Time Record (globalDetailRoute) is installed.
[12/17 18:42:38   1281s] ### Time Record (Pre Callback) is installed.
[12/17 18:42:38   1281s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_n9vVTu.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4741.348M)
[12/17 18:42:38   1281s] eee: RC Grid Memory freed=37500
[12/17 18:42:38   1281s] ### Time Record (Pre Callback) is uninstalled.
[12/17 18:42:38   1281s] ### Time Record (DB Import) is installed.
[12/17 18:42:38   1281s] ### Time Record (Timing Data Generation) is installed.
[12/17 18:42:38   1281s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:38   1281s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 18:42:38   1281s] #To increase the message display limit, refer to the product command reference manual.
[12/17 18:42:38   1281s] ### Net info: total nets: 15080
[12/17 18:42:38   1281s] ### Net info: dirty nets: 0
[12/17 18:42:38   1281s] ### Net info: marked as disconnected nets: 0
[12/17 18:42:39   1281s] #num needed restored net=0
[12/17 18:42:39   1281s] #need_extraction net=0 (total=15080)
[12/17 18:42:39   1281s] ### Net info: fully routed nets: 12351
[12/17 18:42:39   1281s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 18:42:39   1281s] ### Net info: unrouted nets: 32
[12/17 18:42:39   1281s] ### Net info: re-extraction nets: 0
[12/17 18:42:39   1281s] ### Net info: ignored nets: 0
[12/17 18:42:39   1281s] ### Net info: skip routing nets: 0
[12/17 18:42:39   1281s] ### import design signature (95): route=433520052 fixed_route=662217276 flt_obj=0 vio=1117509281 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:42:39   1281s] ### Time Record (DB Import) is uninstalled.
[12/17 18:42:39   1281s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 18:42:39   1281s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc71f5991580155c05ab98d5b454a1d29
[12/17 18:42:39   1281s] #       7106fe3d06315054728d573f3ebfef7d2d96ef8f1bc8880a29d783a8ca2dc2d386a4b0c2
[12/17 18:42:39   1281s] #       ae052a794fb445b97e7bc86e17cbe79757497070ede021df755dbb82fa23b853b387da1f
[12/17 18:42:39   1281s] #       dcd846187c8c4d38defdd0720e6daa39344a0b5888ef03f9a1ed5c5cc138f8fe2f57aaf3
[12/17 18:42:39   1281s] #       b017182a0520e44d88fee8fbcb885290c57ef419e443ecd3052790949ef9420a9c9301ad
[12/17 18:42:39   1281s] #       0d7cc59f306688376fa480cc8db1fba5f312a625f75b8512908c25a9522d27d359e979c5
[12/17 18:42:39   1281s] #       165842d6efb7a7aef66db16bc2b45814a9a29c71446dcf2c311ad0ca79b89983ebe4d060
[12/17 18:42:39   1281s] #       817c43eb12796f5a191e3258f19095c80d075669d2b321ba50bbbe4ea5f1613cfd47a6a9
[12/17 18:42:39   1281s] #       085df00c5571cd46822ccf18b66909d39cb20b022df110256f8a592354f2aa495df399b2
[12/17 18:42:39   1281s] #       57407ab2556e3e010964de34
[12/17 18:42:39   1281s] #
[12/17 18:42:39   1281s] #Skip comparing routing design signature in db-snapshot flow
[12/17 18:42:39   1281s] ### Time Record (Data Preparation) is installed.
[12/17 18:42:39   1281s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a3fbd2271053401d7a95bb3a952974a
[12/17 18:42:39   1281s] #       6d7ae0db13260e0c8d9af6da5f9cf7fcec2c96ef8f1b1044b952eb4196c516e169434a3a
[12/17 18:42:39   1281s] #       e9d612b5ba27daa25abf3d88dbc5f2f9e555111caa76f090edbaae5d41fd11aa53b387da
[12/17 18:42:39   1281s] #       1faab18d30f8189b70bcfba6d51cda967368540e3097e70fb243db557105e3e0fbdf5ca1
[12/17 18:42:39   1281s] #       2fcb5e61a89080903521faa3efaf235a8388fde8056443ecd30f4e206933f3849238a703
[12/17 18:42:39   1281s] #       c658f8aa3f61cc126fde2a09a21a63f743e735cc28eeb612152059474aa72c27db599a79
[12/17 18:42:39   1281s] #       614b2c40f4fbeda9ab7d9bef9a302d16654a94338e68dc852546033a350fb77370931c5a
[12/17 18:42:39   1281s] #       cc911f685320efcd68cb43164b1e720ab9e5c0326dba186215eaaaaf53343e8ca7bfc8b4
[12/17 18:42:39   1281s] #       15a10b9ea14a6ed8b04c7188b3fae95920498e2b46d2b2d34d98169a7d49d0110f516a82
[12/17 18:42:39   1281s] #       66de1b2a78d5a4ff739976ff80cce44cdd7c02a555eaed
[12/17 18:42:39   1281s] #
[12/17 18:42:39   1281s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:42:39   1281s] ### Time Record (Global Routing) is installed.
[12/17 18:42:39   1281s] ### Time Record (Global Routing) is uninstalled.
[12/17 18:42:39   1281s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 18:42:39   1281s] #Total number of routable nets = 12351.
[12/17 18:42:39   1281s] #Total number of nets in the design = 15080.
[12/17 18:42:39   1281s] #12351 routable nets have routed wires.
[12/17 18:42:39   1281s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 18:42:39   1281s] #No nets have been global routed.
[12/17 18:42:39   1281s] #Using multithreading with 8 threads.
[12/17 18:42:39   1281s] ### Time Record (Data Preparation) is installed.
[12/17 18:42:39   1281s] #Start routing data preparation on Tue Dec 17 18:42:39 2024
[12/17 18:42:39   1281s] #
[12/17 18:42:39   1281s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1281s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1281s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1281s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1281s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1281s] #Build and mark too close pins for the same net.
[12/17 18:42:39   1281s] ### Time Record (Cell Pin Access) is installed.
[12/17 18:42:39   1281s] #Initial pin access analysis.
[12/17 18:42:39   1281s] #Detail pin access analysis.
[12/17 18:42:39   1281s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 18:42:39   1281s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 18:42:39   1281s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 18:42:39   1281s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 18:42:39   1281s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 18:42:39   1281s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 18:42:39   1281s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 18:42:39   1281s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 18:42:39   1281s] #pin_access_rlayer=2(met2)
[12/17 18:42:39   1281s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 18:42:39   1281s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 18:42:39   1281s] #enable_dpt_layer_shield=F
[12/17 18:42:39   1281s] #has_line_end_grid=F
[12/17 18:42:39   1281s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 18:42:39   1281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3404.96 (MB), peak = 4217.92 (MB)
[12/17 18:42:39   1281s] #Regenerating Ggrids automatically.
[12/17 18:42:39   1281s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:42:39   1281s] #Using automatically generated G-grids.
[12/17 18:42:39   1281s] #Done routing data preparation.
[12/17 18:42:39   1281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3407.46 (MB), peak = 4217.92 (MB)
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #Finished routing data preparation on Tue Dec 17 18:42:39 2024
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #Cpu time = 00:00:00
[12/17 18:42:39   1282s] #Elapsed time = 00:00:00
[12/17 18:42:39   1282s] #Increased memory = 11.55 (MB)
[12/17 18:42:39   1282s] #Total memory = 3407.46 (MB)
[12/17 18:42:39   1282s] #Peak memory = 4217.92 (MB)
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:42:39   1282s] ### Time Record (Global Routing) is installed.
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #Start global routing on Tue Dec 17 18:42:39 2024
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #Start global routing initialization on Tue Dec 17 18:42:39 2024
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #WARNING (NRGR-22) Design is already detail routed.
[12/17 18:42:39   1282s] ### Time Record (Global Routing) is uninstalled.
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is installed.
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:42:39   1282s] ### track-assign external-init starts on Tue Dec 17 18:42:39 2024 with memory = 3407.28 (MB), peak = 4217.92 (MB)
[12/17 18:42:39   1282s] ### Time Record (Track Assignment) is installed.
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is installed.
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:42:39   1282s] ### Time Record (Track Assignment) is uninstalled.
[12/17 18:42:39   1282s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:4.1 GB --1.23 [8]--
[12/17 18:42:39   1282s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 18:42:39   1282s] #Cpu time = 00:00:01
[12/17 18:42:39   1282s] #Elapsed time = 00:00:00
[12/17 18:42:39   1282s] #Increased memory = 11.37 (MB)
[12/17 18:42:39   1282s] #Total memory = 3407.28 (MB)
[12/17 18:42:39   1282s] #Peak memory = 4217.92 (MB)
[12/17 18:42:39   1282s] #Using multithreading with 8 threads.
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] ### Time Record (Detail Routing) is installed.
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is installed.
[12/17 18:42:39   1282s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:39   1282s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:39   1282s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:39   1282s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:39   1282s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:42:39   1282s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #Start Detail Routing..
[12/17 18:42:39   1282s] #start initial detail routing ...
[12/17 18:42:39   1282s] ### Design has 0 dirty nets, has valid drcs
[12/17 18:42:39   1282s] ### Gcell dirty-map stats: routing = 0.00%
[12/17 18:42:39   1282s] #   number of violations = 41
[12/17 18:42:39   1282s] #
[12/17 18:42:39   1282s] #    By Layer and Type :
[12/17 18:42:39   1282s] #	         MetSpc    Short   Totals
[12/17 18:42:39   1282s] #	met1          3       36       39
[12/17 18:42:39   1282s] #	met2          0        0        0
[12/17 18:42:39   1282s] #	met3          0        2        2
[12/17 18:42:39   1282s] #	Totals        3       38       41
[12/17 18:42:39   1282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3407.98 (MB), peak = 4217.92 (MB)
[12/17 18:42:39   1282s] #start 1st optimization iteration ...
[12/17 18:42:39   1284s] ### Gcell dirty-map stats: routing = 0.86%
[12/17 18:42:39   1284s] #   number of violations = 41
[12/17 18:42:39   1284s] #
[12/17 18:42:39   1284s] #    By Layer and Type :
[12/17 18:42:39   1284s] #	         MetSpc    Short   Totals
[12/17 18:42:39   1284s] #	met1          3       36       39
[12/17 18:42:39   1284s] #	met2          0        0        0
[12/17 18:42:39   1284s] #	met3          0        2        2
[12/17 18:42:39   1284s] #	Totals        3       38       41
[12/17 18:42:39   1284s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3458.93 (MB), peak = 4217.92 (MB)
[12/17 18:42:39   1284s] #Complete Detail Routing.
[12/17 18:42:39   1284s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:42:39   1284s] #Total wire length = 418392 um.
[12/17 18:42:39   1284s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:42:39   1284s] #Total wire length on LAYER met1 = 131031 um.
[12/17 18:42:39   1284s] #Total wire length on LAYER met2 = 174378 um.
[12/17 18:42:39   1284s] #Total wire length on LAYER met3 = 80327 um.
[12/17 18:42:39   1284s] #Total wire length on LAYER met4 = 30403 um.
[12/17 18:42:39   1284s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:42:39   1284s] #Total number of vias = 32425
[12/17 18:42:39   1284s] #Up-Via Summary (total 32425):
[12/17 18:42:39   1284s] #           
[12/17 18:42:39   1284s] #-----------------------
[12/17 18:42:40   1284s] # met1            26456
[12/17 18:42:40   1284s] # met2             4837
[12/17 18:42:40   1284s] # met3             1061
[12/17 18:42:40   1284s] # met4               71
[12/17 18:42:40   1284s] #-----------------------
[12/17 18:42:40   1284s] #                 32425 
[12/17 18:42:40   1284s] #
[12/17 18:42:40   1284s] #Total number of DRC violations = 41
[12/17 18:42:40   1284s] #Total number of violations on LAYER met1 = 39
[12/17 18:42:40   1284s] #Total number of violations on LAYER met2 = 0
[12/17 18:42:40   1284s] #Total number of violations on LAYER met3 = 2
[12/17 18:42:40   1284s] #Total number of violations on LAYER met4 = 0
[12/17 18:42:40   1284s] #Total number of violations on LAYER met5 = 0
[12/17 18:42:40   1284s] ### Time Record (Detail Routing) is uninstalled.
[12/17 18:42:40   1284s] #Cpu time = 00:00:02
[12/17 18:42:40   1284s] #Elapsed time = 00:00:00
[12/17 18:42:40   1284s] #Increased memory = 51.64 (MB)
[12/17 18:42:40   1284s] #Total memory = 3458.93 (MB)
[12/17 18:42:40   1284s] #Peak memory = 4217.92 (MB)
[12/17 18:42:40   1284s] ### Time Record (Antenna Fixing) is installed.
[12/17 18:42:40   1284s] #
[12/17 18:42:40   1284s] #start routing for process antenna violation fix ...
[12/17 18:42:40   1284s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:40   1284s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:40   1284s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:40   1284s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:40   1284s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:40   1284s] ### Time Record (Data Preparation) is installed.
[12/17 18:42:40   1284s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:40   1284s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:40   1284s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:40   1284s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:40   1284s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:40   1284s] ### Time Record (Data Preparation) is uninstalled.
[12/17 18:42:40   1284s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 18:42:40   1284s] #
[12/17 18:42:40   1284s] #    By Layer and Type :
[12/17 18:42:40   1284s] #	         MetSpc    Short   Totals
[12/17 18:42:40   1284s] #	met1          3       36       39
[12/17 18:42:40   1284s] #	met2          0        0        0
[12/17 18:42:40   1284s] #	met3          0        2        2
[12/17 18:42:40   1284s] #	Totals        3       38       41
[12/17 18:42:40   1284s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3468.21 (MB), peak = 4217.92 (MB)
[12/17 18:42:40   1284s] #
[12/17 18:42:40   1284s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:42:40   1284s] #Total wire length = 418392 um.
[12/17 18:42:40   1284s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:42:40   1284s] #Total wire length on LAYER met1 = 131031 um.
[12/17 18:42:40   1284s] #Total wire length on LAYER met2 = 174378 um.
[12/17 18:42:40   1284s] #Total wire length on LAYER met3 = 80327 um.
[12/17 18:42:40   1284s] #Total wire length on LAYER met4 = 30403 um.
[12/17 18:42:40   1284s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:42:40   1284s] #Total number of vias = 32425
[12/17 18:42:40   1284s] #Up-Via Summary (total 32425):
[12/17 18:42:40   1284s] #           
[12/17 18:42:40   1284s] #-----------------------
[12/17 18:42:40   1284s] # met1            26456
[12/17 18:42:40   1284s] # met2             4837
[12/17 18:42:40   1284s] # met3             1061
[12/17 18:42:40   1284s] # met4               71
[12/17 18:42:40   1284s] #-----------------------
[12/17 18:42:40   1284s] #                 32425 
[12/17 18:42:40   1284s] #
[12/17 18:42:40   1284s] #Total number of DRC violations = 41
[12/17 18:42:40   1284s] #Total number of process antenna violations = 0
[12/17 18:42:40   1284s] #Total number of net violated process antenna rule = 0
[12/17 18:42:40   1284s] #Total number of violations on LAYER met1 = 39
[12/17 18:42:40   1284s] #Total number of violations on LAYER met2 = 0
[12/17 18:42:40   1284s] #Total number of violations on LAYER met3 = 2
[12/17 18:42:40   1284s] #Total number of violations on LAYER met4 = 0
[12/17 18:42:40   1284s] #Total number of violations on LAYER met5 = 0
[12/17 18:42:40   1284s] #
[12/17 18:42:40   1285s] #
[12/17 18:42:40   1285s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 18:42:40   1285s] #Total wire length = 418392 um.
[12/17 18:42:40   1285s] #Total half perimeter of net bounding box = 316179 um.
[12/17 18:42:40   1285s] #Total wire length on LAYER met1 = 131031 um.
[12/17 18:42:40   1285s] #Total wire length on LAYER met2 = 174378 um.
[12/17 18:42:40   1285s] #Total wire length on LAYER met3 = 80327 um.
[12/17 18:42:40   1285s] #Total wire length on LAYER met4 = 30403 um.
[12/17 18:42:40   1285s] #Total wire length on LAYER met5 = 2253 um.
[12/17 18:42:40   1285s] #Total number of vias = 32425
[12/17 18:42:40   1285s] #Up-Via Summary (total 32425):
[12/17 18:42:40   1285s] #           
[12/17 18:42:40   1285s] #-----------------------
[12/17 18:42:40   1285s] # met1            26456
[12/17 18:42:40   1285s] # met2             4837
[12/17 18:42:40   1285s] # met3             1061
[12/17 18:42:40   1285s] # met4               71
[12/17 18:42:40   1285s] #-----------------------
[12/17 18:42:40   1285s] #                 32425 
[12/17 18:42:40   1285s] #
[12/17 18:42:40   1285s] #Total number of DRC violations = 41
[12/17 18:42:40   1285s] #Total number of process antenna violations = 0
[12/17 18:42:40   1285s] #Total number of net violated process antenna rule = 0
[12/17 18:42:40   1285s] #Total number of violations on LAYER met1 = 39
[12/17 18:42:40   1285s] #Total number of violations on LAYER met2 = 0
[12/17 18:42:40   1285s] #Total number of violations on LAYER met3 = 2
[12/17 18:42:40   1285s] #Total number of violations on LAYER met4 = 0
[12/17 18:42:40   1285s] #Total number of violations on LAYER met5 = 0
[12/17 18:42:40   1285s] #
[12/17 18:42:40   1285s] ### Gcell dirty-map stats: routing = 0.86%
[12/17 18:42:40   1285s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 18:42:40   1285s] #detailRoute Statistics:
[12/17 18:42:40   1285s] #Cpu time = 00:00:03
[12/17 18:42:40   1285s] #Elapsed time = 00:00:01
[12/17 18:42:40   1285s] #Increased memory = 61.16 (MB)
[12/17 18:42:40   1285s] #Total memory = 3468.45 (MB)
[12/17 18:42:40   1285s] #Peak memory = 4217.92 (MB)
[12/17 18:42:40   1285s] #Skip updating routing design signature in db-snapshot flow
[12/17 18:42:40   1285s] ### global_detail_route design signature (109): route=1852249537 flt_obj=0 vio=515199161 shield_wire=1
[12/17 18:42:40   1285s] ### Time Record (DB Export) is installed.
[12/17 18:42:40   1285s] ### export design design signature (110): route=1852249537 fixed_route=662217276 flt_obj=0 vio=515199161 swire=1694458791 shield_wire=1 net_attr=2076310495 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:42:40   1285s] ### Time Record (DB Export) is uninstalled.
[12/17 18:42:40   1285s] ### Time Record (Post Callback) is installed.
[12/17 18:42:40   1285s] ### Time Record (Post Callback) is uninstalled.
[12/17 18:42:40   1285s] #
[12/17 18:42:40   1285s] #globalDetailRoute statistics:
[12/17 18:42:40   1285s] #Cpu time = 00:00:05
[12/17 18:42:40   1285s] #Elapsed time = 00:00:02
[12/17 18:42:40   1285s] #Increased memory = -119.30 (MB)
[12/17 18:42:40   1285s] #Total memory = 3271.40 (MB)
[12/17 18:42:40   1285s] #Peak memory = 4217.92 (MB)
[12/17 18:42:40   1285s] #Number of warnings = 23
[12/17 18:42:40   1285s] #Total number of warnings = 159
[12/17 18:42:40   1285s] #Number of fails = 0
[12/17 18:42:40   1285s] #Total number of fails = 0
[12/17 18:42:40   1285s] #Complete globalDetailRoute on Tue Dec 17 18:42:40 2024
[12/17 18:42:40   1285s] #
[12/17 18:42:40   1285s] ### import design signature (111): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:42:40   1285s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 18:42:40   1285s] ### 
[12/17 18:42:40   1285s] ###   Scalability Statistics
[12/17 18:42:40   1285s] ### 
[12/17 18:42:40   1285s] ### --------------------------------+----------------+----------------+----------------+
[12/17 18:42:40   1285s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 18:42:40   1285s] ### --------------------------------+----------------+----------------+----------------+
[12/17 18:42:40   1285s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 18:42:40   1285s] ###   Entire Command                |        00:00:05|        00:00:02|             3.0|
[12/17 18:42:40   1285s] ### --------------------------------+----------------+----------------+----------------+
[12/17 18:42:40   1285s] ### 
[12/17 18:42:40   1285s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:04.8/0:00:01.6 (3.0), totSession cpu/real = 0:21:25.9/2:34:58.6 (0.1), mem = 4600.9M
[12/17 18:42:40   1285s] 
[12/17 18:42:40   1285s] =============================================================================================
[12/17 18:42:40   1285s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   22.33-s094_1
[12/17 18:42:40   1285s] =============================================================================================
[12/17 18:42:40   1285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:42:40   1285s] ---------------------------------------------------------------------------------------------
[12/17 18:42:40   1285s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 18:42:40   1285s] [ DetailRoute            ]      1   0:00:00.4  (  24.2 % )     0:00:00.4 /  0:00:01.9    4.8
[12/17 18:42:40   1285s] [ MISC                   ]          0:00:01.2  (  75.8 % )     0:00:01.2 /  0:00:02.9    2.4
[12/17 18:42:40   1285s] ---------------------------------------------------------------------------------------------
[12/17 18:42:40   1285s]  EcoRoute #1 TOTAL                  0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:04.8    3.0
[12/17 18:42:40   1285s] ---------------------------------------------------------------------------------------------
[12/17 18:42:40   1285s] 
[12/17 18:42:40   1285s] **optDesign ... cpu = 0:00:20, real = 0:00:17, mem = 3257.9M, totSessionCpu=0:21:26 **
[12/17 18:42:40   1285s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 18:42:40   1285s] **INFO: flowCheckPoint #12 PostEcoSummary
[12/17 18:42:40   1285s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 18:42:40   1285s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 18:42:40   1285s] #To increase the message display limit, refer to the product command reference manual.
[12/17 18:42:40   1285s] ### Net info: total nets: 15080
[12/17 18:42:40   1285s] ### Net info: dirty nets: 0
[12/17 18:42:40   1285s] ### Net info: marked as disconnected nets: 0
[12/17 18:42:40   1286s] #num needed restored net=0
[12/17 18:42:40   1286s] #need_extraction net=0 (total=15080)
[12/17 18:42:40   1286s] ### Net info: fully routed nets: 12351
[12/17 18:42:40   1286s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 18:42:40   1286s] ### Net info: unrouted nets: 32
[12/17 18:42:40   1286s] ### Net info: re-extraction nets: 0
[12/17 18:42:40   1286s] ### Net info: ignored nets: 0
[12/17 18:42:40   1286s] ### Net info: skip routing nets: 0
[12/17 18:42:40   1286s] ### import design signature (112): route=738404511 fixed_route=738404511 flt_obj=0 vio=876089591 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:42:40   1286s] #Extract in post route mode
[12/17 18:42:40   1286s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 18:42:40   1286s] #Fast data preparation for tQuantus.
[12/17 18:42:40   1286s] #Start routing data preparation on Tue Dec 17 18:42:40 2024
[12/17 18:42:40   1286s] #
[12/17 18:42:40   1286s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 18:42:40   1286s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 18:42:40   1286s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 18:42:40   1286s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 18:42:40   1286s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 18:42:40   1286s] #Regenerating Ggrids automatically.
[12/17 18:42:40   1286s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:42:40   1286s] #Using automatically generated G-grids.
[12/17 18:42:40   1286s] #Done routing data preparation.
[12/17 18:42:40   1286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3272.61 (MB), peak = 4217.92 (MB)
[12/17 18:42:40   1286s] #Start routing data preparation on Tue Dec 17 18:42:40 2024
[12/17 18:42:40   1286s] #
[12/17 18:42:40   1286s] #Minimum voltage of a net in the design = 0.000.
[12/17 18:42:40   1286s] #Maximum voltage of a net in the design = 1.950.
[12/17 18:42:40   1286s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 18:42:40   1286s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 18:42:40   1286s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 18:42:40   1286s] #Build and mark too close pins for the same net.
[12/17 18:42:40   1286s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 18:42:40   1286s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 18:42:40   1286s] #pin_access_rlayer=2(met2)
[12/17 18:42:40   1286s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 18:42:40   1286s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 18:42:40   1286s] #enable_dpt_layer_shield=F
[12/17 18:42:40   1286s] #has_line_end_grid=F
[12/17 18:42:40   1286s] #Regenerating Ggrids automatically.
[12/17 18:42:40   1286s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 18:42:40   1286s] #Using automatically generated G-grids.
[12/17 18:42:40   1286s] #Done routing data preparation.
[12/17 18:42:40   1286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3278.44 (MB), peak = 4217.92 (MB)
[12/17 18:42:40   1286s] #
[12/17 18:42:40   1286s] #Start tQuantus RC extraction...
[12/17 18:42:40   1286s] #Start building rc corner(s)...
[12/17 18:42:40   1286s] #Number of RC Corner = 1
[12/17 18:42:40   1286s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 18:42:40   1286s] #(i=6, n=5 1000)
[12/17 18:42:40   1286s] #Layer met5 does not exist in nanoroute.
[12/17 18:42:40   1286s] #li1 -> met1 (1)
[12/17 18:42:40   1286s] #met1 -> met2 (2)
[12/17 18:42:40   1286s] #met2 -> met3 (3)
[12/17 18:42:40   1286s] #met3 -> met4 (4)
[12/17 18:42:40   1286s] #met4 -> met5 (5)
[12/17 18:42:41   1286s] #SADV-On
[12/17 18:42:41   1286s] # Corner(s) : 
[12/17 18:42:41   1286s] #RC_CORNER [25.00]
[12/17 18:42:41   1286s] # Corner id: 0
[12/17 18:42:41   1286s] # Layout Scale: 1.000000
[12/17 18:42:41   1286s] # Has Metal Fill model: yes
[12/17 18:42:41   1286s] # Temperature was set
[12/17 18:42:41   1286s] # Temperature : 25.000000
[12/17 18:42:41   1286s] # Ref. Temp   : 30.000000
[12/17 18:42:41   1286s] #SADV-Off
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #layer[1] tech width 140 != ict width 170.0
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #layer[3] tech width 300 != ict width 140.0
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #layer[5] tech width 1600 != ict width 300.0
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 18:42:41   1286s] #total pattern=56 [6, 147]
[12/17 18:42:41   1286s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 18:42:41   1286s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 18:42:41   1286s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 18:42:41   1286s] #number model r/c [1,1] [6,147] read
[12/17 18:42:41   1286s] #0 rcmodel(s) requires rebuild
[12/17 18:42:41   1286s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3279.81 (MB), peak = 4217.92 (MB)
[12/17 18:42:41   1286s] #Finish check_net_pin_list step Enter extract
[12/17 18:42:41   1286s] #Start init net ripin tree building
[12/17 18:42:41   1286s] #Finish init net ripin tree building
[12/17 18:42:41   1286s] #Cpu time = 00:00:00
[12/17 18:42:41   1286s] #Elapsed time = 00:00:00
[12/17 18:42:41   1286s] #Increased memory = 0.00 (MB)
[12/17 18:42:41   1286s] #Total memory = 3279.81 (MB)
[12/17 18:42:41   1286s] #Peak memory = 4217.92 (MB)
[12/17 18:42:41   1286s] #Using multithreading with 8 threads.
[12/17 18:42:41   1286s] #begin processing metal fill model file
[12/17 18:42:41   1286s] #end processing metal fill model file
[12/17 18:42:41   1286s] #Length limit = 200 pitches
[12/17 18:42:41   1286s] #opt mode = 2
[12/17 18:42:41   1286s] #Finish check_net_pin_list step Fix net pin list
[12/17 18:42:41   1286s] #Start generate extraction boxes.
[12/17 18:42:41   1286s] #
[12/17 18:42:41   1286s] #Extract using 30 x 30 Hboxes
[12/17 18:42:41   1286s] #6x6 initial hboxes
[12/17 18:42:41   1286s] #Use area based hbox pruning.
[12/17 18:42:41   1286s] #0/0 hboxes pruned.
[12/17 18:42:41   1286s] #Complete generating extraction boxes.
[12/17 18:42:41   1286s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 18:42:41   1286s] #Process 0 special clock nets for rc extraction
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 18:42:41   1287s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 18:42:41   1287s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 18:42:42   1292s] #Run Statistics for Extraction:
[12/17 18:42:42   1292s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 18:42:42   1292s] #   Increased memory =   241.63 (MB), total memory =  3521.56 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:42   1292s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d
[12/17 18:42:43   1292s] #Finish registering nets and terms for rcdb.
[12/17 18:42:43   1292s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3288.95 (MB), peak = 4217.92 (MB)
[12/17 18:42:43   1292s] #RC Statistics: 49036 Res, 27018 Ground Cap, 0 XCap (Edge to Edge)
[12/17 18:42:43   1292s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5035.18 (24237), Avg L-Edge Length: 10337.44 (14442)
[12/17 18:42:43   1292s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d.
[12/17 18:42:43   1292s] #Start writing RC data.
[12/17 18:42:43   1292s] #Finish writing RC data
[12/17 18:42:43   1292s] #Finish writing rcdb with 64012 nodes, 51661 edges, and 0 xcaps
[12/17 18:42:43   1292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3284.68 (MB), peak = 4217.92 (MB)
[12/17 18:42:43   1292s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d' ...
[12/17 18:42:43   1292s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d' for reading (mem: 4693.926M)
[12/17 18:42:43   1292s] Reading RCDB with compressed RC data.
[12/17 18:42:43   1292s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d' for content verification (mem: 4693.926M)
[12/17 18:42:43   1292s] Reading RCDB with compressed RC data.
[12/17 18:42:43   1292s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d': 0 access done (mem: 4693.926M)
[12/17 18:42:43   1292s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d': 0 access done (mem: 4693.926M)
[12/17 18:42:43   1292s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4693.926M)
[12/17 18:42:43   1292s] Following multi-corner parasitics specified:
[12/17 18:42:43   1292s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d (rcdb)
[12/17 18:42:43   1292s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d' for reading (mem: 4693.926M)
[12/17 18:42:43   1292s] Reading RCDB with compressed RC data.
[12/17 18:42:43   1292s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d specified
[12/17 18:42:43   1292s] Cell fpga_top, hinst 
[12/17 18:42:43   1292s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 18:42:43   1293s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_WFwZ88.rcdb.d': 0 access done (mem: 4693.926M)
[12/17 18:42:43   1293s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4693.926M)
[12/17 18:42:43   1293s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4693.926M)
[12/17 18:42:43   1293s] Reading RCDB with compressed RC data.
[12/17 18:42:43   1293s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4693.926M)
[12/17 18:42:43   1293s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4693.926M)
[12/17 18:42:43   1293s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:00.0 mem: 4693.926M)
[12/17 18:42:43   1293s] #
[12/17 18:42:43   1293s] #Restore RCDB.
[12/17 18:42:43   1293s] #
[12/17 18:42:43   1293s] #Complete tQuantus RC extraction.
[12/17 18:42:43   1293s] #Cpu time = 00:00:07
[12/17 18:42:43   1293s] #Elapsed time = 00:00:03
[12/17 18:42:43   1293s] #Increased memory = 6.27 (MB)
[12/17 18:42:43   1293s] #Total memory = 3284.71 (MB)
[12/17 18:42:43   1293s] #Peak memory = 4217.92 (MB)
[12/17 18:42:43   1293s] #
[12/17 18:42:43   1293s] #411 inserted nodes are removed
[12/17 18:42:43   1293s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 18:42:43   1293s] ### export design design signature (114): route=113329919 fixed_route=113329919 flt_obj=0 vio=876089591 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:42:43   1293s] ### import design signature (115): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 18:42:43   1293s] #Start Inst Signature in MT(0)
[12/17 18:42:43   1293s] #Start Net Signature in MT(29549193)
[12/17 18:42:43   1294s] #Calculate SNet Signature in MT (56955659)
[12/17 18:42:43   1294s] #Run time and memory report for RC extraction:
[12/17 18:42:43   1294s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 18:42:43   1294s] #Run Statistics for snet signature:
[12/17 18:42:43   1294s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.95/8, scale score = 0.24.
[12/17 18:42:43   1294s] #    Increased memory =    -0.02 (MB), total memory =  3249.09 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:43   1294s] #Run Statistics for Net Final Signature:
[12/17 18:42:43   1294s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:42:43   1294s] #   Increased memory =     0.00 (MB), total memory =  3249.10 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:43   1294s] #Run Statistics for Net launch:
[12/17 18:42:43   1294s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.61/8, scale score = 0.83.
[12/17 18:42:43   1294s] #    Increased memory =     0.12 (MB), total memory =  3249.10 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:43   1294s] #Run Statistics for Net init_dbsNet_slist:
[12/17 18:42:43   1294s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 18:42:43   1294s] #   Increased memory =     0.00 (MB), total memory =  3248.98 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:43   1294s] #Run Statistics for net signature:
[12/17 18:42:43   1294s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.98/8, scale score = 0.75.
[12/17 18:42:43   1294s] #    Increased memory =     0.12 (MB), total memory =  3249.10 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:43   1294s] #Run Statistics for inst signature:
[12/17 18:42:43   1294s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.88/8, scale score = 0.61.
[12/17 18:42:43   1294s] #    Increased memory =    -0.74 (MB), total memory =  3248.98 (MB), peak memory =  4217.92 (MB)
[12/17 18:42:43   1294s] Starting delay calculation for Setup views
[12/17 18:42:44   1294s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 18:42:44   1294s] #################################################################################
[12/17 18:42:44   1294s] # Design Stage: PostRoute
[12/17 18:42:44   1294s] # Design Name: fpga_top
[12/17 18:42:44   1294s] # Design Mode: 130nm
[12/17 18:42:44   1294s] # Analysis Mode: MMMC OCV 
[12/17 18:42:44   1294s] # Parasitics Mode: SPEF/RCDB 
[12/17 18:42:44   1294s] # Signoff Settings: SI Off 
[12/17 18:42:44   1294s] #################################################################################
[12/17 18:42:44   1294s] Topological Sorting (REAL = 0:00:00.0, MEM = 4730.2M, InitMEM = 4730.2M)
[12/17 18:42:44   1294s] Calculate early delays in OCV mode...
[12/17 18:42:44   1294s] Calculate late delays in OCV mode...
[12/17 18:42:44   1294s] Start delay calculation (fullDC) (8 T). (MEM=4735.25)
[12/17 18:42:44   1294s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 18:42:44   1294s] eee: Trim Metal Layers: { }
[12/17 18:42:44   1294s] eee: RC Grid Memory allocated=37500
[12/17 18:42:44   1294s] eee: LayerId=1 widthSet size=1
[12/17 18:42:44   1294s] eee: LayerId=2 widthSet size=1
[12/17 18:42:44   1294s] eee: LayerId=3 widthSet size=1
[12/17 18:42:44   1294s] eee: LayerId=4 widthSet size=1
[12/17 18:42:44   1294s] eee: LayerId=5 widthSet size=1
[12/17 18:42:44   1294s] eee: Total RC Grid memory=37500
[12/17 18:42:44   1294s] eee: Metal Layers Info:
[12/17 18:42:44   1294s] eee: L: met1 met2 met3 met4 met5
[12/17 18:42:44   1294s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 18:42:44   1294s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 18:42:44   1294s] eee: pegSigSF=1.070000
[12/17 18:42:44   1294s] Initializing multi-corner resistance tables ...
[12/17 18:42:44   1294s] eee: l=1 avDens=0.104799 usedTrk=2880.878608 availTrk=27489.464425 sigTrk=2880.878608
[12/17 18:42:44   1294s] eee: l=2 avDens=0.095944 usedTrk=2618.294892 availTrk=27289.773118 sigTrk=2618.294892
[12/17 18:42:44   1294s] eee: l=3 avDens=0.067501 usedTrk=1213.799546 availTrk=17981.931896 sigTrk=1213.799546
[12/17 18:42:44   1294s] eee: l=4 avDens=0.048671 usedTrk=870.906187 availTrk=17893.738915 sigTrk=870.906187
[12/17 18:42:44   1294s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 18:42:44   1294s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 18:42:44   1294s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 18:42:44   1294s] eee: NetCapCache creation started. (Current Mem: 4735.246M) 
[12/17 18:42:44   1294s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4735.246M) 
[12/17 18:42:44   1294s] End AAE Lib Interpolated Model. (MEM=4754.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 18:42:44   1294s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4754.973M)
[12/17 18:42:44   1294s] Reading RCDB with compressed RC data.
[12/17 18:42:44   1294s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4755.0M)
[12/17 18:42:44   1294s] AAE_INFO: 8 threads acquired from CTE.
[12/17 18:42:44   1297s] Total number of fetched objects 14095
[12/17 18:42:44   1297s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 18:42:44   1297s] End delay calculation. (MEM=5155.46 CPU=0:00:02.7 REAL=0:00:00.0)
[12/17 18:42:44   1297s] End delay calculation (fullDC). (MEM=5155.46 CPU=0:00:03.1 REAL=0:00:00.0)
[12/17 18:42:44   1297s] *** CDM Built up (cpu=0:00:03.7  real=0:00:00.0  mem= 5155.5M) ***
[12/17 18:42:44   1298s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:21:38 mem=5155.5M)
[12/17 18:42:44   1298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5155.5M, EPOCH TIME: 1734457364.930954
[12/17 18:42:44   1298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:44   1298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:44   1298s] 
[12/17 18:42:44   1298s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:44   1298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5155.5M, EPOCH TIME: 1734457364.936105
[12/17 18:42:44   1298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:44   1298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:45   1298s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:42:45   1298s] **optDesign ... cpu = 0:00:33, real = 0:00:22, mem = 3439.8M, totSessionCpu=0:21:39 **
[12/17 18:42:45   1298s] Executing marking Critical Nets1
[12/17 18:42:45   1298s] **INFO: flowCheckPoint #13 OptimizationRecovery
[12/17 18:42:45   1298s] *** Timing Is met
[12/17 18:42:45   1298s] *** Check timing (0:00:00.0)
[12/17 18:42:45   1298s] **INFO: flowCheckPoint #14 FinalSummary
[12/17 18:42:45   1298s] OPTC: user 20.0
[12/17 18:42:45   1298s] Reported timing to dir ./timingReports
[12/17 18:42:45   1298s] **optDesign ... cpu = 0:00:33, real = 0:00:22, mem = 3435.4M, totSessionCpu=0:21:39 **
[12/17 18:42:45   1298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4759.5M, EPOCH TIME: 1734457365.397584
[12/17 18:42:45   1298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:45   1298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:45   1298s] 
[12/17 18:42:45   1298s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 18:42:45   1298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.008, MEM:4759.5M, EPOCH TIME: 1734457365.405180
[12/17 18:42:45   1298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:45   1298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:47   1299s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 18:42:47   1299s] **optDesign ... cpu = 0:00:34, real = 0:00:24, mem = 3442.6M, totSessionCpu=0:21:40 **
[12/17 18:42:47   1299s] *** Finished optDesign ***
[12/17 18:42:52   1299s] Info: final physical memory for 9 CRR processes is 433.75MB.
[12/17 18:42:54   1299s] Info: Summary of CRR changes:
[12/17 18:42:54   1299s]       - Timing transform commits:       0
[12/17 18:42:54   1299s] Deleting Lib Analyzer.
[12/17 18:42:54   1299s] Info: Destroy the CCOpt slew target map.
[12/17 18:42:54   1299s] clean pInstBBox. size 0
[12/17 18:42:54   1299s] Cell fpga_top LLGs are deleted
[12/17 18:42:54   1299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:54   1299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 18:42:54   1299s] Info: pop threads available for lower-level modules during optimization.
[12/17 18:42:54   1299s] *** optDesign #3 [finish] : cpu/real = 0:00:34.4/0:00:30.5 (1.1), totSession cpu/real = 0:21:39.9/2:35:12.1 (0.1), mem = 4760.6M
[12/17 18:42:54   1299s] 
[12/17 18:42:54   1299s] =============================================================================================
[12/17 18:42:54   1299s]  Final TAT Report : optDesign #3                                                22.33-s094_1
[12/17 18:42:54   1299s] =============================================================================================
[12/17 18:42:54   1299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 18:42:54   1299s] ---------------------------------------------------------------------------------------------
[12/17 18:42:54   1299s] [ InitOpt                ]      1   0:00:07.6  (  24.9 % )     0:00:07.8 /  0:00:01.9    0.2
[12/17 18:42:54   1299s] [ DrvOpt                 ]      1   0:00:00.8  (   2.8 % )     0:00:00.8 /  0:00:01.0    1.2
[12/17 18:42:54   1299s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 18:42:54   1299s] [ LayerAssignment        ]      2   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 18:42:54   1299s] [ BuildHoldData          ]      1   0:00:03.7  (  12.2 % )     0:00:04.7 /  0:00:09.4    2.0
[12/17 18:42:54   1299s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:03.0 /  0:00:02.1    0.7
[12/17 18:42:54   1299s] [ DrvReport              ]      8   0:00:02.4  (   7.9 % )     0:00:02.4 /  0:00:01.1    0.5
[12/17 18:42:54   1299s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 18:42:54   1299s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.6
[12/17 18:42:54   1299s] [ RefinePlace            ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.7    1.8
[12/17 18:42:54   1299s] [ ClockDrv               ]      1   0:00:00.5  (   1.7 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 18:42:54   1299s] [ EcoRoute               ]      1   0:00:01.6  (   5.3 % )     0:00:01.6 /  0:00:04.8    3.0
[12/17 18:42:54   1299s] [ ExtractRC              ]      2   0:00:03.5  (  11.4 % )     0:00:03.5 /  0:00:08.3    2.4
[12/17 18:42:54   1299s] [ FullDelayCalc          ]      3   0:00:01.4  (   4.7 % )     0:00:01.4 /  0:00:08.2    5.7
[12/17 18:42:54   1299s] [ TimingUpdate           ]     18   0:00:00.8  (   2.6 % )     0:00:02.2 /  0:00:10.6    4.8
[12/17 18:42:54   1299s] [ TimingReport           ]      5   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.6    1.3
[12/17 18:42:54   1299s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 18:42:54   1299s] [ MISC                   ]          0:00:06.7  (  22.0 % )     0:00:06.7 /  0:00:00.6    0.1
[12/17 18:42:54   1299s] ---------------------------------------------------------------------------------------------
[12/17 18:42:54   1299s]  optDesign #3 TOTAL                 0:00:30.5  ( 100.0 % )     0:00:30.5 /  0:00:34.4    1.1
[12/17 18:42:54   1299s] ---------------------------------------------------------------------------------------------
[12/17 18:42:54   1299s] 
[12/17 18:42:54   1299s] 
[12/17 18:42:54   1299s] TimeStamp Deleting Cell Server Begin ...
[12/17 18:42:54   1299s] 
[12/17 18:42:54   1299s] TimeStamp Deleting Cell Server End ...
[12/17 18:43:02   1300s] <CMD> zoomBox -51.99800 -6.59800 1581.16100 1455.42800
[12/17 18:43:02   1301s] <CMD> zoomBox 43.07600 54.24900 1431.26100 1296.97100
[12/17 18:43:04   1301s] <CMD> zoomBox 522.56600 463.70100 585.42000 406.23400
[12/17 18:43:07   1301s] <CMD> zoomBox 547.05900 447.00900 561.25900 431.89500
[12/17 18:43:08   1301s] <CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
[12/17 18:43:11   1302s] <CMD> deselectAll
[12/17 18:43:11   1302s] <CMD> selectWire 554.8700 439.6100 555.1700 440.8600 3 pad_clk/tie_lo_esd
[12/17 18:43:14   1302s] <CMD> deselectAll
[12/17 18:43:14   1302s] <CMD> selectWire 549.6500 439.6100 549.9500 440.8600 3 pad_clk/tie_hi_esd
[12/17 18:43:18   1302s] <CMD> zoomBox 544.66900 431.27500 564.53100 449.05600
[12/17 18:43:19   1302s] <CMD> zoomBox 543.43500 430.54500 566.80300 451.46400
[12/17 18:43:19   1302s] <CMD> zoomBox 540.27700 428.67600 572.62000 457.63000
[12/17 18:43:20   1303s] <CMD> zoomBox 535.90400 426.08800 580.67100 466.16400
[12/17 18:43:20   1303s] <CMD> zoomBox 529.85300 422.50700 591.81500 477.97600
[12/17 18:43:21   1303s] <CMD> zoomBox 521.47800 417.54900 607.24000 494.32400
[12/17 18:43:21   1303s] <CMD> zoomBox 516.15200 414.39600 617.04900 504.72000
[12/17 18:43:22   1303s] <CMD> zoomBox 520.20500 416.86300 605.96700 493.63800
[12/17 18:43:23   1303s] <CMD> zoomBox 511.38400 411.49300 630.08600 517.75700
[12/17 18:43:24   1303s] <CMD> zoomBox 499.17400 404.06100 663.46900 551.14000
[12/17 18:43:25   1303s] <CMD> zoomBox 482.27600 393.77500 709.67400 597.34500
[12/17 18:43:26   1303s] <CMD> zoomBox 444.01400 370.48500 814.29400 701.96500
[12/17 18:43:26   1304s] <CMD> zoomBox 405.92900 347.30300 918.42800 806.09900
[12/17 18:43:27   1304s] <CMD> zoomBox 353.21700 315.21700 1062.55800 950.22900
[12/17 18:43:28   1304s] <CMD> zoomBox 319.69600 294.81300 1154.21500 1041.88600
[12/17 18:43:28   1304s] <CMD> zoomBox 233.86300 242.56700 1388.90600 1276.57700
[12/17 18:43:29   1304s] <CMD> zoomBox 115.06300 170.25400 1713.74000 1601.41100
[12/17 18:43:29   1305s] <CMD> zoomBox -153.93000 6.51900 2449.24800 2336.91900
[12/17 18:43:31   1305s] <CMD> zoomBox 32.03800 17.73300 1912.83500 1701.44800
[12/17 18:43:31   1305s] <CMD> zoomBox 227.32400 39.32500 1382.37000 1073.33800
[12/17 18:43:32   1305s] <CMD> zoomBox 380.88200 100.03400 983.82500 639.79700
[12/17 18:43:33   1305s] <CMD> zoomBox 445.59400 125.61700 815.87700 457.09900
[12/17 18:43:34   1305s] <CMD> zoomBox 462.62300 136.25100 777.36400 418.01100
[12/17 18:43:34   1305s] <CMD> zoomBox 477.09800 145.29000 744.62800 384.78600
[12/17 18:43:34   1306s] <CMD> zoomBox 489.40100 152.97300 716.80200 356.54500
[12/17 18:43:35   1306s] <CMD> zoomBox 499.85900 159.50300 693.15000 332.54000
[12/17 18:43:35   1306s] <CMD> zoomBox 508.74800 165.05400 673.04600 312.13600
[12/17 18:43:36   1306s] <CMD> zoomBox 499.85800 159.46500 693.15000 332.50300
[12/17 18:43:37   1306s] <CMD> zoomBox 462.62000 136.05400 777.36500 417.81800
[12/17 18:43:38   1306s] <CMD> zoomBox 425.55500 112.75200 861.18900 502.73700
[12/17 18:43:38   1306s] <CMD> zoomBox 401.98500 97.93400 914.49500 556.74000
[12/17 18:43:40   1306s] <CMD> zoomBox 440.25400 194.34200 810.54300 525.83000
[12/17 18:43:41   1306s] <CMD> zoomBox 467.90400 263.99800 735.43700 503.49700
[12/17 18:43:41   1307s] <CMD> zoomBox 495.68200 333.97800 659.98100 481.06100
[12/17 18:43:42   1307s] <CMD> zoomBox 520.27600 395.93500 593.17700 461.19700
[12/17 18:43:42   1307s] <CMD> zoomBox 523.21800 403.34700 585.18400 458.82000
[12/17 18:43:43   1307s] <CMD> zoomBox 530.09100 414.53500 574.86200 454.61500
[12/17 18:43:43   1307s] <CMD> zoomBox 539.20900 425.03900 566.70500 449.65400
[12/17 18:43:44   1307s] <CMD> zoomBox 541.92900 429.16000 561.79600 446.94500
[12/17 18:43:45   1307s] <CMD> zoomBox 544.47800 433.28600 556.67900 444.20800
[12/17 18:43:45   1307s] <CMD> zoomBox 545.84800 435.82500 553.34200 442.53400
[12/17 18:43:46   1307s] <CMD> zoomBox 546.68800 437.38400 551.29100 441.50500
[12/17 18:43:50   1308s] <CMD> zoomBox 546.45200 436.94600 551.86700 441.79400
[12/17 18:43:51   1308s] <CMD> zoomBox 546.17300 436.43100 552.54400 442.13400
[12/17 18:43:53   1308s] <CMD> deselectAll
[12/17 18:43:53   1308s] <CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
[12/17 18:43:55   1308s] <CMD> zoomBox 545.18200 435.13600 554.00000 443.03000
[12/17 18:43:56   1308s] <CMD> zoomBox 544.55200 434.31300 554.92600 443.60000
[12/17 18:43:57   1308s] <CMD> zoomBox 543.81000 433.34400 556.01500 444.27000
[12/17 18:43:57   1308s] <CMD> zoomBox 542.93800 432.20400 557.29700 445.05800
[12/17 18:43:59   1308s] <CMD> zoomBox 546.50500 434.53400 556.87900 443.82100
[12/17 18:43:59   1308s] <CMD> zoomBox 549.92300 436.71800 556.29500 442.42200
[12/17 18:44:00   1309s] <CMD> zoomBox 550.71800 437.18800 556.13400 442.03600
[12/17 18:44:00   1309s] <CMD> zoomBox 551.96800 437.92600 555.88100 441.42900
[12/17 18:44:01   1309s] <CMD> zoomBox 548.98500 436.16300 556.48400 442.87600
[12/17 18:44:02   1309s] <CMD> zoomBox 547.88400 435.51200 556.70700 443.41000
[12/17 18:44:02   1309s] <CMD> zoomBox 546.58900 434.74600 556.96900 444.03800
[12/17 18:44:04   1309s] <CMD> zoomBox 544.42800 432.79500 558.79500 445.65700
[12/17 18:44:04   1309s] <CMD> zoomBox 543.05300 431.55500 559.95600 446.68700
[12/17 18:44:05   1309s] <CMD> fit
[12/17 18:44:09   1310s] <CMD> deselectAll
[12/17 19:45:15   1633s] <CMD> optDesign -postRoute
[12/17 19:45:15   1633s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3432.7M, totSessionCpu=0:27:13 **
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] Active Setup views: VIEW_SETUP 
[12/17 19:45:15   1633s] *** optDesign #4 [begin] : totSession cpu/real = 0:27:13.5/3:37:33.5 (0.1), mem = 4754.6M
[12/17 19:45:15   1633s] Info: 8 threads available for lower-level modules during optimization.
[12/17 19:45:15   1633s] GigaOpt running with 8 threads.
[12/17 19:45:15   1633s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:13.5/3:37:33.5 (0.1), mem = 4754.6M
[12/17 19:45:15   1633s] **INFO: User settings:
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 19:45:15   1633s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 19:45:15   1633s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 19:45:15   1633s] setNanoRouteMode -extract_design_signature                                                99913503
[12/17 19:45:15   1633s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 19:45:15   1633s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 19:45:15   1633s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 19:45:15   1633s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 19:45:15   1633s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 19:45:15   1633s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 19:45:15   1633s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 19:45:15   1633s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 19:45:15   1633s] setNanoRouteMode -route_with_eco                                                          false
[12/17 19:45:15   1633s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 19:45:15   1633s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 19:45:15   1633s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 19:45:15   1633s] setDesignMode -process                                                                    130
[12/17 19:45:15   1633s] setExtractRCMode -coupled                                                                 false
[12/17 19:45:15   1633s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 19:45:15   1633s] setExtractRCMode -engine                                                                  postRoute
[12/17 19:45:15   1633s] setExtractRCMode -relative_c_th                                                           1
[12/17 19:45:15   1633s] setExtractRCMode -total_c_th                                                              0
[12/17 19:45:15   1633s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 19:45:15   1633s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 19:45:15   1633s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 19:45:15   1633s] setDelayCalMode -engine                                                                   aae
[12/17 19:45:15   1633s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 19:45:15   1633s] setDelayCalMode -SIAware                                                                  false
[12/17 19:45:15   1633s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 19:45:15   1633s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 19:45:15   1633s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 19:45:15   1633s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 19:45:15   1633s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 19:45:15   1633s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 19:45:15   1633s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 19:45:15   1633s] setOptMode -opt_drv_margin                                                                0
[12/17 19:45:15   1633s] setOptMode -opt_drv                                                                       true
[12/17 19:45:15   1633s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 19:45:15   1633s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 19:45:15   1633s] setOptMode -opt_setup_target_slack                                                        0
[12/17 19:45:15   1633s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 19:45:15   1633s] setPlaceMode -maxRouteLayer                                                               5
[12/17 19:45:15   1633s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 19:45:15   1633s] setPlaceMode -place_detail_check_route                                                    false
[12/17 19:45:15   1633s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 19:45:15   1633s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 19:45:15   1633s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 19:45:15   1633s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 19:45:15   1633s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 19:45:15   1633s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 19:45:15   1633s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 19:45:15   1633s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 19:45:15   1633s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 19:45:15   1633s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 19:45:15   1633s] setPlaceMode -powerDriven                                                                 false
[12/17 19:45:15   1633s] setPlaceMode -timingDriven                                                                true
[12/17 19:45:15   1633s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 19:45:15   1633s] setAnalysisMode -checkType                                                                setup
[12/17 19:45:15   1633s] setAnalysisMode -clkSrcPath                                                               true
[12/17 19:45:15   1633s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 19:45:15   1633s] setAnalysisMode -skew                                                                     true
[12/17 19:45:15   1633s] setAnalysisMode -usefulSkew                                                               true
[12/17 19:45:15   1633s] setAnalysisMode -virtualIPO                                                               false
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 19:45:15   1633s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 19:45:15   1633s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 19:45:15   1633s] Summary for sequential cells identification: 
[12/17 19:45:15   1633s]   Identified SBFF number: 8
[12/17 19:45:15   1633s]   Identified MBFF number: 0
[12/17 19:45:15   1633s]   Identified SB Latch number: 0
[12/17 19:45:15   1633s]   Identified MB Latch number: 0
[12/17 19:45:15   1633s]   Not identified SBFF number: 0
[12/17 19:45:15   1633s]   Not identified MBFF number: 0
[12/17 19:45:15   1633s]   Not identified SB Latch number: 0
[12/17 19:45:15   1633s]   Not identified MB Latch number: 0
[12/17 19:45:15   1633s]   Number of sequential cells which are not FFs: 0
[12/17 19:45:15   1633s]  Visiting view : VIEW_SETUP
[12/17 19:45:15   1633s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 19:45:15   1633s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 19:45:15   1633s]  Visiting view : VIEW_HOLD
[12/17 19:45:15   1633s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 19:45:15   1633s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 19:45:15   1633s] TLC MultiMap info (StdDelay):
[12/17 19:45:15   1633s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 19:45:15   1633s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 19:45:15   1633s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 19:45:15   1633s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 19:45:15   1633s]  Setting StdDelay to: 71.1ps
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 19:45:15   1633s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 19:45:15   1633s] OPERPROF: Starting DPlace-Init at level 1, MEM:4756.6M, EPOCH TIME: 1734461115.623892
[12/17 19:45:15   1633s] Processing tracks to init pin-track alignment.
[12/17 19:45:15   1633s] z: 2, totalTracks: 1
[12/17 19:45:15   1633s] z: 4, totalTracks: 1
[12/17 19:45:15   1633s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:45:15   1633s] Cell fpga_top LLGs are deleted
[12/17 19:45:15   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] # Building fpga_top llgBox search-tree.
[12/17 19:45:15   1633s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4756.6M, EPOCH TIME: 1734461115.630708
[12/17 19:45:15   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4756.6M, EPOCH TIME: 1734461115.631055
[12/17 19:45:15   1633s] Max number of tech site patterns supported in site array is 256.
[12/17 19:45:15   1633s] Core basic site is 18T
[12/17 19:45:15   1633s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 19:45:15   1633s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 19:45:15   1633s] Fast DP-INIT is on for default
[12/17 19:45:15   1633s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 19:45:15   1633s] Atter site array init, number of instance map data is 0.
[12/17 19:45:15   1633s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.058, REAL:0.018, MEM:4756.6M, EPOCH TIME: 1734461115.649403
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:15   1633s] OPERPROF:     Starting CMU at level 3, MEM:4756.6M, EPOCH TIME: 1734461115.651043
[12/17 19:45:15   1633s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.001, MEM:4756.6M, EPOCH TIME: 1734461115.652508
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 19:45:15   1633s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.066, REAL:0.023, MEM:4756.6M, EPOCH TIME: 1734461115.653511
[12/17 19:45:15   1633s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4756.6M, EPOCH TIME: 1734461115.653562
[12/17 19:45:15   1633s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4756.6M, EPOCH TIME: 1734461115.653686
[12/17 19:45:15   1633s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4756.6MB).
[12/17 19:45:15   1633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.034, MEM:4756.6M, EPOCH TIME: 1734461115.657625
[12/17 19:45:15   1633s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4756.6M, EPOCH TIME: 1734461115.657670
[12/17 19:45:15   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:15   1633s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.010, MEM:4754.6M, EPOCH TIME: 1734461115.667923
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] Creating Lib Analyzer ...
[12/17 19:45:15   1633s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 19:45:15   1633s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 19:45:15   1633s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 19:45:15   1633s] 
[12/17 19:45:15   1633s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 19:45:15   1634s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:14 mem=4760.7M
[12/17 19:45:15   1634s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:14 mem=4760.7M
[12/17 19:45:15   1634s] Creating Lib Analyzer, finished. 
[12/17 19:45:16   1634s] Effort level <high> specified for reg2reg path_group
[12/17 19:45:16   1635s] Info: IPO magic value 0x8663BEEF.
[12/17 19:45:16   1635s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 19:45:16   1635s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 19:45:16   1635s]       Genus workers will not check out additional licenses.
[12/17 19:45:16   1635s] -lefTechFileMap {}                         # string, default=""
[12/17 19:45:24   1635s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3515.9M, totSessionCpu=0:27:16 **
[12/17 19:45:24   1635s] Existing Dirty Nets : 0
[12/17 19:45:24   1635s] New Signature Flow (optDesignCheckOptions) ....
[12/17 19:45:24   1635s] #Taking db snapshot
[12/17 19:45:24   1635s] #Taking db snapshot ... done
[12/17 19:45:24   1635s] OPERPROF: Starting checkPlace at level 1, MEM:4798.7M, EPOCH TIME: 1734461124.552305
[12/17 19:45:24   1635s] Processing tracks to init pin-track alignment.
[12/17 19:45:24   1635s] z: 2, totalTracks: 1
[12/17 19:45:24   1635s] z: 4, totalTracks: 1
[12/17 19:45:24   1635s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:45:24   1635s] Cell fpga_top LLGs are deleted
[12/17 19:45:24   1635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1635s] # Building fpga_top llgBox search-tree.
[12/17 19:45:24   1635s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4798.7M, EPOCH TIME: 1734461124.556613
[12/17 19:45:24   1635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1635s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4798.7M, EPOCH TIME: 1734461124.556958
[12/17 19:45:24   1635s] Max number of tech site patterns supported in site array is 256.
[12/17 19:45:24   1635s] Core basic site is 18T
[12/17 19:45:24   1635s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 19:45:24   1635s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 19:45:24   1635s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 19:45:24   1635s] SiteArray: use 2,650,112 bytes
[12/17 19:45:24   1635s] SiteArray: current memory after site array memory allocation 4830.7M
[12/17 19:45:24   1635s] SiteArray: FP blocked sites are writable
[12/17 19:45:24   1635s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 19:45:24   1635s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4830.7M, EPOCH TIME: 1734461124.570057
[12/17 19:45:24   1635s] Process 1648 wires and vias for routing blockage analysis
[12/17 19:45:24   1635s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:4830.7M, EPOCH TIME: 1734461124.575897
[12/17 19:45:24   1635s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 19:45:24   1635s] Atter site array init, number of instance map data is 0.
[12/17 19:45:24   1635s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.075, REAL:0.025, MEM:4830.7M, EPOCH TIME: 1734461124.582326
[12/17 19:45:24   1635s] 
[12/17 19:45:24   1635s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:24   1635s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.078, REAL:0.028, MEM:4830.7M, EPOCH TIME: 1734461124.584330
[12/17 19:45:24   1635s] Begin checking placement ... (start mem=4798.7M, init mem=4830.7M)
[12/17 19:45:24   1635s] Begin checking exclusive groups violation ...
[12/17 19:45:24   1635s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 19:45:24   1635s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] Running CheckPlace using 8 threads!...
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] ...checkPlace MT is done!
[12/17 19:45:24   1636s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4798.7M, EPOCH TIME: 1734461124.641934
[12/17 19:45:24   1636s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4798.7M, EPOCH TIME: 1734461124.647792
[12/17 19:45:24   1636s] *info: Placed = 12267         
[12/17 19:45:24   1636s] *info: Unplaced = 0           
[12/17 19:45:24   1636s] Placement Density:61.88%(234662/379186)
[12/17 19:45:24   1636s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 19:45:24   1636s] Cell fpga_top LLGs are deleted
[12/17 19:45:24   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 19:45:24   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] # Resetting pin-track-align track data.
[12/17 19:45:24   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4798.7M)
[12/17 19:45:24   1636s] OPERPROF: Finished checkPlace at level 1, CPU:0.234, REAL:0.100, MEM:4798.7M, EPOCH TIME: 1734461124.652189
[12/17 19:45:24   1636s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[12/17 19:45:24   1636s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 19:45:24   1636s] *** optDesign -postRoute ***
[12/17 19:45:24   1636s] DRC Margin: user margin 0.0; extra margin 0
[12/17 19:45:24   1636s] Setup Target Slack: user slack 0
[12/17 19:45:24   1636s] Hold Target Slack: user slack 0
[12/17 19:45:24   1636s] Cell fpga_top LLGs are deleted
[12/17 19:45:24   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4798.7M, EPOCH TIME: 1734461124.666777
[12/17 19:45:24   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4798.7M, EPOCH TIME: 1734461124.667069
[12/17 19:45:24   1636s] Max number of tech site patterns supported in site array is 256.
[12/17 19:45:24   1636s] Core basic site is 18T
[12/17 19:45:24   1636s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 19:45:24   1636s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 19:45:24   1636s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 19:45:24   1636s] SiteArray: use 2,650,112 bytes
[12/17 19:45:24   1636s] SiteArray: current memory after site array memory allocation 4830.7M
[12/17 19:45:24   1636s] SiteArray: FP blocked sites are writable
[12/17 19:45:24   1636s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4830.7M, EPOCH TIME: 1734461124.676470
[12/17 19:45:24   1636s] Process 1648 wires and vias for routing blockage analysis
[12/17 19:45:24   1636s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.006, REAL:0.003, MEM:4830.7M, EPOCH TIME: 1734461124.679423
[12/17 19:45:24   1636s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 19:45:24   1636s] Atter site array init, number of instance map data is 0.
[12/17 19:45:24   1636s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.087, REAL:0.021, MEM:4830.7M, EPOCH TIME: 1734461124.688496
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:24   1636s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.090, REAL:0.024, MEM:4830.7M, EPOCH TIME: 1734461124.691208
[12/17 19:45:24   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] TimeStamp Deleting Cell Server Begin ...
[12/17 19:45:24   1636s] Deleting Lib Analyzer.
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] TimeStamp Deleting Cell Server End ...
[12/17 19:45:24   1636s] Multi-VT timing optimization disabled based on library information.
[12/17 19:45:24   1636s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 19:45:24   1636s] Summary for sequential cells identification: 
[12/17 19:45:24   1636s]   Identified SBFF number: 8
[12/17 19:45:24   1636s]   Identified MBFF number: 0
[12/17 19:45:24   1636s]   Identified SB Latch number: 0
[12/17 19:45:24   1636s]   Identified MB Latch number: 0
[12/17 19:45:24   1636s]   Not identified SBFF number: 0
[12/17 19:45:24   1636s]   Not identified MBFF number: 0
[12/17 19:45:24   1636s]   Not identified SB Latch number: 0
[12/17 19:45:24   1636s]   Not identified MB Latch number: 0
[12/17 19:45:24   1636s]   Number of sequential cells which are not FFs: 0
[12/17 19:45:24   1636s]  Visiting view : VIEW_SETUP
[12/17 19:45:24   1636s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 19:45:24   1636s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 19:45:24   1636s]  Visiting view : VIEW_HOLD
[12/17 19:45:24   1636s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 19:45:24   1636s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 19:45:24   1636s] TLC MultiMap info (StdDelay):
[12/17 19:45:24   1636s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 19:45:24   1636s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 19:45:24   1636s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 19:45:24   1636s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 19:45:24   1636s]  Setting StdDelay to: 71.1ps
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] TimeStamp Deleting Cell Server Begin ...
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] TimeStamp Deleting Cell Server End ...
[12/17 19:45:24   1636s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:02.8/0:00:09.2 (0.3), totSession cpu/real = 0:27:16.2/3:37:42.7 (0.1), mem = 4830.7M
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] =============================================================================================
[12/17 19:45:24   1636s]  Step TAT Report : InitOpt #1 / optDesign #4                                    22.33-s094_1
[12/17 19:45:24   1636s] =============================================================================================
[12/17 19:45:24   1636s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:45:24   1636s] ---------------------------------------------------------------------------------------------
[12/17 19:45:24   1636s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:24   1636s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 19:45:24   1636s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:24   1636s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:24   1636s] [ CheckPlace             ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    2.3
[12/17 19:45:24   1636s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.1
[12/17 19:45:24   1636s] [ TimingUpdate           ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:01.1    4.5
[12/17 19:45:24   1636s] [ MISC                   ]          0:00:08.7  (  94.3 % )     0:00:08.7 /  0:00:01.2    0.1
[12/17 19:45:24   1636s] ---------------------------------------------------------------------------------------------
[12/17 19:45:24   1636s]  InitOpt #1 TOTAL                   0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:02.8    0.3
[12/17 19:45:24   1636s] ---------------------------------------------------------------------------------------------
[12/17 19:45:24   1636s] 
[12/17 19:45:24   1636s] ** INFO : this run is activating 'postRoute' automaton
[12/17 19:45:24   1636s] **INFO: flowCheckPoint #15 InitialSummary
[12/17 19:45:24   1636s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4830.715M)
[12/17 19:45:24   1636s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 19:45:24   1636s] #Start Inst Signature in MT(0)
[12/17 19:45:24   1636s] #Start Net Signature in MT(29549193)
[12/17 19:45:24   1636s] #Calculate SNet Signature in MT (56955659)
[12/17 19:45:24   1636s] #Run time and memory report for RC extraction:
[12/17 19:45:24   1636s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 19:45:24   1636s] #Run Statistics for snet signature:
[12/17 19:45:24   1636s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.76/8, scale score = 0.22.
[12/17 19:45:24   1636s] #    Increased memory =    -0.02 (MB), total memory =  3502.41 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:24   1636s] #Run Statistics for Net Final Signature:
[12/17 19:45:24   1636s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:45:24   1636s] #   Increased memory =     0.00 (MB), total memory =  3502.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:24   1636s] #Run Statistics for Net launch:
[12/17 19:45:24   1636s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.60/8, scale score = 0.83.
[12/17 19:45:24   1636s] #    Increased memory =     0.12 (MB), total memory =  3502.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:24   1636s] #Run Statistics for Net init_dbsNet_slist:
[12/17 19:45:24   1636s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:45:24   1636s] #   Increased memory =     0.00 (MB), total memory =  3502.30 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:24   1636s] #Run Statistics for net signature:
[12/17 19:45:24   1636s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.71/8, scale score = 0.71.
[12/17 19:45:24   1636s] #    Increased memory =     0.12 (MB), total memory =  3502.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:24   1636s] #Run Statistics for inst signature:
[12/17 19:45:24   1636s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.96/8, scale score = 0.49.
[12/17 19:45:24   1636s] #    Increased memory =   -15.68 (MB), total memory =  3502.30 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:24   1636s] tQuantus: Original signature = 99913503, new signature = 99913503
[12/17 19:45:24   1636s] tQuantus: Design is clean by design signature
[12/17 19:45:24   1636s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4820.715M)
[12/17 19:45:24   1636s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4820.715M)
[12/17 19:45:24   1636s] The design is extracted. Skipping TQuantus.
[12/17 19:45:24   1636s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:16.4/3:37:42.8 (0.1), mem = 4820.7M
[12/17 19:45:24   1636s] Saving timing graph ...
[12/17 19:45:24   1636s] TG backup dir: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/opt_timing_graph_R8RD9X
[12/17 19:45:24   1636s] Disk Usage:
[12/17 19:45:24   1636s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/17 19:45:24   1636s] /dev/mapper/rl-home  29362168 27963328   1398840  96% /home
[12/17 19:45:26   1637s] Done save timing graph
[12/17 19:45:26   1637s] Disk Usage:
[12/17 19:45:26   1637s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/17 19:45:26   1637s] /dev/mapper/rl-home  29362168 27968256   1393912  96% /home
[12/17 19:45:26   1637s] OPTC: user 20.0
[12/17 19:45:26   1638s] Starting delay calculation for Hold views
[12/17 19:45:26   1639s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 19:45:26   1639s] #################################################################################
[12/17 19:45:26   1639s] # Design Stage: PostRoute
[12/17 19:45:26   1639s] # Design Name: fpga_top
[12/17 19:45:26   1639s] # Design Mode: 130nm
[12/17 19:45:26   1639s] # Analysis Mode: MMMC OCV 
[12/17 19:45:26   1639s] # Parasitics Mode: SPEF/RCDB 
[12/17 19:45:26   1639s] # Signoff Settings: SI Off 
[12/17 19:45:26   1639s] #################################################################################
[12/17 19:45:26   1639s] Topological Sorting (REAL = 0:00:00.0, MEM = 5075.7M, InitMEM = 5075.7M)
[12/17 19:45:26   1639s] Calculate late delays in OCV mode...
[12/17 19:45:26   1639s] Calculate early delays in OCV mode...
[12/17 19:45:26   1639s] Start delay calculation (fullDC) (8 T). (MEM=5075.7)
[12/17 19:45:26   1639s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 19:45:26   1639s] End AAE Lib Interpolated Model. (MEM=5095.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:45:26   1639s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5095.426M)
[12/17 19:45:26   1639s] Reading RCDB with compressed RC data.
[12/17 19:45:26   1639s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5095.4M)
[12/17 19:45:26   1639s] AAE_INFO: 8 threads acquired from CTE.
[12/17 19:45:27   1643s] Total number of fetched objects 14095
[12/17 19:45:27   1643s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 19:45:27   1643s] End delay calculation. (MEM=5196.97 CPU=0:00:04.5 REAL=0:00:01.0)
[12/17 19:45:27   1643s] End delay calculation (fullDC). (MEM=5196.97 CPU=0:00:04.7 REAL=0:00:01.0)
[12/17 19:45:27   1643s] *** CDM Built up (cpu=0:00:04.7  real=0:00:01.0  mem= 5197.0M) ***
[12/17 19:45:27   1644s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:01.0 totSessionCpu=0:27:24 mem=5197.0M)
[12/17 19:45:27   1644s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:27:24 mem=5197.0M ***
[12/17 19:45:27   1644s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 19:45:27   1644s] Restoring timing graph ...
[12/17 19:45:29   1646s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/17 19:45:29   1646s] Done restore timing graph
[12/17 19:45:29   1646s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5229.0M, EPOCH TIME: 1734461129.835542
[12/17 19:45:29   1646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:29   1646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:29   1646s] 
[12/17 19:45:29   1646s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:29   1646s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.033, REAL:0.008, MEM:5229.0M, EPOCH TIME: 1734461129.843998
[12/17 19:45:29   1646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:29   1646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:29   1646s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:45:29   1646s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:10.3/0:00:05.2 (2.0), totSession cpu/real = 0:27:26.7/3:37:48.0 (0.1), mem = 5229.0M
[12/17 19:45:29   1646s] 
[12/17 19:45:29   1646s] =============================================================================================
[12/17 19:45:29   1646s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              22.33-s094_1
[12/17 19:45:29   1646s] =============================================================================================
[12/17 19:45:29   1646s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:45:29   1646s] ---------------------------------------------------------------------------------------------
[12/17 19:45:29   1646s] [ ViewPruning            ]     10   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 19:45:29   1646s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.3    1.9
[12/17 19:45:29   1646s] [ DrvReport              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.9
[12/17 19:45:29   1646s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 19:45:29   1646s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:29   1646s] [ FullDelayCalc          ]      2   0:00:00.9  (  16.6 % )     0:00:00.9 /  0:00:04.7    5.5
[12/17 19:45:29   1646s] [ TimingUpdate           ]      5   0:00:00.2  (   4.6 % )     0:00:01.1 /  0:00:05.1    4.7
[12/17 19:45:29   1646s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.8
[12/17 19:45:29   1646s] [ SaveTimingGraph        ]      1   0:00:01.3  (  24.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/17 19:45:29   1646s] [ RestoreTimingGraph     ]      1   0:00:00.9  (  17.6 % )     0:00:00.9 /  0:00:01.2    1.3
[12/17 19:45:29   1646s] [ MISC                   ]          0:00:01.7  (  32.2 % )     0:00:01.7 /  0:00:02.3    1.4
[12/17 19:45:29   1646s] ---------------------------------------------------------------------------------------------
[12/17 19:45:29   1646s]  BuildHoldData #1 TOTAL             0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:10.3    2.0
[12/17 19:45:29   1646s] ---------------------------------------------------------------------------------------------
[12/17 19:45:29   1646s] 
[12/17 19:45:29   1646s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 3486.4M, totSessionCpu=0:27:27 **
[12/17 19:45:29   1646s] OPTC: m4 20.0 50.0
[12/17 19:45:29   1646s] OPTC: view 50.0
[12/17 19:45:30   1646s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 19:45:30   1647s] Info: Done creating the CCOpt slew target map.
[12/17 19:45:30   1647s] **INFO: flowCheckPoint #16 OptimizationPass1
[12/17 19:45:30   1647s] *** ClockDrv #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:27.5/3:37:48.3 (0.1), mem = 4748.0M
[12/17 19:45:30   1647s] Running CCOpt-PRO on entire clock network
[12/17 19:45:30   1647s] Net route status summary:
[12/17 19:45:30   1647s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:45:30   1647s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:45:30   1647s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 19:45:30   1647s] Clock tree cells fixed by user: 0 out of 0
[12/17 19:45:30   1647s] PRO...
[12/17 19:45:30   1647s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 19:45:30   1647s] Initializing clock structures...
[12/17 19:45:30   1647s]   Creating own balancer
[12/17 19:45:30   1647s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 19:45:30   1647s]   Removing CTS place status from clock tree and sinks.
[12/17 19:45:30   1647s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 19:45:30   1647s]   Initializing legalizer
[12/17 19:45:30   1647s]   Using cell based legalization.
[12/17 19:45:30   1647s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 19:45:30   1647s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 19:45:30   1647s] OPERPROF: Starting DPlace-Init at level 1, MEM:4748.0M, EPOCH TIME: 1734461130.288565
[12/17 19:45:30   1647s] Processing tracks to init pin-track alignment.
[12/17 19:45:30   1647s] z: 2, totalTracks: 1
[12/17 19:45:30   1647s] z: 4, totalTracks: 1
[12/17 19:45:30   1647s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:45:30   1647s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4748.0M, EPOCH TIME: 1734461130.293035
[12/17 19:45:30   1647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:30   1647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:30   1647s] 
[12/17 19:45:30   1647s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:30   1647s] 
[12/17 19:45:30   1647s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 19:45:30   1647s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.009, MEM:4748.0M, EPOCH TIME: 1734461130.302053
[12/17 19:45:30   1647s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4748.0M, EPOCH TIME: 1734461130.302137
[12/17 19:45:30   1647s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4748.0M, EPOCH TIME: 1734461130.302434
[12/17 19:45:30   1647s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4748.0MB).
[12/17 19:45:30   1647s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.016, MEM:4748.0M, EPOCH TIME: 1734461130.304117
[12/17 19:45:30   1647s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:45:30   1647s] Set min layer with nano route mode ( 1 )
[12/17 19:45:30   1647s] Set max layer with nano route mode ( 5 )
[12/17 19:45:30   1647s] (I)      Load db... (mem=4557.6M)
[12/17 19:45:30   1647s] (I)      Read data from FE... (mem=4557.6M)
[12/17 19:45:30   1647s] (I)      Number of ignored instance 0
[12/17 19:45:30   1647s] (I)      Number of inbound cells 0
[12/17 19:45:30   1647s] (I)      Number of opened ILM blockages 0
[12/17 19:45:30   1647s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 19:45:30   1647s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 19:45:30   1647s] (I)      cell height: 6660, count: 12267
[12/17 19:45:30   1647s] (I)      Read rows... (mem=4560.1M)
[12/17 19:45:30   1647s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 19:45:30   1647s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 19:45:30   1647s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 19:45:30   1647s] (I)      Done Read rows (cpu=0.000s, mem=4560.1M)
[12/17 19:45:30   1647s] (I)      Done Read data from FE (cpu=0.011s, mem=4560.1M)
[12/17 19:45:30   1647s] (I)      Done Load db (cpu=0.012s, mem=4560.1M)
[12/17 19:45:30   1647s] (I)      Constructing placeable region... (mem=4560.1M)
[12/17 19:45:30   1647s] (I)      Constructing bin map
[12/17 19:45:30   1647s] (I)      Initialize bin information with width=66600 height=66600
[12/17 19:45:30   1647s] (I)      Done constructing bin map
[12/17 19:45:30   1647s] (I)      Compute region effective width... (mem=4560.1M)
[12/17 19:45:30   1647s] (I)      Done Compute region effective width (cpu=0.000s, mem=4560.1M)
[12/17 19:45:30   1647s] (I)      Done Constructing placeable region (cpu=0.002s, mem=4560.1M)
[12/17 19:45:30   1647s]   Legalizer reserving space for clock trees
[12/17 19:45:30   1647s]   Reconstructing clock tree datastructures, skew aware...
[12/17 19:45:30   1647s]     Validating CTS configuration...
[12/17 19:45:30   1647s]     Checking module port directions...
[12/17 19:45:30   1647s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s]     Non-default CCOpt properties:
[12/17 19:45:30   1647s]       Public non-default CCOpt properties:
[12/17 19:45:30   1647s]         adjacent_rows_legal: true (default: false)
[12/17 19:45:30   1647s]         buffer_cells is set for at least one object
[12/17 19:45:30   1647s]         cell_density is set for at least one object
[12/17 19:45:30   1647s]         cell_halo_rows: 0 (default: 1)
[12/17 19:45:30   1647s]         cell_halo_sites: 0 (default: 4)
[12/17 19:45:30   1647s]         route_type is set for at least one object
[12/17 19:45:30   1647s]         target_insertion_delay is set for at least one object
[12/17 19:45:30   1647s]         target_skew is set for at least one object
[12/17 19:45:30   1647s]       Private non-default CCOpt properties:
[12/17 19:45:30   1647s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 19:45:30   1647s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 19:45:30   1647s]         force_design_routing_status: 1 (default: auto)
[12/17 19:45:30   1647s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 19:45:30   1647s]     Route type trimming info:
[12/17 19:45:30   1647s]       No route type modifications were made.
[12/17 19:45:30   1647s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 19:45:30   1647s] End AAE Lib Interpolated Model. (MEM=4750.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:45:30   1647s]     Accumulated time to calculate placeable region: 0.00159
[12/17 19:45:30   1647s]     Accumulated time to calculate placeable region: 0.00161
[12/17 19:45:30   1647s]     Accumulated time to calculate placeable region: 0.00162
[12/17 19:45:30   1647s]     Accumulated time to calculate placeable region: 0.00167
[12/17 19:45:30   1647s]     Accumulated time to calculate placeable region: 0.00168
[12/17 19:45:30   1647s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 19:45:30   1647s]     Original list had 5 cells:
[12/17 19:45:30   1647s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 19:45:30   1647s]     Library trimming was not able to trim any cells:
[12/17 19:45:30   1647s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 19:45:30   1647s]     Accumulated time to calculate placeable region: 0.00175
[12/17 19:45:30   1647s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 19:45:30   1647s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 19:45:30   1647s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 19:45:30   1647s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 19:45:30   1647s]     Non-default CCOpt properties:
[12/17 19:45:30   1647s]       Public non-default CCOpt properties:
[12/17 19:45:30   1647s]         cell_density: 1 (default: 0.75)
[12/17 19:45:30   1647s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 19:45:30   1647s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 19:45:30   1647s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 19:45:30   1647s]       No private non-default CCOpt properties
[12/17 19:45:30   1647s]     For power domain auto-default:
[12/17 19:45:30   1647s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 19:45:30   1647s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 19:45:30   1647s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 19:45:30   1647s]     Top Routing info:
[12/17 19:45:30   1647s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:45:30   1647s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 19:45:30   1647s]     Trunk Routing info:
[12/17 19:45:30   1647s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:45:30   1647s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:45:30   1647s]     Leaf Routing info:
[12/17 19:45:30   1647s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:45:30   1647s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:45:30   1647s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 19:45:30   1647s]       Slew time target (leaf):    0.171ns
[12/17 19:45:30   1647s]       Slew time target (trunk):   0.171ns
[12/17 19:45:30   1647s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 19:45:30   1647s]       Buffer unit delay: 0.221ns
[12/17 19:45:30   1647s]       Buffer max distance: 655.802um
[12/17 19:45:30   1647s]     Fastest wire driving cells and distances:
[12/17 19:45:30   1647s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 19:45:30   1647s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Logic Sizing Table:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     ----------------------------------------------------------
[12/17 19:45:30   1647s]     Cell    Instance count    Source    Eligible library cells
[12/17 19:45:30   1647s]     ----------------------------------------------------------
[12/17 19:45:30   1647s]       (empty table)
[12/17 19:45:30   1647s]     ----------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 19:45:30   1647s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 19:45:30   1647s]       Sources:                     pin clk[0]
[12/17 19:45:30   1647s]       Total number of sinks:       20
[12/17 19:45:30   1647s]       Delay constrained sinks:     20
[12/17 19:45:30   1647s]       Constrains:                  default
[12/17 19:45:30   1647s]       Non-leaf sinks:              0
[12/17 19:45:30   1647s]       Ignore pins:                 0
[12/17 19:45:30   1647s]      Timing corner MAX_DELAY:setup.late:
[12/17 19:45:30   1647s]       Skew target:                 0.221ns
[12/17 19:45:30   1647s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 19:45:30   1647s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 19:45:30   1647s]       Sources:                     pin prog_clk[0]
[12/17 19:45:30   1647s]       Total number of sinks:       1458
[12/17 19:45:30   1647s]       Delay constrained sinks:     1458
[12/17 19:45:30   1647s]       Constrains:                  default
[12/17 19:45:30   1647s]       Non-leaf sinks:              0
[12/17 19:45:30   1647s]       Ignore pins:                 0
[12/17 19:45:30   1647s]      Timing corner MAX_DELAY:setup.late:
[12/17 19:45:30   1647s]       Skew target:                 0.221ns
[12/17 19:45:30   1647s]     Primary reporting skew groups are:
[12/17 19:45:30   1647s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Constraint summary
[12/17 19:45:30   1647s]     ==================
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Transition constraints are active in the following delay corners:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     MAX_DELAY:setup.late
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Cap constraints are active in the following delay corners:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     MAX_DELAY:setup.late
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Transition constraint summary:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 19:45:30   1647s]                   -                      0.171         1482      auto computed    all
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Capacitance constraint summary:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     ------------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 19:45:30   1647s]     ------------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 19:45:30   1647s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 19:45:30   1647s]     ------------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 19:45:30   1647s]     CTS services accumulated run-time stats initial state:
[12/17 19:45:30   1647s]       delay calculator: calls=6113, total_wall_time=0.152s, mean_wall_time=0.025ms
[12/17 19:45:30   1647s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:45:30   1647s]       steiner router: calls=6102, total_wall_time=0.043s, mean_wall_time=0.007ms
[12/17 19:45:30   1647s]     Clock DAG stats initial state:
[12/17 19:45:30   1647s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:45:30   1647s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:45:30   1647s]       misc counts      : r=2, pp=0, mci=0
[12/17 19:45:30   1647s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:45:30   1647s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1647s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:45:30   1647s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Layer information for route type default_route_type_leaf:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 19:45:30   1647s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     met1     N            H          81.281        0.153        12.429
[12/17 19:45:30   1647s]     met2     N            V           1.218        0.193         0.235
[12/17 19:45:30   1647s]     met3     Y            H           0.471        0.222         0.104
[12/17 19:45:30   1647s]     met4     Y            V           0.168        0.273         0.046
[12/17 19:45:30   1647s]     met5     N            H           0.029        0.265         0.008
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:45:30   1647s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Layer information for route type default_route_type_nonleaf:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 19:45:30   1647s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     met1     N            H          81.281        0.193        15.676
[12/17 19:45:30   1647s]     met2     N            V           1.218        0.252         0.307
[12/17 19:45:30   1647s]     met3     Y            H           0.471        0.241         0.113
[12/17 19:45:30   1647s]     met4     Y            V           0.168        0.336         0.056
[12/17 19:45:30   1647s]     met5     N            H           0.029        0.277         0.008
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:45:30   1647s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Layer information for route type default_route_type_nonleaf:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 19:45:30   1647s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     met1     N            H          81.281        0.153        12.429
[12/17 19:45:30   1647s]     met2     N            V           1.218        0.193         0.235
[12/17 19:45:30   1647s]     met3     Y            H           0.471        0.222         0.104
[12/17 19:45:30   1647s]     met4     Y            V           0.168        0.273         0.046
[12/17 19:45:30   1647s]     met5     N            H           0.029        0.265         0.008
[12/17 19:45:30   1647s]     --------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Via selection for estimated routes (rule default):
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     ----------------------------------------------------------------
[12/17 19:45:30   1647s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 19:45:30   1647s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 19:45:30   1647s]     ----------------------------------------------------------------
[12/17 19:45:30   1647s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 19:45:30   1647s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 19:45:30   1647s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 19:45:30   1647s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 19:45:30   1647s]     ----------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 19:45:30   1647s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 19:45:30   1647s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Ideal and dont_touch net fanout counts:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     -----------------------------------------------------------
[12/17 19:45:30   1647s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 19:45:30   1647s]     -----------------------------------------------------------
[12/17 19:45:30   1647s]           1            10                      0
[12/17 19:45:30   1647s]          11           100                      1
[12/17 19:45:30   1647s]         101          1000                      0
[12/17 19:45:30   1647s]        1001         10000                      1
[12/17 19:45:30   1647s]       10001           +                        0
[12/17 19:45:30   1647s]     -----------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Top ideal and dont_touch nets by fanout:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     ------------------------
[12/17 19:45:30   1647s]     Net name       Fanout ()
[12/17 19:45:30   1647s]     ------------------------
[12/17 19:45:30   1647s]     prog_clk[0]      1458
[12/17 19:45:30   1647s]     clk[0]             20
[12/17 19:45:30   1647s]     ------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     No dont_touch hnets found in the clock tree
[12/17 19:45:30   1647s]     No dont_touch hpins found in the clock network.
[12/17 19:45:30   1647s]     Checking for illegal sizes of clock logic instances...
[12/17 19:45:30   1647s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Filtering reasons for cell type: inverter
[12/17 19:45:30   1647s]     =========================================
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     Clock trees    Power domain    Reason                         Library cells
[12/17 19:45:30   1647s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 19:45:30   1647s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 19:45:30   1647s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 19:45:30   1647s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.3)
[12/17 19:45:30   1647s]     CCOpt configuration status: all checks passed.
[12/17 19:45:30   1647s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 19:45:30   1647s] Initializing clock structures done.
[12/17 19:45:30   1647s] PRO...
[12/17 19:45:30   1647s]   PRO active optimizations:
[12/17 19:45:30   1647s]    - DRV fixing with sizing
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Detected clock skew data from CTS
[12/17 19:45:30   1647s]   ProEngine running partially connected to DB
[12/17 19:45:30   1647s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 19:45:30   1647s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 19:45:30   1647s]   CTS services accumulated run-time stats PRO initial state:
[12/17 19:45:30   1647s]     delay calculator: calls=6115, total_wall_time=0.152s, mean_wall_time=0.025ms
[12/17 19:45:30   1647s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:45:30   1647s]     steiner router: calls=6102, total_wall_time=0.043s, mean_wall_time=0.007ms
[12/17 19:45:30   1647s]   Clock DAG stats PRO initial state:
[12/17 19:45:30   1647s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:45:30   1647s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:45:30   1647s]     misc counts      : r=2, pp=0, mci=0
[12/17 19:45:30   1647s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:45:30   1647s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 19:45:30   1647s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 19:45:30   1647s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 19:45:30   1647s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1647s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1647s]   Clock DAG net violations PRO initial state:
[12/17 19:45:30   1647s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 19:45:30   1647s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 19:45:30   1647s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 19:45:30   1647s]   Primary reporting skew groups PRO initial state:
[12/17 19:45:30   1647s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:45:30   1647s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:45:30   1647s]   Skew group summary PRO initial state:
[12/17 19:45:30   1647s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:45:30   1647s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:45:30   1647s]   Recomputing CTS skew targets...
[12/17 19:45:30   1647s]   Resolving skew group constraints...
[12/17 19:45:30   1647s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 19:45:30   1647s]   Resolving skew group constraints done.
[12/17 19:45:30   1647s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s]   PRO Fixing DRVs...
[12/17 19:45:30   1647s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 19:45:30   1647s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]       delay calculator: calls=6115, total_wall_time=0.152s, mean_wall_time=0.025ms
[12/17 19:45:30   1647s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:45:30   1647s]       steiner router: calls=6102, total_wall_time=0.043s, mean_wall_time=0.007ms
[12/17 19:45:30   1647s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 19:45:30   1647s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Statistics: Fix DRVs (cell sizing):
[12/17 19:45:30   1647s]     ===================================
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Cell changes by Net Type:
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     top                0            0           0            0                    0                0
[12/17 19:45:30   1647s]     trunk              0            0           0            0                    0                0
[12/17 19:45:30   1647s]     leaf               0            0           0            0                    0                0
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     Total              0            0           0            0                    0                0
[12/17 19:45:30   1647s]     -------------------------------------------------------------------------------------------------
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 19:45:30   1647s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 19:45:30   1647s]     
[12/17 19:45:30   1647s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 19:45:30   1647s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]       delay calculator: calls=6115, total_wall_time=0.152s, mean_wall_time=0.025ms
[12/17 19:45:30   1647s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:45:30   1647s]       steiner router: calls=6102, total_wall_time=0.043s, mean_wall_time=0.007ms
[12/17 19:45:30   1647s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:45:30   1647s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:45:30   1647s]       misc counts      : r=2, pp=0, mci=0
[12/17 19:45:30   1647s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:45:30   1647s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 19:45:30   1647s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 19:45:30   1647s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 19:45:30   1647s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1647s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1647s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 19:45:30   1647s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 19:45:30   1647s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:45:30   1647s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:45:30   1647s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 19:45:30   1647s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 19:45:30   1647s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 19:45:30   1647s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 19:45:30   1647s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Slew Diagnostics: After DRV fixing
[12/17 19:45:30   1647s]   ==================================
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Global Causes:
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   -------------------------------------
[12/17 19:45:30   1647s]   Cause
[12/17 19:45:30   1647s]   -------------------------------------
[12/17 19:45:30   1647s]   DRV fixing with buffering is disabled
[12/17 19:45:30   1647s]   -------------------------------------
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Top 5 overslews:
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   ---------------------------------
[12/17 19:45:30   1647s]   Overslew    Causes    Driving Pin
[12/17 19:45:30   1647s]   ---------------------------------
[12/17 19:45:30   1647s]     (empty table)
[12/17 19:45:30   1647s]   ---------------------------------
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   -------------------
[12/17 19:45:30   1647s]   Cause    Occurences
[12/17 19:45:30   1647s]   -------------------
[12/17 19:45:30   1647s]     (empty table)
[12/17 19:45:30   1647s]   -------------------
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   -------------------
[12/17 19:45:30   1647s]   Cause    Occurences
[12/17 19:45:30   1647s]   -------------------
[12/17 19:45:30   1647s]     (empty table)
[12/17 19:45:30   1647s]   -------------------
[12/17 19:45:30   1647s]   
[12/17 19:45:30   1647s]   Reconnecting optimized routes...
[12/17 19:45:30   1647s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1647s]   Set dirty flag on 0 instances, 0 nets
[12/17 19:45:30   1647s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 19:45:30   1647s] End AAE Lib Interpolated Model. (MEM=6660.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:45:30   1647s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:45:30   1648s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 19:45:30   1648s]   CTS services accumulated run-time stats PRO final:
[12/17 19:45:30   1648s]     delay calculator: calls=6117, total_wall_time=0.152s, mean_wall_time=0.025ms
[12/17 19:45:30   1648s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:45:30   1648s]     steiner router: calls=6102, total_wall_time=0.043s, mean_wall_time=0.007ms
[12/17 19:45:30   1648s]   Clock DAG stats PRO final:
[12/17 19:45:30   1648s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:45:30   1648s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:45:30   1648s]     misc counts      : r=2, pp=0, mci=0
[12/17 19:45:30   1648s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:45:30   1648s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 19:45:30   1648s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 19:45:30   1648s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 19:45:30   1648s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1648s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:45:30   1648s]   Clock DAG net violations PRO final:
[12/17 19:45:30   1648s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 19:45:30   1648s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 19:45:30   1648s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 19:45:30   1648s]   Primary reporting skew groups PRO final:
[12/17 19:45:30   1648s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:45:30   1648s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:45:30   1648s]   Skew group summary PRO final:
[12/17 19:45:30   1648s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:45:30   1648s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:45:30   1648s] PRO done.
[12/17 19:45:30   1648s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 19:45:30   1648s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 19:45:30   1648s] Net route status summary:
[12/17 19:45:30   1648s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:45:30   1648s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:45:30   1648s] Updating delays...
[12/17 19:45:30   1648s] Updating delays done.
[12/17 19:45:30   1648s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 19:45:30   1648s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 19:45:30   1648s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6937.8M, EPOCH TIME: 1734461130.781097
[12/17 19:45:30   1648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 19:45:30   1648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:30   1648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:30   1648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:30   1648s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.050, REAL:0.016, MEM:6575.8M, EPOCH TIME: 1734461130.796714
[12/17 19:45:30   1648s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/17 19:45:30   1648s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 19:45:30   1648s] *** ClockDrv #1 [finish] (optDesign #4) : cpu/real = 0:00:00.6/0:00:00.6 (1.1), totSession cpu/real = 0:27:28.1/3:37:48.8 (0.1), mem = 6575.8M
[12/17 19:45:30   1648s] 
[12/17 19:45:30   1648s] =============================================================================================
[12/17 19:45:30   1648s]  Step TAT Report : ClockDrv #1 / optDesign #4                                   22.33-s094_1
[12/17 19:45:30   1648s] =============================================================================================
[12/17 19:45:30   1648s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:45:30   1648s] ---------------------------------------------------------------------------------------------
[12/17 19:45:30   1648s] [ OptimizationStep       ]      1   0:00:00.5  (  97.0 % )     0:00:00.6 /  0:00:00.6    1.1
[12/17 19:45:30   1648s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:30   1648s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 19:45:30   1648s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:30   1648s] ---------------------------------------------------------------------------------------------
[12/17 19:45:30   1648s]  ClockDrv #1 TOTAL                  0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.1
[12/17 19:45:30   1648s] ---------------------------------------------------------------------------------------------
[12/17 19:45:30   1648s] 
[12/17 19:45:30   1648s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 19:45:30   1648s] **INFO: Start fixing DRV (Mem = 5004.75M) ...
[12/17 19:45:30   1648s] Begin: GigaOpt DRV Optimization
[12/17 19:45:30   1648s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 19:45:30   1648s] *** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:28.1/3:37:48.8 (0.1), mem = 5004.8M
[12/17 19:45:30   1648s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 19:45:30   1648s] Info: 39 io nets excluded
[12/17 19:45:30   1648s] Info: 2 clock nets excluded from IPO operation.
[12/17 19:45:30   1648s] End AAE Lib Interpolated Model. (MEM=5004.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:45:30   1648s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.26
[12/17 19:45:30   1648s] 
[12/17 19:45:30   1648s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 19:45:30   1648s] Summary for sequential cells identification: 
[12/17 19:45:30   1648s]   Identified SBFF number: 8
[12/17 19:45:30   1648s]   Identified MBFF number: 0
[12/17 19:45:30   1648s]   Identified SB Latch number: 0
[12/17 19:45:30   1648s]   Identified MB Latch number: 0
[12/17 19:45:30   1648s]   Not identified SBFF number: 0
[12/17 19:45:30   1648s]   Not identified MBFF number: 0
[12/17 19:45:30   1648s]   Not identified SB Latch number: 0
[12/17 19:45:30   1648s]   Not identified MB Latch number: 0
[12/17 19:45:30   1648s]   Number of sequential cells which are not FFs: 0
[12/17 19:45:30   1648s]  Visiting view : VIEW_SETUP
[12/17 19:45:30   1648s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 19:45:30   1648s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 19:45:30   1648s]  Visiting view : VIEW_HOLD
[12/17 19:45:30   1648s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 19:45:30   1648s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 19:45:30   1648s] TLC MultiMap info (StdDelay):
[12/17 19:45:30   1648s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 19:45:30   1648s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 19:45:30   1648s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 19:45:30   1648s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 19:45:30   1648s]  Setting StdDelay to: 71.1ps
[12/17 19:45:30   1648s] 
[12/17 19:45:30   1648s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 19:45:30   1648s] 
[12/17 19:45:30   1648s] Creating Lib Analyzer ...
[12/17 19:45:30   1648s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 19:45:30   1648s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 19:45:30   1648s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 19:45:30   1648s] 
[12/17 19:45:30   1648s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 19:45:31   1648s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:28 mem=5010.8M
[12/17 19:45:31   1648s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:28 mem=5010.8M
[12/17 19:45:31   1648s] Creating Lib Analyzer, finished. 
[12/17 19:45:31   1648s] #optDebug: Start CG creation (mem=5010.8M)
[12/17 19:45:31   1648s]  ...initializing CG ToF 4343.1650um
[12/17 19:45:31   1648s] (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgPrt (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgEgp (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgPbk (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgNrb(cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgObs (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgCon (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s]  ...processing cgPdm (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5104.5M)
[12/17 19:45:31   1648s] 
[12/17 19:45:31   1648s] Active Setup views: VIEW_SETUP 
[12/17 19:45:31   1648s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5104.5M, EPOCH TIME: 1734461131.291268
[12/17 19:45:31   1648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1648s] 
[12/17 19:45:31   1648s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:31   1648s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5104.5M, EPOCH TIME: 1734461131.296510
[12/17 19:45:31   1648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1648s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 19:45:31   1648s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 19:45:31   1648s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 19:45:31   1648s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:27:29 mem=5104.5M
[12/17 19:45:31   1648s] OPERPROF: Starting DPlace-Init at level 1, MEM:5104.5M, EPOCH TIME: 1734461131.300537
[12/17 19:45:31   1648s] Processing tracks to init pin-track alignment.
[12/17 19:45:31   1648s] z: 2, totalTracks: 1
[12/17 19:45:31   1648s] z: 4, totalTracks: 1
[12/17 19:45:31   1648s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:45:31   1648s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5104.5M, EPOCH TIME: 1734461131.304775
[12/17 19:45:31   1648s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1648s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1648s] 
[12/17 19:45:31   1648s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:31   1648s] 
[12/17 19:45:31   1648s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 19:45:31   1648s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5104.5M, EPOCH TIME: 1734461131.309874
[12/17 19:45:31   1648s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5104.5M, EPOCH TIME: 1734461131.309920
[12/17 19:45:31   1648s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5104.5M, EPOCH TIME: 1734461131.310128
[12/17 19:45:31   1648s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5104.5MB).
[12/17 19:45:31   1648s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:5104.5M, EPOCH TIME: 1734461131.311251
[12/17 19:45:31   1648s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 19:45:31   1648s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 19:45:31   1648s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:27:29 mem=4880.5M
[12/17 19:45:31   1648s] ### Creating RouteCongInterface, started
[12/17 19:45:31   1648s] {MMLU 0 1 13900}
[12/17 19:45:31   1648s] ### Creating LA Mngr. totSessionCpu=0:27:29 mem=4880.5M
[12/17 19:45:31   1648s] ### Creating LA Mngr, finished. totSessionCpu=0:27:29 mem=4880.5M
[12/17 19:45:31   1648s] ### Creating RouteCongInterface, finished
[12/17 19:45:31   1648s] AoF 9812.4550um
[12/17 19:45:31   1648s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 19:45:31   1648s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 19:45:31   1648s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 19:45:31   1648s] [GPS-DRV] costLowerBound: 0.1
[12/17 19:45:31   1648s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 19:45:31   1648s] [GPS-DRV] maxIter       : 10
[12/17 19:45:31   1648s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 19:45:31   1648s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 19:45:31   1648s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 19:45:31   1648s] [GPS-DRV] maxDensity (design): 0.95
[12/17 19:45:31   1648s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 19:45:31   1648s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 19:45:31   1648s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 19:45:31   1648s] [GPS-DRV] MaintainWNS: 1
[12/17 19:45:31   1648s] [GPS-DRV] All active and enabled setup views
[12/17 19:45:31   1648s] [GPS-DRV]     VIEW_SETUP
[12/17 19:45:31   1648s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 19:45:31   1648s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 19:45:31   1648s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 19:45:31   1648s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 19:45:31   1648s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5241.1M, EPOCH TIME: 1734461131.562997
[12/17 19:45:31   1648s] Found 0 hard placement blockage before merging.
[12/17 19:45:31   1648s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5241.1M, EPOCH TIME: 1734461131.563205
[12/17 19:45:31   1648s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 19:45:31   1648s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 19:45:31   1649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:45:31   1649s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 19:45:31   1649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:45:31   1649s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 19:45:31   1649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:45:31   1649s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 19:45:31   1649s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 19:45:31   1649s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 19:45:31   1649s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5241.1M|
[12/17 19:45:31   1649s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:45:31   1649s] Bottom Preferred Layer:
[12/17 19:45:31   1649s] +-------------+------------+----------+
[12/17 19:45:31   1649s] |    Layer    |    CLK     |   Rule   |
[12/17 19:45:31   1649s] +-------------+------------+----------+
[12/17 19:45:31   1649s] | met3 (z=3)  |          1 | default  |
[12/17 19:45:31   1649s] +-------------+------------+----------+
[12/17 19:45:31   1649s] Via Pillar Rule:
[12/17 19:45:31   1649s]     None
[12/17 19:45:31   1649s] 
[12/17 19:45:31   1649s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=5241.1M) ***
[12/17 19:45:31   1649s] 
[12/17 19:45:31   1649s] Deleting 0 temporary hard placement blockage(s).
[12/17 19:45:31   1649s] Total-nets :: 12383, Stn-nets :: 32, ratio :: 0.258419 %, Total-len 418392, Stn-len 0
[12/17 19:45:31   1649s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 19:45:31   1649s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5113.1M, EPOCH TIME: 1734461131.758057
[12/17 19:45:31   1649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 19:45:31   1649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.043, REAL:0.015, MEM:4835.1M, EPOCH TIME: 1734461131.772985
[12/17 19:45:31   1649s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.26
[12/17 19:45:31   1649s] *** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.1/0:00:01.0 (1.2), totSession cpu/real = 0:27:29.3/3:37:49.8 (0.1), mem = 4835.1M
[12/17 19:45:31   1649s] 
[12/17 19:45:31   1649s] =============================================================================================
[12/17 19:45:31   1649s]  Step TAT Report : DrvOpt #1 / optDesign #4                                     22.33-s094_1
[12/17 19:45:31   1649s] =============================================================================================
[12/17 19:45:31   1649s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:45:31   1649s] ---------------------------------------------------------------------------------------------
[12/17 19:45:31   1649s] [ SlackTraversorInit     ]      1   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 19:45:31   1649s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:31   1649s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  15.8 % )     0:00:00.2 /  0:00:00.1    1.0
[12/17 19:45:31   1649s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:31   1649s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    2.2
[12/17 19:45:31   1649s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 19:45:31   1649s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/17 19:45:31   1649s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:31   1649s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.6
[12/17 19:45:31   1649s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    4.8
[12/17 19:45:31   1649s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.4
[12/17 19:45:31   1649s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 19:45:31   1649s] [ MISC                   ]          0:00:00.6  (  58.1 % )     0:00:00.6 /  0:00:00.6    1.1
[12/17 19:45:31   1649s] ---------------------------------------------------------------------------------------------
[12/17 19:45:31   1649s]  DrvOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.1    1.2
[12/17 19:45:31   1649s] ---------------------------------------------------------------------------------------------
[12/17 19:45:31   1649s] 
[12/17 19:45:31   1649s] drv optimizer changes nothing and skips refinePlace
[12/17 19:45:31   1649s] End: GigaOpt DRV Optimization
[12/17 19:45:31   1649s] *info:
[12/17 19:45:31   1649s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4835.14M).
[12/17 19:45:31   1649s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4835.1M, EPOCH TIME: 1734461131.779447
[12/17 19:45:31   1649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] 
[12/17 19:45:31   1649s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:31   1649s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4835.1M, EPOCH TIME: 1734461131.784438
[12/17 19:45:31   1649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:31   1649s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4835.1M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:45:31   1649s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 3506.4M, totSessionCpu=0:27:29 **
[12/17 19:45:31   1649s]   DRV Snapshot: (REF)
[12/17 19:45:31   1649s]          Tran DRV: 0 (0)
[12/17 19:45:31   1649s]           Cap DRV: 0 (0)
[12/17 19:45:31   1649s]        Fanout DRV: 0 (0)
[12/17 19:45:31   1649s]            Glitch: 0 (0)
[12/17 19:45:31   1649s] *** Timing Is met
[12/17 19:45:31   1649s] *** Check timing (0:00:00.0)
[12/17 19:45:31   1649s] *** Setup timing is met (target slack 0ns)
[12/17 19:45:32   1649s]   Timing Snapshot: (REF)
[12/17 19:45:32   1649s]      Weighted WNS: 0.000
[12/17 19:45:32   1649s]       All  PG WNS: 0.000
[12/17 19:45:32   1649s]       High PG WNS: 0.000
[12/17 19:45:32   1649s]       All  PG TNS: 0.000
[12/17 19:45:32   1649s]       High PG TNS: 0.000
[12/17 19:45:32   1649s]       Low  PG TNS: 0.000
[12/17 19:45:32   1649s]    Category Slack: { [L, 1.097] }
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s] **INFO: flowCheckPoint #17 OptimizationPreEco
[12/17 19:45:32   1649s] Running postRoute recovery in preEcoRoute mode
[12/17 19:45:32   1649s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3508.4M, totSessionCpu=0:27:30 **
[12/17 19:45:32   1649s]   DRV Snapshot: (TGT)
[12/17 19:45:32   1649s]          Tran DRV: 0 (0)
[12/17 19:45:32   1649s]           Cap DRV: 0 (0)
[12/17 19:45:32   1649s]        Fanout DRV: 0 (0)
[12/17 19:45:32   1649s]            Glitch: 0 (0)
[12/17 19:45:32   1649s] Checking DRV degradation...
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s] Recovery Manager:
[12/17 19:45:32   1649s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:45:32   1649s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:45:32   1649s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:45:32   1649s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 19:45:32   1649s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4837.61M, totSessionCpu=0:27:30).
[12/17 19:45:32   1649s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3508.4M, totSessionCpu=0:27:30 **
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s]   DRV Snapshot: (REF)
[12/17 19:45:32   1649s]          Tran DRV: 0 (0)
[12/17 19:45:32   1649s]           Cap DRV: 0 (0)
[12/17 19:45:32   1649s]        Fanout DRV: 0 (0)
[12/17 19:45:32   1649s]            Glitch: 0 (0)
[12/17 19:45:32   1649s] Skipping pre eco harden opt
[12/17 19:45:32   1649s] Running refinePlace -preserveRouting true -hardFence false
[12/17 19:45:32   1649s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5099.3M, EPOCH TIME: 1734461132.151635
[12/17 19:45:32   1649s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5099.3M, EPOCH TIME: 1734461132.151688
[12/17 19:45:32   1649s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5099.3M, EPOCH TIME: 1734461132.151738
[12/17 19:45:32   1649s] Processing tracks to init pin-track alignment.
[12/17 19:45:32   1649s] z: 2, totalTracks: 1
[12/17 19:45:32   1649s] z: 4, totalTracks: 1
[12/17 19:45:32   1649s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:45:32   1649s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5099.3M, EPOCH TIME: 1734461132.156285
[12/17 19:45:32   1649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 19:45:32   1649s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:5099.3M, EPOCH TIME: 1734461132.161303
[12/17 19:45:32   1649s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5099.3M, EPOCH TIME: 1734461132.161352
[12/17 19:45:32   1649s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5099.3M, EPOCH TIME: 1734461132.161526
[12/17 19:45:32   1649s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5099.3MB).
[12/17 19:45:32   1649s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.011, MEM:5099.3M, EPOCH TIME: 1734461132.162623
[12/17 19:45:32   1649s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.011, MEM:5099.3M, EPOCH TIME: 1734461132.162650
[12/17 19:45:32   1649s] TDRefine: refinePlace mode is spiral
[12/17 19:45:32   1649s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.16
[12/17 19:45:32   1649s] OPERPROF:   Starting Refine-Place at level 2, MEM:5099.3M, EPOCH TIME: 1734461132.162737
[12/17 19:45:32   1649s] *** Starting refinePlace (0:27:30 mem=5099.3M) ***
[12/17 19:45:32   1649s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 19:45:32   1649s] 
[12/17 19:45:32   1649s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:32   1649s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:45:32   1649s] Set min layer with nano route mode ( 1 )
[12/17 19:45:32   1649s] Set max layer with nano route mode ( 5 )
[12/17 19:45:32   1649s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:45:32   1649s] Set min layer with nano route mode ( 1 )
[12/17 19:45:32   1649s] Set max layer with nano route mode ( 5 )
[12/17 19:45:32   1649s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5099.3M, EPOCH TIME: 1734461132.176069
[12/17 19:45:32   1649s] Starting refinePlace ...
[12/17 19:45:32   1649s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:45:32   1649s] Set min layer with nano route mode ( 1 )
[12/17 19:45:32   1649s] Set max layer with nano route mode ( 5 )
[12/17 19:45:32   1649s] One DDP V2 for no tweak run.
[12/17 19:45:32   1649s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:45:32   1650s] Set min layer with nano route mode ( 1 )
[12/17 19:45:32   1650s] Set max layer with nano route mode ( 5 )
[12/17 19:45:32   1650s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5195.3M, EPOCH TIME: 1734461132.198530
[12/17 19:45:32   1650s] DDP initSite1 nrRow 90 nrJob 90
[12/17 19:45:32   1650s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5195.3M, EPOCH TIME: 1734461132.198613
[12/17 19:45:32   1650s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5195.3M, EPOCH TIME: 1734461132.198787
[12/17 19:45:32   1650s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5195.3M, EPOCH TIME: 1734461132.198823
[12/17 19:45:32   1650s] DDP markSite nrRow 90 nrJob 90
[12/17 19:45:32   1650s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5195.3M, EPOCH TIME: 1734461132.199043
[12/17 19:45:32   1650s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:5195.3M, EPOCH TIME: 1734461132.199078
[12/17 19:45:32   1650s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 19:45:32   1650s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5099.3MB) @(0:27:30 - 0:27:30).
[12/17 19:45:32   1650s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 19:45:32   1650s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 19:45:32   1650s] 
[12/17 19:45:32   1650s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 19:45:32   1650s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 19:45:32   1650s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 19:45:32   1650s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 19:45:32   1650s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=5067.3MB) @(0:27:30 - 0:27:31).
[12/17 19:45:32   1650s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 19:45:32   1650s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 5067.3MB
[12/17 19:45:32   1650s] Statistics of distance of Instance movement in refine placement:
[12/17 19:45:32   1650s]   maximum (X+Y) =         0.00 um
[12/17 19:45:32   1650s]   mean    (X+Y) =         0.00 um
[12/17 19:45:32   1650s] Summary Report:
[12/17 19:45:32   1650s] Instances move: 0 (out of 12267 movable)
[12/17 19:45:32   1650s] Instances flipped: 0
[12/17 19:45:32   1650s] Mean displacement: 0.00 um
[12/17 19:45:32   1650s] Max displacement: 0.00 um 
[12/17 19:45:32   1650s] Total instances moved : 0
[12/17 19:45:32   1650s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.754, REAL:0.400, MEM:5067.3M, EPOCH TIME: 1734461132.576554
[12/17 19:45:32   1650s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 19:45:32   1650s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 5067.3MB
[12/17 19:45:32   1650s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=5067.3MB) @(0:27:30 - 0:27:31).
[12/17 19:45:32   1650s] *** Finished refinePlace (0:27:31 mem=5067.3M) ***
[12/17 19:45:32   1650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.16
[12/17 19:45:32   1650s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.771, REAL:0.418, MEM:5067.3M, EPOCH TIME: 1734461132.580287
[12/17 19:45:32   1650s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5067.3M, EPOCH TIME: 1734461132.580324
[12/17 19:45:32   1650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 19:45:32   1650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1650s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.046, REAL:0.013, MEM:4838.3M, EPOCH TIME: 1734461132.593691
[12/17 19:45:32   1650s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.830, REAL:0.442, MEM:4838.3M, EPOCH TIME: 1734461132.593767
[12/17 19:45:32   1650s] {MMLU 0 1 13900}
[12/17 19:45:32   1650s] ### Creating LA Mngr. totSessionCpu=0:27:31 mem=4838.3M
[12/17 19:45:32   1650s] ### Creating LA Mngr, finished. totSessionCpu=0:27:31 mem=4838.3M
[12/17 19:45:32   1650s] Default Rule : ""
[12/17 19:45:32   1650s] Non Default Rules :
[12/17 19:45:32   1650s] Worst Slack : 214748.365 ns
[12/17 19:45:32   1650s] 
[12/17 19:45:32   1650s] Start Layer Assignment ...
[12/17 19:45:32   1650s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 19:45:32   1650s] 
[12/17 19:45:32   1650s] Select 0 cadidates out of 15080.
[12/17 19:45:32   1650s] No critical nets selected. Skipped !
[12/17 19:45:32   1650s] 
[12/17 19:45:32   1650s] Start Assign Priority Nets ...
[12/17 19:45:32   1650s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 19:45:32   1650s] Existing Priority Nets 0 (0.0%)
[12/17 19:45:32   1650s] Assigned Priority Nets 0 (0.0%)
[12/17 19:45:32   1650s] 
[12/17 19:45:32   1650s] Set Prefer Layer Routing Effort ...
[12/17 19:45:32   1650s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 19:45:32   1650s] 
[12/17 19:45:32   1650s] {MMLU 0 1 13900}
[12/17 19:45:32   1650s] #optDebug: Start CG creation (mem=4867.4M)
[12/17 19:45:32   1650s]  ...initializing CG (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgPrt (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgEgp (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgPbk (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgNrb(cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgObs (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgCon (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s]  ...processing cgPdm (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4904.9M)
[12/17 19:45:32   1651s] ### Creating LA Mngr. totSessionCpu=0:27:31 mem=4904.9M
[12/17 19:45:32   1651s] ### Creating LA Mngr, finished. totSessionCpu=0:27:31 mem=4904.9M
[12/17 19:45:32   1651s] Default Rule : ""
[12/17 19:45:32   1651s] Non Default Rules :
[12/17 19:45:32   1651s] Worst Slack : 1.097 ns
[12/17 19:45:32   1651s] 
[12/17 19:45:32   1651s] Start Layer Assignment ...
[12/17 19:45:32   1651s] WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 19:45:32   1651s] 
[12/17 19:45:32   1651s] Select 0 cadidates out of 15080.
[12/17 19:45:32   1651s] No critical nets selected. Skipped !
[12/17 19:45:32   1651s] 
[12/17 19:45:32   1651s] Start Assign Priority Nets ...
[12/17 19:45:32   1651s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 19:45:32   1651s] Existing Priority Nets 0 (0.0%)
[12/17 19:45:32   1651s] Assigned Priority Nets 0 (0.0%)
[12/17 19:45:32   1651s] {MMLU 0 1 13900}
[12/17 19:45:32   1651s] ### Creating LA Mngr. totSessionCpu=0:27:31 mem=4904.9M
[12/17 19:45:32   1651s] ### Creating LA Mngr, finished. totSessionCpu=0:27:31 mem=4904.9M
[12/17 19:45:32   1651s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4904.9M, EPOCH TIME: 1734461132.869605
[12/17 19:45:32   1651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1651s] 
[12/17 19:45:32   1651s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:32   1651s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:4904.9M, EPOCH TIME: 1734461132.874864
[12/17 19:45:32   1651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:32   1651s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:45:32   1651s] **optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 3459.6M, totSessionCpu=0:27:31 **
[12/17 19:45:32   1651s] **INFO: flowCheckPoint #18 GlobalDetailRoute
[12/17 19:45:32   1651s] -route_with_eco false                     # bool, default=false, user setting
[12/17 19:45:32   1651s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 19:45:32   1651s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 19:45:32   1651s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 19:45:33   1651s] Existing Dirty Nets : 0
[12/17 19:45:33   1651s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 19:45:33   1651s] Reset Dirty Nets : 0
[12/17 19:45:33   1651s] *** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:27:31.3/3:37:51.0 (0.1), mem = 4797.4M
[12/17 19:45:33   1651s] 
[12/17 19:45:33   1651s] globalDetailRoute
[12/17 19:45:33   1651s] 
[12/17 19:45:33   1651s] #Start globalDetailRoute on Tue Dec 17 19:45:33 2024
[12/17 19:45:33   1651s] #
[12/17 19:45:33   1651s] ### Time Record (globalDetailRoute) is installed.
[12/17 19:45:33   1651s] ### Time Record (Pre Callback) is installed.
[12/17 19:45:33   1651s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6mgFxr.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4845.434M)
[12/17 19:45:33   1651s] eee: RC Grid Memory freed=37500
[12/17 19:45:33   1651s] ### Time Record (Pre Callback) is uninstalled.
[12/17 19:45:33   1651s] ### Time Record (DB Import) is installed.
[12/17 19:45:33   1651s] ### Time Record (Timing Data Generation) is installed.
[12/17 19:45:33   1651s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:33   1651s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 19:45:33   1651s] #To increase the message display limit, refer to the product command reference manual.
[12/17 19:45:33   1651s] ### Net info: total nets: 15080
[12/17 19:45:33   1651s] ### Net info: dirty nets: 0
[12/17 19:45:33   1651s] ### Net info: marked as disconnected nets: 0
[12/17 19:45:33   1651s] #num needed restored net=0
[12/17 19:45:33   1651s] #need_extraction net=0 (total=15080)
[12/17 19:45:33   1651s] ### Net info: fully routed nets: 12351
[12/17 19:45:33   1651s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 19:45:33   1651s] ### Net info: unrouted nets: 32
[12/17 19:45:33   1651s] ### Net info: re-extraction nets: 0
[12/17 19:45:33   1651s] ### Net info: ignored nets: 0
[12/17 19:45:33   1651s] ### Net info: skip routing nets: 0
[12/17 19:45:33   1651s] ### import design signature (116): route=982353049 fixed_route=662217276 flt_obj=0 vio=876089591 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:45:33   1651s] ### Time Record (DB Import) is uninstalled.
[12/17 19:45:33   1651s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 19:45:33   1651s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc75f2b122ba00a58abb471ab48a92325
[12/17 19:45:33   1651s] #       cec0bfc720068a4aaef1e0c58fcfef7b1f5e2cdf1f3790111552ae07e1ca2dc2d386a4b0
[12/17 19:45:33   1651s] #       c2ae052a794fb445b97e7bc86e17cbe797574970a8dac143beebba7605f547a84ecd1e6a
[12/17 19:45:33   1651s] #       7fa8c636c2e0636cc2f1ee87967368e3e6d0282d6021be17e487b6abe20ac6c1f77fb952
[12/17 19:45:33   1651s] #       9d87bdc0502900216f42f447df5f4694822cf6a3cf201f629f0e3881a4f4cc1b52e09c0c
[12/17 19:45:33   1651s] #       686de02bfe843143bc79230564d518bb5f3a2f615a72af3994e05cda9590d3d9747a5ead
[12/17 19:45:33   1651s] #       059690f5fbeda9ab7d5bec9a30ad15452a28e71b51db33478c06b4721e6ee6e03a393458
[12/17 19:45:33   1651s] #       20dfcfba44de9b5686870c3a1eb212b9d94097063d1b6215eaaaaf53697c184fff916928
[12/17 19:45:33   1651s] #       42173c4339aed74890e519c3f62c611a53f67f404b3c44c99b627e112a79d5a4ae794cd9
[12/17 19:45:33   1651s] #       2b203dd92a379f8e5cddff
[12/17 19:45:33   1651s] #
[12/17 19:45:33   1651s] #Skip comparing routing design signature in db-snapshot flow
[12/17 19:45:33   1651s] ### Time Record (Data Preparation) is installed.
[12/17 19:45:33   1651s] #RTESIG:78da95943f4fc33010c599f91427b74390dae03bc7ff5624564015b05669e35691d2444a
[12/17 19:45:33   1651s] #       9c816f8fa918282a3992214b7e39bf77f7ce8be5fbe3060451aed47a90bed8223c6d4849
[12/17 19:45:33   1651s] #       27dd5aa256f7445b54ebb70771bb583ebfbc2a8243d90c01b25dd7352ba83edaf254efa1
[12/17 19:45:33   1651s] #       0a87726c220c21c6ba3dde7dd36a0e6dfd1c1a9503cce5f981ecd074655cc13884fe3757
[12/17 19:45:33   1651s] #       e8cbb257182a242064751bc331f4d711ad41c47e0c02b221f6e9032790b499f9879238a7
[12/17 19:45:33   1651s] #       03c658f8aa3f61cc126fde2a09a21c63f743e735cc28ee348f0abc4f6f2dd57437bd9937
[12/17 19:45:33   1651s] #       6b8905887ebf3d755568f25ddd4e6b459906caf94634eec211a3019d9a87db39b8490e2d
[12/17 19:45:33   1651s] #       e6c8e7d914c87b33daf29045cf434e21b71be8d3a28b21966d55f6551a4d68c7d35f645a
[12/17 19:45:33   1651s] #       8ab66b0343792e6be8d338c459fd74164892e38a91b46cb809d33eb317093ae2214a4dd0
[12/17 19:45:33   1651s] #       cc754305af9af47f0ed3ee1f9099ccd4cd2721dfeab8
[12/17 19:45:33   1651s] #
[12/17 19:45:33   1651s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:45:33   1651s] ### Time Record (Global Routing) is installed.
[12/17 19:45:33   1651s] ### Time Record (Global Routing) is uninstalled.
[12/17 19:45:33   1651s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 19:45:33   1651s] #Total number of routable nets = 12351.
[12/17 19:45:33   1651s] #Total number of nets in the design = 15080.
[12/17 19:45:33   1651s] #12351 routable nets have routed wires.
[12/17 19:45:33   1651s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 19:45:33   1651s] #No nets have been global routed.
[12/17 19:45:33   1651s] #Using multithreading with 8 threads.
[12/17 19:45:33   1651s] ### Time Record (Data Preparation) is installed.
[12/17 19:45:33   1651s] #Start routing data preparation on Tue Dec 17 19:45:33 2024
[12/17 19:45:33   1651s] #
[12/17 19:45:33   1651s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1651s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1651s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1651s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1651s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] #Build and mark too close pins for the same net.
[12/17 19:45:33   1652s] ### Time Record (Cell Pin Access) is installed.
[12/17 19:45:33   1652s] #Initial pin access analysis.
[12/17 19:45:33   1652s] #Detail pin access analysis.
[12/17 19:45:33   1652s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 19:45:33   1652s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 19:45:33   1652s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 19:45:33   1652s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 19:45:33   1652s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 19:45:33   1652s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 19:45:33   1652s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 19:45:33   1652s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 19:45:33   1652s] #pin_access_rlayer=2(met2)
[12/17 19:45:33   1652s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 19:45:33   1652s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 19:45:33   1652s] #enable_dpt_layer_shield=F
[12/17 19:45:33   1652s] #has_line_end_grid=F
[12/17 19:45:33   1652s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 19:45:33   1652s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3485.29 (MB), peak = 4217.92 (MB)
[12/17 19:45:33   1652s] #Regenerating Ggrids automatically.
[12/17 19:45:33   1652s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:45:33   1652s] #Using automatically generated G-grids.
[12/17 19:45:33   1652s] #Done routing data preparation.
[12/17 19:45:33   1652s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3487.34 (MB), peak = 4217.92 (MB)
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #Finished routing data preparation on Tue Dec 17 19:45:33 2024
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #Cpu time = 00:00:00
[12/17 19:45:33   1652s] #Elapsed time = 00:00:00
[12/17 19:45:33   1652s] #Increased memory = 10.85 (MB)
[12/17 19:45:33   1652s] #Total memory = 3487.34 (MB)
[12/17 19:45:33   1652s] #Peak memory = 4217.92 (MB)
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:45:33   1652s] ### Time Record (Global Routing) is installed.
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #Start global routing on Tue Dec 17 19:45:33 2024
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #Start global routing initialization on Tue Dec 17 19:45:33 2024
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #WARNING (NRGR-22) Design is already detail routed.
[12/17 19:45:33   1652s] ### Time Record (Global Routing) is uninstalled.
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is installed.
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:45:33   1652s] ### track-assign external-init starts on Tue Dec 17 19:45:33 2024 with memory = 3487.48 (MB), peak = 4217.92 (MB)
[12/17 19:45:33   1652s] ### Time Record (Track Assignment) is installed.
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is installed.
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:45:33   1652s] ### Time Record (Track Assignment) is uninstalled.
[12/17 19:45:33   1652s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:4.1 GB --1.22 [8]--
[12/17 19:45:33   1652s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 19:45:33   1652s] #Cpu time = 00:00:01
[12/17 19:45:33   1652s] #Elapsed time = 00:00:00
[12/17 19:45:33   1652s] #Increased memory = 10.98 (MB)
[12/17 19:45:33   1652s] #Total memory = 3487.48 (MB)
[12/17 19:45:33   1652s] #Peak memory = 4217.92 (MB)
[12/17 19:45:33   1652s] #Using multithreading with 8 threads.
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] ### Time Record (Detail Routing) is installed.
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is installed.
[12/17 19:45:33   1652s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:33   1652s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:33   1652s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:33   1652s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:33   1652s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:45:33   1652s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #Start Detail Routing..
[12/17 19:45:33   1652s] #start initial detail routing ...
[12/17 19:45:33   1652s] ### Design has 0 dirty nets, has valid drcs
[12/17 19:45:33   1652s] ### Gcell dirty-map stats: routing = 0.00%
[12/17 19:45:33   1652s] #   number of violations = 41
[12/17 19:45:33   1652s] #
[12/17 19:45:33   1652s] #    By Layer and Type :
[12/17 19:45:33   1652s] #	         MetSpc    Short   Totals
[12/17 19:45:33   1652s] #	met1          3       36       39
[12/17 19:45:33   1652s] #	met2          0        0        0
[12/17 19:45:33   1652s] #	met3          0        2        2
[12/17 19:45:33   1652s] #	Totals        3       38       41
[12/17 19:45:33   1652s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3487.59 (MB), peak = 4217.92 (MB)
[12/17 19:45:33   1652s] #start 1st optimization iteration ...
[12/17 19:45:34   1654s] ### Gcell dirty-map stats: routing = 0.86%
[12/17 19:45:34   1654s] #   number of violations = 41
[12/17 19:45:34   1654s] #
[12/17 19:45:34   1654s] #    By Layer and Type :
[12/17 19:45:34   1654s] #	         MetSpc    Short   Totals
[12/17 19:45:34   1654s] #	met1          3       36       39
[12/17 19:45:34   1654s] #	met2          0        0        0
[12/17 19:45:34   1654s] #	met3          0        2        2
[12/17 19:45:34   1654s] #	Totals        3       38       41
[12/17 19:45:34   1654s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3539.33 (MB), peak = 4217.92 (MB)
[12/17 19:45:34   1654s] #Complete Detail Routing.
[12/17 19:45:34   1654s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:45:34   1654s] #Total wire length = 418390 um.
[12/17 19:45:34   1654s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:45:34   1654s] #Total wire length on LAYER met1 = 131034 um.
[12/17 19:45:34   1654s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:45:34   1654s] #Total wire length on LAYER met3 = 80323 um.
[12/17 19:45:34   1654s] #Total wire length on LAYER met4 = 30403 um.
[12/17 19:45:34   1654s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:45:34   1654s] #Total number of vias = 32424
[12/17 19:45:34   1654s] #Up-Via Summary (total 32424):
[12/17 19:45:34   1654s] #           
[12/17 19:45:34   1654s] #-----------------------
[12/17 19:45:34   1654s] # met1            26457
[12/17 19:45:34   1654s] # met2             4835
[12/17 19:45:34   1654s] # met3             1061
[12/17 19:45:34   1654s] # met4               71
[12/17 19:45:34   1654s] #-----------------------
[12/17 19:45:34   1654s] #                 32424 
[12/17 19:45:34   1654s] #
[12/17 19:45:34   1654s] #Total number of DRC violations = 41
[12/17 19:45:34   1654s] #Total number of violations on LAYER met1 = 39
[12/17 19:45:34   1654s] #Total number of violations on LAYER met2 = 0
[12/17 19:45:34   1654s] #Total number of violations on LAYER met3 = 2
[12/17 19:45:34   1654s] #Total number of violations on LAYER met4 = 0
[12/17 19:45:34   1654s] #Total number of violations on LAYER met5 = 0
[12/17 19:45:34   1654s] ### Time Record (Detail Routing) is uninstalled.
[12/17 19:45:34   1654s] #Cpu time = 00:00:02
[12/17 19:45:34   1654s] #Elapsed time = 00:00:00
[12/17 19:45:34   1654s] #Increased memory = 51.86 (MB)
[12/17 19:45:34   1654s] #Total memory = 3539.33 (MB)
[12/17 19:45:34   1654s] #Peak memory = 4217.92 (MB)
[12/17 19:45:34   1654s] ### Time Record (Antenna Fixing) is installed.
[12/17 19:45:34   1654s] #
[12/17 19:45:34   1654s] #start routing for process antenna violation fix ...
[12/17 19:45:34   1654s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:34   1654s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:34   1654s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:34   1654s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:34   1654s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:34   1654s] ### Time Record (Data Preparation) is installed.
[12/17 19:45:34   1654s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:34   1654s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:34   1654s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:34   1654s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:34   1654s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:34   1654s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:45:34   1654s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 19:45:34   1655s] #
[12/17 19:45:34   1655s] #    By Layer and Type :
[12/17 19:45:34   1655s] #	         MetSpc    Short   Totals
[12/17 19:45:34   1655s] #	met1          3       36       39
[12/17 19:45:34   1655s] #	met2          0        0        0
[12/17 19:45:34   1655s] #	met3          0        2        2
[12/17 19:45:34   1655s] #	Totals        3       38       41
[12/17 19:45:34   1655s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3547.99 (MB), peak = 4217.92 (MB)
[12/17 19:45:34   1655s] #
[12/17 19:45:34   1655s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:45:34   1655s] #Total wire length = 418390 um.
[12/17 19:45:34   1655s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:45:34   1655s] #Total wire length on LAYER met1 = 131034 um.
[12/17 19:45:34   1655s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:45:34   1655s] #Total wire length on LAYER met3 = 80323 um.
[12/17 19:45:34   1655s] #Total wire length on LAYER met4 = 30403 um.
[12/17 19:45:34   1655s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:45:34   1655s] #Total number of vias = 32424
[12/17 19:45:34   1655s] #Up-Via Summary (total 32424):
[12/17 19:45:34   1655s] #           
[12/17 19:45:34   1655s] #-----------------------
[12/17 19:45:34   1655s] # met1            26457
[12/17 19:45:34   1655s] # met2             4835
[12/17 19:45:34   1655s] # met3             1061
[12/17 19:45:34   1655s] # met4               71
[12/17 19:45:34   1655s] #-----------------------
[12/17 19:45:34   1655s] #                 32424 
[12/17 19:45:34   1655s] #
[12/17 19:45:34   1655s] #Total number of DRC violations = 41
[12/17 19:45:34   1655s] #Total number of process antenna violations = 0
[12/17 19:45:34   1655s] #Total number of net violated process antenna rule = 0
[12/17 19:45:34   1655s] #Total number of violations on LAYER met1 = 39
[12/17 19:45:34   1655s] #Total number of violations on LAYER met2 = 0
[12/17 19:45:34   1655s] #Total number of violations on LAYER met3 = 2
[12/17 19:45:34   1655s] #Total number of violations on LAYER met4 = 0
[12/17 19:45:34   1655s] #Total number of violations on LAYER met5 = 0
[12/17 19:45:34   1655s] #
[12/17 19:45:34   1655s] #
[12/17 19:45:34   1656s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:45:34   1656s] #Total wire length = 418390 um.
[12/17 19:45:34   1656s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:45:34   1656s] #Total wire length on LAYER met1 = 131034 um.
[12/17 19:45:34   1656s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:45:34   1656s] #Total wire length on LAYER met3 = 80323 um.
[12/17 19:45:34   1656s] #Total wire length on LAYER met4 = 30403 um.
[12/17 19:45:34   1656s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:45:34   1656s] #Total number of vias = 32424
[12/17 19:45:34   1656s] #Up-Via Summary (total 32424):
[12/17 19:45:34   1656s] #           
[12/17 19:45:34   1656s] #-----------------------
[12/17 19:45:34   1656s] # met1            26457
[12/17 19:45:34   1656s] # met2             4835
[12/17 19:45:34   1656s] # met3             1061
[12/17 19:45:34   1656s] # met4               71
[12/17 19:45:34   1656s] #-----------------------
[12/17 19:45:34   1656s] #                 32424 
[12/17 19:45:34   1656s] #
[12/17 19:45:34   1656s] #Total number of DRC violations = 41
[12/17 19:45:34   1656s] #Total number of process antenna violations = 0
[12/17 19:45:34   1656s] #Total number of net violated process antenna rule = 0
[12/17 19:45:34   1656s] #Total number of violations on LAYER met1 = 39
[12/17 19:45:34   1656s] #Total number of violations on LAYER met2 = 0
[12/17 19:45:34   1656s] #Total number of violations on LAYER met3 = 2
[12/17 19:45:34   1656s] #Total number of violations on LAYER met4 = 0
[12/17 19:45:34   1656s] #Total number of violations on LAYER met5 = 0
[12/17 19:45:34   1656s] #
[12/17 19:45:34   1656s] ### Gcell dirty-map stats: routing = 0.86%
[12/17 19:45:34   1656s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 19:45:34   1656s] #detailRoute Statistics:
[12/17 19:45:34   1656s] #Cpu time = 00:00:03
[12/17 19:45:34   1656s] #Elapsed time = 00:00:01
[12/17 19:45:34   1656s] #Increased memory = 60.44 (MB)
[12/17 19:45:34   1656s] #Total memory = 3547.91 (MB)
[12/17 19:45:34   1656s] #Peak memory = 4217.92 (MB)
[12/17 19:45:34   1656s] #Skip updating routing design signature in db-snapshot flow
[12/17 19:45:34   1656s] ### global_detail_route design signature (130): route=1508362354 flt_obj=0 vio=2028158615 shield_wire=1
[12/17 19:45:34   1656s] ### Time Record (DB Export) is installed.
[12/17 19:45:34   1656s] ### export design design signature (131): route=1508362354 fixed_route=662217276 flt_obj=0 vio=2028158615 swire=1694458791 shield_wire=1 net_attr=971124762 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:45:34   1656s] ### Time Record (DB Export) is uninstalled.
[12/17 19:45:34   1656s] ### Time Record (Post Callback) is installed.
[12/17 19:45:34   1656s] ### Time Record (Post Callback) is uninstalled.
[12/17 19:45:34   1656s] #
[12/17 19:45:34   1656s] #globalDetailRoute statistics:
[12/17 19:45:34   1656s] #Cpu time = 00:00:05
[12/17 19:45:34   1656s] #Elapsed time = 00:00:02
[12/17 19:45:34   1656s] #Increased memory = -104.82 (MB)
[12/17 19:45:34   1656s] #Total memory = 3354.76 (MB)
[12/17 19:45:34   1656s] #Peak memory = 4217.92 (MB)
[12/17 19:45:34   1656s] #Number of warnings = 23
[12/17 19:45:34   1656s] #Total number of warnings = 203
[12/17 19:45:34   1656s] #Number of fails = 0
[12/17 19:45:34   1656s] #Total number of fails = 0
[12/17 19:45:34   1656s] #Complete globalDetailRoute on Tue Dec 17 19:45:34 2024
[12/17 19:45:34   1656s] #
[12/17 19:45:35   1656s] ### import design signature (132): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:45:35   1656s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 19:45:35   1656s] ### 
[12/17 19:45:35   1656s] ###   Scalability Statistics
[12/17 19:45:35   1656s] ### 
[12/17 19:45:35   1656s] ### --------------------------------+----------------+----------------+----------------+
[12/17 19:45:35   1656s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 19:45:35   1656s] ### --------------------------------+----------------+----------------+----------------+
[12/17 19:45:35   1656s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 19:45:35   1656s] ###   Entire Command                |        00:00:05|        00:00:02|             2.7|
[12/17 19:45:35   1656s] ### --------------------------------+----------------+----------------+----------------+
[12/17 19:45:35   1656s] ### 
[12/17 19:45:35   1656s] *** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:05.3/0:00:02.0 (2.7), totSession cpu/real = 0:27:36.7/3:37:53.0 (0.1), mem = 4700.8M
[12/17 19:45:35   1656s] 
[12/17 19:45:35   1656s] =============================================================================================
[12/17 19:45:35   1656s]  Step TAT Report : EcoRoute #1 / optDesign #4                                   22.33-s094_1
[12/17 19:45:35   1656s] =============================================================================================
[12/17 19:45:35   1656s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:45:35   1656s] ---------------------------------------------------------------------------------------------
[12/17 19:45:35   1656s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:45:35   1656s] [ DetailRoute            ]      1   0:00:00.4  (  22.2 % )     0:00:00.4 /  0:00:02.0    4.4
[12/17 19:45:35   1656s] [ MISC                   ]          0:00:01.6  (  77.8 % )     0:00:01.6 /  0:00:03.4    2.2
[12/17 19:45:35   1656s] ---------------------------------------------------------------------------------------------
[12/17 19:45:35   1656s]  EcoRoute #1 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:05.3    2.7
[12/17 19:45:35   1656s] ---------------------------------------------------------------------------------------------
[12/17 19:45:35   1656s] 
[12/17 19:45:35   1656s] **optDesign ... cpu = 0:00:23, real = 0:00:20, mem = 3328.6M, totSessionCpu=0:27:37 **
[12/17 19:45:35   1656s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 19:45:35   1656s] **INFO: flowCheckPoint #19 PostEcoSummary
[12/17 19:45:35   1656s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:45:35   1656s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 19:45:35   1656s] #To increase the message display limit, refer to the product command reference manual.
[12/17 19:45:35   1656s] ### Net info: total nets: 15080
[12/17 19:45:35   1656s] ### Net info: dirty nets: 0
[12/17 19:45:35   1656s] ### Net info: marked as disconnected nets: 0
[12/17 19:45:35   1657s] #num needed restored net=0
[12/17 19:45:35   1657s] #need_extraction net=0 (total=15080)
[12/17 19:45:35   1657s] ### Net info: fully routed nets: 12351
[12/17 19:45:35   1657s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 19:45:35   1657s] ### Net info: unrouted nets: 32
[12/17 19:45:35   1657s] ### Net info: re-extraction nets: 0
[12/17 19:45:35   1657s] ### Net info: ignored nets: 0
[12/17 19:45:35   1657s] ### Net info: skip routing nets: 0
[12/17 19:45:35   1657s] ### import design signature (133): route=1576142590 fixed_route=1576142590 flt_obj=0 vio=1139275711 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:45:35   1657s] #Extract in post route mode
[12/17 19:45:35   1657s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 19:45:35   1657s] #Fast data preparation for tQuantus.
[12/17 19:45:35   1657s] #Start routing data preparation on Tue Dec 17 19:45:35 2024
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 19:45:35   1657s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 19:45:35   1657s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 19:45:35   1657s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 19:45:35   1657s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 19:45:35   1657s] #Regenerating Ggrids automatically.
[12/17 19:45:35   1657s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:45:35   1657s] #Using automatically generated G-grids.
[12/17 19:45:35   1657s] #Done routing data preparation.
[12/17 19:45:35   1657s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3348.73 (MB), peak = 4217.92 (MB)
[12/17 19:45:35   1657s] #Start routing data preparation on Tue Dec 17 19:45:35 2024
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:45:35   1657s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:45:35   1657s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:45:35   1657s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:45:35   1657s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:45:35   1657s] #Build and mark too close pins for the same net.
[12/17 19:45:35   1657s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 19:45:35   1657s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 19:45:35   1657s] #pin_access_rlayer=2(met2)
[12/17 19:45:35   1657s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 19:45:35   1657s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 19:45:35   1657s] #enable_dpt_layer_shield=F
[12/17 19:45:35   1657s] #has_line_end_grid=F
[12/17 19:45:35   1657s] #Regenerating Ggrids automatically.
[12/17 19:45:35   1657s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:45:35   1657s] #Using automatically generated G-grids.
[12/17 19:45:35   1657s] #Done routing data preparation.
[12/17 19:45:35   1657s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3354.55 (MB), peak = 4217.92 (MB)
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #Start tQuantus RC extraction...
[12/17 19:45:35   1657s] #Start building rc corner(s)...
[12/17 19:45:35   1657s] #Number of RC Corner = 1
[12/17 19:45:35   1657s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 19:45:35   1657s] #(i=6, n=5 1000)
[12/17 19:45:35   1657s] #Layer met5 does not exist in nanoroute.
[12/17 19:45:35   1657s] #li1 -> met1 (1)
[12/17 19:45:35   1657s] #met1 -> met2 (2)
[12/17 19:45:35   1657s] #met2 -> met3 (3)
[12/17 19:45:35   1657s] #met3 -> met4 (4)
[12/17 19:45:35   1657s] #met4 -> met5 (5)
[12/17 19:45:35   1657s] #SADV-On
[12/17 19:45:35   1657s] # Corner(s) : 
[12/17 19:45:35   1657s] #RC_CORNER [25.00]
[12/17 19:45:35   1657s] # Corner id: 0
[12/17 19:45:35   1657s] # Layout Scale: 1.000000
[12/17 19:45:35   1657s] # Has Metal Fill model: yes
[12/17 19:45:35   1657s] # Temperature was set
[12/17 19:45:35   1657s] # Temperature : 25.000000
[12/17 19:45:35   1657s] # Ref. Temp   : 30.000000
[12/17 19:45:35   1657s] #SADV-Off
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #layer[1] tech width 140 != ict width 170.0
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #layer[3] tech width 300 != ict width 140.0
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #layer[5] tech width 1600 != ict width 300.0
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 19:45:35   1657s] #total pattern=56 [6, 147]
[12/17 19:45:35   1657s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 19:45:35   1657s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 19:45:35   1657s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 19:45:35   1657s] #number model r/c [1,1] [6,147] read
[12/17 19:45:35   1657s] #0 rcmodel(s) requires rebuild
[12/17 19:45:35   1657s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3356.93 (MB), peak = 4217.92 (MB)
[12/17 19:45:35   1657s] #Finish check_net_pin_list step Enter extract
[12/17 19:45:35   1657s] #Start init net ripin tree building
[12/17 19:45:35   1657s] #Finish init net ripin tree building
[12/17 19:45:35   1657s] #Cpu time = 00:00:00
[12/17 19:45:35   1657s] #Elapsed time = 00:00:00
[12/17 19:45:35   1657s] #Increased memory = 0.00 (MB)
[12/17 19:45:35   1657s] #Total memory = 3356.93 (MB)
[12/17 19:45:35   1657s] #Peak memory = 4217.92 (MB)
[12/17 19:45:35   1657s] #Using multithreading with 8 threads.
[12/17 19:45:35   1657s] #begin processing metal fill model file
[12/17 19:45:35   1657s] #end processing metal fill model file
[12/17 19:45:35   1657s] #Length limit = 200 pitches
[12/17 19:45:35   1657s] #opt mode = 2
[12/17 19:45:35   1657s] #Finish check_net_pin_list step Fix net pin list
[12/17 19:45:35   1657s] #Start generate extraction boxes.
[12/17 19:45:35   1657s] #
[12/17 19:45:35   1657s] #Extract using 30 x 30 Hboxes
[12/17 19:45:35   1657s] #6x6 initial hboxes
[12/17 19:45:35   1657s] #Use area based hbox pruning.
[12/17 19:45:35   1657s] #0/0 hboxes pruned.
[12/17 19:45:35   1657s] #Complete generating extraction boxes.
[12/17 19:45:35   1657s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 19:45:35   1657s] #Process 0 special clock nets for rc extraction
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 19:45:35   1657s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 19:45:35   1657s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 19:45:37   1663s] #Run Statistics for Extraction:
[12/17 19:45:37   1663s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 19:45:37   1663s] #   Increased memory =   247.85 (MB), total memory =  3604.84 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:37   1663s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d
[12/17 19:45:37   1663s] #Finish registering nets and terms for rcdb.
[12/17 19:45:37   1663s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3372.00 (MB), peak = 4217.92 (MB)
[12/17 19:45:37   1663s] #RC Statistics: 49035 Res, 27016 Ground Cap, 0 XCap (Edge to Edge)
[12/17 19:45:37   1663s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5035.23 (24237), Avg L-Edge Length: 10338.25 (14441)
[12/17 19:45:37   1663s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d.
[12/17 19:45:37   1663s] #Start writing RC data.
[12/17 19:45:37   1663s] #Finish writing RC data
[12/17 19:45:37   1663s] #Finish writing rcdb with 64010 nodes, 51659 edges, and 0 xcaps
[12/17 19:45:37   1663s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3362.71 (MB), peak = 4217.92 (MB)
[12/17 19:45:37   1663s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d' ...
[12/17 19:45:37   1663s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d' for reading (mem: 4798.785M)
[12/17 19:45:37   1663s] Reading RCDB with compressed RC data.
[12/17 19:45:37   1663s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d' for content verification (mem: 4798.785M)
[12/17 19:45:37   1663s] Reading RCDB with compressed RC data.
[12/17 19:45:37   1663s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d': 0 access done (mem: 4798.785M)
[12/17 19:45:37   1663s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d': 0 access done (mem: 4798.785M)
[12/17 19:45:37   1663s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4798.785M)
[12/17 19:45:37   1663s] Following multi-corner parasitics specified:
[12/17 19:45:37   1663s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d (rcdb)
[12/17 19:45:37   1663s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d' for reading (mem: 4798.785M)
[12/17 19:45:37   1663s] Reading RCDB with compressed RC data.
[12/17 19:45:37   1663s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d specified
[12/17 19:45:37   1663s] Cell fpga_top, hinst 
[12/17 19:45:37   1663s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 19:45:37   1663s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_295sOk.rcdb.d': 0 access done (mem: 4798.785M)
[12/17 19:45:37   1663s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4798.785M)
[12/17 19:45:37   1663s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_9IeA5Z.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4798.785M)
[12/17 19:45:37   1663s] Reading RCDB with compressed RC data.
[12/17 19:45:38   1664s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_9IeA5Z.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4798.785M)
[12/17 19:45:38   1664s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4798.785M)
[12/17 19:45:38   1664s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4798.785M)
[12/17 19:45:38   1664s] #
[12/17 19:45:38   1664s] #Restore RCDB.
[12/17 19:45:38   1664s] #
[12/17 19:45:38   1664s] #Complete tQuantus RC extraction.
[12/17 19:45:38   1664s] #Cpu time = 00:00:07
[12/17 19:45:38   1664s] #Elapsed time = 00:00:03
[12/17 19:45:38   1664s] #Increased memory = 8.16 (MB)
[12/17 19:45:38   1664s] #Total memory = 3362.71 (MB)
[12/17 19:45:38   1664s] #Peak memory = 4217.92 (MB)
[12/17 19:45:38   1664s] #
[12/17 19:45:38   1664s] #411 inserted nodes are removed
[12/17 19:45:38   1664s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 19:45:38   1664s] ### export design design signature (135): route=1613450640 fixed_route=1613450640 flt_obj=0 vio=1139275711 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:45:38   1664s] ### import design signature (136): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:45:38   1664s] #Start Inst Signature in MT(0)
[12/17 19:45:38   1664s] #Start Net Signature in MT(29549193)
[12/17 19:45:38   1664s] #Calculate SNet Signature in MT (90306120)
[12/17 19:45:38   1664s] #Run time and memory report for RC extraction:
[12/17 19:45:38   1664s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 19:45:38   1664s] #Run Statistics for snet signature:
[12/17 19:45:38   1664s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.77/8, scale score = 0.22.
[12/17 19:45:38   1664s] #    Increased memory =     0.00 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:38   1664s] #Run Statistics for Net Final Signature:
[12/17 19:45:38   1664s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:45:38   1664s] #   Increased memory =     0.00 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:38   1664s] #Run Statistics for Net launch:
[12/17 19:45:38   1664s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.56/8, scale score = 0.82.
[12/17 19:45:38   1664s] #    Increased memory =     0.11 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:38   1664s] #Run Statistics for Net init_dbsNet_slist:
[12/17 19:45:38   1664s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:45:38   1664s] #   Increased memory =     0.00 (MB), total memory =  3327.32 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:38   1664s] #Run Statistics for net signature:
[12/17 19:45:38   1664s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.83/8, scale score = 0.73.
[12/17 19:45:38   1664s] #    Increased memory =     0.11 (MB), total memory =  3327.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:38   1664s] #Run Statistics for inst signature:
[12/17 19:45:38   1664s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.84/8, scale score = 0.61.
[12/17 19:45:38   1664s] #    Increased memory =     0.14 (MB), total memory =  3327.32 (MB), peak memory =  4217.92 (MB)
[12/17 19:45:38   1664s] Starting delay calculation for Setup views
[12/17 19:45:38   1664s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 19:45:38   1664s] #################################################################################
[12/17 19:45:38   1664s] # Design Stage: PostRoute
[12/17 19:45:38   1664s] # Design Name: fpga_top
[12/17 19:45:38   1664s] # Design Mode: 130nm
[12/17 19:45:38   1664s] # Analysis Mode: MMMC OCV 
[12/17 19:45:38   1664s] # Parasitics Mode: SPEF/RCDB 
[12/17 19:45:38   1664s] # Signoff Settings: SI Off 
[12/17 19:45:38   1664s] #################################################################################
[12/17 19:45:38   1665s] Topological Sorting (REAL = 0:00:00.0, MEM = 4825.1M, InitMEM = 4825.1M)
[12/17 19:45:38   1665s] Calculate early delays in OCV mode...
[12/17 19:45:38   1665s] Calculate late delays in OCV mode...
[12/17 19:45:38   1665s] Start delay calculation (fullDC) (8 T). (MEM=4830.11)
[12/17 19:45:38   1665s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 19:45:38   1665s] eee: Trim Metal Layers: { }
[12/17 19:45:38   1665s] eee: RC Grid Memory allocated=37500
[12/17 19:45:38   1665s] eee: LayerId=1 widthSet size=1
[12/17 19:45:38   1665s] eee: LayerId=2 widthSet size=1
[12/17 19:45:38   1665s] eee: LayerId=3 widthSet size=1
[12/17 19:45:38   1665s] eee: LayerId=4 widthSet size=1
[12/17 19:45:38   1665s] eee: LayerId=5 widthSet size=1
[12/17 19:45:38   1665s] eee: Total RC Grid memory=37500
[12/17 19:45:38   1665s] eee: Metal Layers Info:
[12/17 19:45:38   1665s] eee: L: met1 met2 met3 met4 met5
[12/17 19:45:38   1665s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 19:45:38   1665s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 19:45:38   1665s] eee: pegSigSF=1.070000
[12/17 19:45:38   1665s] Initializing multi-corner resistance tables ...
[12/17 19:45:38   1665s] eee: l=1 avDens=0.104801 usedTrk=2880.926957 availTrk=27489.464425 sigTrk=2880.926957
[12/17 19:45:38   1665s] eee: l=2 avDens=0.095943 usedTrk=2618.267418 availTrk=27289.773118 sigTrk=2618.267418
[12/17 19:45:38   1665s] eee: l=3 avDens=0.067498 usedTrk=1213.749096 availTrk=17981.931896 sigTrk=1213.749096
[12/17 19:45:38   1665s] eee: l=4 avDens=0.048671 usedTrk=870.906187 availTrk=17893.738915 sigTrk=870.906187
[12/17 19:45:38   1665s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 19:45:38   1665s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 19:45:38   1665s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 19:45:38   1665s] eee: NetCapCache creation started. (Current Mem: 4830.105M) 
[12/17 19:45:38   1665s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4830.105M) 
[12/17 19:45:38   1665s] End AAE Lib Interpolated Model. (MEM=4849.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:45:38   1665s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_9IeA5Z.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4849.832M)
[12/17 19:45:38   1665s] Reading RCDB with compressed RC data.
[12/17 19:45:38   1665s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4849.8M)
[12/17 19:45:38   1665s] AAE_INFO: 8 threads acquired from CTE.
[12/17 19:45:39   1668s] Total number of fetched objects 14095
[12/17 19:45:39   1668s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 19:45:39   1668s] End delay calculation. (MEM=5279.39 CPU=0:00:02.8 REAL=0:00:01.0)
[12/17 19:45:39   1668s] End delay calculation (fullDC). (MEM=5279.39 CPU=0:00:03.1 REAL=0:00:01.0)
[12/17 19:45:39   1668s] *** CDM Built up (cpu=0:00:03.7  real=0:00:01.0  mem= 5279.4M) ***
[12/17 19:45:39   1668s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:27:49 mem=5279.4M)
[12/17 19:45:39   1668s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5279.4M, EPOCH TIME: 1734461139.370999
[12/17 19:45:39   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1668s] 
[12/17 19:45:39   1668s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:39   1668s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5279.4M, EPOCH TIME: 1734461139.375919
[12/17 19:45:39   1668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1669s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:45:39   1669s] **optDesign ... cpu = 0:00:36, real = 0:00:24, mem = 3506.3M, totSessionCpu=0:27:49 **
[12/17 19:45:39   1669s] Executing marking Critical Nets1
[12/17 19:45:39   1669s] **INFO: flowCheckPoint #20 OptimizationRecovery
[12/17 19:45:39   1669s] *** Timing Is met
[12/17 19:45:39   1669s] *** Check timing (0:00:00.0)
[12/17 19:45:39   1669s] **INFO: flowCheckPoint #21 FinalSummary
[12/17 19:45:39   1669s] OPTC: user 20.0
[12/17 19:45:39   1669s] Reported timing to dir ./timingReports
[12/17 19:45:39   1669s] **optDesign ... cpu = 0:00:36, real = 0:00:24, mem = 3501.9M, totSessionCpu=0:27:49 **
[12/17 19:45:39   1669s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4853.4M, EPOCH TIME: 1734461139.570655
[12/17 19:45:39   1669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1669s] 
[12/17 19:45:39   1669s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:45:39   1669s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4853.4M, EPOCH TIME: 1734461139.575782
[12/17 19:45:39   1669s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:39   1669s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:41   1670s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:45:41   1670s] **optDesign ... cpu = 0:00:37, real = 0:00:26, mem = 3506.7M, totSessionCpu=0:27:50 **
[12/17 19:45:41   1670s] *** Finished optDesign ***
[12/17 19:45:45   1670s] Info: final physical memory for 9 CRR processes is 430.80MB.
[12/17 19:45:47   1670s] Info: Summary of CRR changes:
[12/17 19:45:47   1670s]       - Timing transform commits:       0
[12/17 19:45:47   1670s] Deleting Lib Analyzer.
[12/17 19:45:47   1670s] Info: Destroy the CCOpt slew target map.
[12/17 19:45:47   1670s] clean pInstBBox. size 0
[12/17 19:45:47   1670s] Cell fpga_top LLGs are deleted
[12/17 19:45:47   1670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:47   1670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:45:47   1670s] Info: pop threads available for lower-level modules during optimization.
[12/17 19:45:47   1670s] *** optDesign #4 [finish] : cpu/real = 0:00:36.8/0:00:31.9 (1.2), totSession cpu/real = 0:27:50.3/3:38:05.4 (0.1), mem = 4852.5M
[12/17 19:45:47   1670s] 
[12/17 19:45:47   1670s] =============================================================================================
[12/17 19:45:47   1670s]  Final TAT Report : optDesign #4                                                22.33-s094_1
[12/17 19:45:47   1670s] =============================================================================================
[12/17 19:45:47   1670s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:45:47   1670s] ---------------------------------------------------------------------------------------------
[12/17 19:45:47   1670s] [ InitOpt                ]      1   0:00:08.9  (  27.8 % )     0:00:09.2 /  0:00:02.8    0.3
[12/17 19:45:47   1670s] [ DrvOpt                 ]      1   0:00:01.0  (   3.0 % )     0:00:01.0 /  0:00:01.1    1.2
[12/17 19:45:47   1670s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 19:45:47   1670s] [ LayerAssignment        ]      2   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/17 19:45:47   1670s] [ BuildHoldData          ]      1   0:00:03.9  (  12.3 % )     0:00:05.2 /  0:00:10.3    2.0
[12/17 19:45:47   1670s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:02.7 /  0:00:01.9    0.7
[12/17 19:45:47   1670s] [ DrvReport              ]      8   0:00:02.4  (   7.6 % )     0:00:02.4 /  0:00:01.2    0.5
[12/17 19:45:47   1670s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 19:45:47   1670s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.3
[12/17 19:45:47   1670s] [ RefinePlace            ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.8    1.9
[12/17 19:45:47   1670s] [ ClockDrv               ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.1
[12/17 19:45:47   1670s] [ EcoRoute               ]      1   0:00:02.0  (   6.3 % )     0:00:02.0 /  0:00:05.3    2.7
[12/17 19:45:47   1670s] [ ExtractRC              ]      2   0:00:03.4  (  10.8 % )     0:00:03.4 /  0:00:08.2    2.4
[12/17 19:45:47   1670s] [ FullDelayCalc          ]      3   0:00:01.6  (   4.9 % )     0:00:01.6 /  0:00:08.4    5.3
[12/17 19:45:47   1670s] [ TimingUpdate           ]     18   0:00:01.0  (   3.1 % )     0:00:02.6 /  0:00:11.4    4.5
[12/17 19:45:47   1670s] [ TimingReport           ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.7
[12/17 19:45:47   1670s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 19:45:47   1670s] [ MISC                   ]          0:00:05.9  (  18.6 % )     0:00:05.9 /  0:00:00.6    0.1
[12/17 19:45:47   1670s] ---------------------------------------------------------------------------------------------
[12/17 19:45:47   1670s]  optDesign #4 TOTAL                 0:00:31.9  ( 100.0 % )     0:00:31.9 /  0:00:36.8    1.2
[12/17 19:45:47   1670s] ---------------------------------------------------------------------------------------------
[12/17 19:45:47   1670s] 
[12/17 19:45:47   1670s] 
[12/17 19:45:47   1670s] TimeStamp Deleting Cell Server Begin ...
[12/17 19:45:47   1670s] 
[12/17 19:45:47   1670s] TimeStamp Deleting Cell Server End ...
[12/17 19:45:47   1670s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC3827_logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out_1
[12/17 19:45:47   1670s] <CMD> zoomBox 239.34000 202.74500 1091.86000 965.93200
[12/17 19:45:49   1671s] <CMD> zoomBox 286.48800 238.64300 1011.13000 887.35200
[12/17 19:45:49   1671s] <CMD> zoomBox 326.56400 269.15700 942.50900 820.55900
[12/17 19:45:50   1671s] <CMD> zoomBox 360.62800 295.09300 884.18200 763.78600
[12/17 19:45:50   1671s] <CMD> zoomBox 435.11300 351.80600 756.64200 639.64300
[12/17 19:45:51   1671s] <CMD> zoomBox 501.05900 401.95100 643.72400 529.66700
[12/17 19:45:51   1671s] <CMD> zoomBox 530.42100 423.61300 593.72300 480.28200
[12/17 19:45:52   1671s] <CMD> zoomBox 540.01000 431.20600 573.05500 460.78800
[12/17 19:45:52   1671s] <CMD> zoomBox 542.91500 433.50700 566.79100 454.88100
[12/17 19:45:53   1672s] <CMD> zoomBox 544.05000 434.40600 564.34500 452.57400
[12/17 19:45:54   1672s] <CMD> deselectAll
[12/17 19:45:54   1672s] <CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
[12/17 19:45:59   1672s] <CMD> deselectAll
[12/17 19:45:59   1672s] <CMD> selectWire 547.8950 439.6100 548.1950 440.9800 3 {clk[0]}
[12/17 19:46:01   1672s] <CMD> zoomBox 539.56200 432.17600 567.65300 457.32300
[12/17 19:46:02   1673s] <CMD> zoomBox 530.83900 428.86800 569.71900 463.67400
[12/17 19:46:03   1673s] <CMD> zoomBox 542.96900 433.46800 566.84600 454.84300
[12/17 19:46:04   1673s] <CMD> zoomBox 550.41700 436.29200 565.08200 449.42000
[12/17 19:46:04   1673s] <CMD> zoomBox 552.19600 436.96600 564.66100 448.12500
[12/17 19:46:05   1673s] <CMD> zoomBox 554.86200 438.07100 563.86900 446.13400
[12/17 19:46:05   1673s] <CMD> deselectAll
[12/17 19:46:05   1673s] <CMD> selectWire 547.8950 440.6800 566.3500 440.9800 3 {clk[0]}
[12/17 19:46:09   1673s] <CMD> uiSetTool move
[12/17 19:46:26   1675s] <CMD> editResize -direction y -offset 0.595 -side low -no_conn 1 -keep_center_line 0
[12/17 19:46:28   1675s] <CMD> zoomBox 553.91400 437.50500 564.51000 446.99100
[12/17 19:46:28   1675s] <CMD> zoomBox 548.12600 434.05200 568.42700 452.22600
[12/17 19:46:29   1675s] <CMD> zoomBox 540.51700 429.51400 573.57500 459.10800
[12/17 19:46:29   1676s] <CMD> zoomBox 537.03800 427.43800 575.93000 462.25500
[12/17 19:46:30   1676s] <CMD> zoomBox 528.12800 422.12300 581.96000 470.31400
[12/17 19:46:31   1676s] <CMD> undo
[12/17 19:46:35   1676s] <CMD> zoomBox 532.05600 424.88100 577.81300 465.84300
[12/17 19:46:35   1676s] <CMD> zoomBox 535.39400 427.22500 574.28800 462.04300
[12/17 19:46:44   1677s] <CMD> zoomBox 542.57800 432.31100 566.46400 453.69400
[12/17 19:46:44   1677s] <CMD> zoomBox 544.29200 433.52500 564.59600 451.70100
[12/17 19:46:45   1677s] <CMD> zoomBox 548.39600 436.34200 560.86600 447.50500
[12/17 19:46:45   1677s] <CMD> zoomBox 550.91700 438.07100 558.57500 444.92700
[12/17 19:46:46   1677s] <CMD> zoomBox 552.46400 439.13400 557.16800 443.34500
[12/17 19:46:46   1677s] <CMD> zoomBox 552.83400 439.38900 556.83200 442.96800
[12/17 19:46:46   1678s] <CMD> zoomBox 553.41400 439.78900 556.30400 442.37600
[12/17 19:46:50   1678s] <CMD> editMove -dx -0.019 -dy 0.311
[12/17 19:46:52   1678s] <CMD> zoomBox 552.82100 439.26500 556.82100 442.84600
[12/17 19:46:52   1678s] <CMD> zoomBox 552.00000 438.53900 557.53700 443.49600
[12/17 19:46:53   1678s] <CMD> zoomBox 551.47800 438.07800 557.99200 443.90900
[12/17 19:46:53   1678s] <CMD> zoomBox 550.14200 436.89700 559.15700 444.96700
[12/17 19:46:54   1678s] <CMD> zoomBox 548.29100 435.26100 560.77000 446.43200
[12/17 19:46:55   1679s] <CMD> zoomBox 549.31800 436.07600 559.92500 445.57200
[12/17 19:46:55   1679s] <CMD> zoomBox 550.19000 436.76900 559.20700 444.84100
[12/17 19:46:56   1679s] <CMD> zoomBox 552.06300 438.14200 557.60000 443.09900
[12/17 19:46:57   1679s] <CMD> zoomBox 551.53600 437.75600 558.05100 443.58800
[12/17 19:46:58   1679s] <CMD> zoomBox 549.33200 436.14000 559.94200 445.63800
[12/17 19:46:58   1679s] <CMD> zoomBox 545.74300 433.50800 563.02100 448.97500
[12/17 19:47:00   1679s] <CMD> zoomBox 546.41900 435.61600 558.90300 446.79200
[12/17 19:47:01   1679s] <CMD> zoomBox 546.68200 436.43200 557.29400 445.93200
[12/17 19:47:01   1679s] <CMD> zoomBox 546.89000 437.11600 555.91000 445.19100
[12/17 19:47:02   1679s] <CMD> deselectAll
[12/17 19:47:02   1679s] <CMD> selectWire 547.8950 439.6100 548.1950 440.9800 3 {clk[0]}
[12/17 19:47:06   1680s] <CMD> zoomBox 547.27800 438.61100 552.81700 443.57000
[12/17 19:47:06   1680s] <CMD> zoomBox 547.54100 439.50600 550.94500 442.55300
[12/17 19:47:12   1681s] <CMD> editResize -direction y -offset 0.287 -side high -no_conn 1 -keep_center_line 0
[12/17 19:47:14   1681s] <CMD> zoomBox 547.45400 439.20300 551.45900 442.78800
[12/17 19:47:14   1681s] <CMD> zoomBox 547.35300 438.84700 552.06400 443.06400
[12/17 19:47:15   1681s] <CMD> zoomBox 547.60100 439.77500 550.49500 442.36600
[12/17 19:47:16   1681s] <CMD> zoomBox 547.79000 440.48400 549.30100 441.83700
[12/17 19:47:16   1681s] <CMD> zoomBox 547.87100 440.78200 548.79900 441.61300
[12/17 19:47:17   1681s] <CMD> zoomBox 547.82000 440.59900 549.10600 441.75000
[12/17 19:47:20   1681s] <CMD> deselectAll
[12/17 19:47:20   1681s] <CMD> selectWire 547.8750 441.2900 566.3300 441.5900 3 {clk[0]}
[12/17 19:47:25   1682s] <CMD> editMove -dx -0.029 -dy -0.012
[12/17 19:47:27   1682s] <CMD> undo
[12/17 19:47:30   1683s] <CMD> deselectAll
[12/17 19:47:30   1683s] <CMD> selectWire 547.8950 439.6100 548.1950 441.2650 3 {clk[0]}
[12/17 19:47:34   1683s] <CMD> editResize -direction y -offset 0.009 -side high -no_conn 1 -keep_center_line 0
[12/17 19:47:36   1683s] <CMD> zoomBox 547.86800 440.86600 548.65800 441.57300
[12/17 19:47:36   1683s] <CMD> zoomBox 547.89900 441.03000 548.38400 441.46400
[12/17 19:47:39   1684s] <CMD> editResize -direction y -offset 0.012 -side high -no_conn 1 -keep_center_line 0
[12/17 19:47:40   1684s] <CMD> zoomBox 547.94400 441.15200 548.19900 441.38000
[12/17 19:47:41   1684s] <CMD> zoomBox 547.95700 441.18800 548.14200 441.35400
[12/17 19:47:41   1684s] <CMD> zoomBox 547.97100 441.22300 548.08700 441.32700
[12/17 19:47:43   1684s] <CMD> editResize -direction y -offset 0.005 -side high -no_conn 1 -keep_center_line 0
[12/17 19:47:45   1685s] <CMD> fit
[12/17 19:47:47   1685s] <CMD> zoomBox 164.06400 140.42600 1167.02900 1038.29400
[12/17 19:47:48   1685s] <CMD> zoomBox 314.26500 241.56100 930.21200 792.96500
[12/17 19:47:48   1685s] <CMD> zoomBox 449.90400 342.94700 723.20500 587.61000
[12/17 19:47:49   1685s] <CMD> zoomBox 497.89900 386.88600 640.56400 514.60200
[12/17 19:47:49   1685s] <CMD> zoomBox 505.76100 394.08400 627.02700 502.64300
[12/17 19:47:49   1686s] <CMD> zoomBox 522.51400 418.63000 585.81700 475.30000
[12/17 19:47:50   1686s] <CMD> zoomBox 530.26400 428.55500 569.14100 463.35800
[12/17 19:47:51   1686s] <CMD> zoomBox 535.35800 431.97400 563.44700 457.12000
[12/17 19:47:52   1686s] <CMD> zoomBox 537.46700 433.25500 561.34300 454.62900
[12/17 19:47:53   1686s] <CMD> zoomBox 535.35800 431.97400 563.44700 457.12000
[12/17 19:47:53   1686s] <CMD> zoomBox 540.78400 435.26900 558.03500 450.71200
[12/17 19:47:54   1686s] <CMD> zoomBox 545.45000 438.24700 553.10600 445.10100
[12/17 19:47:55   1686s] <CMD> zoomBox 545.98600 438.65400 552.49400 444.48000
[12/17 19:47:55   1686s] <CMD> zoomBox 546.44200 439.00000 551.97400 443.95200
[12/17 19:47:55   1686s] <CMD> zoomBox 546.83000 439.29400 551.53200 443.50300
[12/17 19:48:01   1687s] <CMD> zoomBox 546.23200 438.29600 552.74000 444.12200
[12/17 19:48:01   1687s] <CMD> zoomBox 545.85200 437.66200 553.50800 444.51600
[12/17 19:48:01   1687s] <CMD> zoomBox 543.53000 433.78900 558.19700 446.91900
[12/17 19:48:02   1687s] <CMD> zoomBox 540.47800 428.69800 564.36100 450.07800
[12/17 19:48:02   1687s] <CMD> zoomBox 539.08200 426.36900 567.18000 451.52300
[12/17 19:48:02   1687s] <CMD> zoomBox 535.50700 420.40700 574.39800 455.22300
[12/17 19:48:05   1687s] <CMD> fit
[12/17 19:48:09   1688s] <CMD> optDesign -postRoute
[12/17 19:48:09   1688s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3504.3M, totSessionCpu=0:28:08 **
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] Active Setup views: VIEW_SETUP 
[12/17 19:48:09   1688s] *** optDesign #5 [begin] : totSession cpu/real = 0:28:08.2/3:40:27.1 (0.1), mem = 4894.6M
[12/17 19:48:09   1688s] Info: 8 threads available for lower-level modules during optimization.
[12/17 19:48:09   1688s] GigaOpt running with 8 threads.
[12/17 19:48:09   1688s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:08.2/3:40:27.1 (0.1), mem = 4894.6M
[12/17 19:48:09   1688s] **INFO: User settings:
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 19:48:09   1688s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 19:48:09   1688s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 19:48:09   1688s] setNanoRouteMode -extract_design_signature                                                133263964
[12/17 19:48:09   1688s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 19:48:09   1688s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 19:48:09   1688s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 19:48:09   1688s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 19:48:09   1688s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 19:48:09   1688s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 19:48:09   1688s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 19:48:09   1688s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 19:48:09   1688s] setNanoRouteMode -route_with_eco                                                          false
[12/17 19:48:09   1688s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 19:48:09   1688s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 19:48:09   1688s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 19:48:09   1688s] setDesignMode -process                                                                    130
[12/17 19:48:09   1688s] setExtractRCMode -coupled                                                                 false
[12/17 19:48:09   1688s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 19:48:09   1688s] setExtractRCMode -engine                                                                  postRoute
[12/17 19:48:09   1688s] setExtractRCMode -relative_c_th                                                           1
[12/17 19:48:09   1688s] setExtractRCMode -total_c_th                                                              0
[12/17 19:48:09   1688s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 19:48:09   1688s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 19:48:09   1688s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 19:48:09   1688s] setDelayCalMode -engine                                                                   aae
[12/17 19:48:09   1688s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 19:48:09   1688s] setDelayCalMode -SIAware                                                                  false
[12/17 19:48:09   1688s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 19:48:09   1688s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 19:48:09   1688s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 19:48:09   1688s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 19:48:09   1688s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 19:48:09   1688s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 19:48:09   1688s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 19:48:09   1688s] setOptMode -opt_drv_margin                                                                0
[12/17 19:48:09   1688s] setOptMode -opt_drv                                                                       true
[12/17 19:48:09   1688s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 19:48:09   1688s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 19:48:09   1688s] setOptMode -opt_setup_target_slack                                                        0
[12/17 19:48:09   1688s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 19:48:09   1688s] setPlaceMode -maxRouteLayer                                                               5
[12/17 19:48:09   1688s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 19:48:09   1688s] setPlaceMode -place_detail_check_route                                                    false
[12/17 19:48:09   1688s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 19:48:09   1688s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 19:48:09   1688s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 19:48:09   1688s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 19:48:09   1688s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 19:48:09   1688s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 19:48:09   1688s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 19:48:09   1688s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 19:48:09   1688s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 19:48:09   1688s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 19:48:09   1688s] setPlaceMode -powerDriven                                                                 false
[12/17 19:48:09   1688s] setPlaceMode -timingDriven                                                                true
[12/17 19:48:09   1688s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 19:48:09   1688s] setAnalysisMode -checkType                                                                setup
[12/17 19:48:09   1688s] setAnalysisMode -clkSrcPath                                                               true
[12/17 19:48:09   1688s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 19:48:09   1688s] setAnalysisMode -skew                                                                     true
[12/17 19:48:09   1688s] setAnalysisMode -usefulSkew                                                               true
[12/17 19:48:09   1688s] setAnalysisMode -virtualIPO                                                               false
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 19:48:09   1688s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 19:48:09   1688s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 19:48:09   1688s] Summary for sequential cells identification: 
[12/17 19:48:09   1688s]   Identified SBFF number: 8
[12/17 19:48:09   1688s]   Identified MBFF number: 0
[12/17 19:48:09   1688s]   Identified SB Latch number: 0
[12/17 19:48:09   1688s]   Identified MB Latch number: 0
[12/17 19:48:09   1688s]   Not identified SBFF number: 0
[12/17 19:48:09   1688s]   Not identified MBFF number: 0
[12/17 19:48:09   1688s]   Not identified SB Latch number: 0
[12/17 19:48:09   1688s]   Not identified MB Latch number: 0
[12/17 19:48:09   1688s]   Number of sequential cells which are not FFs: 0
[12/17 19:48:09   1688s]  Visiting view : VIEW_SETUP
[12/17 19:48:09   1688s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 19:48:09   1688s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 19:48:09   1688s]  Visiting view : VIEW_HOLD
[12/17 19:48:09   1688s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 19:48:09   1688s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 19:48:09   1688s] TLC MultiMap info (StdDelay):
[12/17 19:48:09   1688s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 19:48:09   1688s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 19:48:09   1688s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 19:48:09   1688s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 19:48:09   1688s]  Setting StdDelay to: 71.1ps
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 19:48:09   1688s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 19:48:09   1688s] OPERPROF: Starting DPlace-Init at level 1, MEM:4896.6M, EPOCH TIME: 1734461289.204661
[12/17 19:48:09   1688s] Processing tracks to init pin-track alignment.
[12/17 19:48:09   1688s] z: 2, totalTracks: 1
[12/17 19:48:09   1688s] z: 4, totalTracks: 1
[12/17 19:48:09   1688s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:48:09   1688s] Cell fpga_top LLGs are deleted
[12/17 19:48:09   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] # Building fpga_top llgBox search-tree.
[12/17 19:48:09   1688s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4896.6M, EPOCH TIME: 1734461289.209382
[12/17 19:48:09   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4896.6M, EPOCH TIME: 1734461289.209717
[12/17 19:48:09   1688s] Max number of tech site patterns supported in site array is 256.
[12/17 19:48:09   1688s] Core basic site is 18T
[12/17 19:48:09   1688s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 19:48:09   1688s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 19:48:09   1688s] Fast DP-INIT is on for default
[12/17 19:48:09   1688s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 19:48:09   1688s] Atter site array init, number of instance map data is 0.
[12/17 19:48:09   1688s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.051, REAL:0.016, MEM:4928.6M, EPOCH TIME: 1734461289.225978
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:09   1688s] OPERPROF:     Starting CMU at level 3, MEM:4928.6M, EPOCH TIME: 1734461289.227716
[12/17 19:48:09   1688s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4928.6M, EPOCH TIME: 1734461289.228611
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 19:48:09   1688s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.020, MEM:4928.6M, EPOCH TIME: 1734461289.229611
[12/17 19:48:09   1688s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4928.6M, EPOCH TIME: 1734461289.229652
[12/17 19:48:09   1688s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4928.6M, EPOCH TIME: 1734461289.229778
[12/17 19:48:09   1688s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4928.6MB).
[12/17 19:48:09   1688s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.029, MEM:4928.6M, EPOCH TIME: 1734461289.233678
[12/17 19:48:09   1688s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4928.6M, EPOCH TIME: 1734461289.233727
[12/17 19:48:09   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:09   1688s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.010, MEM:4926.6M, EPOCH TIME: 1734461289.243275
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] Creating Lib Analyzer ...
[12/17 19:48:09   1688s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 19:48:09   1688s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 19:48:09   1688s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 19:48:09   1688s] 
[12/17 19:48:09   1688s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 19:48:09   1688s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:09 mem=4932.6M
[12/17 19:48:09   1688s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:09 mem=4932.6M
[12/17 19:48:09   1688s] Creating Lib Analyzer, finished. 
[12/17 19:48:09   1688s] Effort level <high> specified for reg2reg path_group
[12/17 19:48:09   1689s] Info: IPO magic value 0x8699BEEF.
[12/17 19:48:09   1689s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 19:48:09   1689s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 19:48:09   1689s]       Genus workers will not check out additional licenses.
[12/17 19:48:09   1689s] -lefTechFileMap {}                         # string, default=""
[12/17 19:48:17   1689s] **optDesign ... cpu = 0:00:02, real = 0:00:08, mem = 3563.0M, totSessionCpu=0:28:10 **
[12/17 19:48:17   1689s] Existing Dirty Nets : 1
[12/17 19:48:17   1689s] New Signature Flow (optDesignCheckOptions) ....
[12/17 19:48:17   1689s] #Taking db snapshot
[12/17 19:48:17   1689s] #Taking db snapshot ... done
[12/17 19:48:17   1689s] OPERPROF: Starting checkPlace at level 1, MEM:4897.1M, EPOCH TIME: 1734461297.929882
[12/17 19:48:17   1689s] Processing tracks to init pin-track alignment.
[12/17 19:48:17   1689s] z: 2, totalTracks: 1
[12/17 19:48:17   1689s] z: 4, totalTracks: 1
[12/17 19:48:17   1689s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:48:17   1689s] Cell fpga_top LLGs are deleted
[12/17 19:48:17   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:17   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:17   1689s] # Building fpga_top llgBox search-tree.
[12/17 19:48:17   1689s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4897.1M, EPOCH TIME: 1734461297.934344
[12/17 19:48:17   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:17   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:17   1689s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4897.1M, EPOCH TIME: 1734461297.934702
[12/17 19:48:17   1689s] Max number of tech site patterns supported in site array is 256.
[12/17 19:48:17   1689s] Core basic site is 18T
[12/17 19:48:17   1689s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 19:48:17   1689s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 19:48:17   1689s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 19:48:17   1689s] SiteArray: use 2,650,112 bytes
[12/17 19:48:17   1689s] SiteArray: current memory after site array memory allocation 4897.1M
[12/17 19:48:17   1689s] SiteArray: FP blocked sites are writable
[12/17 19:48:17   1689s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 19:48:17   1689s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4897.1M, EPOCH TIME: 1734461297.950491
[12/17 19:48:17   1689s] Process 1648 wires and vias for routing blockage analysis
[12/17 19:48:17   1689s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.007, REAL:0.003, MEM:4897.1M, EPOCH TIME: 1734461297.953825
[12/17 19:48:17   1689s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 19:48:17   1689s] Atter site array init, number of instance map data is 0.
[12/17 19:48:17   1689s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.078, REAL:0.026, MEM:4897.1M, EPOCH TIME: 1734461297.960422
[12/17 19:48:17   1689s] 
[12/17 19:48:17   1689s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:17   1689s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.080, REAL:0.028, MEM:4897.1M, EPOCH TIME: 1734461297.962330
[12/17 19:48:17   1689s] Begin checking placement ... (start mem=4897.1M, init mem=4897.1M)
[12/17 19:48:17   1689s] Begin checking exclusive groups violation ...
[12/17 19:48:17   1689s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 19:48:17   1689s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 19:48:17   1689s] 
[12/17 19:48:17   1689s] Running CheckPlace using 8 threads!...
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] ...checkPlace MT is done!
[12/17 19:48:18   1690s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4865.1M, EPOCH TIME: 1734461298.005421
[12/17 19:48:18   1690s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4865.1M, EPOCH TIME: 1734461298.011244
[12/17 19:48:18   1690s] *info: Placed = 12267         
[12/17 19:48:18   1690s] *info: Unplaced = 0           
[12/17 19:48:18   1690s] Placement Density:61.88%(234662/379186)
[12/17 19:48:18   1690s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 19:48:18   1690s] Cell fpga_top LLGs are deleted
[12/17 19:48:18   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 19:48:18   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] # Resetting pin-track-align track data.
[12/17 19:48:18   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=4865.1M)
[12/17 19:48:18   1690s] OPERPROF: Finished checkPlace at level 1, CPU:0.223, REAL:0.085, MEM:4865.1M, EPOCH TIME: 1734461298.015379
[12/17 19:48:18   1690s] #optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
[12/17 19:48:18   1690s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 19:48:18   1690s] *** optDesign -postRoute ***
[12/17 19:48:18   1690s] DRC Margin: user margin 0.0; extra margin 0
[12/17 19:48:18   1690s] Setup Target Slack: user slack 0
[12/17 19:48:18   1690s] Hold Target Slack: user slack 0
[12/17 19:48:18   1690s] Cell fpga_top LLGs are deleted
[12/17 19:48:18   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4865.1M, EPOCH TIME: 1734461298.029700
[12/17 19:48:18   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4865.1M, EPOCH TIME: 1734461298.030005
[12/17 19:48:18   1690s] Max number of tech site patterns supported in site array is 256.
[12/17 19:48:18   1690s] Core basic site is 18T
[12/17 19:48:18   1690s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 19:48:18   1690s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 19:48:18   1690s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 19:48:18   1690s] SiteArray: use 2,650,112 bytes
[12/17 19:48:18   1690s] SiteArray: current memory after site array memory allocation 4897.1M
[12/17 19:48:18   1690s] SiteArray: FP blocked sites are writable
[12/17 19:48:18   1690s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4897.1M, EPOCH TIME: 1734461298.039738
[12/17 19:48:18   1690s] Process 1648 wires and vias for routing blockage analysis
[12/17 19:48:18   1690s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.007, REAL:0.003, MEM:4897.1M, EPOCH TIME: 1734461298.042816
[12/17 19:48:18   1690s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 19:48:18   1690s] Atter site array init, number of instance map data is 0.
[12/17 19:48:18   1690s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.072, REAL:0.020, MEM:4897.1M, EPOCH TIME: 1734461298.049824
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:18   1690s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.076, REAL:0.023, MEM:4897.1M, EPOCH TIME: 1734461298.052573
[12/17 19:48:18   1690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] TimeStamp Deleting Cell Server Begin ...
[12/17 19:48:18   1690s] Deleting Lib Analyzer.
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] TimeStamp Deleting Cell Server End ...
[12/17 19:48:18   1690s] Multi-VT timing optimization disabled based on library information.
[12/17 19:48:18   1690s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 19:48:18   1690s] Summary for sequential cells identification: 
[12/17 19:48:18   1690s]   Identified SBFF number: 8
[12/17 19:48:18   1690s]   Identified MBFF number: 0
[12/17 19:48:18   1690s]   Identified SB Latch number: 0
[12/17 19:48:18   1690s]   Identified MB Latch number: 0
[12/17 19:48:18   1690s]   Not identified SBFF number: 0
[12/17 19:48:18   1690s]   Not identified MBFF number: 0
[12/17 19:48:18   1690s]   Not identified SB Latch number: 0
[12/17 19:48:18   1690s]   Not identified MB Latch number: 0
[12/17 19:48:18   1690s]   Number of sequential cells which are not FFs: 0
[12/17 19:48:18   1690s]  Visiting view : VIEW_SETUP
[12/17 19:48:18   1690s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 19:48:18   1690s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 19:48:18   1690s]  Visiting view : VIEW_HOLD
[12/17 19:48:18   1690s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 19:48:18   1690s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 19:48:18   1690s] TLC MultiMap info (StdDelay):
[12/17 19:48:18   1690s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 19:48:18   1690s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 19:48:18   1690s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 19:48:18   1690s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 19:48:18   1690s]  Setting StdDelay to: 71.1ps
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] TimeStamp Deleting Cell Server Begin ...
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] TimeStamp Deleting Cell Server End ...
[12/17 19:48:18   1690s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.0/0:00:09.0 (0.2), totSession cpu/real = 0:28:10.2/3:40:36.1 (0.1), mem = 4897.1M
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] =============================================================================================
[12/17 19:48:18   1690s]  Step TAT Report : InitOpt #1 / optDesign #5                                    22.33-s094_1
[12/17 19:48:18   1690s] =============================================================================================
[12/17 19:48:18   1690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:48:18   1690s] ---------------------------------------------------------------------------------------------
[12/17 19:48:18   1690s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:18   1690s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 19:48:18   1690s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:18   1690s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:18   1690s] [ CheckPlace             ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.7
[12/17 19:48:18   1690s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.5
[12/17 19:48:18   1690s] [ TimingUpdate           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.5    4.6
[12/17 19:48:18   1690s] [ MISC                   ]          0:00:08.6  (  95.8 % )     0:00:08.6 /  0:00:01.1    0.1
[12/17 19:48:18   1690s] ---------------------------------------------------------------------------------------------
[12/17 19:48:18   1690s]  InitOpt #1 TOTAL                   0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:02.0    0.2
[12/17 19:48:18   1690s] ---------------------------------------------------------------------------------------------
[12/17 19:48:18   1690s] 
[12/17 19:48:18   1690s] ** INFO : this run is activating 'postRoute' automaton
[12/17 19:48:18   1690s] **INFO: flowCheckPoint #22 InitialSummary
[12/17 19:48:18   1690s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_9IeA5Z.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 4897.129M)
[12/17 19:48:18   1690s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 19:48:18   1690s] #Start Inst Signature in MT(0)
[12/17 19:48:18   1690s] #Start Net Signature in MT(29549193)
[12/17 19:48:18   1690s] #Calculate SNet Signature in MT (63862573)
[12/17 19:48:18   1690s] #Run time and memory report for RC extraction:
[12/17 19:48:18   1690s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 19:48:18   1690s] #Run Statistics for snet signature:
[12/17 19:48:18   1690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.75/8, scale score = 0.22.
[12/17 19:48:18   1690s] #    Increased memory =     0.00 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:18   1690s] #Run Statistics for Net Final Signature:
[12/17 19:48:18   1690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:48:18   1690s] #   Increased memory =     0.00 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:18   1690s] #Run Statistics for Net launch:
[12/17 19:48:18   1690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.64/8, scale score = 0.83.
[12/17 19:48:18   1690s] #    Increased memory =     0.11 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:18   1690s] #Run Statistics for Net init_dbsNet_slist:
[12/17 19:48:18   1690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:48:18   1690s] #   Increased memory =     0.00 (MB), total memory =  3542.23 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:18   1690s] #Run Statistics for net signature:
[12/17 19:48:18   1690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.58/8, scale score = 0.70.
[12/17 19:48:18   1690s] #    Increased memory =     0.11 (MB), total memory =  3542.34 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:18   1690s] #Run Statistics for inst signature:
[12/17 19:48:18   1690s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.98/8, scale score = 0.50.
[12/17 19:48:18   1690s] #    Increased memory =   -15.79 (MB), total memory =  3542.23 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:18   1690s] tQuantus: Original signature = 133263964, new signature = 106820417
[12/17 19:48:18   1690s] tQuantus: Design is dirty by design signature
[12/17 19:48:18   1690s] tQuantus: Need to rerun tQuantus because design is dirty.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:18   1690s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 19:48:18   1690s] #To increase the message display limit, refer to the product command reference manual.
[12/17 19:48:18   1690s] ### Net info: total nets: 15080
[12/17 19:48:18   1690s] ### Net info: dirty nets: 1
[12/17 19:48:18   1690s] ### Net info: marked as disconnected nets: 0
[12/17 19:48:18   1690s] #num needed restored net=0
[12/17 19:48:18   1690s] #need_extraction net=0 (total=15080)
[12/17 19:48:18   1690s] ### Net info: fully routed nets: 12351
[12/17 19:48:18   1690s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 19:48:18   1690s] ### Net info: unrouted nets: 32
[12/17 19:48:18   1690s] ### Net info: re-extraction nets: 0
[12/17 19:48:18   1690s] ### Net info: ignored nets: 0
[12/17 19:48:18   1690s] ### Net info: skip routing nets: 0
[12/17 19:48:18   1691s] ### import design signature (137): route=1684559678 fixed_route=1684559678 flt_obj=0 vio=809531438 swire=1694458791 shield_wire=1 net_attr=2099915710 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:18   1691s] #Extract in post route mode
[12/17 19:48:18   1691s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 19:48:18   1691s] #Fast data preparation for tQuantus.
[12/17 19:48:18   1691s] #Start routing data preparation on Tue Dec 17 19:48:18 2024
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 19:48:18   1691s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 19:48:18   1691s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 19:48:18   1691s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 19:48:18   1691s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 19:48:18   1691s] #Regenerating Ggrids automatically.
[12/17 19:48:18   1691s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:48:18   1691s] #Using automatically generated G-grids.
[12/17 19:48:18   1691s] #Done routing data preparation.
[12/17 19:48:18   1691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3558.07 (MB), peak = 4217.92 (MB)
[12/17 19:48:18   1691s] #Start routing data preparation on Tue Dec 17 19:48:18 2024
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:18   1691s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:18   1691s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:18   1691s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:18   1691s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:18   1691s] #Build and mark too close pins for the same net.
[12/17 19:48:18   1691s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 19:48:18   1691s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 19:48:18   1691s] #pin_access_rlayer=2(met2)
[12/17 19:48:18   1691s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 19:48:18   1691s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 19:48:18   1691s] #enable_dpt_layer_shield=F
[12/17 19:48:18   1691s] #has_line_end_grid=F
[12/17 19:48:18   1691s] #Regenerating Ggrids automatically.
[12/17 19:48:18   1691s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:48:18   1691s] #Using automatically generated G-grids.
[12/17 19:48:18   1691s] #Done routing data preparation.
[12/17 19:48:18   1691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3564.25 (MB), peak = 4217.92 (MB)
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #Start tQuantus RC extraction...
[12/17 19:48:18   1691s] #Start building rc corner(s)...
[12/17 19:48:18   1691s] #Number of RC Corner = 1
[12/17 19:48:18   1691s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 19:48:18   1691s] #(i=6, n=5 1000)
[12/17 19:48:18   1691s] #Layer met5 does not exist in nanoroute.
[12/17 19:48:18   1691s] #li1 -> met1 (1)
[12/17 19:48:18   1691s] #met1 -> met2 (2)
[12/17 19:48:18   1691s] #met2 -> met3 (3)
[12/17 19:48:18   1691s] #met3 -> met4 (4)
[12/17 19:48:18   1691s] #met4 -> met5 (5)
[12/17 19:48:18   1691s] #SADV-On
[12/17 19:48:18   1691s] # Corner(s) : 
[12/17 19:48:18   1691s] #RC_CORNER [25.00]
[12/17 19:48:18   1691s] # Corner id: 0
[12/17 19:48:18   1691s] # Layout Scale: 1.000000
[12/17 19:48:18   1691s] # Has Metal Fill model: yes
[12/17 19:48:18   1691s] # Temperature was set
[12/17 19:48:18   1691s] # Temperature : 25.000000
[12/17 19:48:18   1691s] # Ref. Temp   : 30.000000
[12/17 19:48:18   1691s] #SADV-Off
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #layer[1] tech width 140 != ict width 170.0
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #layer[3] tech width 300 != ict width 140.0
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #layer[5] tech width 1600 != ict width 300.0
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 19:48:18   1691s] #total pattern=56 [6, 147]
[12/17 19:48:18   1691s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 19:48:18   1691s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 19:48:18   1691s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 19:48:18   1691s] #number model r/c [1,1] [6,147] read
[12/17 19:48:18   1691s] #0 rcmodel(s) requires rebuild
[12/17 19:48:18   1691s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3565.04 (MB), peak = 4217.92 (MB)
[12/17 19:48:18   1691s] #Finish check_net_pin_list step Enter extract
[12/17 19:48:18   1691s] #Start init net ripin tree building
[12/17 19:48:18   1691s] #Finish init net ripin tree building
[12/17 19:48:18   1691s] #Cpu time = 00:00:00
[12/17 19:48:18   1691s] #Elapsed time = 00:00:00
[12/17 19:48:18   1691s] #Increased memory = 0.07 (MB)
[12/17 19:48:18   1691s] #Total memory = 3565.12 (MB)
[12/17 19:48:18   1691s] #Peak memory = 4217.92 (MB)
[12/17 19:48:18   1691s] #Using multithreading with 8 threads.
[12/17 19:48:18   1691s] #begin processing metal fill model file
[12/17 19:48:18   1691s] #end processing metal fill model file
[12/17 19:48:18   1691s] #Length limit = 200 pitches
[12/17 19:48:18   1691s] #opt mode = 2
[12/17 19:48:18   1691s] #Finish check_net_pin_list step Fix net pin list
[12/17 19:48:18   1691s] #Start generate extraction boxes.
[12/17 19:48:18   1691s] #
[12/17 19:48:18   1691s] #Extract using 30 x 30 Hboxes
[12/17 19:48:18   1691s] #6x6 initial hboxes
[12/17 19:48:18   1691s] #Use area based hbox pruning.
[12/17 19:48:18   1691s] #0/0 hboxes pruned.
[12/17 19:48:18   1691s] #Complete generating extraction boxes.
[12/17 19:48:18   1691s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 19:48:18   1691s] #Process 0 special clock nets for rc extraction
[12/17 19:48:18   1691s] #WARNING (NREX-82) Net clk[0] has incomplete routes. This will cause inaccurate RC extraction.
[12/17 19:48:18   1691s] #Net 137 (clk[0]) 3 initial clusters
[12/17 19:48:18   1691s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 19:48:18   1691s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 19:48:18   1691s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 19:48:18   1691s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 19:48:18   1691s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 19:48:18   1691s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 19:48:19   1691s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 19:48:19   1691s] #Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
[12/17 19:48:20   1697s] #Run Statistics for Extraction:
[12/17 19:48:20   1697s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[12/17 19:48:20   1697s] #   Increased memory =   273.82 (MB), total memory =  3838.99 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:20   1697s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d
[12/17 19:48:21   1698s] #Finish registering nets and terms for rcdb.
[12/17 19:48:21   1698s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3602.93 (MB), peak = 4217.92 (MB)
[12/17 19:48:21   1698s] #RC Statistics: 49037 Res, 27018 Ground Cap, 0 XCap (Edge to Edge)
[12/17 19:48:21   1698s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.81 (24239), Avg L-Edge Length: 10338.21 (14441)
[12/17 19:48:21   1698s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d.
[12/17 19:48:21   1698s] #Start writing RC data.
[12/17 19:48:21   1698s] #Finish writing RC data
[12/17 19:48:21   1698s] #Finish writing rcdb with 64012 nodes, 51661 edges, and 0 xcaps
[12/17 19:48:21   1698s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3598.44 (MB), peak = 4217.92 (MB)
[12/17 19:48:21   1698s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d' ...
[12/17 19:48:21   1698s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d' for reading (mem: 4993.824M)
[12/17 19:48:21   1698s] Reading RCDB with compressed RC data.
[12/17 19:48:21   1698s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d' for content verification (mem: 4993.824M)
[12/17 19:48:21   1698s] Reading RCDB with compressed RC data.
[12/17 19:48:21   1698s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d': 0 access done (mem: 4993.824M)
[12/17 19:48:21   1698s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d': 0 access done (mem: 4993.824M)
[12/17 19:48:21   1698s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4993.824M)
[12/17 19:48:21   1698s] Following multi-corner parasitics specified:
[12/17 19:48:21   1698s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d (rcdb)
[12/17 19:48:21   1698s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d' for reading (mem: 4993.824M)
[12/17 19:48:21   1698s] Reading RCDB with compressed RC data.
[12/17 19:48:21   1698s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d specified
[12/17 19:48:21   1698s] Cell fpga_top, hinst 
[12/17 19:48:21   1698s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 19:48:21   1698s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_HoqZaH.rcdb.d': 0 access done (mem: 4993.824M)
[12/17 19:48:21   1698s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4993.824M)
[12/17 19:48:21   1698s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7pwXei.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4993.824M)
[12/17 19:48:21   1698s] Reading RCDB with compressed RC data.
[12/17 19:48:21   1699s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7pwXei.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4993.824M)
[12/17 19:48:21   1699s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4993.824M)
[12/17 19:48:21   1699s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4993.824M)
[12/17 19:48:21   1699s] #
[12/17 19:48:21   1699s] #Restore RCDB.
[12/17 19:48:21   1699s] #
[12/17 19:48:21   1699s] #Complete tQuantus RC extraction.
[12/17 19:48:21   1699s] #Cpu time = 00:00:08
[12/17 19:48:21   1699s] #Elapsed time = 00:00:03
[12/17 19:48:21   1699s] #Increased memory = 34.17 (MB)
[12/17 19:48:21   1699s] #Total memory = 3598.41 (MB)
[12/17 19:48:21   1699s] #Peak memory = 4217.92 (MB)
[12/17 19:48:21   1699s] #
[12/17 19:48:21   1699s] #411 inserted nodes are removed
[12/17 19:48:21   1699s] #Restored 0 tie nets, 0 tie snets, 1 partial nets
[12/17 19:48:21   1699s] ### export design design signature (139): route=65548913 fixed_route=65548913 flt_obj=0 vio=809531438 swire=1694458791 shield_wire=1 net_attr=1939184461 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:22   1699s] ### import design signature (140): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:22   1699s] #Start Inst Signature in MT(0)
[12/17 19:48:22   1699s] #Start Net Signature in MT(29549193)
[12/17 19:48:22   1699s] #Calculate SNet Signature in MT (63862573)
[12/17 19:48:22   1699s] #Run time and memory report for RC extraction:
[12/17 19:48:22   1699s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 19:48:22   1699s] #Run Statistics for snet signature:
[12/17 19:48:22   1699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.30/8, scale score = 0.16.
[12/17 19:48:22   1699s] #    Increased memory =     0.02 (MB), total memory =  3382.52 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:22   1699s] #Run Statistics for Net Final Signature:
[12/17 19:48:22   1699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:48:22   1699s] #   Increased memory =     0.00 (MB), total memory =  3382.50 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:22   1699s] #Run Statistics for Net launch:
[12/17 19:48:22   1699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.66/8, scale score = 0.71.
[12/17 19:48:22   1699s] #    Increased memory =     0.09 (MB), total memory =  3382.50 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:22   1699s] #Run Statistics for Net init_dbsNet_slist:
[12/17 19:48:22   1699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:48:22   1699s] #   Increased memory =     0.00 (MB), total memory =  3382.41 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:22   1699s] #Run Statistics for net signature:
[12/17 19:48:22   1699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.87/8, scale score = 0.61.
[12/17 19:48:22   1699s] #    Increased memory =     0.09 (MB), total memory =  3382.50 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:22   1699s] #Run Statistics for inst signature:
[12/17 19:48:22   1699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.45/8, scale score = 0.56.
[12/17 19:48:22   1699s] #    Increased memory =    -1.38 (MB), total memory =  3382.41 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:22   1699s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:19.8/3:40:40.2 (0.1), mem = 4790.1M
[12/17 19:48:22   1699s] OPTC: user 20.0
[12/17 19:48:22   1700s] Starting delay calculation for Hold views
[12/17 19:48:22   1700s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 19:48:22   1700s] #################################################################################
[12/17 19:48:22   1700s] # Design Stage: PostRoute
[12/17 19:48:22   1700s] # Design Name: fpga_top
[12/17 19:48:22   1700s] # Design Mode: 130nm
[12/17 19:48:22   1700s] # Analysis Mode: MMMC OCV 
[12/17 19:48:22   1700s] # Parasitics Mode: SPEF/RCDB 
[12/17 19:48:22   1700s] # Signoff Settings: SI Off 
[12/17 19:48:22   1700s] #################################################################################
[12/17 19:48:22   1700s] Topological Sorting (REAL = 0:00:00.0, MEM = 4887.9M, InitMEM = 4887.9M)
[12/17 19:48:22   1700s] Calculate late delays in OCV mode...
[12/17 19:48:22   1700s] Calculate early delays in OCV mode...
[12/17 19:48:22   1700s] Start delay calculation (fullDC) (8 T). (MEM=4887.88)
[12/17 19:48:22   1700s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 19:48:22   1700s] End AAE Lib Interpolated Model. (MEM=4907.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:48:22   1700s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7pwXei.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4907.605M)
[12/17 19:48:22   1700s] Reading RCDB with compressed RC data.
[12/17 19:48:22   1700s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4907.6M)
[12/17 19:48:22   1700s] AAE_INFO: 8 threads acquired from CTE.
[12/17 19:48:23   1704s] Total number of fetched objects 14095
[12/17 19:48:23   1704s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 19:48:23   1704s] End delay calculation. (MEM=5356.25 CPU=0:00:04.2 REAL=0:00:01.0)
[12/17 19:48:23   1704s] End delay calculation (fullDC). (MEM=5356.25 CPU=0:00:04.4 REAL=0:00:01.0)
[12/17 19:48:23   1704s] *** CDM Built up (cpu=0:00:04.4  real=0:00:01.0  mem= 5356.2M) ***
[12/17 19:48:23   1705s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:01.0 totSessionCpu=0:28:25 mem=5356.2M)
[12/17 19:48:23   1705s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.4 real=0:00:01.0 totSessionCpu=0:28:25 mem=5356.2M ***
[12/17 19:48:23   1705s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 19:48:23   1706s] Starting delay calculation for Setup views
[12/17 19:48:23   1706s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 19:48:23   1706s] #################################################################################
[12/17 19:48:23   1706s] # Design Stage: PostRoute
[12/17 19:48:23   1706s] # Design Name: fpga_top
[12/17 19:48:23   1706s] # Design Mode: 130nm
[12/17 19:48:23   1706s] # Analysis Mode: MMMC OCV 
[12/17 19:48:23   1706s] # Parasitics Mode: SPEF/RCDB 
[12/17 19:48:23   1706s] # Signoff Settings: SI Off 
[12/17 19:48:23   1706s] #################################################################################
[12/17 19:48:23   1706s] Topological Sorting (REAL = 0:00:00.0, MEM = 5368.5M, InitMEM = 5368.5M)
[12/17 19:48:23   1706s] Calculate early delays in OCV mode...
[12/17 19:48:23   1706s] Calculate late delays in OCV mode...
[12/17 19:48:23   1706s] Start delay calculation (fullDC) (8 T). (MEM=5368.52)
[12/17 19:48:23   1706s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 19:48:23   1706s] End AAE Lib Interpolated Model. (MEM=5388.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:48:24   1709s] Total number of fetched objects 14095
[12/17 19:48:24   1709s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 19:48:24   1709s] End delay calculation. (MEM=5356.25 CPU=0:00:02.7 REAL=0:00:00.0)
[12/17 19:48:24   1709s] End delay calculation (fullDC). (MEM=5356.25 CPU=0:00:02.9 REAL=0:00:01.0)
[12/17 19:48:24   1709s] *** CDM Built up (cpu=0:00:03.0  real=0:00:01.0  mem= 5356.2M) ***
[12/17 19:48:24   1709s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:01.0 totSessionCpu=0:28:29 mem=5356.2M)
[12/17 19:48:24   1709s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5356.2M, EPOCH TIME: 1734461304.528845
[12/17 19:48:24   1709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:24   1709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:24   1709s] 
[12/17 19:48:24   1709s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:24   1709s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5356.2M, EPOCH TIME: 1734461304.534012
[12/17 19:48:24   1709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:24   1709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:24   1709s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:48:24   1709s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:09.9/0:00:02.5 (4.0), totSession cpu/real = 0:28:29.7/3:40:42.7 (0.1), mem = 5388.2M
[12/17 19:48:24   1709s] 
[12/17 19:48:24   1709s] =============================================================================================
[12/17 19:48:24   1709s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              22.33-s094_1
[12/17 19:48:24   1709s] =============================================================================================
[12/17 19:48:24   1709s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:48:24   1709s] ---------------------------------------------------------------------------------------------
[12/17 19:48:24   1709s] [ ViewPruning            ]     10   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 19:48:24   1709s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.8
[12/17 19:48:24   1709s] [ DrvReport              ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.2    1.9
[12/17 19:48:24   1709s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 19:48:24   1709s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 19:48:24   1709s] [ FullDelayCalc          ]      2   0:00:01.3  (  51.5 % )     0:00:01.3 /  0:00:07.4    5.8
[12/17 19:48:24   1709s] [ TimingUpdate           ]      4   0:00:00.4  (  14.4 % )     0:00:01.6 /  0:00:08.2    5.0
[12/17 19:48:24   1709s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.6
[12/17 19:48:24   1709s] [ MISC                   ]          0:00:00.6  (  24.0 % )     0:00:00.6 /  0:00:01.4    2.4
[12/17 19:48:24   1709s] ---------------------------------------------------------------------------------------------
[12/17 19:48:24   1709s]  BuildHoldData #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:09.9    4.0
[12/17 19:48:24   1709s] ---------------------------------------------------------------------------------------------
[12/17 19:48:24   1709s] 
[12/17 19:48:24   1709s] **optDesign ... cpu = 0:00:22, real = 0:00:15, mem = 3600.3M, totSessionCpu=0:28:30 **
[12/17 19:48:24   1709s] OPTC: m4 20.0 50.0
[12/17 19:48:24   1709s] OPTC: view 50.0
[12/17 19:48:24   1709s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 19:48:24   1710s] Info: Done creating the CCOpt slew target map.
[12/17 19:48:24   1710s] **INFO: flowCheckPoint #23 OptimizationPass1
[12/17 19:48:24   1710s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:30.3/3:40:42.9 (0.1), mem = 4915.2M
[12/17 19:48:24   1710s] Running CCOpt-PRO on entire clock network
[12/17 19:48:24   1710s] Net route status summary:
[12/17 19:48:24   1710s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:48:24   1710s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:48:24   1710s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 19:48:24   1710s] Clock tree cells fixed by user: 0 out of 0
[12/17 19:48:24   1710s] PRO...
[12/17 19:48:24   1710s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 19:48:24   1710s] Initializing clock structures...
[12/17 19:48:24   1710s]   Creating own balancer
[12/17 19:48:24   1710s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 19:48:24   1710s]   Removing CTS place status from clock tree and sinks.
[12/17 19:48:24   1710s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 19:48:24   1710s]   Initializing legalizer
[12/17 19:48:24   1710s]   Using cell based legalization.
[12/17 19:48:24   1710s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 19:48:24   1710s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 19:48:24   1710s] OPERPROF: Starting DPlace-Init at level 1, MEM:4915.2M, EPOCH TIME: 1734461304.891824
[12/17 19:48:24   1710s] Processing tracks to init pin-track alignment.
[12/17 19:48:24   1710s] z: 2, totalTracks: 1
[12/17 19:48:24   1710s] z: 4, totalTracks: 1
[12/17 19:48:24   1710s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:48:24   1710s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4915.2M, EPOCH TIME: 1734461304.896386
[12/17 19:48:24   1710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:24   1710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:24   1710s] 
[12/17 19:48:24   1710s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:24   1710s] 
[12/17 19:48:24   1710s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 19:48:24   1710s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.008, MEM:4915.2M, EPOCH TIME: 1734461304.904243
[12/17 19:48:24   1710s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4915.2M, EPOCH TIME: 1734461304.904297
[12/17 19:48:24   1710s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4915.2M, EPOCH TIME: 1734461304.904454
[12/17 19:48:24   1710s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4915.2MB).
[12/17 19:48:24   1710s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.014, MEM:4915.2M, EPOCH TIME: 1734461304.905619
[12/17 19:48:24   1710s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:24   1710s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:48:24   1710s] Set min layer with nano route mode ( 1 )
[12/17 19:48:24   1710s] Set max layer with nano route mode ( 5 )
[12/17 19:48:24   1710s] (I)      Load db... (mem=4727.3M)
[12/17 19:48:24   1710s] (I)      Read data from FE... (mem=4727.3M)
[12/17 19:48:24   1710s] (I)      Number of ignored instance 0
[12/17 19:48:24   1710s] (I)      Number of inbound cells 0
[12/17 19:48:24   1710s] (I)      Number of opened ILM blockages 0
[12/17 19:48:24   1710s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 19:48:24   1710s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 19:48:24   1710s] (I)      cell height: 6660, count: 12267
[12/17 19:48:24   1710s] (I)      Read rows... (mem=4729.8M)
[12/17 19:48:24   1710s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 19:48:24   1710s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 19:48:24   1710s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 19:48:24   1710s] (I)      Done Read rows (cpu=0.000s, mem=4729.8M)
[12/17 19:48:24   1710s] (I)      Done Read data from FE (cpu=0.010s, mem=4729.8M)
[12/17 19:48:24   1710s] (I)      Done Load db (cpu=0.010s, mem=4729.8M)
[12/17 19:48:24   1710s] (I)      Constructing placeable region... (mem=4729.8M)
[12/17 19:48:24   1710s] (I)      Constructing bin map
[12/17 19:48:24   1710s] (I)      Initialize bin information with width=66600 height=66600
[12/17 19:48:24   1710s] (I)      Done constructing bin map
[12/17 19:48:24   1710s] (I)      Compute region effective width... (mem=4729.8M)
[12/17 19:48:24   1710s] (I)      Done Compute region effective width (cpu=0.000s, mem=4729.8M)
[12/17 19:48:24   1710s] (I)      Done Constructing placeable region (cpu=0.002s, mem=4729.8M)
[12/17 19:48:24   1710s]   Legalizer reserving space for clock trees
[12/17 19:48:24   1710s]   Reconstructing clock tree datastructures, skew aware...
[12/17 19:48:24   1710s]     Validating CTS configuration...
[12/17 19:48:24   1710s]     Checking module port directions...
[12/17 19:48:24   1710s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:24   1710s]     Non-default CCOpt properties:
[12/17 19:48:24   1710s]       Public non-default CCOpt properties:
[12/17 19:48:24   1710s]         adjacent_rows_legal: true (default: false)
[12/17 19:48:24   1710s]         buffer_cells is set for at least one object
[12/17 19:48:24   1710s]         cell_density is set for at least one object
[12/17 19:48:24   1710s]         cell_halo_rows: 0 (default: 1)
[12/17 19:48:24   1710s]         cell_halo_sites: 0 (default: 4)
[12/17 19:48:24   1710s]         route_type is set for at least one object
[12/17 19:48:24   1710s]         target_insertion_delay is set for at least one object
[12/17 19:48:24   1710s]         target_skew is set for at least one object
[12/17 19:48:24   1710s]       Private non-default CCOpt properties:
[12/17 19:48:24   1710s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 19:48:24   1710s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 19:48:24   1710s]         force_design_routing_status: 1 (default: auto)
[12/17 19:48:24   1710s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 19:48:24   1710s]     Route type trimming info:
[12/17 19:48:24   1710s]       No route type modifications were made.
[12/17 19:48:24   1710s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 19:48:24   1710s] End AAE Lib Interpolated Model. (MEM=4917.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:48:24   1710s]     Accumulated time to calculate placeable region: 0.00208
[12/17 19:48:24   1710s]     Accumulated time to calculate placeable region: 0.00209
[12/17 19:48:24   1710s]     Accumulated time to calculate placeable region: 0.00211
[12/17 19:48:24   1710s]     Accumulated time to calculate placeable region: 0.00215
[12/17 19:48:24   1710s]     Accumulated time to calculate placeable region: 0.00216
[12/17 19:48:25   1710s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 19:48:25   1710s]     Original list had 5 cells:
[12/17 19:48:25   1710s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 19:48:25   1710s]     Library trimming was not able to trim any cells:
[12/17 19:48:25   1710s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 19:48:25   1710s]     Accumulated time to calculate placeable region: 0.00224
[12/17 19:48:25   1710s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 19:48:25   1710s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 19:48:25   1710s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 19:48:25   1710s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 19:48:25   1710s]     Non-default CCOpt properties:
[12/17 19:48:25   1710s]       Public non-default CCOpt properties:
[12/17 19:48:25   1710s]         cell_density: 1 (default: 0.75)
[12/17 19:48:25   1710s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 19:48:25   1710s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 19:48:25   1710s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 19:48:25   1710s]       No private non-default CCOpt properties
[12/17 19:48:25   1710s]     For power domain auto-default:
[12/17 19:48:25   1710s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 19:48:25   1710s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 19:48:25   1710s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 19:48:25   1710s]     Top Routing info:
[12/17 19:48:25   1710s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:48:25   1710s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 19:48:25   1710s]     Trunk Routing info:
[12/17 19:48:25   1710s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:48:25   1710s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:48:25   1710s]     Leaf Routing info:
[12/17 19:48:25   1710s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:48:25   1710s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:48:25   1710s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 19:48:25   1710s]       Slew time target (leaf):    0.171ns
[12/17 19:48:25   1710s]       Slew time target (trunk):   0.171ns
[12/17 19:48:25   1710s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 19:48:25   1710s]       Buffer unit delay: 0.221ns
[12/17 19:48:25   1710s]       Buffer max distance: 655.802um
[12/17 19:48:25   1710s]     Fastest wire driving cells and distances:
[12/17 19:48:25   1710s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 19:48:25   1710s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Logic Sizing Table:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     ----------------------------------------------------------
[12/17 19:48:25   1710s]     Cell    Instance count    Source    Eligible library cells
[12/17 19:48:25   1710s]     ----------------------------------------------------------
[12/17 19:48:25   1710s]       (empty table)
[12/17 19:48:25   1710s]     ----------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 19:48:25   1710s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 19:48:25   1710s]       Sources:                     pin clk[0]
[12/17 19:48:25   1710s]       Total number of sinks:       20
[12/17 19:48:25   1710s]       Delay constrained sinks:     20
[12/17 19:48:25   1710s]       Constrains:                  default
[12/17 19:48:25   1710s]       Non-leaf sinks:              0
[12/17 19:48:25   1710s]       Ignore pins:                 0
[12/17 19:48:25   1710s]      Timing corner MAX_DELAY:setup.late:
[12/17 19:48:25   1710s]       Skew target:                 0.221ns
[12/17 19:48:25   1710s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 19:48:25   1710s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 19:48:25   1710s]       Sources:                     pin prog_clk[0]
[12/17 19:48:25   1710s]       Total number of sinks:       1458
[12/17 19:48:25   1710s]       Delay constrained sinks:     1458
[12/17 19:48:25   1710s]       Constrains:                  default
[12/17 19:48:25   1710s]       Non-leaf sinks:              0
[12/17 19:48:25   1710s]       Ignore pins:                 0
[12/17 19:48:25   1710s]      Timing corner MAX_DELAY:setup.late:
[12/17 19:48:25   1710s]       Skew target:                 0.221ns
[12/17 19:48:25   1710s]     Primary reporting skew groups are:
[12/17 19:48:25   1710s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Constraint summary
[12/17 19:48:25   1710s]     ==================
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Transition constraints are active in the following delay corners:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     MAX_DELAY:setup.late
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Cap constraints are active in the following delay corners:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     MAX_DELAY:setup.late
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Transition constraint summary:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 19:48:25   1710s]                   -                      0.171         1482      auto computed    all
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Capacitance constraint summary:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     ------------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 19:48:25   1710s]     ------------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 19:48:25   1710s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 19:48:25   1710s]     ------------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 19:48:25   1710s]     CTS services accumulated run-time stats initial state:
[12/17 19:48:25   1710s]       delay calculator: calls=7636, total_wall_time=0.190s, mean_wall_time=0.025ms
[12/17 19:48:25   1710s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:48:25   1710s]       steiner router: calls=7623, total_wall_time=0.053s, mean_wall_time=0.007ms
[12/17 19:48:25   1710s]     Clock DAG stats initial state:
[12/17 19:48:25   1710s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:48:25   1710s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:48:25   1710s]       misc counts      : r=2, pp=0, mci=0
[12/17 19:48:25   1710s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:48:25   1710s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:48:25   1710s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Layer information for route type default_route_type_leaf:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 19:48:25   1710s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     met1     N            H          81.281        0.153        12.429
[12/17 19:48:25   1710s]     met2     N            V           1.218        0.193         0.235
[12/17 19:48:25   1710s]     met3     Y            H           0.471        0.222         0.104
[12/17 19:48:25   1710s]     met4     Y            V           0.168        0.273         0.046
[12/17 19:48:25   1710s]     met5     N            H           0.029        0.265         0.008
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:48:25   1710s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Layer information for route type default_route_type_nonleaf:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 19:48:25   1710s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     met1     N            H          81.281        0.193        15.676
[12/17 19:48:25   1710s]     met2     N            V           1.218        0.252         0.307
[12/17 19:48:25   1710s]     met3     Y            H           0.471        0.241         0.113
[12/17 19:48:25   1710s]     met4     Y            V           0.168        0.336         0.056
[12/17 19:48:25   1710s]     met5     N            H           0.029        0.277         0.008
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 19:48:25   1710s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Layer information for route type default_route_type_nonleaf:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 19:48:25   1710s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     met1     N            H          81.281        0.153        12.429
[12/17 19:48:25   1710s]     met2     N            V           1.218        0.193         0.235
[12/17 19:48:25   1710s]     met3     Y            H           0.471        0.222         0.104
[12/17 19:48:25   1710s]     met4     Y            V           0.168        0.273         0.046
[12/17 19:48:25   1710s]     met5     N            H           0.029        0.265         0.008
[12/17 19:48:25   1710s]     --------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Via selection for estimated routes (rule default):
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     ----------------------------------------------------------------
[12/17 19:48:25   1710s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 19:48:25   1710s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 19:48:25   1710s]     ----------------------------------------------------------------
[12/17 19:48:25   1710s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 19:48:25   1710s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 19:48:25   1710s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 19:48:25   1710s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 19:48:25   1710s]     ----------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 19:48:25   1710s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 19:48:25   1710s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Ideal and dont_touch net fanout counts:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     -----------------------------------------------------------
[12/17 19:48:25   1710s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 19:48:25   1710s]     -----------------------------------------------------------
[12/17 19:48:25   1710s]           1            10                      0
[12/17 19:48:25   1710s]          11           100                      1
[12/17 19:48:25   1710s]         101          1000                      0
[12/17 19:48:25   1710s]        1001         10000                      1
[12/17 19:48:25   1710s]       10001           +                        0
[12/17 19:48:25   1710s]     -----------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Top ideal and dont_touch nets by fanout:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     ------------------------
[12/17 19:48:25   1710s]     Net name       Fanout ()
[12/17 19:48:25   1710s]     ------------------------
[12/17 19:48:25   1710s]     prog_clk[0]      1458
[12/17 19:48:25   1710s]     clk[0]             20
[12/17 19:48:25   1710s]     ------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     No dont_touch hnets found in the clock tree
[12/17 19:48:25   1710s]     No dont_touch hpins found in the clock network.
[12/17 19:48:25   1710s]     Checking for illegal sizes of clock logic instances...
[12/17 19:48:25   1710s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Filtering reasons for cell type: inverter
[12/17 19:48:25   1710s]     =========================================
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     Clock trees    Power domain    Reason                         Library cells
[12/17 19:48:25   1710s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 19:48:25   1710s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 19:48:25   1710s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 19:48:25   1710s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 19:48:25   1710s]     CCOpt configuration status: all checks passed.
[12/17 19:48:25   1710s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 19:48:25   1710s] Initializing clock structures done.
[12/17 19:48:25   1710s] PRO...
[12/17 19:48:25   1710s]   PRO active optimizations:
[12/17 19:48:25   1710s]    - DRV fixing with sizing
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Detected clock skew data from CTS
[12/17 19:48:25   1710s]   ProEngine running partially connected to DB
[12/17 19:48:25   1710s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 19:48:25   1710s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 19:48:25   1710s]   CTS services accumulated run-time stats PRO initial state:
[12/17 19:48:25   1710s]     delay calculator: calls=7638, total_wall_time=0.190s, mean_wall_time=0.025ms
[12/17 19:48:25   1710s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:48:25   1710s]     steiner router: calls=7623, total_wall_time=0.053s, mean_wall_time=0.007ms
[12/17 19:48:25   1710s]   Clock DAG stats PRO initial state:
[12/17 19:48:25   1710s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:48:25   1710s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:48:25   1710s]     misc counts      : r=2, pp=0, mci=0
[12/17 19:48:25   1710s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:48:25   1710s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 19:48:25   1710s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 19:48:25   1710s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 19:48:25   1710s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]   Clock DAG net violations PRO initial state:
[12/17 19:48:25   1710s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 19:48:25   1710s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 19:48:25   1710s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 19:48:25   1710s]   Primary reporting skew groups PRO initial state:
[12/17 19:48:25   1710s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:48:25   1710s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:48:25   1710s]   Skew group summary PRO initial state:
[12/17 19:48:25   1710s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:48:25   1710s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:48:25   1710s]   Recomputing CTS skew targets...
[12/17 19:48:25   1710s]   Resolving skew group constraints...
[12/17 19:48:25   1710s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 19:48:25   1710s]   Resolving skew group constraints done.
[12/17 19:48:25   1710s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s]   PRO Fixing DRVs...
[12/17 19:48:25   1710s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 19:48:25   1710s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]       delay calculator: calls=7638, total_wall_time=0.190s, mean_wall_time=0.025ms
[12/17 19:48:25   1710s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:48:25   1710s]       steiner router: calls=7623, total_wall_time=0.053s, mean_wall_time=0.007ms
[12/17 19:48:25   1710s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 19:48:25   1710s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Statistics: Fix DRVs (cell sizing):
[12/17 19:48:25   1710s]     ===================================
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Cell changes by Net Type:
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     top                0            0           0            0                    0                0
[12/17 19:48:25   1710s]     trunk              0            0           0            0                    0                0
[12/17 19:48:25   1710s]     leaf               0            0           0            0                    0                0
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     Total              0            0           0            0                    0                0
[12/17 19:48:25   1710s]     -------------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 19:48:25   1710s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 19:48:25   1710s]     
[12/17 19:48:25   1710s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 19:48:25   1710s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]       delay calculator: calls=7638, total_wall_time=0.190s, mean_wall_time=0.025ms
[12/17 19:48:25   1710s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:48:25   1710s]       steiner router: calls=7623, total_wall_time=0.053s, mean_wall_time=0.007ms
[12/17 19:48:25   1710s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:48:25   1710s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:48:25   1710s]       misc counts      : r=2, pp=0, mci=0
[12/17 19:48:25   1710s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:48:25   1710s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 19:48:25   1710s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 19:48:25   1710s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 19:48:25   1710s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 19:48:25   1710s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 19:48:25   1710s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:48:25   1710s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:48:25   1710s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 19:48:25   1710s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 19:48:25   1710s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 19:48:25   1710s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 19:48:25   1710s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Slew Diagnostics: After DRV fixing
[12/17 19:48:25   1710s]   ==================================
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Global Causes:
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   -------------------------------------
[12/17 19:48:25   1710s]   Cause
[12/17 19:48:25   1710s]   -------------------------------------
[12/17 19:48:25   1710s]   DRV fixing with buffering is disabled
[12/17 19:48:25   1710s]   -------------------------------------
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Top 5 overslews:
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   ---------------------------------
[12/17 19:48:25   1710s]   Overslew    Causes    Driving Pin
[12/17 19:48:25   1710s]   ---------------------------------
[12/17 19:48:25   1710s]     (empty table)
[12/17 19:48:25   1710s]   ---------------------------------
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   -------------------
[12/17 19:48:25   1710s]   Cause    Occurences
[12/17 19:48:25   1710s]   -------------------
[12/17 19:48:25   1710s]     (empty table)
[12/17 19:48:25   1710s]   -------------------
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   -------------------
[12/17 19:48:25   1710s]   Cause    Occurences
[12/17 19:48:25   1710s]   -------------------
[12/17 19:48:25   1710s]     (empty table)
[12/17 19:48:25   1710s]   -------------------
[12/17 19:48:25   1710s]   
[12/17 19:48:25   1710s]   Reconnecting optimized routes...
[12/17 19:48:25   1710s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s]   Set dirty flag on 0 instances, 0 nets
[12/17 19:48:25   1710s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 19:48:25   1710s] End AAE Lib Interpolated Model. (MEM=6827.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:48:25   1710s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 19:48:25   1710s]   CTS services accumulated run-time stats PRO final:
[12/17 19:48:25   1710s]     delay calculator: calls=7640, total_wall_time=0.190s, mean_wall_time=0.025ms
[12/17 19:48:25   1710s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 19:48:25   1710s]     steiner router: calls=7623, total_wall_time=0.053s, mean_wall_time=0.007ms
[12/17 19:48:25   1710s]   Clock DAG stats PRO final:
[12/17 19:48:25   1710s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 19:48:25   1710s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 19:48:25   1710s]     misc counts      : r=2, pp=0, mci=0
[12/17 19:48:25   1710s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 19:48:25   1710s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 19:48:25   1710s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 19:48:25   1710s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 19:48:25   1710s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 19:48:25   1710s]   Clock DAG net violations PRO final:
[12/17 19:48:25   1710s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 19:48:25   1710s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 19:48:25   1710s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 19:48:25   1710s]   Primary reporting skew groups PRO final:
[12/17 19:48:25   1710s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:48:25   1710s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 19:48:25   1710s]   Skew group summary PRO final:
[12/17 19:48:25   1710s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:48:25   1710s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 19:48:25   1710s] PRO done.
[12/17 19:48:25   1710s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 19:48:25   1710s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 19:48:25   1710s] Net route status summary:
[12/17 19:48:25   1710s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:48:25   1710s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 19:48:25   1710s] Updating delays...
[12/17 19:48:25   1710s] Updating delays done.
[12/17 19:48:25   1710s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 19:48:25   1710s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 19:48:25   1710s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7105.0M, EPOCH TIME: 1734461305.348622
[12/17 19:48:25   1710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 19:48:25   1710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1710s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.043, REAL:0.013, MEM:6743.0M, EPOCH TIME: 1734461305.361744
[12/17 19:48:25   1710s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 19:48:25   1710s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 19:48:25   1710s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:28:30.9/3:40:43.4 (0.1), mem = 6743.0M
[12/17 19:48:25   1710s] 
[12/17 19:48:25   1710s] =============================================================================================
[12/17 19:48:25   1710s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   22.33-s094_1
[12/17 19:48:25   1710s] =============================================================================================
[12/17 19:48:25   1710s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:48:25   1710s] ---------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s] [ OptimizationStep       ]      1   0:00:00.5  (  97.4 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 19:48:25   1710s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:25   1710s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/17 19:48:25   1710s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:25   1710s] ---------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 19:48:25   1710s] ---------------------------------------------------------------------------------------------
[12/17 19:48:25   1710s] 
[12/17 19:48:25   1710s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 19:48:25   1710s] **INFO: Start fixing DRV (Mem = 5172.03M) ...
[12/17 19:48:25   1710s] Begin: GigaOpt DRV Optimization
[12/17 19:48:25   1710s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 19:48:25   1710s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:30.9/3:40:43.4 (0.1), mem = 5172.0M
[12/17 19:48:25   1710s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 19:48:25   1710s] Info: 39 io nets excluded
[12/17 19:48:25   1710s] Info: 2 clock nets excluded from IPO operation.
[12/17 19:48:25   1710s] End AAE Lib Interpolated Model. (MEM=5172.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:48:25   1710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.27
[12/17 19:48:25   1710s] 
[12/17 19:48:25   1710s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 19:48:25   1710s] Summary for sequential cells identification: 
[12/17 19:48:25   1710s]   Identified SBFF number: 8
[12/17 19:48:25   1710s]   Identified MBFF number: 0
[12/17 19:48:25   1710s]   Identified SB Latch number: 0
[12/17 19:48:25   1710s]   Identified MB Latch number: 0
[12/17 19:48:25   1710s]   Not identified SBFF number: 0
[12/17 19:48:25   1710s]   Not identified MBFF number: 0
[12/17 19:48:25   1710s]   Not identified SB Latch number: 0
[12/17 19:48:25   1710s]   Not identified MB Latch number: 0
[12/17 19:48:25   1710s]   Number of sequential cells which are not FFs: 0
[12/17 19:48:25   1710s]  Visiting view : VIEW_SETUP
[12/17 19:48:25   1710s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 19:48:25   1710s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 19:48:25   1710s]  Visiting view : VIEW_HOLD
[12/17 19:48:25   1710s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 19:48:25   1710s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 19:48:25   1710s] TLC MultiMap info (StdDelay):
[12/17 19:48:25   1710s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 19:48:25   1710s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 19:48:25   1710s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 19:48:25   1710s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 19:48:25   1710s]  Setting StdDelay to: 71.1ps
[12/17 19:48:25   1710s] 
[12/17 19:48:25   1710s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 19:48:25   1710s] 
[12/17 19:48:25   1710s] Creating Lib Analyzer ...
[12/17 19:48:25   1710s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 19:48:25   1710s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 19:48:25   1710s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 19:48:25   1710s] 
[12/17 19:48:25   1710s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 19:48:25   1711s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:31 mem=5178.0M
[12/17 19:48:25   1711s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:31 mem=5178.0M
[12/17 19:48:25   1711s] Creating Lib Analyzer, finished. 
[12/17 19:48:25   1711s] #optDebug: Start CG creation (mem=5178.0M)
[12/17 19:48:25   1711s]  ...initializing CG ToF 4343.1650um
[12/17 19:48:25   1711s] (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgPrt (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgEgp (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgPbk (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgNrb(cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgObs (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgCon (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s]  ...processing cgPdm (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5264.0M)
[12/17 19:48:25   1711s] 
[12/17 19:48:25   1711s] Active Setup views: VIEW_SETUP 
[12/17 19:48:25   1711s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5264.0M, EPOCH TIME: 1734461305.846278
[12/17 19:48:25   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1711s] 
[12/17 19:48:25   1711s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:25   1711s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.006, MEM:5264.0M, EPOCH TIME: 1734461305.852006
[12/17 19:48:25   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1711s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 19:48:25   1711s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 19:48:25   1711s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 19:48:25   1711s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:28:31 mem=5264.0M
[12/17 19:48:25   1711s] OPERPROF: Starting DPlace-Init at level 1, MEM:5264.0M, EPOCH TIME: 1734461305.856019
[12/17 19:48:25   1711s] Processing tracks to init pin-track alignment.
[12/17 19:48:25   1711s] z: 2, totalTracks: 1
[12/17 19:48:25   1711s] z: 4, totalTracks: 1
[12/17 19:48:25   1711s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:48:25   1711s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5264.0M, EPOCH TIME: 1734461305.860285
[12/17 19:48:25   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:25   1711s] 
[12/17 19:48:25   1711s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:25   1711s] 
[12/17 19:48:25   1711s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 19:48:25   1711s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5264.0M, EPOCH TIME: 1734461305.865267
[12/17 19:48:25   1711s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5264.0M, EPOCH TIME: 1734461305.865319
[12/17 19:48:25   1711s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5264.0M, EPOCH TIME: 1734461305.865470
[12/17 19:48:25   1711s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5264.0MB).
[12/17 19:48:25   1711s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:5264.0M, EPOCH TIME: 1734461305.866643
[12/17 19:48:25   1711s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 19:48:25   1711s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 19:48:25   1711s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:28:31 mem=5040.0M
[12/17 19:48:25   1711s] ### Creating RouteCongInterface, started
[12/17 19:48:25   1711s] {MMLU 0 1 13900}
[12/17 19:48:25   1711s] ### Creating LA Mngr. totSessionCpu=0:28:31 mem=5040.0M
[12/17 19:48:25   1711s] ### Creating LA Mngr, finished. totSessionCpu=0:28:31 mem=5040.0M
[12/17 19:48:25   1711s] ### Creating RouteCongInterface, finished
[12/17 19:48:26   1711s] AoF 9812.4550um
[12/17 19:48:26   1711s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 19:48:26   1711s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 19:48:26   1711s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 19:48:26   1711s] [GPS-DRV] costLowerBound: 0.1
[12/17 19:48:26   1711s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 19:48:26   1711s] [GPS-DRV] maxIter       : 10
[12/17 19:48:26   1711s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 19:48:26   1711s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 19:48:26   1711s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 19:48:26   1711s] [GPS-DRV] maxDensity (design): 0.95
[12/17 19:48:26   1711s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 19:48:26   1711s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 19:48:26   1711s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 19:48:26   1711s] [GPS-DRV] MaintainWNS: 1
[12/17 19:48:26   1711s] [GPS-DRV] All active and enabled setup views
[12/17 19:48:26   1711s] [GPS-DRV]     VIEW_SETUP
[12/17 19:48:26   1711s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 19:48:26   1711s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 19:48:26   1711s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 19:48:26   1711s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 19:48:26   1711s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5400.6M, EPOCH TIME: 1734461306.094052
[12/17 19:48:26   1711s] Found 0 hard placement blockage before merging.
[12/17 19:48:26   1711s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5400.6M, EPOCH TIME: 1734461306.094170
[12/17 19:48:26   1711s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 19:48:26   1711s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 19:48:26   1711s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:48:26   1711s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 19:48:26   1711s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:48:26   1711s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 19:48:26   1711s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:48:26   1711s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 19:48:26   1711s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 19:48:26   1711s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 19:48:26   1711s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5400.6M|
[12/17 19:48:26   1711s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 19:48:26   1711s] Bottom Preferred Layer:
[12/17 19:48:26   1711s] +-------------+------------+----------+
[12/17 19:48:26   1711s] |    Layer    |    CLK     |   Rule   |
[12/17 19:48:26   1711s] +-------------+------------+----------+
[12/17 19:48:26   1711s] | met3 (z=3)  |          1 | default  |
[12/17 19:48:26   1711s] +-------------+------------+----------+
[12/17 19:48:26   1711s] Via Pillar Rule:
[12/17 19:48:26   1711s]     None
[12/17 19:48:26   1711s] 
[12/17 19:48:26   1711s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5400.6M) ***
[12/17 19:48:26   1711s] 
[12/17 19:48:26   1711s] Deleting 0 temporary hard placement blockage(s).
[12/17 19:48:26   1711s] Total-nets :: 12383, Stn-nets :: 33, ratio :: 0.266494 %, Total-len 418390, Stn-len 314.71
[12/17 19:48:26   1711s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 19:48:26   1711s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5272.6M, EPOCH TIME: 1734461306.247718
[12/17 19:48:26   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 19:48:26   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1711s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.010, MEM:4994.6M, EPOCH TIME: 1734461306.258196
[12/17 19:48:26   1711s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.27
[12/17 19:48:26   1711s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.0/0:00:00.9 (1.2), totSession cpu/real = 0:28:31.9/3:40:44.3 (0.1), mem = 4994.6M
[12/17 19:48:26   1711s] 
[12/17 19:48:26   1711s] =============================================================================================
[12/17 19:48:26   1711s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     22.33-s094_1
[12/17 19:48:26   1711s] =============================================================================================
[12/17 19:48:26   1711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:48:26   1711s] ---------------------------------------------------------------------------------------------
[12/17 19:48:26   1711s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 19:48:26   1711s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:26   1711s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  16.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 19:48:26   1711s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:26   1711s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    2.3
[12/17 19:48:26   1711s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 19:48:26   1711s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 19:48:26   1711s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 19:48:26   1711s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    4.5
[12/17 19:48:26   1711s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    5.6
[12/17 19:48:26   1711s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    3.7
[12/17 19:48:26   1711s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.9
[12/17 19:48:26   1711s] [ MISC                   ]          0:00:00.5  (  60.2 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 19:48:26   1711s] ---------------------------------------------------------------------------------------------
[12/17 19:48:26   1711s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.2
[12/17 19:48:26   1711s] ---------------------------------------------------------------------------------------------
[12/17 19:48:26   1711s] 
[12/17 19:48:26   1711s] drv optimizer changes nothing and skips refinePlace
[12/17 19:48:26   1711s] End: GigaOpt DRV Optimization
[12/17 19:48:26   1711s] *info:
[12/17 19:48:26   1711s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4994.61M).
[12/17 19:48:26   1711s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4994.6M, EPOCH TIME: 1734461306.264761
[12/17 19:48:26   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1711s] 
[12/17 19:48:26   1711s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:26   1711s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:4994.6M, EPOCH TIME: 1734461306.269736
[12/17 19:48:26   1711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1712s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=4994.6M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:48:26   1712s] **optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 3654.4M, totSessionCpu=0:28:32 **
[12/17 19:48:26   1712s]   DRV Snapshot: (REF)
[12/17 19:48:26   1712s]          Tran DRV: 0 (0)
[12/17 19:48:26   1712s]           Cap DRV: 0 (0)
[12/17 19:48:26   1712s]        Fanout DRV: 0 (0)
[12/17 19:48:26   1712s]            Glitch: 0 (0)
[12/17 19:48:26   1712s] *** Timing Is met
[12/17 19:48:26   1712s] *** Check timing (0:00:00.0)
[12/17 19:48:26   1712s] *** Setup timing is met (target slack 0ns)
[12/17 19:48:26   1712s]   Timing Snapshot: (REF)
[12/17 19:48:26   1712s]      Weighted WNS: 0.000
[12/17 19:48:26   1712s]       All  PG WNS: 0.000
[12/17 19:48:26   1712s]       High PG WNS: 0.000
[12/17 19:48:26   1712s]       All  PG TNS: 0.000
[12/17 19:48:26   1712s]       High PG TNS: 0.000
[12/17 19:48:26   1712s]       Low  PG TNS: 0.000
[12/17 19:48:26   1712s]    Category Slack: { [L, 1.097] }
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s] **INFO: flowCheckPoint #24 OptimizationPreEco
[12/17 19:48:26   1712s] Running postRoute recovery in preEcoRoute mode
[12/17 19:48:26   1712s] **optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 3654.4M, totSessionCpu=0:28:33 **
[12/17 19:48:26   1712s]   DRV Snapshot: (TGT)
[12/17 19:48:26   1712s]          Tran DRV: 0 (0)
[12/17 19:48:26   1712s]           Cap DRV: 0 (0)
[12/17 19:48:26   1712s]        Fanout DRV: 0 (0)
[12/17 19:48:26   1712s]            Glitch: 0 (0)
[12/17 19:48:26   1712s] Checking DRV degradation...
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s] Recovery Manager:
[12/17 19:48:26   1712s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:48:26   1712s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:48:26   1712s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:48:26   1712s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 19:48:26   1712s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4997.07M, totSessionCpu=0:28:33).
[12/17 19:48:26   1712s] **optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 3654.4M, totSessionCpu=0:28:33 **
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s]   DRV Snapshot: (REF)
[12/17 19:48:26   1712s]          Tran DRV: 0 (0)
[12/17 19:48:26   1712s]           Cap DRV: 0 (0)
[12/17 19:48:26   1712s]        Fanout DRV: 0 (0)
[12/17 19:48:26   1712s]            Glitch: 0 (0)
[12/17 19:48:26   1712s] Skipping pre eco harden opt
[12/17 19:48:26   1712s] Running refinePlace -preserveRouting true -hardFence false
[12/17 19:48:26   1712s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5258.8M, EPOCH TIME: 1734461306.789193
[12/17 19:48:26   1712s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5258.8M, EPOCH TIME: 1734461306.789247
[12/17 19:48:26   1712s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5258.8M, EPOCH TIME: 1734461306.789302
[12/17 19:48:26   1712s] Processing tracks to init pin-track alignment.
[12/17 19:48:26   1712s] z: 2, totalTracks: 1
[12/17 19:48:26   1712s] z: 4, totalTracks: 1
[12/17 19:48:26   1712s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 19:48:26   1712s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5258.8M, EPOCH TIME: 1734461306.794272
[12/17 19:48:26   1712s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1712s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 19:48:26   1712s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:5258.8M, EPOCH TIME: 1734461306.799704
[12/17 19:48:26   1712s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5258.8M, EPOCH TIME: 1734461306.799756
[12/17 19:48:26   1712s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5258.8M, EPOCH TIME: 1734461306.799919
[12/17 19:48:26   1712s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5258.8MB).
[12/17 19:48:26   1712s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.012, MEM:5258.8M, EPOCH TIME: 1734461306.801084
[12/17 19:48:26   1712s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.012, MEM:5258.8M, EPOCH TIME: 1734461306.801111
[12/17 19:48:26   1712s] TDRefine: refinePlace mode is spiral
[12/17 19:48:26   1712s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.17
[12/17 19:48:26   1712s] OPERPROF:   Starting Refine-Place at level 2, MEM:5258.8M, EPOCH TIME: 1734461306.801161
[12/17 19:48:26   1712s] *** Starting refinePlace (0:28:33 mem=5258.8M) ***
[12/17 19:48:26   1712s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:26   1712s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:48:26   1712s] Set min layer with nano route mode ( 1 )
[12/17 19:48:26   1712s] Set max layer with nano route mode ( 5 )
[12/17 19:48:26   1712s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:48:26   1712s] Set min layer with nano route mode ( 1 )
[12/17 19:48:26   1712s] Set max layer with nano route mode ( 5 )
[12/17 19:48:26   1712s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5258.8M, EPOCH TIME: 1734461306.814698
[12/17 19:48:26   1712s] Starting refinePlace ...
[12/17 19:48:26   1712s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:48:26   1712s] Set min layer with nano route mode ( 1 )
[12/17 19:48:26   1712s] Set max layer with nano route mode ( 5 )
[12/17 19:48:26   1712s] One DDP V2 for no tweak run.
[12/17 19:48:26   1712s] (I)      Default pattern map key = fpga_top_default.
[12/17 19:48:26   1712s] Set min layer with nano route mode ( 1 )
[12/17 19:48:26   1712s] Set max layer with nano route mode ( 5 )
[12/17 19:48:26   1712s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5354.8M, EPOCH TIME: 1734461306.834212
[12/17 19:48:26   1712s] DDP initSite1 nrRow 90 nrJob 90
[12/17 19:48:26   1712s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5354.8M, EPOCH TIME: 1734461306.834287
[12/17 19:48:26   1712s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5354.8M, EPOCH TIME: 1734461306.834466
[12/17 19:48:26   1712s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5354.8M, EPOCH TIME: 1734461306.834547
[12/17 19:48:26   1712s] DDP markSite nrRow 90 nrJob 90
[12/17 19:48:26   1712s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5354.8M, EPOCH TIME: 1734461306.834782
[12/17 19:48:26   1712s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:5354.8M, EPOCH TIME: 1734461306.834817
[12/17 19:48:26   1712s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 19:48:26   1712s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5258.8MB) @(0:28:33 - 0:28:33).
[12/17 19:48:26   1712s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 19:48:26   1712s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 19:48:26   1712s] 
[12/17 19:48:26   1712s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 19:48:27   1713s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 19:48:27   1713s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 19:48:27   1713s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 19:48:27   1713s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=5226.8MB) @(0:28:33 - 0:28:33).
[12/17 19:48:27   1713s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 19:48:27   1713s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5226.8MB
[12/17 19:48:27   1713s] Statistics of distance of Instance movement in refine placement:
[12/17 19:48:27   1713s]   maximum (X+Y) =         0.00 um
[12/17 19:48:27   1713s]   mean    (X+Y) =         0.00 um
[12/17 19:48:27   1713s] Summary Report:
[12/17 19:48:27   1713s] Instances move: 0 (out of 12267 movable)
[12/17 19:48:27   1713s] Instances flipped: 0
[12/17 19:48:27   1713s] Mean displacement: 0.00 um
[12/17 19:48:27   1713s] Max displacement: 0.00 um 
[12/17 19:48:27   1713s] Total instances moved : 0
[12/17 19:48:27   1713s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.638, REAL:0.345, MEM:5226.8M, EPOCH TIME: 1734461307.159549
[12/17 19:48:27   1713s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 19:48:27   1713s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 5226.8MB
[12/17 19:48:27   1713s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=5226.8MB) @(0:28:33 - 0:28:33).
[12/17 19:48:27   1713s] *** Finished refinePlace (0:28:33 mem=5226.8M) ***
[12/17 19:48:27   1713s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.17
[12/17 19:48:27   1713s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.656, REAL:0.362, MEM:5226.8M, EPOCH TIME: 1734461307.163254
[12/17 19:48:27   1713s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5226.8M, EPOCH TIME: 1734461307.163303
[12/17 19:48:27   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 19:48:27   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1713s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.044, REAL:0.013, MEM:4996.8M, EPOCH TIME: 1734461307.176793
[12/17 19:48:27   1713s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.713, REAL:0.388, MEM:4996.8M, EPOCH TIME: 1734461307.176862
[12/17 19:48:27   1713s] {MMLU 0 1 13900}
[12/17 19:48:27   1713s] ### Creating LA Mngr. totSessionCpu=0:28:33 mem=4996.8M
[12/17 19:48:27   1713s] ### Creating LA Mngr, finished. totSessionCpu=0:28:33 mem=4996.8M
[12/17 19:48:27   1713s] Default Rule : ""
[12/17 19:48:27   1713s] Non Default Rules :
[12/17 19:48:27   1713s] Worst Slack : 214748.365 ns
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Start Layer Assignment ...
[12/17 19:48:27   1713s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Select 0 cadidates out of 15080.
[12/17 19:48:27   1713s] No critical nets selected. Skipped !
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Start Assign Priority Nets ...
[12/17 19:48:27   1713s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 19:48:27   1713s] Existing Priority Nets 0 (0.0%)
[12/17 19:48:27   1713s] Assigned Priority Nets 0 (0.0%)
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Set Prefer Layer Routing Effort ...
[12/17 19:48:27   1713s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] {MMLU 0 1 13900}
[12/17 19:48:27   1713s] #optDebug: Start CG creation (mem=5025.8M)
[12/17 19:48:27   1713s]  ...initializing CG (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgPrt (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgEgp (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgPbk (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgNrb(cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgObs (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgCon (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s]  ...processing cgPdm (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5063.3M)
[12/17 19:48:27   1713s] ### Creating LA Mngr. totSessionCpu=0:28:34 mem=5063.3M
[12/17 19:48:27   1713s] ### Creating LA Mngr, finished. totSessionCpu=0:28:34 mem=5063.3M
[12/17 19:48:27   1713s] Default Rule : ""
[12/17 19:48:27   1713s] Non Default Rules :
[12/17 19:48:27   1713s] Worst Slack : 1.097 ns
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Start Layer Assignment ...
[12/17 19:48:27   1713s] WNS(1.097ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Select 0 cadidates out of 15080.
[12/17 19:48:27   1713s] No critical nets selected. Skipped !
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s] Start Assign Priority Nets ...
[12/17 19:48:27   1713s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 19:48:27   1713s] Existing Priority Nets 0 (0.0%)
[12/17 19:48:27   1713s] Assigned Priority Nets 0 (0.0%)
[12/17 19:48:27   1713s] {MMLU 0 1 13900}
[12/17 19:48:27   1713s] ### Creating LA Mngr. totSessionCpu=0:28:34 mem=5063.3M
[12/17 19:48:27   1713s] ### Creating LA Mngr, finished. totSessionCpu=0:28:34 mem=5063.3M
[12/17 19:48:27   1713s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5063.3M, EPOCH TIME: 1734461307.419507
[12/17 19:48:27   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1713s] 
[12/17 19:48:27   1713s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:27   1713s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5063.3M, EPOCH TIME: 1734461307.424651
[12/17 19:48:27   1713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:27   1714s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:48:27   1714s] **optDesign ... cpu = 0:00:26, real = 0:00:18, mem = 3605.0M, totSessionCpu=0:28:34 **
[12/17 19:48:27   1714s] **INFO: flowCheckPoint #25 GlobalDetailRoute
[12/17 19:48:27   1714s] -route_with_eco false                     # bool, default=false, user setting
[12/17 19:48:27   1714s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 19:48:27   1714s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 19:48:27   1714s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 19:48:27   1714s] Existing Dirty Nets : 1
[12/17 19:48:27   1714s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 19:48:27   1714s] Reset Dirty Nets : 1
[12/17 19:48:27   1714s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:28:34.2/3:40:45.8 (0.1), mem = 4961.3M
[12/17 19:48:27   1714s] 
[12/17 19:48:27   1714s] globalDetailRoute
[12/17 19:48:27   1714s] 
[12/17 19:48:27   1714s] #Start globalDetailRoute on Tue Dec 17 19:48:27 2024
[12/17 19:48:27   1714s] #
[12/17 19:48:27   1714s] ### Time Record (globalDetailRoute) is installed.
[12/17 19:48:27   1714s] ### Time Record (Pre Callback) is installed.
[12/17 19:48:27   1714s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7pwXei.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5009.340M)
[12/17 19:48:27   1714s] eee: RC Grid Memory freed=37500
[12/17 19:48:27   1714s] ### Time Record (Pre Callback) is uninstalled.
[12/17 19:48:27   1714s] ### Time Record (DB Import) is installed.
[12/17 19:48:27   1714s] ### Time Record (Timing Data Generation) is installed.
[12/17 19:48:27   1714s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:27   1714s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 19:48:27   1714s] #To increase the message display limit, refer to the product command reference manual.
[12/17 19:48:27   1714s] ### Net info: total nets: 15080
[12/17 19:48:27   1714s] ### Net info: dirty nets: 0
[12/17 19:48:27   1714s] ### Net info: marked as disconnected nets: 0
[12/17 19:48:27   1714s] #num needed restored net=0
[12/17 19:48:27   1714s] #need_extraction net=0 (total=15080)
[12/17 19:48:27   1714s] ### Net info: fully routed nets: 12351
[12/17 19:48:27   1714s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 19:48:27   1714s] ### Net info: unrouted nets: 32
[12/17 19:48:27   1714s] ### Net info: re-extraction nets: 0
[12/17 19:48:27   1714s] ### Net info: ignored nets: 0
[12/17 19:48:27   1714s] ### Net info: skip routing nets: 0
[12/17 19:48:27   1714s] ### import design signature (141): route=2071556465 fixed_route=662217276 flt_obj=0 vio=809531438 swire=1694458791 shield_wire=1 net_attr=869802119 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:27   1714s] ### Time Record (DB Import) is uninstalled.
[12/17 19:48:27   1714s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 19:48:27   1714s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc71f5991580155c05ab98d5b454a1d29
[12/17 19:48:27   1714s] #       7106fe3d06315054728d573f3ebfef7d2d96ef8f1bc8880a29d783a8ca2dc2d386a4b0c2
[12/17 19:48:27   1714s] #       ae052a794fb445b97e7bc86e17cbe79757497070ede021df755dbb82fa23b853b387da1f
[12/17 19:48:27   1714s] #       dcd846187c8c4d38defdd0720e6daa39344a0b5888ef03f9a1ed5c5cc138f8fe2f57aaf3
[12/17 19:48:27   1714s] #       b017182a0520e44d88fee8fbcb885290c57ef419e443ecd3052790949ef9420a9c9301ad
[12/17 19:48:27   1714s] #       0d7cc59f306688376fa480cc8db1fba5f312a625f75b851250684ba244339dce4acf2bb6
[12/17 19:48:27   1714s] #       c012b27ebf3d75b56f8b5d13a6c5a24815e58c236a7b6689d18056cec3cd1c5c2787060b
[12/17 19:48:27   1714s] #       e41b5a97c87bd3caf090c18a87ac446e38b04a939e0dd185daf5752a8d0fe3e93f324d45
[12/17 19:48:27   1714s] #       e88267a88a6b36126479c6b04d4b98e6945d10688987287953cc1aa192574dea9acf94bd
[12/17 19:48:27   1714s] #       02d293ad72f309d276de25
[12/17 19:48:27   1714s] #
[12/17 19:48:27   1714s] #Skip comparing routing design signature in db-snapshot flow
[12/17 19:48:28   1714s] ### Time Record (Data Preparation) is installed.
[12/17 19:48:28   1714s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a3fbd2271053401d7a95bb3a952974a
[12/17 19:48:28   1714s] #       6d7ae0db13260e0c8d9af6da5f9cf7ece72c96ef8f1b1044b952eb4196c516e169434a3a
[12/17 19:48:28   1714s] #       e9d612b5ba27daa25abf3d88dbc5f2f9e555111caa76f090edbaae5d41fd11aa53b387da
[12/17 19:48:28   1714s] #       1faab18d30f8189b70bcfba6d51cda967368540e3097e70fb243db557105e3e0fbdf5ca1
[12/17 19:48:28   1714s] #       2fcb5e61a89080903521faa3efaf235a8388fde8056443ecd30f4e206933f3849238a703
[12/17 19:48:28   1714s] #       c658f8aa3f61cc126fde2a09a21a63f743e735cc28eeb61215a0348e648176ba9da59937
[12/17 19:48:28   1714s] #       6c8905887ebf3d75b56ff35d13a6c5a24c13e58c231a776189d1804ecdc3ed1cdc248716
[12/17 19:48:28   1714s] #       73e4036d0ae4bd196d79c862c9434e21b71c58a64d1743ac425df5751a8d0fe3e92f326d
[12/17 19:48:28   1714s] #       45e88267a8920b1b96691ce2ac7e3a0b24c971c5485a36dd8469a1d997041df110a52668
[12/17 19:48:28   1714s] #       e6bda182574dfa3f9769f70fc84c66eae6136c0feade
[12/17 19:48:28   1714s] #
[12/17 19:48:28   1714s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:48:28   1714s] ### Time Record (Global Routing) is installed.
[12/17 19:48:28   1714s] ### Time Record (Global Routing) is uninstalled.
[12/17 19:48:28   1714s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 19:48:28   1714s] #Total number of routable nets = 12351.
[12/17 19:48:28   1714s] #Total number of nets in the design = 15080.
[12/17 19:48:28   1714s] #1 routable net do not has any wires.
[12/17 19:48:28   1714s] #12350 routable nets have routed wires.
[12/17 19:48:28   1714s] #1 net will be global routed.
[12/17 19:48:28   1714s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 19:48:28   1714s] #Using multithreading with 8 threads.
[12/17 19:48:28   1714s] ### Time Record (Data Preparation) is installed.
[12/17 19:48:28   1714s] #Start routing data preparation on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1714s] #
[12/17 19:48:28   1714s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:28   1714s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:28   1714s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:28   1714s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:28   1714s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:28   1714s] #Build and mark too close pins for the same net.
[12/17 19:48:28   1714s] ### Time Record (Cell Pin Access) is installed.
[12/17 19:48:28   1714s] #Initial pin access analysis.
[12/17 19:48:28   1714s] #Detail pin access analysis.
[12/17 19:48:28   1714s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 19:48:28   1714s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 19:48:28   1714s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 19:48:28   1714s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 19:48:28   1714s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 19:48:28   1714s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 19:48:28   1714s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 19:48:28   1714s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 19:48:28   1714s] #pin_access_rlayer=2(met2)
[12/17 19:48:28   1714s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 19:48:28   1714s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 19:48:28   1714s] #enable_dpt_layer_shield=F
[12/17 19:48:28   1714s] #has_line_end_grid=F
[12/17 19:48:28   1714s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 19:48:28   1714s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3623.89 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1714s] #Regenerating Ggrids automatically.
[12/17 19:48:28   1714s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:48:28   1714s] #Using automatically generated G-grids.
[12/17 19:48:28   1715s] #Done routing data preparation.
[12/17 19:48:28   1715s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3625.95 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:28   1715s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:28   1715s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:28   1715s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:28   1715s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:28   1715s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Finished routing data preparation on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Cpu time = 00:00:00
[12/17 19:48:28   1715s] #Elapsed time = 00:00:00
[12/17 19:48:28   1715s] #Increased memory = 10.29 (MB)
[12/17 19:48:28   1715s] #Total memory = 3625.95 (MB)
[12/17 19:48:28   1715s] #Peak memory = 4217.92 (MB)
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:48:28   1715s] ### Time Record (Global Routing) is installed.
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Start global routing on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Start global routing initialization on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Number of eco nets is 1
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Start global routing data preparation on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 19:48:28 2024 with memory = 3625.95 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:28   1715s] #Start routing resource analysis on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] ### init_is_bin_blocked starts on Tue Dec 17 19:48:28 2024 with memory = 3625.95 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.93 [8]--
[12/17 19:48:28   1715s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 19:48:28 2024 with memory = 3628.27 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --6.34 [8]--
[12/17 19:48:28   1715s] ### adjust_flow_cap starts on Tue Dec 17 19:48:28 2024 with memory = 3627.84 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.01 [8]--
[12/17 19:48:28   1715s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 19:48:28 2024 with memory = 3623.93 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.99 [8]--
[12/17 19:48:28   1715s] ### set_via_blocked starts on Tue Dec 17 19:48:28 2024 with memory = 3623.93 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.01 [8]--
[12/17 19:48:28   1715s] ### copy_flow starts on Tue Dec 17 19:48:28 2024 with memory = 3814.05 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --2.05 [8]--
[12/17 19:48:28   1715s] #Routing resource analysis is done on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] ### report_flow_cap starts on Tue Dec 17 19:48:28 2024 with memory = 3624.14 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] #  Resource Analysis:
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 19:48:28   1715s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 19:48:28   1715s] #  --------------------------------------------------------------
[12/17 19:48:28   1715s] #  met1           H        1759        2467       29237    46.56%
[12/17 19:48:28   1715s] #  met2           V        1400        1920       29237    46.57%
[12/17 19:48:28   1715s] #  met3           H        1161        1381       29237    46.94%
[12/17 19:48:28   1715s] #  met4           V        1065        1526       29237    52.95%
[12/17 19:48:28   1715s] #  met5           H         181         246       29237    55.62%
[12/17 19:48:28   1715s] #  --------------------------------------------------------------
[12/17 19:48:28   1715s] #  Total                   5567      57.38%      146185    49.73%
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.01 [8]--
[12/17 19:48:28   1715s] ### analyze_m2_tracks starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:28   1715s] ### report_initial_resource starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.99 [8]--
[12/17 19:48:28   1715s] ### mark_pg_pins_accessibility starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:28   1715s] ### set_net_region starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Global routing data preparation is done on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] ### prepare_level starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### init level 1 starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.99 [8]--
[12/17 19:48:28   1715s] ### Level 1 hgrid = 173 X 169
[12/17 19:48:28   1715s] ### prepare_level_flow starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.98 [8]--
[12/17 19:48:28   1715s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #Global routing initialization is done on Tue Dec 17 19:48:28 2024
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1715s] #
[12/17 19:48:28   1715s] #start global routing iteration 1...
[12/17 19:48:28   1715s] ### init_flow_edge starts on Tue Dec 17 19:48:28 2024 with memory = 3624.15 (MB), peak = 4217.92 (MB)
[12/17 19:48:28   1716s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.02 [8]--
[12/17 19:48:28   1716s] ### routing at level 1 (topmost level) iter 0
[12/17 19:48:29   1716s] ### measure_qor starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### measure_congestion starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.99 [8]--
[12/17 19:48:29   1716s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --3.35 [8]--
[12/17 19:48:29   1716s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #start global routing iteration 2...
[12/17 19:48:29   1716s] ### routing at level 1 (topmost level) iter 1
[12/17 19:48:29   1716s] ### measure_qor starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### measure_congestion starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:29   1716s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --3.42 [8]--
[12/17 19:48:29   1716s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] ### route_end starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 19:48:29   1716s] #Total number of routable nets = 12351.
[12/17 19:48:29   1716s] #Total number of nets in the design = 15080.
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #12351 routable nets have routed wires.
[12/17 19:48:29   1716s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #Routed net constraints summary:
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #      Default                  1               0  
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #        Total                  1               0  
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #Routing constraints summary of the whole design:
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #      Default                  1           12350  
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #        Total                  1           12350  
[12/17 19:48:29   1716s] #------------------------------------------------
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:29   1716s] ### cal_base_flow starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### init_flow_edge starts on Tue Dec 17 19:48:29 2024 with memory = 3624.72 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.02 [8]--
[12/17 19:48:29   1716s] ### cal_flow starts on Tue Dec 17 19:48:29 2024 with memory = 3624.30 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:29   1716s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.02 [8]--
[12/17 19:48:29   1716s] ### report_overcon starts on Tue Dec 17 19:48:29 2024 with memory = 3624.30 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #                 OverCon          
[12/17 19:48:29   1716s] #                  #Gcell    %Gcell
[12/17 19:48:29   1716s] #     Layer           (1)   OverCon  Flow/Cap
[12/17 19:48:29   1716s] #  ----------------------------------------------
[12/17 19:48:29   1716s] #  met1          0(0.00%)   (0.00%)     0.19  
[12/17 19:48:29   1716s] #  met2          0(0.00%)   (0.00%)     0.17  
[12/17 19:48:29   1716s] #  met3          0(0.00%)   (0.00%)     0.13  
[12/17 19:48:29   1716s] #  met4          0(0.00%)   (0.00%)     0.04  
[12/17 19:48:29   1716s] #  met5          0(0.00%)   (0.00%)     0.02  
[12/17 19:48:29   1716s] #  ----------------------------------------------
[12/17 19:48:29   1716s] #     Total      0(0.00%)   (0.00%)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/17 19:48:29   1716s] #  Overflow after GR: 0.00% H + 0.00% V
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:29   1716s] ### cal_base_flow starts on Tue Dec 17 19:48:29 2024 with memory = 3624.30 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### init_flow_edge starts on Tue Dec 17 19:48:29 2024 with memory = 3624.30 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.02 [8]--
[12/17 19:48:29   1716s] ### cal_flow starts on Tue Dec 17 19:48:29 2024 with memory = 3624.12 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.99 [8]--
[12/17 19:48:29   1716s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.01 [8]--
[12/17 19:48:29   1716s] ### generate_cong_map_content starts on Tue Dec 17 19:48:29 2024 with memory = 3624.12 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.03 [8]--
[12/17 19:48:29   1716s] ### update starts on Tue Dec 17 19:48:29 2024 with memory = 3624.12 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #Complete Global Routing.
[12/17 19:48:29   1716s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:48:29   1716s] #Total wire length = 418390 um.
[12/17 19:48:29   1716s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:48:29   1716s] #Total wire length on LAYER met1 = 131034 um.
[12/17 19:48:29   1716s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:48:29   1716s] #Total wire length on LAYER met3 = 80324 um.
[12/17 19:48:29   1716s] #Total wire length on LAYER met4 = 30403 um.
[12/17 19:48:29   1716s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:48:29   1716s] #Total number of vias = 32424
[12/17 19:48:29   1716s] #Up-Via Summary (total 32424):
[12/17 19:48:29   1716s] #           
[12/17 19:48:29   1716s] #-----------------------
[12/17 19:48:29   1716s] # met1            26457
[12/17 19:48:29   1716s] # met2             4835
[12/17 19:48:29   1716s] # met3             1061
[12/17 19:48:29   1716s] # met4               71
[12/17 19:48:29   1716s] #-----------------------
[12/17 19:48:29   1716s] #                 32424 
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #Total number of involved priority nets 1
[12/17 19:48:29   1716s] #Maximum src to sink distance for priority net 276.0
[12/17 19:48:29   1716s] #Average of max src_to_sink distance for priority net 276.0
[12/17 19:48:29   1716s] #Average of ave src_to_sink distance for priority net 210.3
[12/17 19:48:29   1716s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --2.66 [8]--
[12/17 19:48:29   1716s] ### report_overcon starts on Tue Dec 17 19:48:29 2024 with memory = 3624.12 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.98 [8]--
[12/17 19:48:29   1716s] ### report_overcon starts on Tue Dec 17 19:48:29 2024 with memory = 3624.12 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #Max overcon = 0 track.
[12/17 19:48:29   1716s] #Total overcon = 0.00%.
[12/17 19:48:29   1716s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 19:48:29   1716s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.00 [8]--
[12/17 19:48:29   1716s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.10 [8]--
[12/17 19:48:29   1716s] ### global_route design signature (144): route=408240354 net_attr=1100485954
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #Global routing statistics:
[12/17 19:48:29   1716s] #Cpu time = 00:00:02
[12/17 19:48:29   1716s] #Elapsed time = 00:00:01
[12/17 19:48:29   1716s] #Increased memory = -2.16 (MB)
[12/17 19:48:29   1716s] #Total memory = 3623.79 (MB)
[12/17 19:48:29   1716s] #Peak memory = 4217.92 (MB)
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #Finished global routing on Tue Dec 17 19:48:29 2024
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] #
[12/17 19:48:29   1716s] ### Time Record (Global Routing) is uninstalled.
[12/17 19:48:29   1716s] ### Time Record (Data Preparation) is installed.
[12/17 19:48:29   1716s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:48:29   1716s] ### track-assign external-init starts on Tue Dec 17 19:48:29 2024 with memory = 3621.50 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### Time Record (Track Assignment) is installed.
[12/17 19:48:29   1716s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1716s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1716s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1716s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1716s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1716s] ### Time Record (Data Preparation) is installed.
[12/17 19:48:29   1716s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1716s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1716s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1716s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1716s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1716s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:48:29   1716s] ### Time Record (Track Assignment) is uninstalled.
[12/17 19:48:29   1716s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.26 [8]--
[12/17 19:48:29   1716s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.50 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### track-assign engine-init starts on Tue Dec 17 19:48:29 2024 with memory = 3621.50 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] ### Time Record (Track Assignment) is installed.
[12/17 19:48:29   1716s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1716s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1716s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1716s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1716s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1716s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.17 [8]--
[12/17 19:48:29   1716s] ### track-assign core-engine starts on Tue Dec 17 19:48:29 2024 with memory = 3621.50 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1716s] #Start Track Assignment.
[12/17 19:48:29   1716s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 19:48:29   1716s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 19:48:29   1717s] #Complete Track Assignment.
[12/17 19:48:29   1717s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:48:29   1717s] #Total wire length = 418390 um.
[12/17 19:48:29   1717s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:48:29   1717s] #Total wire length on LAYER met1 = 131034 um.
[12/17 19:48:29   1717s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:48:29   1717s] #Total wire length on LAYER met3 = 80324 um.
[12/17 19:48:29   1717s] #Total wire length on LAYER met4 = 30403 um.
[12/17 19:48:29   1717s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:48:29   1717s] #Total number of vias = 32424
[12/17 19:48:29   1717s] #Up-Via Summary (total 32424):
[12/17 19:48:29   1717s] #           
[12/17 19:48:29   1717s] #-----------------------
[12/17 19:48:29   1717s] # met1            26457
[12/17 19:48:29   1717s] # met2             4835
[12/17 19:48:29   1717s] # met3             1061
[12/17 19:48:29   1717s] # met4               71
[12/17 19:48:29   1717s] #-----------------------
[12/17 19:48:29   1717s] #                 32424 
[12/17 19:48:29   1717s] #
[12/17 19:48:29   1717s] ### track_assign design signature (147): route=817750087
[12/17 19:48:29   1717s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --1.55 [8]--
[12/17 19:48:29   1717s] ### Time Record (Track Assignment) is uninstalled.
[12/17 19:48:29   1717s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3620.08 (MB), peak = 4217.92 (MB)
[12/17 19:48:29   1717s] #
[12/17 19:48:29   1717s] #number of short segments in preferred routing layers
[12/17 19:48:29   1717s] #	
[12/17 19:48:29   1717s] #	
[12/17 19:48:29   1717s] #
[12/17 19:48:29   1717s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 19:48:29   1717s] #Cpu time = 00:00:02
[12/17 19:48:29   1717s] #Elapsed time = 00:00:02
[12/17 19:48:29   1717s] #Increased memory = 4.68 (MB)
[12/17 19:48:29   1717s] #Total memory = 3620.34 (MB)
[12/17 19:48:29   1717s] #Peak memory = 4217.92 (MB)
[12/17 19:48:29   1717s] #Using multithreading with 8 threads.
[12/17 19:48:29   1717s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1717s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1717s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1717s] ### Time Record (Detail Routing) is installed.
[12/17 19:48:29   1717s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1717s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1717s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1717s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1717s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1717s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1717s] ### Time Record (Data Preparation) is installed.
[12/17 19:48:29   1717s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:29   1717s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:29   1717s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:29   1717s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:29   1717s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:48:29   1717s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 19:48:29   1717s] #
[12/17 19:48:29   1717s] #Start Detail Routing..
[12/17 19:48:29   1717s] #start initial detail routing ...
[12/17 19:48:29   1717s] ### Design has 0 dirty nets
[12/17 19:48:29   1717s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.25% required routing.
[12/17 19:48:30   1717s] ### Gcell dirty-map stats: routing = 0.31%
[12/17 19:48:30   1717s] #   number of violations = 39
[12/17 19:48:30   1717s] #
[12/17 19:48:30   1717s] #    By Layer and Type :
[12/17 19:48:30   1717s] #	         MetSpc    Short   Totals
[12/17 19:48:30   1717s] #	met1          3       36       39
[12/17 19:48:30   1717s] #	Totals        3       36       39
[12/17 19:48:30   1717s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3621.48 (MB), peak = 4217.92 (MB)
[12/17 19:48:30   1717s] #start 1st optimization iteration ...
[12/17 19:48:30   1718s] ### Gcell dirty-map stats: routing = 1.14%
[12/17 19:48:30   1718s] #   number of violations = 39
[12/17 19:48:30   1718s] #
[12/17 19:48:30   1718s] #    By Layer and Type :
[12/17 19:48:30   1718s] #	         MetSpc    Short   Totals
[12/17 19:48:30   1718s] #	met1          3       36       39
[12/17 19:48:30   1718s] #	Totals        3       36       39
[12/17 19:48:30   1718s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3647.30 (MB), peak = 4217.92 (MB)
[12/17 19:48:30   1718s] #Complete Detail Routing.
[12/17 19:48:30   1718s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:48:30   1718s] #Total wire length = 418394 um.
[12/17 19:48:30   1718s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:48:30   1718s] #Total wire length on LAYER met1 = 131035 um.
[12/17 19:48:30   1718s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:48:30   1718s] #Total wire length on LAYER met3 = 80321 um.
[12/17 19:48:30   1718s] #Total wire length on LAYER met4 = 30409 um.
[12/17 19:48:30   1718s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:48:30   1718s] #Total number of vias = 32427
[12/17 19:48:30   1718s] #Up-Via Summary (total 32427):
[12/17 19:48:30   1718s] #           
[12/17 19:48:30   1718s] #-----------------------
[12/17 19:48:30   1718s] # met1            26458
[12/17 19:48:30   1718s] # met2             4835
[12/17 19:48:30   1718s] # met3             1063
[12/17 19:48:30   1718s] # met4               71
[12/17 19:48:30   1718s] #-----------------------
[12/17 19:48:30   1718s] #                 32427 
[12/17 19:48:30   1718s] #
[12/17 19:48:30   1718s] #Total number of DRC violations = 39
[12/17 19:48:30   1718s] #Total number of violations on LAYER met1 = 39
[12/17 19:48:30   1718s] #Total number of violations on LAYER met2 = 0
[12/17 19:48:30   1718s] #Total number of violations on LAYER met3 = 0
[12/17 19:48:30   1718s] #Total number of violations on LAYER met4 = 0
[12/17 19:48:30   1718s] #Total number of violations on LAYER met5 = 0
[12/17 19:48:30   1718s] ### Time Record (Detail Routing) is uninstalled.
[12/17 19:48:30   1718s] #Cpu time = 00:00:02
[12/17 19:48:30   1718s] #Elapsed time = 00:00:00
[12/17 19:48:30   1718s] #Increased memory = 26.96 (MB)
[12/17 19:48:30   1718s] #Total memory = 3647.30 (MB)
[12/17 19:48:30   1718s] #Peak memory = 4217.92 (MB)
[12/17 19:48:30   1718s] ### Time Record (Antenna Fixing) is installed.
[12/17 19:48:30   1718s] #
[12/17 19:48:30   1718s] #start routing for process antenna violation fix ...
[12/17 19:48:30   1718s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:30   1718s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:30   1718s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:30   1718s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:30   1718s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:30   1718s] ### Time Record (Data Preparation) is installed.
[12/17 19:48:30   1718s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:30   1718s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:30   1718s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:30   1718s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:30   1718s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:30   1718s] ### Time Record (Data Preparation) is uninstalled.
[12/17 19:48:30   1718s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 19:48:30   1719s] #
[12/17 19:48:30   1719s] #    By Layer and Type :
[12/17 19:48:30   1719s] #	         MetSpc    Short   Totals
[12/17 19:48:30   1719s] #	met1          3       36       39
[12/17 19:48:30   1719s] #	Totals        3       36       39
[12/17 19:48:30   1719s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3669.48 (MB), peak = 4217.92 (MB)
[12/17 19:48:30   1719s] #
[12/17 19:48:30   1719s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:48:30   1719s] #Total wire length = 418394 um.
[12/17 19:48:30   1719s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:48:30   1719s] #Total wire length on LAYER met1 = 131035 um.
[12/17 19:48:30   1719s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:48:30   1719s] #Total wire length on LAYER met3 = 80321 um.
[12/17 19:48:30   1719s] #Total wire length on LAYER met4 = 30409 um.
[12/17 19:48:30   1719s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:48:30   1719s] #Total number of vias = 32427
[12/17 19:48:30   1719s] #Up-Via Summary (total 32427):
[12/17 19:48:30   1719s] #           
[12/17 19:48:30   1719s] #-----------------------
[12/17 19:48:30   1719s] # met1            26458
[12/17 19:48:30   1719s] # met2             4835
[12/17 19:48:30   1719s] # met3             1063
[12/17 19:48:30   1719s] # met4               71
[12/17 19:48:30   1719s] #-----------------------
[12/17 19:48:30   1719s] #                 32427 
[12/17 19:48:30   1719s] #
[12/17 19:48:30   1719s] #Total number of DRC violations = 39
[12/17 19:48:30   1719s] #Total number of process antenna violations = 0
[12/17 19:48:30   1719s] #Total number of net violated process antenna rule = 0
[12/17 19:48:30   1719s] #Total number of violations on LAYER met1 = 39
[12/17 19:48:30   1719s] #Total number of violations on LAYER met2 = 0
[12/17 19:48:30   1719s] #Total number of violations on LAYER met3 = 0
[12/17 19:48:30   1719s] #Total number of violations on LAYER met4 = 0
[12/17 19:48:30   1719s] #Total number of violations on LAYER met5 = 0
[12/17 19:48:30   1719s] #
[12/17 19:48:30   1720s] #
[12/17 19:48:30   1720s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 19:48:30   1720s] #Total wire length = 418394 um.
[12/17 19:48:30   1720s] #Total half perimeter of net bounding box = 316179 um.
[12/17 19:48:30   1720s] #Total wire length on LAYER met1 = 131035 um.
[12/17 19:48:30   1720s] #Total wire length on LAYER met2 = 174377 um.
[12/17 19:48:30   1720s] #Total wire length on LAYER met3 = 80321 um.
[12/17 19:48:30   1720s] #Total wire length on LAYER met4 = 30409 um.
[12/17 19:48:30   1720s] #Total wire length on LAYER met5 = 2253 um.
[12/17 19:48:30   1720s] #Total number of vias = 32427
[12/17 19:48:30   1720s] #Up-Via Summary (total 32427):
[12/17 19:48:30   1720s] #           
[12/17 19:48:30   1720s] #-----------------------
[12/17 19:48:30   1720s] # met1            26458
[12/17 19:48:30   1720s] # met2             4835
[12/17 19:48:30   1720s] # met3             1063
[12/17 19:48:30   1720s] # met4               71
[12/17 19:48:30   1720s] #-----------------------
[12/17 19:48:30   1720s] #                 32427 
[12/17 19:48:30   1720s] #
[12/17 19:48:30   1720s] #Total number of DRC violations = 39
[12/17 19:48:30   1720s] #Total number of process antenna violations = 0
[12/17 19:48:30   1720s] #Total number of net violated process antenna rule = 0
[12/17 19:48:30   1720s] #Total number of violations on LAYER met1 = 39
[12/17 19:48:30   1720s] #Total number of violations on LAYER met2 = 0
[12/17 19:48:30   1720s] #Total number of violations on LAYER met3 = 0
[12/17 19:48:30   1720s] #Total number of violations on LAYER met4 = 0
[12/17 19:48:30   1720s] #Total number of violations on LAYER met5 = 0
[12/17 19:48:30   1720s] #
[12/17 19:48:30   1720s] ### Gcell dirty-map stats: routing = 1.14%
[12/17 19:48:30   1720s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 19:48:30   1720s] #detailRoute Statistics:
[12/17 19:48:30   1720s] #Cpu time = 00:00:03
[12/17 19:48:30   1720s] #Elapsed time = 00:00:01
[12/17 19:48:30   1720s] #Increased memory = 56.38 (MB)
[12/17 19:48:30   1720s] #Total memory = 3676.71 (MB)
[12/17 19:48:30   1720s] #Peak memory = 4217.92 (MB)
[12/17 19:48:30   1720s] #Skip updating routing design signature in db-snapshot flow
[12/17 19:48:30   1720s] ### global_detail_route design signature (158): route=909115400 flt_obj=0 vio=536659477 shield_wire=1
[12/17 19:48:30   1720s] ### Time Record (DB Export) is installed.
[12/17 19:48:30   1720s] ### export design design signature (159): route=909115400 fixed_route=662217276 flt_obj=0 vio=536659477 swire=1694458791 shield_wire=1 net_attr=1649402126 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:30   1720s] ### Time Record (DB Export) is uninstalled.
[12/17 19:48:30   1720s] ### Time Record (Post Callback) is installed.
[12/17 19:48:30   1720s] ### Time Record (Post Callback) is uninstalled.
[12/17 19:48:30   1720s] #
[12/17 19:48:30   1720s] #globalDetailRoute statistics:
[12/17 19:48:30   1720s] #Cpu time = 00:00:06
[12/17 19:48:30   1720s] #Elapsed time = 00:00:03
[12/17 19:48:30   1720s] #Increased memory = -120.91 (MB)
[12/17 19:48:30   1720s] #Total memory = 3484.09 (MB)
[12/17 19:48:30   1720s] #Peak memory = 4217.92 (MB)
[12/17 19:48:30   1720s] #Number of warnings = 22
[12/17 19:48:30   1720s] #Total number of warnings = 268
[12/17 19:48:30   1720s] #Number of fails = 0
[12/17 19:48:30   1720s] #Total number of fails = 0
[12/17 19:48:30   1720s] #Complete globalDetailRoute on Tue Dec 17 19:48:30 2024
[12/17 19:48:30   1720s] #
[12/17 19:48:30   1720s] ### import design signature (160): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:30   1720s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 19:48:30   1720s] ### 
[12/17 19:48:30   1720s] ###   Scalability Statistics
[12/17 19:48:30   1720s] ### 
[12/17 19:48:30   1720s] ### --------------------------------+----------------+----------------+----------------+
[12/17 19:48:30   1720s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 19:48:30   1720s] ### --------------------------------+----------------+----------------+----------------+
[12/17 19:48:30   1720s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Global Routing                |        00:00:02|        00:00:01|             1.3|
[12/17 19:48:30   1720s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 19:48:30   1720s] ###   Entire Command                |        00:00:06|        00:00:03|             2.1|
[12/17 19:48:30   1720s] ### --------------------------------+----------------+----------------+----------------+
[12/17 19:48:30   1720s] ### 
[12/17 19:48:30   1720s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:06.3/0:00:03.1 (2.1), totSession cpu/real = 0:28:40.5/3:40:48.8 (0.1), mem = 4874.8M
[12/17 19:48:30   1720s] 
[12/17 19:48:30   1720s] =============================================================================================
[12/17 19:48:30   1720s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   22.33-s094_1
[12/17 19:48:30   1720s] =============================================================================================
[12/17 19:48:30   1720s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:48:30   1720s] ---------------------------------------------------------------------------------------------
[12/17 19:48:30   1720s] [ GlobalRoute            ]      1   0:00:01.2  (  37.8 % )     0:00:01.2 /  0:00:01.5    1.3
[12/17 19:48:30   1720s] [ DetailRoute            ]      1   0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:01.5    3.9
[12/17 19:48:30   1720s] [ MISC                   ]          0:00:01.5  (  49.3 % )     0:00:01.5 /  0:00:03.3    2.2
[12/17 19:48:30   1720s] ---------------------------------------------------------------------------------------------
[12/17 19:48:30   1720s]  EcoRoute #1 TOTAL                  0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:06.3    2.1
[12/17 19:48:30   1720s] ---------------------------------------------------------------------------------------------
[12/17 19:48:30   1720s] 
[12/17 19:48:30   1720s] **optDesign ... cpu = 0:00:32, real = 0:00:21, mem = 3459.3M, totSessionCpu=0:28:41 **
[12/17 19:48:30   1720s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 19:48:30   1720s] **INFO: flowCheckPoint #26 PostEcoSummary
[12/17 19:48:30   1720s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 19:48:30   1720s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 19:48:30   1720s] #To increase the message display limit, refer to the product command reference manual.
[12/17 19:48:30   1720s] ### Net info: total nets: 15080
[12/17 19:48:30   1720s] ### Net info: dirty nets: 0
[12/17 19:48:30   1720s] ### Net info: marked as disconnected nets: 0
[12/17 19:48:30   1720s] #num needed restored net=0
[12/17 19:48:30   1720s] #need_extraction net=0 (total=15080)
[12/17 19:48:30   1720s] ### Net info: fully routed nets: 12351
[12/17 19:48:30   1720s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 19:48:30   1720s] ### Net info: unrouted nets: 32
[12/17 19:48:30   1720s] ### Net info: re-extraction nets: 0
[12/17 19:48:30   1720s] ### Net info: ignored nets: 0
[12/17 19:48:30   1720s] ### Net info: skip routing nets: 0
[12/17 19:48:31   1721s] ### import design signature (161): route=1008572653 fixed_route=1008572653 flt_obj=0 vio=846912488 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:31   1721s] #Extract in post route mode
[12/17 19:48:31   1721s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 19:48:31   1721s] #Fast data preparation for tQuantus.
[12/17 19:48:31   1721s] #Start routing data preparation on Tue Dec 17 19:48:31 2024
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 19:48:31   1721s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 19:48:31   1721s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 19:48:31   1721s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 19:48:31   1721s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 19:48:31   1721s] #Regenerating Ggrids automatically.
[12/17 19:48:31   1721s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:48:31   1721s] #Using automatically generated G-grids.
[12/17 19:48:31   1721s] #Done routing data preparation.
[12/17 19:48:31   1721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3479.52 (MB), peak = 4217.92 (MB)
[12/17 19:48:31   1721s] #Start routing data preparation on Tue Dec 17 19:48:31 2024
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #Minimum voltage of a net in the design = 0.000.
[12/17 19:48:31   1721s] #Maximum voltage of a net in the design = 1.950.
[12/17 19:48:31   1721s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 19:48:31   1721s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 19:48:31   1721s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 19:48:31   1721s] #Build and mark too close pins for the same net.
[12/17 19:48:31   1721s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 19:48:31   1721s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 19:48:31   1721s] #pin_access_rlayer=2(met2)
[12/17 19:48:31   1721s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 19:48:31   1721s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 19:48:31   1721s] #enable_dpt_layer_shield=F
[12/17 19:48:31   1721s] #has_line_end_grid=F
[12/17 19:48:31   1721s] #Regenerating Ggrids automatically.
[12/17 19:48:31   1721s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 19:48:31   1721s] #Using automatically generated G-grids.
[12/17 19:48:31   1721s] #Done routing data preparation.
[12/17 19:48:31   1721s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3485.80 (MB), peak = 4217.92 (MB)
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #Start tQuantus RC extraction...
[12/17 19:48:31   1721s] #Start building rc corner(s)...
[12/17 19:48:31   1721s] #Number of RC Corner = 1
[12/17 19:48:31   1721s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 19:48:31   1721s] #(i=6, n=5 1000)
[12/17 19:48:31   1721s] #Layer met5 does not exist in nanoroute.
[12/17 19:48:31   1721s] #li1 -> met1 (1)
[12/17 19:48:31   1721s] #met1 -> met2 (2)
[12/17 19:48:31   1721s] #met2 -> met3 (3)
[12/17 19:48:31   1721s] #met3 -> met4 (4)
[12/17 19:48:31   1721s] #met4 -> met5 (5)
[12/17 19:48:31   1721s] #SADV-On
[12/17 19:48:31   1721s] # Corner(s) : 
[12/17 19:48:31   1721s] #RC_CORNER [25.00]
[12/17 19:48:31   1721s] # Corner id: 0
[12/17 19:48:31   1721s] # Layout Scale: 1.000000
[12/17 19:48:31   1721s] # Has Metal Fill model: yes
[12/17 19:48:31   1721s] # Temperature was set
[12/17 19:48:31   1721s] # Temperature : 25.000000
[12/17 19:48:31   1721s] # Ref. Temp   : 30.000000
[12/17 19:48:31   1721s] #SADV-Off
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #layer[1] tech width 140 != ict width 170.0
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #layer[3] tech width 300 != ict width 140.0
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #layer[5] tech width 1600 != ict width 300.0
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 19:48:31   1721s] #total pattern=56 [6, 147]
[12/17 19:48:31   1721s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 19:48:31   1721s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 19:48:31   1721s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 19:48:31   1721s] #number model r/c [1,1] [6,147] read
[12/17 19:48:31   1721s] #0 rcmodel(s) requires rebuild
[12/17 19:48:31   1721s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3488.21 (MB), peak = 4217.92 (MB)
[12/17 19:48:31   1721s] #Finish check_net_pin_list step Enter extract
[12/17 19:48:31   1721s] #Start init net ripin tree building
[12/17 19:48:31   1721s] #Finish init net ripin tree building
[12/17 19:48:31   1721s] #Cpu time = 00:00:00
[12/17 19:48:31   1721s] #Elapsed time = 00:00:00
[12/17 19:48:31   1721s] #Increased memory = 0.00 (MB)
[12/17 19:48:31   1721s] #Total memory = 3488.21 (MB)
[12/17 19:48:31   1721s] #Peak memory = 4217.92 (MB)
[12/17 19:48:31   1721s] #Using multithreading with 8 threads.
[12/17 19:48:31   1721s] #begin processing metal fill model file
[12/17 19:48:31   1721s] #end processing metal fill model file
[12/17 19:48:31   1721s] #Length limit = 200 pitches
[12/17 19:48:31   1721s] #opt mode = 2
[12/17 19:48:31   1721s] #Finish check_net_pin_list step Fix net pin list
[12/17 19:48:31   1721s] #Start generate extraction boxes.
[12/17 19:48:31   1721s] #
[12/17 19:48:31   1721s] #Extract using 30 x 30 Hboxes
[12/17 19:48:31   1721s] #6x6 initial hboxes
[12/17 19:48:31   1721s] #Use area based hbox pruning.
[12/17 19:48:31   1721s] #0/0 hboxes pruned.
[12/17 19:48:31   1721s] #Complete generating extraction boxes.
[12/17 19:48:31   1721s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 19:48:31   1721s] #Process 0 special clock nets for rc extraction
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 19:48:31   1721s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 19:48:31   1721s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 19:48:33   1727s] #Run Statistics for Extraction:
[12/17 19:48:33   1727s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 19:48:33   1727s] #   Increased memory =   250.29 (MB), total memory =  3738.55 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:33   1727s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d
[12/17 19:48:33   1727s] #Finish registering nets and terms for rcdb.
[12/17 19:48:33   1727s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3500.57 (MB), peak = 4217.92 (MB)
[12/17 19:48:33   1727s] #RC Statistics: 49035 Res, 27015 Ground Cap, 0 XCap (Edge to Edge)
[12/17 19:48:33   1727s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.62 (24234), Avg L-Edge Length: 10338.33 (14444)
[12/17 19:48:33   1727s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d.
[12/17 19:48:33   1727s] #Start writing RC data.
[12/17 19:48:33   1727s] #Finish writing RC data
[12/17 19:48:33   1727s] #Finish writing rcdb with 64009 nodes, 51658 edges, and 0 xcaps
[12/17 19:48:33   1727s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3494.80 (MB), peak = 4217.92 (MB)
[12/17 19:48:33   1727s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d' ...
[12/17 19:48:33   1727s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d' for reading (mem: 4964.285M)
[12/17 19:48:33   1727s] Reading RCDB with compressed RC data.
[12/17 19:48:33   1727s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d' for content verification (mem: 4964.285M)
[12/17 19:48:33   1727s] Reading RCDB with compressed RC data.
[12/17 19:48:33   1727s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d': 0 access done (mem: 4964.285M)
[12/17 19:48:33   1727s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d': 0 access done (mem: 4964.285M)
[12/17 19:48:33   1727s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4964.285M)
[12/17 19:48:33   1727s] Following multi-corner parasitics specified:
[12/17 19:48:33   1727s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d (rcdb)
[12/17 19:48:33   1727s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d' for reading (mem: 4964.285M)
[12/17 19:48:33   1727s] Reading RCDB with compressed RC data.
[12/17 19:48:33   1727s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d specified
[12/17 19:48:33   1727s] Cell fpga_top, hinst 
[12/17 19:48:33   1727s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 19:48:33   1727s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_7bi0Lu.rcdb.d': 0 access done (mem: 4964.285M)
[12/17 19:48:33   1727s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4964.285M)
[12/17 19:48:33   1727s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_UmlWQ7.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4964.285M)
[12/17 19:48:33   1727s] Reading RCDB with compressed RC data.
[12/17 19:48:34   1728s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_UmlWQ7.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4964.285M)
[12/17 19:48:34   1728s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4964.285M)
[12/17 19:48:34   1728s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4964.285M)
[12/17 19:48:34   1728s] #
[12/17 19:48:34   1728s] #Restore RCDB.
[12/17 19:48:34   1728s] #
[12/17 19:48:34   1728s] #Complete tQuantus RC extraction.
[12/17 19:48:34   1728s] #Cpu time = 00:00:07
[12/17 19:48:34   1728s] #Elapsed time = 00:00:03
[12/17 19:48:34   1728s] #Increased memory = 9.01 (MB)
[12/17 19:48:34   1728s] #Total memory = 3494.81 (MB)
[12/17 19:48:34   1728s] #Peak memory = 4217.92 (MB)
[12/17 19:48:34   1728s] #
[12/17 19:48:34   1728s] #411 inserted nodes are removed
[12/17 19:48:34   1728s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 19:48:34   1728s] ### export design design signature (163): route=1492946887 fixed_route=1492946887 flt_obj=0 vio=846912488 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:34   1728s] ### import design signature (164): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 19:48:34   1728s] #Start Inst Signature in MT(0)
[12/17 19:48:34   1728s] #Start Net Signature in MT(29549193)
[12/17 19:48:34   1728s] #Calculate SNet Signature in MT (61882485)
[12/17 19:48:34   1728s] #Run time and memory report for RC extraction:
[12/17 19:48:34   1728s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 19:48:34   1728s] #Run Statistics for snet signature:
[12/17 19:48:34   1728s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.56/8, scale score = 0.20.
[12/17 19:48:34   1728s] #    Increased memory =    -0.02 (MB), total memory =  3466.42 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:34   1728s] #Run Statistics for Net Final Signature:
[12/17 19:48:34   1728s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:48:34   1728s] #   Increased memory =     0.00 (MB), total memory =  3466.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:34   1728s] #Run Statistics for Net launch:
[12/17 19:48:34   1728s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.49/8, scale score = 0.81.
[12/17 19:48:34   1728s] #    Increased memory =     0.12 (MB), total memory =  3466.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:34   1728s] #Run Statistics for Net init_dbsNet_slist:
[12/17 19:48:34   1728s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 19:48:34   1728s] #   Increased memory =     0.00 (MB), total memory =  3466.31 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:34   1728s] #Run Statistics for net signature:
[12/17 19:48:34   1728s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.72/8, scale score = 0.71.
[12/17 19:48:34   1728s] #    Increased memory =     0.12 (MB), total memory =  3466.43 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:34   1728s] #Run Statistics for inst signature:
[12/17 19:48:34   1728s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.47/8, scale score = 0.56.
[12/17 19:48:34   1728s] #    Increased memory =    -0.04 (MB), total memory =  3466.31 (MB), peak memory =  4217.92 (MB)
[12/17 19:48:34   1728s] Starting delay calculation for Setup views
[12/17 19:48:34   1728s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 19:48:34   1728s] #################################################################################
[12/17 19:48:34   1728s] # Design Stage: PostRoute
[12/17 19:48:34   1728s] # Design Name: fpga_top
[12/17 19:48:34   1728s] # Design Mode: 130nm
[12/17 19:48:34   1728s] # Analysis Mode: MMMC OCV 
[12/17 19:48:34   1728s] # Parasitics Mode: SPEF/RCDB 
[12/17 19:48:34   1728s] # Signoff Settings: SI Off 
[12/17 19:48:34   1728s] #################################################################################
[12/17 19:48:34   1729s] Topological Sorting (REAL = 0:00:00.0, MEM = 4995.6M, InitMEM = 4995.6M)
[12/17 19:48:34   1729s] Calculate early delays in OCV mode...
[12/17 19:48:34   1729s] Calculate late delays in OCV mode...
[12/17 19:48:34   1729s] Start delay calculation (fullDC) (8 T). (MEM=5000.61)
[12/17 19:48:34   1729s] eee: Trim Metal Layers: { }
[12/17 19:48:34   1729s] eee: RC Grid Memory allocated=37500
[12/17 19:48:34   1729s] eee: LayerId=1 widthSet size=1
[12/17 19:48:34   1729s] eee: LayerId=2 widthSet size=1
[12/17 19:48:34   1729s] eee: LayerId=3 widthSet size=1
[12/17 19:48:34   1729s] eee: LayerId=4 widthSet size=1
[12/17 19:48:34   1729s] eee: LayerId=5 widthSet size=1
[12/17 19:48:34   1729s] eee: Total RC Grid memory=37500
[12/17 19:48:34   1729s] eee: Metal Layers Info:
[12/17 19:48:34   1729s] eee: L: met1 met2 met3 met4 met5
[12/17 19:48:34   1729s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 19:48:34   1729s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 19:48:34   1729s] eee: pegSigSF=1.070000
[12/17 19:48:34   1729s] Initializing multi-corner resistance tables ...
[12/17 19:48:34   1729s] eee: l=1 avDens=0.104802 usedTrk=2880.940543 availTrk=27489.464425 sigTrk=2880.940543
[12/17 19:48:34   1729s] eee: l=2 avDens=0.095943 usedTrk=2618.270645 availTrk=27289.773118 sigTrk=2618.270645
[12/17 19:48:34   1729s] eee: l=3 avDens=0.067496 usedTrk=1213.714186 availTrk=17981.931896 sigTrk=1213.714186
[12/17 19:48:34   1729s] eee: l=4 avDens=0.048676 usedTrk=870.988845 availTrk=17893.738915 sigTrk=870.988845
[12/17 19:48:34   1729s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 19:48:34   1729s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 19:48:34   1729s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 19:48:34   1729s] eee: NetCapCache creation started. (Current Mem: 5000.613M) 
[12/17 19:48:34   1729s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5000.613M) 
[12/17 19:48:34   1729s] End AAE Lib Interpolated Model. (MEM=5020.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 19:48:34   1729s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_UmlWQ7.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5020.340M)
[12/17 19:48:34   1729s] Reading RCDB with compressed RC data.
[12/17 19:48:34   1729s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5020.3M)
[12/17 19:48:34   1729s] AAE_INFO: 8 threads acquired from CTE.
[12/17 19:48:35   1732s] Total number of fetched objects 14095
[12/17 19:48:35   1732s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 19:48:35   1732s] End delay calculation. (MEM=5449.9 CPU=0:00:02.9 REAL=0:00:01.0)
[12/17 19:48:35   1732s] End delay calculation (fullDC). (MEM=5449.9 CPU=0:00:03.2 REAL=0:00:01.0)
[12/17 19:48:35   1732s] *** CDM Built up (cpu=0:00:03.8  real=0:00:01.0  mem= 5449.9M) ***
[12/17 19:48:35   1733s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:01.0 totSessionCpu=0:28:53 mem=5449.9M)
[12/17 19:48:35   1733s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5449.9M, EPOCH TIME: 1734461315.389597
[12/17 19:48:35   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] 
[12/17 19:48:35   1733s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:35   1733s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5449.9M, EPOCH TIME: 1734461315.394909
[12/17 19:48:35   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:48:35   1733s] **optDesign ... cpu = 0:00:45, real = 0:00:26, mem = 3657.1M, totSessionCpu=0:28:53 **
[12/17 19:48:35   1733s] Executing marking Critical Nets1
[12/17 19:48:35   1733s] **INFO: flowCheckPoint #27 OptimizationRecovery
[12/17 19:48:35   1733s] *** Timing Is met
[12/17 19:48:35   1733s] *** Check timing (0:00:00.0)
[12/17 19:48:35   1733s] **INFO: flowCheckPoint #28 FinalSummary
[12/17 19:48:35   1733s] OPTC: user 20.0
[12/17 19:48:35   1733s] Reported timing to dir ./timingReports
[12/17 19:48:35   1733s] **optDesign ... cpu = 0:00:45, real = 0:00:26, mem = 3652.8M, totSessionCpu=0:28:53 **
[12/17 19:48:35   1733s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5025.9M, EPOCH TIME: 1734461315.750061
[12/17 19:48:35   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] 
[12/17 19:48:35   1733s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 19:48:35   1733s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5025.9M, EPOCH TIME: 1734461315.755383
[12/17 19:48:35   1733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:35   1733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:37   1734s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 19:48:37   1734s] **optDesign ... cpu = 0:00:46, real = 0:00:28, mem = 3658.6M, totSessionCpu=0:28:54 **
[12/17 19:48:37   1734s] *** Finished optDesign ***
[12/17 19:48:39   1734s] Info: final physical memory for 9 CRR processes is 436.26MB.
[12/17 19:48:40   1734s] Info: Summary of CRR changes:
[12/17 19:48:40   1734s]       - Timing transform commits:       0
[12/17 19:48:40   1734s] Deleting Lib Analyzer.
[12/17 19:48:40   1734s] Info: Destroy the CCOpt slew target map.
[12/17 19:48:40   1734s] clean pInstBBox. size 0
[12/17 19:48:40   1734s] Cell fpga_top LLGs are deleted
[12/17 19:48:40   1734s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:40   1734s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 19:48:40   1734s] Info: pop threads available for lower-level modules during optimization.
[12/17 19:48:40   1734s] *** optDesign #5 [finish] : cpu/real = 0:00:46.5/0:00:31.7 (1.5), totSession cpu/real = 0:28:54.7/3:40:58.8 (0.1), mem = 5027.0M
[12/17 19:48:40   1734s] 
[12/17 19:48:40   1734s] =============================================================================================
[12/17 19:48:40   1734s]  Final TAT Report : optDesign #5                                                22.33-s094_1
[12/17 19:48:40   1734s] =============================================================================================
[12/17 19:48:40   1734s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 19:48:40   1734s] ---------------------------------------------------------------------------------------------
[12/17 19:48:40   1734s] [ InitOpt                ]      1   0:00:08.8  (  27.8 % )     0:00:09.0 /  0:00:02.0    0.2
[12/17 19:48:40   1734s] [ DrvOpt                 ]      1   0:00:00.9  (   2.8 % )     0:00:00.9 /  0:00:01.0    1.2
[12/17 19:48:40   1734s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 19:48:40   1734s] [ LayerAssignment        ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 19:48:40   1734s] [ BuildHoldData          ]      1   0:00:00.7  (   2.1 % )     0:00:02.5 /  0:00:09.9    4.0
[12/17 19:48:40   1734s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:03.3 /  0:00:02.4    0.7
[12/17 19:48:40   1734s] [ DrvReport              ]      8   0:00:02.8  (   8.8 % )     0:00:02.8 /  0:00:01.5    0.6
[12/17 19:48:40   1734s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    1.0
[12/17 19:48:40   1734s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.7
[12/17 19:48:40   1734s] [ RefinePlace            ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.7    1.9
[12/17 19:48:40   1734s] [ ClockDrv               ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 19:48:40   1734s] [ EcoRoute               ]      1   0:00:03.1  (   9.7 % )     0:00:03.1 /  0:00:06.3    2.1
[12/17 19:48:40   1734s] [ ExtractRC              ]      2   0:00:07.7  (  24.2 % )     0:00:07.7 /  0:00:17.8    2.3
[12/17 19:48:40   1734s] [ FullDelayCalc          ]      3   0:00:02.1  (   6.5 % )     0:00:02.1 /  0:00:11.3    5.5
[12/17 19:48:40   1734s] [ TimingUpdate           ]     17   0:00:01.0  (   3.1 % )     0:00:03.0 /  0:00:14.0    4.6
[12/17 19:48:40   1734s] [ TimingReport           ]      5   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.5    1.4
[12/17 19:48:40   1734s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 19:48:40   1734s] [ MISC                   ]          0:00:03.0  (   9.4 % )     0:00:03.0 /  0:00:00.5    0.2
[12/17 19:48:40   1734s] ---------------------------------------------------------------------------------------------
[12/17 19:48:40   1734s]  optDesign #5 TOTAL                 0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:46.5    1.5
[12/17 19:48:40   1734s] ---------------------------------------------------------------------------------------------
[12/17 19:48:40   1734s] 
[12/17 19:48:40   1734s] 
[12/17 19:48:40   1734s] TimeStamp Deleting Cell Server Begin ...
[12/17 19:48:40   1734s] 
[12/17 19:48:40   1734s] TimeStamp Deleting Cell Server End ...
[12/17 19:48:44   1735s] <CMD> zoomBox 238.52100 201.12700 1091.04200 964.31500
[12/17 19:48:45   1735s] <CMD> zoomBox 362.36200 287.09200 885.91700 755.78500
[12/17 19:48:45   1735s] <CMD> zoomBox 417.05600 325.05700 795.32400 663.68800
[12/17 19:48:46   1735s] <CMD> zoomBox 472.00400 363.20000 704.30900 571.16300
[12/17 19:48:46   1736s] <CMD> zoomBox 496.27200 380.04600 664.11200 530.29900
[12/17 19:48:47   1736s] <CMD> uiSetTool select
[12/17 19:48:49   1736s] <CMD> zoomBox 517.80400 404.59500 620.87900 496.86900
[12/17 19:48:49   1736s] <CMD> zoomBox 530.71800 419.25800 594.02000 475.92700
[12/17 19:48:50   1736s] <CMD> zoomBox 540.97300 429.66900 574.01800 459.25100
[12/17 19:48:50   1736s] <CMD> zoomBox 544.08100 432.82400 567.95600 454.19700
[12/17 19:48:54   1736s] <CMD> zoomBox 544.96000 434.02800 565.25500 452.19600
[12/17 19:48:54   1736s] <CMD> zoomBox 545.70800 435.05200 562.95900 450.49500
[12/17 19:48:55   1737s] <CMD> zoomBox 547.34400 437.29100 557.93800 446.77500
[12/17 19:49:01   1737s] <CMD> zoomBox 545.70700 435.05100 562.95900 450.49500
[12/17 19:49:03   1737s] <CMD> selectWire 545.6100 440.6400 555.0850 440.7800 1 pad_clk/tie_lo_esd
[12/17 19:49:05   1737s] <CMD> zoomBox 546.06100 435.75700 560.72600 448.88500
[12/17 19:49:05   1737s] <CMD> zoomBox 546.36800 436.39300 558.83400 447.55300
[12/17 19:49:05   1738s] <CMD> zoomBox 547.26900 438.27400 553.77600 444.09900
[12/17 19:49:06   1738s] <CMD> zoomBox 547.65500 439.06600 551.65100 442.64300
[12/17 19:49:07   1738s] <CMD> zoomBox 547.76400 439.26100 551.16000 442.30100
[12/17 19:49:10   1738s] <CMD> deselectAll
[12/17 19:49:10   1738s] <CMD> selectWire 547.8950 440.6800 549.1300 440.9800 3 {clk[0]}
[12/17 19:49:11   1738s] <CMD> zoomBox 547.27600 438.45400 552.80600 443.40500
[12/17 19:49:12   1738s] <CMD> zoomBox 546.78900 437.65100 554.44400 444.50400
[12/17 19:49:12   1738s] <CMD> zoomBox 546.48000 437.14100 555.48600 445.20300
[12/17 19:49:14   1738s] <CMD> zoomBox 545.25800 435.32800 557.72300 446.48700
[12/17 19:49:14   1738s] <CMD> zoomBox 544.48000 434.17500 559.14600 447.30400
[12/17 19:49:15   1738s] <CMD> zoomBox 543.56600 432.81900 560.82000 448.26500
[12/17 19:49:15   1739s] <CMD> zoomBox 542.49100 431.22400 562.78900 449.39500
[12/17 19:49:15   1739s] <CMD> zoomBox 541.22600 429.34700 565.10600 450.72500
[12/17 19:49:16   1739s] <CMD> zoomBox 537.98500 424.54100 571.03900 454.13100
[12/17 19:49:16   1739s] <CMD> zoomBox 533.50100 417.88900 579.25100 458.84500
[12/17 19:49:17   1739s] <CMD> zoomBox 523.34700 402.82700 597.84500 469.51900
[12/17 19:49:17   1739s] <CMD> zoomBox 506.81400 378.30100 628.12400 486.89900
[12/17 19:49:18   1739s] <CMD> zoomBox 467.58100 320.09900 699.97600 528.14200
[12/17 19:49:18   1739s] <CMD> zoomBox 416.00900 243.59300 794.42700 582.35800
[12/17 19:49:20   1739s] <CMD> zoomBox 446.66200 356.61400 644.20000 533.45300
[12/17 19:49:20   1739s] <CMD> zoomBox 459.57900 404.24100 580.89400 512.84400
[12/17 19:49:21   1739s] <CMD> zoomBox 467.51200 433.49100 542.01500 500.18700
[12/17 19:49:21   1739s] <CMD> zoomBox 472.38300 451.45400 518.13800 492.41400
[12/17 19:49:22   1739s] <CMD> zoomBox 476.08800 465.11700 499.97400 486.50000
[12/17 19:49:22   1739s] <CMD> zoomBox 478.02300 472.25100 490.49200 483.41300
[12/17 19:49:23   1740s] <CMD> zoomBox 476.69400 467.35400 497.00000 485.53200
[12/17 19:49:23   1740s] <CMD> zoomBox 476.08700 465.11500 499.97600 486.50100
[12/17 19:49:24   1740s] <CMD> zoomBox 473.69300 456.16000 512.59300 490.98400
[12/17 19:49:24   1740s] <CMD> zoomBox 469.80300 441.67800 533.14600 498.38400
[12/17 19:49:25   1740s] <CMD> zoomBox 460.57100 407.30900 581.92100 515.94300
[12/17 19:49:25   1740s] <CMD> zoomBox 442.88900 341.47200 675.35800 549.58100
[12/17 19:49:26   1740s] <CMD> zoomBox 457.04500 395.31700 599.81100 523.12300
[12/17 19:49:26   1740s] <CMD> zoomBox 469.57600 442.98800 532.92500 499.69900
[12/17 19:49:27   1740s] <CMD> zoomBox 475.13800 464.41400 503.24600 489.57700
[12/17 19:49:27   1740s] <CMD> zoomBox 477.62400 473.96100 490.09700 485.12700
[12/17 19:49:28   1740s] <CMD> zoomBox 479.06300 478.04300 484.59900 482.99900
[12/17 19:49:28   1740s] <CMD> zoomBox 479.57600 479.15700 482.97600 482.20100
[12/17 19:49:29   1740s] <CMD> zoomBox 479.95000 479.75100 482.03900 481.62100
[12/17 19:49:30   1740s] <CMD> deselectAll
[12/17 19:49:30   1740s] <CMD> selectMarker 475.6400 475.6700 485.6400 485.6700 -1 0 0
[12/17 19:56:33   1777s] <CMD> deselectAll
[12/17 19:56:33   1777s] <CMD> selectMarker 475.6400 475.6700 485.6400 485.6700 -1 0 0
[12/17 19:56:34   1777s] <CMD> fit
[12/17 19:56:37   1778s] <CMD> zoomBox 17.55400 92.87500 1405.74000 1335.59800
[12/17 19:56:38   1778s] <CMD> zoomBox 332.58500 276.07400 1057.22800 924.78400
[12/17 19:56:39   1778s] <CMD> zoomBox 497.03200 371.96300 875.30300 710.59600
[12/17 19:56:39   1778s] <CMD> zoomBox 566.89800 418.60200 799.20600 626.56700
[12/17 19:56:40   1778s] <CMD> zoomBox 620.04700 452.01700 741.31400 560.57700
[12/17 19:56:40   1778s] <CMD> zoomBox 642.44400 465.51600 716.91800 532.18600
[12/17 19:56:41   1779s] <CMD> zoomBox 656.23600 474.28900 701.97400 515.23400
[12/17 19:56:41   1779s] <CMD> zoomBox 662.32700 478.22900 695.37300 507.81200
[12/17 19:56:42   1779s] <CMD> zoomBox 669.94900 483.54200 687.20000 498.98500
[12/17 19:56:42   1779s] <CMD> zoomBox 673.16000 485.77900 683.75600 495.26500
[12/17 19:56:43   1779s] <CMD> zoomBox 675.15300 487.22700 681.66200 493.05400
[12/17 19:56:43   1779s] <CMD> zoomBox 676.40000 488.19800 680.39800 491.77700
[12/17 19:56:44   1779s] <CMD> zoomBox 677.16600 488.79400 679.62200 490.99300
[12/17 19:56:44   1779s] <CMD> zoomBox 677.34800 488.93600 679.43700 490.80600
[12/17 19:56:44   1779s] <CMD> zoomBox 677.50300 489.05700 679.27900 490.64700
[12/17 19:56:48   1779s] <CMD> deselectAll
[12/17 19:56:48   1779s] <CMD> selectMarker 678.6150 489.4350 678.7100 489.6650 1 1 6
[12/17 19:56:50   1779s] <CMD> deselectAll
[12/17 19:56:50   1779s] <CMD> selectWire 678.5700 484.6800 678.7100 489.6200 2 {prog_clk[0]}
[12/17 19:56:57   1780s] <CMD> deselectAll
[12/17 19:56:57   1780s] <CMD> selectMarker 678.6150 489.4350 678.7100 489.6650 1 1 6
[12/17 19:57:04   1781s] <CMD> deselectAll
[12/17 19:57:04   1781s] <CMD> selectMarker 678.2000 489.8500 678.3400 489.9900 1 1 6
[12/17 19:57:08   1781s] <CMD> zoomBox 676.92100 488.67500 679.81300 491.26400
[12/17 19:57:09   1781s] <CMD> zoomBox 676.65400 488.50000 680.05700 491.54600
[12/17 19:57:09   1781s] <CMD> zoomBox 676.34000 488.29400 680.34400 491.87800
[12/17 19:57:10   1781s] <CMD> zoomBox 675.97200 488.05200 680.68200 492.26800
[12/17 19:57:11   1782s] <CMD> zoomBox 676.67000 488.47700 680.07400 491.52400
[12/17 19:57:12   1782s] <CMD> zoomBox 677.40000 488.89300 679.49100 490.76500
[12/17 19:57:12   1782s] <CMD> zoomBox 677.84700 489.14800 679.13300 490.29900
[12/17 19:57:25   1783s] <CMD> deselectAll
[12/17 19:57:25   1783s] <CMD> selectWire 678.5700 489.8500 685.3600 489.9900 1 {prog_clk[0]}
[12/17 19:57:31   1783s] <CMD> deselectAll
[12/17 19:57:31   1783s] <CMD> selectMarker 678.6150 489.4350 678.7100 489.6650 1 1 6
[12/17 19:57:41   1784s] <CMD> zoomBox 677.70200 489.08400 679.21500 490.43800
[12/17 19:57:42   1784s] <CMD> zoomBox 676.48800 488.54900 679.89900 491.60300
[12/17 19:57:42   1784s] <CMD> zoomBox 675.11600 487.94500 680.67300 492.92000
[12/17 19:57:43   1784s] <CMD> zoomBox 671.86200 486.51600 682.50900 496.04700
[12/17 19:57:43   1785s] <CMD> zoomBox 667.58600 484.63700 684.92400 500.15800
[12/17 19:57:44   1785s] <CMD> zoomBox 660.62400 481.57800 688.85600 506.85200
[12/17 19:57:45   1785s] <CMD> zoomBox 653.69400 478.53400 692.77000 513.51500
[12/17 19:57:45   1785s] <CMD> zoomBox 644.10200 474.31900 698.18700 522.73700
[12/17 19:57:46   1785s] <CMD> zoomBox 622.38300 464.77800 710.45400 543.62000
[12/17 19:57:47   1785s] <CMD> zoomBox 587.01700 449.24200 730.42700 577.62500
[12/17 19:57:48   1785s] <CMD> zoomBox 523.01800 398.99900 756.53900 608.05000
[12/17 19:57:49   1785s] <CMD> zoomBox 586.43300 453.67100 729.84500 582.05500
[12/17 19:57:50   1785s] <CMD> zoomBox 625.23400 483.16600 713.30700 562.01000
[12/17 19:57:51   1785s] <CMD> zoomBox 649.06200 501.27900 703.15100 549.70000
[12/17 19:57:51   1786s] <CMD> zoomBox 663.69400 512.40200 696.91300 542.14000
[12/17 19:57:52   1786s] <CMD> zoomBox 674.82600 520.80300 692.16700 536.32700
[12/17 19:57:52   1786s] <CMD> zoomBox 680.63600 525.18700 689.69000 533.29200
[12/17 19:57:53   1786s] <CMD> zoomBox 683.67000 527.47600 688.39700 531.70800
[12/17 19:57:54   1786s] <CMD> zoomBox 684.52900 528.14500 687.94600 531.20400
[12/17 19:57:55   1786s] <CMD> zoomBox 684.86500 528.40600 687.77000 531.00700
[12/17 19:57:55   1786s] <CMD> zoomBox 685.15000 528.62900 687.62000 530.84000
[12/17 19:57:56   1786s] <CMD> zoomBox 685.39300 528.81800 687.49300 530.69800
[12/17 19:57:56   1786s] <CMD> zoomBox 685.60000 528.97900 687.38500 530.57700
[12/17 19:57:57   1786s] <CMD> deselectAll
[12/17 19:57:57   1786s] <CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
[12/17 19:58:02   1787s] <CMD> setLayerPreference violation -isVisible 1
[12/17 19:58:02   1787s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 19:58:14   1788s] <CMD> zoomBox 932.115 1070.25 933.405 1071.39
[12/17 19:58:27   1789s] <CMD> zoomBox 931.96200 1070.16200 933.48000 1071.52100
[12/17 19:58:27   1789s] <CMD> zoomBox 931.78200 1070.06800 933.56800 1071.66700
[12/17 19:58:28   1789s] <CMD> zoomBox 931.57100 1069.95800 933.67200 1071.83900
[12/17 19:58:29   1789s] <CMD> deselectAll
[12/17 19:58:29   1789s] <CMD> selectMarker 932.6150 1070.7500 932.9050 1070.8900 1 1 6
[12/17 19:58:32   1790s] <CMD> deselectAll
[12/17 19:58:32   1790s] <CMD> selectWire 932.7550 1070.3800 932.8950 1070.7400 1 {grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_[0]}
[12/17 19:58:33   1790s] <CMD> zoomBox 931.34900 1069.83500 933.82100 1072.04800
[12/17 19:58:33   1790s] <CMD> zoomBox 931.08800 1069.69000 933.99700 1072.29400
[12/17 19:58:36   1790s] <CMD> zoomBox 931.50100 1069.95500 933.60300 1071.83700
[12/17 19:58:36   1790s] <CMD> zoomBox 931.66200 1070.05800 933.44900 1071.65800
[12/17 19:58:38   1790s] <CMD> deselectAll
[12/17 19:58:38   1790s] <CMD> selectWire 927.7600 1070.7500 938.3200 1070.8900 1 {prog_clk[0]}
[12/17 19:58:40   1790s] <CMD> zoomBox 932.03500 1070.33700 933.13300 1071.32000
[12/17 19:58:40   1790s] <CMD> zoomBox 932.27600 1070.51000 932.95100 1071.11400
[12/17 19:58:42   1791s] <CMD> zoomBox 931.92200 1070.25700 933.21600 1071.41500
[12/17 19:58:42   1791s] <CMD> zoomBox 931.45800 1069.92400 933.56600 1071.81100
[12/17 19:58:43   1791s] <CMD> zoomBox 931.24600 1069.77200 933.72600 1071.99200
[12/17 19:58:44   1791s] <CMD> zoomBox 930.99600 1069.59400 933.91400 1072.20600
[12/17 19:58:45   1791s] <CMD> zoomBox 930.35600 1069.13600 934.39500 1072.75200
[12/17 19:58:45   1791s] <CMD> zoomBox 929.47000 1068.50400 935.06100 1073.50900
[12/17 19:58:46   1791s] <CMD> zoomBox 928.90700 1068.10100 935.48500 1073.99000
[12/17 19:58:46   1791s] <CMD> zoomBox 928.24500 1067.62800 935.98400 1074.55600
[12/17 19:58:47   1791s] <CMD> zoomBox 928.90300 1068.13500 935.48100 1074.02400
[12/17 19:58:47   1791s] <CMD> zoomBox 929.46100 1068.56600 935.05300 1073.57200
[12/17 19:58:48   1791s] <CMD> zoomBox 930.97500 1069.73300 933.89500 1072.34700
[12/17 19:58:53   1792s] <CMD> zoomBox 931.61300 1070.14700 933.40700 1071.75300
[12/17 19:58:54   1792s] <CMD> zoomBox 932.00800 1070.40200 933.11100 1071.38900
[12/17 19:58:54   1792s] <CMD> zoomBox 932.18400 1070.51500 932.98000 1071.22800
[12/17 19:58:55   1792s] <CMD> deselectAll
[12/17 19:58:55   1792s] <CMD> selectObject Pin sb_1__0_/mux_top_track_12/g3/A1
[12/17 19:58:56   1792s] <CMD> zoomBox 931.74600 1070.25000 933.27200 1071.61600
[12/17 19:58:57   1792s] <CMD> zoomBox 931.39500 1070.03600 933.50700 1071.92700
[12/17 19:58:57   1792s] <CMD> zoomBox 931.17100 1069.90000 933.65600 1072.12500
[12/17 19:58:59   1792s] <CMD> deselectAll
[12/17 19:58:59   1792s] <CMD> selectWire 932.7550 1070.3800 933.1100 1070.5200 1 {grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_[0]}
[12/17 19:59:00   1792s] <CMD> zoomBox 931.39500 1069.98200 933.50800 1071.87400
[12/17 19:59:00   1792s] <CMD> zoomBox 931.58600 1070.05200 933.38200 1071.66000
[12/17 19:59:12   1793s] <CMD> zoomBox 931.24300 1069.86300 933.73000 1072.08900
[12/17 19:59:13   1794s] <CMD> zoomBox 930.76800 1069.60000 934.21100 1072.68200
[12/17 19:59:13   1794s] <CMD> zoomBox 930.11100 1069.23600 934.87700 1073.50300
[12/17 19:59:14   1794s] <CMD> deselectAll
[12/17 19:59:14   1794s] <CMD> selectWire 927.7600 1070.7500 938.3200 1070.8900 1 {prog_clk[0]}
[12/17 19:59:17   1794s] <CMD> zoomBox 929.85100 1068.96000 935.45900 1073.98000
[12/17 19:59:18   1794s] <CMD> zoomBox 929.18700 1068.25100 936.95100 1075.20100
[12/17 19:59:18   1794s] <CMD> zoomBox 928.26900 1067.27000 939.01500 1076.89000
[12/17 19:59:19   1794s] <CMD> zoomBox 927.68400 1066.64700 940.32700 1077.96500
[12/17 19:59:19   1794s] <CMD> zoomBox 925.23800 1064.03600 945.82500 1082.46600
[12/17 19:59:21   1794s] <CMD> zoomBox 925.74100 1065.99500 940.61500 1079.31000
[12/17 19:59:22   1794s] <CMD> zoomBox 926.31200 1067.83600 935.44700 1076.01400
[12/17 19:59:23   1794s] <CMD> zoomBox 926.74700 1069.23100 931.51700 1073.50100
[12/17 19:59:23   1795s] <CMD> zoomBox 927.02800 1069.94700 929.51900 1072.17700
[12/17 19:59:23   1795s] <CMD> zoomBox 927.17500 1070.32100 928.47600 1071.48600
[12/17 19:59:27   1795s] <CMD> zoomBox 927.03500 1070.02400 929.15400 1071.92100
[12/17 19:59:28   1795s] <CMD> zoomBox 926.89600 1069.72900 929.82900 1072.35500
[12/17 19:59:29   1795s] <CMD> zoomBox 926.79200 1069.56300 930.24300 1072.65200
[12/17 19:59:29   1795s] <CMD> zoomBox 926.67000 1069.36700 930.73000 1073.00200
[12/17 19:59:29   1795s] <CMD> zoomBox 926.35600 1068.86600 931.97700 1073.89800
[12/17 19:59:30   1795s] <CMD> zoomBox 925.92300 1068.17300 933.70300 1075.13800
[12/17 19:59:31   1795s] <CMD> zoomBox 925.32400 1067.21500 936.09200 1076.85500
[12/17 19:59:34   1796s] <CMD> zoomBox 926.49200 1067.73100 935.64500 1075.92500
[12/17 19:59:35   1796s] <CMD> zoomBox 928.99200 1068.88700 934.61300 1073.91900
[12/17 19:59:35   1796s] <CMD> zoomBox 930.50600 1069.61700 933.95900 1072.70800
[12/17 19:59:36   1796s] <CMD> zoomBox 930.86700 1069.79100 933.80300 1072.41900
[12/17 19:59:36   1796s] <CMD> zoomBox 931.65500 1070.17200 933.45800 1071.78600
[12/17 19:59:36   1796s] <CMD> zoomBox 932.09200 1070.41000 933.20100 1071.40300
[12/17 19:59:38   1796s] <CMD> zoomBox 932.24700 1070.51900 933.04900 1071.23700
[12/17 19:59:38   1796s] <CMD> zoomBox 932.30800 1070.56100 932.99000 1071.17200
[12/17 19:59:39   1796s] <CMD> zoomBox 932.35800 1070.59700 932.93900 1071.11700
[12/17 19:59:39   1796s] <CMD> zoomBox 932.47100 1070.67600 932.82800 1070.99600
[12/17 19:59:40   1796s] <CMD> zoomBox 932.54100 1070.72400 932.76100 1070.92100
[12/17 19:59:40   1796s] <CMD> zoomBox 932.57200 1070.74600 932.73100 1070.88800
[12/17 19:59:42   1796s] <CMD> zoomBox 932.55700 1070.73600 932.74400 1070.90300
[12/17 19:59:42   1796s] <CMD> zoomBox 932.46400 1070.67500 932.82300 1070.99600
[12/17 19:59:43   1797s] <CMD> zoomBox 932.28600 1070.55700 932.97300 1071.17200
[12/17 19:59:43   1797s] <CMD> zoomBox 931.94500 1070.33100 933.26200 1071.51000
[12/17 19:59:45   1797s] <CMD> zoomBox 931.49700 1070.03400 933.64300 1071.95500
[12/17 19:59:47   1797s] <CMD> zoomBox 931.05100 1069.73700 934.02200 1072.39700
[12/17 19:59:48   1797s] <CMD> zoomBox 930.43300 1069.32700 934.54600 1073.00900
[12/17 19:59:48   1797s] <CMD> zoomBox 929.57800 1068.76100 935.27100 1073.85700
[12/17 19:59:49   1797s] <CMD> zoomBox 928.39600 1067.97700 936.27500 1075.03000
[12/17 19:59:50   1797s] <CMD> zoomBox 927.64400 1067.47800 936.91300 1075.77600
[12/17 19:59:51   1797s] <CMD> zoomBox 925.71800 1066.20100 938.54800 1077.68700
[12/17 19:59:52   1797s] <CMD> zoomBox 929.00300 1068.01600 936.88300 1075.07000
[12/17 19:59:52   1797s] <CMD> zoomBox 931.02000 1069.13100 935.86100 1073.46500
[12/17 19:59:53   1798s] <CMD> zoomBox 932.49700 1070.03400 935.02600 1072.29800
[12/17 19:59:54   1798s] <CMD> deselectAll
[12/17 19:59:54   1798s] <CMD> selectWire 933.3350 1071.1200 935.0300 1071.2600 1 sb_1__0_/mux_top_track_12/n_6
[12/17 19:59:55   1798s] <CMD> zoomBox 932.20500 1069.83200 935.18000 1072.49500
[12/17 19:59:56   1798s] <CMD> zoomBox 931.45700 1069.31400 935.57400 1073.00000
[12/17 19:59:56   1798s] <CMD> zoomBox 930.98000 1068.98500 935.82500 1073.32200
[12/17 20:00:05   1799s] <CMD> deselectAll
[12/17 20:00:05   1799s] <CMD> selectInst sb_1__0_/mux_top_track_12/g3
[12/17 20:00:06   1799s] <CMD> zoomBox 929.92600 1068.72700 936.63200 1074.73000
[12/17 20:00:06   1799s] <CMD> zoomBox 928.46500 1068.37000 937.74800 1076.68000
[12/17 20:00:07   1799s] <CMD> zoomBox 921.86900 1066.75800 942.79200 1085.48900
[12/17 20:00:07   1799s] <CMD> zoomBox 907.00400 1063.12500 954.16100 1105.34100
[12/17 20:00:08   1799s] <CMD> zoomBox 873.50200 1054.93900 979.78500 1150.08500
[12/17 20:00:08   1799s] <CMD> zoomBox 850.37200 1049.28900 997.47600 1180.97800
[12/17 20:00:10   1799s] <CMD> fit
[12/17 20:00:21   1800s] <CMD> zoomBox 1078.94700 1099.98900 1158.48600 1042.82000
[12/17 20:00:24   1800s] <CMD> fit
[12/17 20:00:27   1801s] <CMD> zoomBox 728.47800 993.10800 788.13200 928.48300
[12/17 20:00:28   1801s] <CMD> zoomBox 733.16400 944.73500 777.49800 984.42300
[12/17 20:00:29   1801s] <CMD> zoomBox 740.46700 954.29500 767.69400 978.66900
[12/17 20:00:29   1801s] <CMD> zoomBox 746.02300 961.56600 760.23600 974.29000
[12/17 20:00:30   1801s] <CMD> zoomBox 747.95300 963.71800 758.22300 972.91200
[12/17 20:00:30   1801s] <CMD> zoomBox 748.72600 964.54100 757.45600 972.35600
[12/17 20:00:30   1801s] <CMD> zoomBox 750.58600 966.37000 755.94800 971.17000
[12/17 20:00:31   1801s] <CMD> zoomBox 752.14400 967.81800 754.94300 970.32400
[12/17 20:00:31   1801s] <CMD> zoomBox 752.84500 968.43500 754.56500 969.97500
[12/17 20:00:32   1801s] <CMD> zoomBox 753.27600 968.81500 754.33300 969.76100
[12/17 20:00:33   1801s] <CMD> zoomBox 753.54200 969.04800 754.19100 969.62900
[12/17 20:00:34   1802s] <CMD> deselectAll
[12/17 20:00:34   1802s] <CMD> selectMarker 753.8850 969.3700 754.0550 969.5100 1 1 6
[12/17 20:00:37   1802s] <CMD> deselectAll
[12/17 20:00:37   1802s] <CMD> selectMarker 753.8850 969.3700 754.0550 969.5100 1 1 6
[12/17 20:00:47   1803s] <CMD> zoomBox 958.405 982.19 959.695 983.33
[12/17 20:00:48   1803s] <CMD> zoomBox 932.115 1070.25 933.405 1071.39
[12/17 20:00:51   1803s] <CMD> zoomBox 931.18200 1069.80800 933.65300 1072.02000
[12/17 20:00:52   1803s] <CMD> zoomBox 930.83800 1069.64800 933.74500 1072.25000
[12/17 20:00:55   1803s] <CMD> zoomBox 739.465 524.13 740.635 525.27
[12/17 20:01:09   1805s] <CMD> zoomBox 738.80400 523.67400 741.24600 525.86000
[12/17 20:01:10   1805s] <CMD> zoomBox 738.00500 523.07600 741.98200 526.63600
[12/17 20:01:11   1805s] <CMD> zoomBox 736.70500 522.10200 743.18200 527.90000
[12/17 20:01:11   1805s] <CMD> zoomBox 736.11100 521.65600 743.73100 528.47800
[12/17 20:01:12   1805s] <CMD> zoomBox 734.58800 520.51500 745.13600 529.95800
[12/17 20:01:12   1805s] <CMD> zoomBox 733.61900 519.79000 746.02900 530.90000
[12/17 20:01:13   1805s] <CMD> zoomBox 732.47900 518.93700 747.08000 532.00800
[12/17 20:01:14   1805s] <CMD> zoomBox 734.58600 520.51400 745.13500 529.95800
[12/17 20:01:14   1805s] <CMD> zoomBox 737.20600 522.47600 742.71500 527.40800
[12/17 20:01:15   1805s] <CMD> zoomBox 738.06500 523.08800 742.04700 526.65300
[12/17 20:01:15   1805s] <CMD> deselectAll
[12/17 20:01:15   1805s] <CMD> selectWire 736.2400 524.6300 745.3600 524.7700 1 {prog_clk[0]}
[12/17 20:01:19   1806s] <CMD> uiSetTool copy
[12/17 20:01:26   1806s] <CMD> uiSetTool move
[12/17 20:01:32   1807s] <CMD> editMove -dx -0.016 -dy 0.243
[12/17 20:01:32   1807s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:01:39   1808s] <CMD> zoomBox 737.60600 522.76800 742.29100 526.96200
[12/17 20:01:40   1808s] <CMD> zoomBox 737.06600 522.39200 742.57800 527.32600
[12/17 20:01:40   1808s] <CMD> zoomBox 736.43100 521.94900 742.91500 527.75400
[12/17 20:01:40   1808s] <CMD> zoomBox 735.68300 521.42700 743.31200 528.25700
[12/17 20:01:41   1808s] <CMD> zoomBox 733.76800 520.09300 744.32800 529.54600
[12/17 20:01:47   1808s] <CMD> optDesign -postRoute
[12/17 20:01:47   1808s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3655.9M, totSessionCpu=0:30:09 **
[12/17 20:01:47   1808s] 
[12/17 20:01:47   1808s] Active Setup views: VIEW_SETUP 
[12/17 20:01:47   1808s] *** optDesign #6 [begin] : totSession cpu/real = 0:30:08.9/3:54:05.3 (0.1), mem = 5069.1M
[12/17 20:01:47   1808s] Info: 8 threads available for lower-level modules during optimization.
[12/17 20:01:47   1808s] GigaOpt running with 8 threads.
[12/17 20:01:47   1808s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:08.9/3:54:05.3 (0.1), mem = 5069.1M
[12/17 20:01:47   1808s] **INFO: User settings:
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 20:01:47   1808s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 20:01:47   1808s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 20:01:47   1808s] setNanoRouteMode -extract_design_signature                                                104840329
[12/17 20:01:47   1808s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 20:01:47   1808s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 20:01:47   1808s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 20:01:47   1808s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 20:01:47   1808s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 20:01:47   1808s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 20:01:47   1808s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 20:01:47   1808s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 20:01:47   1808s] setNanoRouteMode -route_with_eco                                                          false
[12/17 20:01:47   1808s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 20:01:47   1808s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 20:01:47   1808s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 20:01:47   1808s] setDesignMode -process                                                                    130
[12/17 20:01:47   1808s] setExtractRCMode -coupled                                                                 false
[12/17 20:01:47   1808s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 20:01:47   1808s] setExtractRCMode -engine                                                                  postRoute
[12/17 20:01:47   1808s] setExtractRCMode -relative_c_th                                                           1
[12/17 20:01:47   1808s] setExtractRCMode -total_c_th                                                              0
[12/17 20:01:47   1808s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 20:01:47   1808s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 20:01:47   1808s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 20:01:47   1808s] setDelayCalMode -engine                                                                   aae
[12/17 20:01:47   1808s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 20:01:47   1808s] setDelayCalMode -SIAware                                                                  false
[12/17 20:01:47   1808s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 20:01:47   1808s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 20:01:47   1808s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 20:01:47   1808s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 20:01:47   1808s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 20:01:47   1808s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 20:01:47   1808s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 20:01:47   1808s] setOptMode -opt_drv_margin                                                                0
[12/17 20:01:47   1808s] setOptMode -opt_drv                                                                       true
[12/17 20:01:47   1808s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 20:01:47   1808s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 20:01:47   1808s] setOptMode -opt_setup_target_slack                                                        0
[12/17 20:01:47   1808s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 20:01:47   1808s] setPlaceMode -maxRouteLayer                                                               5
[12/17 20:01:47   1808s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 20:01:47   1808s] setPlaceMode -place_detail_check_route                                                    false
[12/17 20:01:47   1808s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 20:01:47   1808s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 20:01:47   1808s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 20:01:47   1808s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 20:01:47   1808s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 20:01:47   1808s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 20:01:47   1808s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 20:01:47   1808s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 20:01:47   1808s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 20:01:47   1808s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 20:01:47   1808s] setPlaceMode -powerDriven                                                                 false
[12/17 20:01:47   1808s] setPlaceMode -timingDriven                                                                true
[12/17 20:01:47   1808s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 20:01:47   1808s] setAnalysisMode -checkType                                                                setup
[12/17 20:01:47   1808s] setAnalysisMode -clkSrcPath                                                               true
[12/17 20:01:47   1808s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 20:01:47   1808s] setAnalysisMode -skew                                                                     true
[12/17 20:01:47   1808s] setAnalysisMode -usefulSkew                                                               true
[12/17 20:01:47   1808s] setAnalysisMode -virtualIPO                                                               false
[12/17 20:01:47   1808s] 
[12/17 20:01:47   1808s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 20:01:47   1808s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 20:01:47   1809s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 20:01:47   1809s] 
[12/17 20:01:47   1809s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:01:47   1809s] Summary for sequential cells identification: 
[12/17 20:01:47   1809s]   Identified SBFF number: 8
[12/17 20:01:47   1809s]   Identified MBFF number: 0
[12/17 20:01:47   1809s]   Identified SB Latch number: 0
[12/17 20:01:47   1809s]   Identified MB Latch number: 0
[12/17 20:01:47   1809s]   Not identified SBFF number: 0
[12/17 20:01:47   1809s]   Not identified MBFF number: 0
[12/17 20:01:47   1809s]   Not identified SB Latch number: 0
[12/17 20:01:47   1809s]   Not identified MB Latch number: 0
[12/17 20:01:47   1809s]   Number of sequential cells which are not FFs: 0
[12/17 20:01:47   1809s]  Visiting view : VIEW_SETUP
[12/17 20:01:47   1809s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:01:47   1809s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:01:47   1809s]  Visiting view : VIEW_HOLD
[12/17 20:01:47   1809s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:01:47   1809s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:01:47   1809s] TLC MultiMap info (StdDelay):
[12/17 20:01:47   1809s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:01:47   1809s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:01:47   1809s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:01:47   1809s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:01:47   1809s]  Setting StdDelay to: 71.1ps
[12/17 20:01:47   1809s] 
[12/17 20:01:47   1809s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:01:47   1809s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 20:01:47   1809s] OPERPROF: Starting DPlace-Init at level 1, MEM:5071.1M, EPOCH TIME: 1734462107.384077
[12/17 20:01:47   1809s] Processing tracks to init pin-track alignment.
[12/17 20:01:47   1809s] z: 2, totalTracks: 1
[12/17 20:01:47   1809s] z: 4, totalTracks: 1
[12/17 20:01:47   1809s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:01:47   1809s] Cell fpga_top LLGs are deleted
[12/17 20:01:47   1809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] # Building fpga_top llgBox search-tree.
[12/17 20:01:47   1809s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5071.1M, EPOCH TIME: 1734462107.389304
[12/17 20:01:47   1809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5071.1M, EPOCH TIME: 1734462107.389675
[12/17 20:01:47   1809s] Max number of tech site patterns supported in site array is 256.
[12/17 20:01:47   1809s] Core basic site is 18T
[12/17 20:01:47   1809s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 20:01:47   1809s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 20:01:47   1809s] Fast DP-INIT is on for default
[12/17 20:01:47   1809s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:01:47   1809s] Atter site array init, number of instance map data is 0.
[12/17 20:01:47   1809s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.055, REAL:0.018, MEM:5103.1M, EPOCH TIME: 1734462107.407635
[12/17 20:01:47   1809s] 
[12/17 20:01:47   1809s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:01:47   1809s] OPERPROF:     Starting CMU at level 3, MEM:5103.1M, EPOCH TIME: 1734462107.409293
[12/17 20:01:47   1809s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.001, MEM:5103.1M, EPOCH TIME: 1734462107.410371
[12/17 20:01:47   1809s] 
[12/17 20:01:47   1809s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 20:01:47   1809s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.062, REAL:0.022, MEM:5103.1M, EPOCH TIME: 1734462107.411367
[12/17 20:01:47   1809s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5103.1M, EPOCH TIME: 1734462107.411408
[12/17 20:01:47   1809s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5103.1M, EPOCH TIME: 1734462107.411539
[12/17 20:01:47   1809s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5103.1MB).
[12/17 20:01:47   1809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.073, REAL:0.031, MEM:5103.1M, EPOCH TIME: 1734462107.415361
[12/17 20:01:47   1809s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5103.1M, EPOCH TIME: 1734462107.415409
[12/17 20:01:47   1809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:47   1809s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.010, MEM:5101.1M, EPOCH TIME: 1734462107.425877
[12/17 20:01:47   1809s] 
[12/17 20:01:47   1809s] Creating Lib Analyzer ...
[12/17 20:01:47   1809s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:01:47   1809s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:01:47   1809s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:01:47   1809s] 
[12/17 20:01:47   1809s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:01:47   1809s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:10 mem=5107.1M
[12/17 20:01:47   1809s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:10 mem=5107.1M
[12/17 20:01:47   1809s] Creating Lib Analyzer, finished. 
[12/17 20:01:47   1809s] Effort level <high> specified for reg2reg path_group
[12/17 20:01:48   1810s] Info: IPO magic value 0x8713BEEF.
[12/17 20:01:48   1810s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 20:01:48   1810s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 20:01:48   1810s]       Genus workers will not check out additional licenses.
[12/17 20:01:48   1810s] -lefTechFileMap {}                         # string, default=""
[12/17 20:01:56   1810s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3667.8M, totSessionCpu=0:30:11 **
[12/17 20:01:56   1810s] Existing Dirty Nets : 1
[12/17 20:01:56   1810s] New Signature Flow (optDesignCheckOptions) ....
[12/17 20:01:56   1810s] #Taking db snapshot
[12/17 20:01:56   1810s] #Taking db snapshot ... done
[12/17 20:01:56   1810s] OPERPROF: Starting checkPlace at level 1, MEM:5029.1M, EPOCH TIME: 1734462116.169911
[12/17 20:01:56   1810s] Processing tracks to init pin-track alignment.
[12/17 20:01:56   1810s] z: 2, totalTracks: 1
[12/17 20:01:56   1810s] z: 4, totalTracks: 1
[12/17 20:01:56   1810s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:01:56   1810s] Cell fpga_top LLGs are deleted
[12/17 20:01:56   1810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] # Building fpga_top llgBox search-tree.
[12/17 20:01:56   1810s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5029.1M, EPOCH TIME: 1734462116.174212
[12/17 20:01:56   1810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5029.1M, EPOCH TIME: 1734462116.174572
[12/17 20:01:56   1810s] Max number of tech site patterns supported in site array is 256.
[12/17 20:01:56   1810s] Core basic site is 18T
[12/17 20:01:56   1810s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:01:56   1810s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:01:56   1810s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:01:56   1810s] SiteArray: use 2,650,112 bytes
[12/17 20:01:56   1810s] SiteArray: current memory after site array memory allocation 5029.1M
[12/17 20:01:56   1810s] SiteArray: FP blocked sites are writable
[12/17 20:01:56   1810s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:01:56   1810s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5029.1M, EPOCH TIME: 1734462116.184120
[12/17 20:01:56   1810s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:01:56   1810s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.007, REAL:0.003, MEM:5029.1M, EPOCH TIME: 1734462116.187448
[12/17 20:01:56   1810s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:01:56   1810s] Atter site array init, number of instance map data is 0.
[12/17 20:01:56   1810s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.071, REAL:0.020, MEM:5029.1M, EPOCH TIME: 1734462116.194097
[12/17 20:01:56   1810s] 
[12/17 20:01:56   1810s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:01:56   1810s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.073, REAL:0.022, MEM:5029.1M, EPOCH TIME: 1734462116.195943
[12/17 20:01:56   1810s] Begin checking placement ... (start mem=5029.1M, init mem=5029.1M)
[12/17 20:01:56   1810s] Begin checking exclusive groups violation ...
[12/17 20:01:56   1810s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 20:01:56   1810s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 20:01:56   1810s] 
[12/17 20:01:56   1810s] Running CheckPlace using 8 threads!...
[12/17 20:01:56   1810s] 
[12/17 20:01:56   1810s] ...checkPlace MT is done!
[12/17 20:01:56   1810s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4997.1M, EPOCH TIME: 1734462116.250202
[12/17 20:01:56   1810s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:4997.1M, EPOCH TIME: 1734462116.256046
[12/17 20:01:56   1810s] *info: Placed = 12267         
[12/17 20:01:56   1810s] *info: Unplaced = 0           
[12/17 20:01:56   1810s] Placement Density:61.88%(234662/379186)
[12/17 20:01:56   1810s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 20:01:56   1810s] Cell fpga_top LLGs are deleted
[12/17 20:01:56   1810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:01:56   1810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] # Resetting pin-track-align track data.
[12/17 20:01:56   1810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=4997.1M)
[12/17 20:01:56   1810s] OPERPROF: Finished checkPlace at level 1, CPU:0.229, REAL:0.090, MEM:4997.1M, EPOCH TIME: 1734462116.260406
[12/17 20:01:56   1810s] #optDebug: { P: 130 W: 1195 FE: standard PE: none LDR: 1}
[12/17 20:01:56   1810s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 20:01:56   1810s] *** optDesign -postRoute ***
[12/17 20:01:56   1810s] DRC Margin: user margin 0.0; extra margin 0
[12/17 20:01:56   1810s] Setup Target Slack: user slack 0
[12/17 20:01:56   1810s] Hold Target Slack: user slack 0
[12/17 20:01:56   1810s] Cell fpga_top LLGs are deleted
[12/17 20:01:56   1810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4997.1M, EPOCH TIME: 1734462116.274610
[12/17 20:01:56   1810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1810s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4997.1M, EPOCH TIME: 1734462116.274914
[12/17 20:01:56   1810s] Max number of tech site patterns supported in site array is 256.
[12/17 20:01:56   1810s] Core basic site is 18T
[12/17 20:01:56   1810s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:01:56   1810s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:01:56   1810s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:01:56   1810s] SiteArray: use 2,650,112 bytes
[12/17 20:01:56   1810s] SiteArray: current memory after site array memory allocation 5029.1M
[12/17 20:01:56   1810s] SiteArray: FP blocked sites are writable
[12/17 20:01:56   1810s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5029.1M, EPOCH TIME: 1734462116.285040
[12/17 20:01:56   1810s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:01:56   1810s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.007, REAL:0.003, MEM:5029.1M, EPOCH TIME: 1734462116.288292
[12/17 20:01:56   1811s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:01:56   1811s] Atter site array init, number of instance map data is 0.
[12/17 20:01:56   1811s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.089, REAL:0.023, MEM:5029.1M, EPOCH TIME: 1734462116.297452
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:01:56   1811s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.092, REAL:0.026, MEM:5029.1M, EPOCH TIME: 1734462116.300411
[12/17 20:01:56   1811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:01:56   1811s] Deleting Lib Analyzer.
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] TimeStamp Deleting Cell Server End ...
[12/17 20:01:56   1811s] Multi-VT timing optimization disabled based on library information.
[12/17 20:01:56   1811s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:01:56   1811s] Summary for sequential cells identification: 
[12/17 20:01:56   1811s]   Identified SBFF number: 8
[12/17 20:01:56   1811s]   Identified MBFF number: 0
[12/17 20:01:56   1811s]   Identified SB Latch number: 0
[12/17 20:01:56   1811s]   Identified MB Latch number: 0
[12/17 20:01:56   1811s]   Not identified SBFF number: 0
[12/17 20:01:56   1811s]   Not identified MBFF number: 0
[12/17 20:01:56   1811s]   Not identified SB Latch number: 0
[12/17 20:01:56   1811s]   Not identified MB Latch number: 0
[12/17 20:01:56   1811s]   Number of sequential cells which are not FFs: 0
[12/17 20:01:56   1811s]  Visiting view : VIEW_SETUP
[12/17 20:01:56   1811s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:01:56   1811s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:01:56   1811s]  Visiting view : VIEW_HOLD
[12/17 20:01:56   1811s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:01:56   1811s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:01:56   1811s] TLC MultiMap info (StdDelay):
[12/17 20:01:56   1811s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:01:56   1811s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:01:56   1811s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:01:56   1811s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:01:56   1811s]  Setting StdDelay to: 71.1ps
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] TimeStamp Deleting Cell Server End ...
[12/17 20:01:56   1811s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:02.1/0:00:09.1 (0.2), totSession cpu/real = 0:30:11.1/3:54:14.3 (0.1), mem = 5029.1M
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] =============================================================================================
[12/17 20:01:56   1811s]  Step TAT Report : InitOpt #1 / optDesign #6                                    22.33-s094_1
[12/17 20:01:56   1811s] =============================================================================================
[12/17 20:01:56   1811s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:01:56   1811s] ---------------------------------------------------------------------------------------------
[12/17 20:01:56   1811s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:01:56   1811s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:01:56   1811s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:01:56   1811s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:01:56   1811s] [ CheckPlace             ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.5
[12/17 20:01:56   1811s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.9
[12/17 20:01:56   1811s] [ TimingUpdate           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.5    4.3
[12/17 20:01:56   1811s] [ MISC                   ]          0:00:08.7  (  95.8 % )     0:00:08.7 /  0:00:01.2    0.1
[12/17 20:01:56   1811s] ---------------------------------------------------------------------------------------------
[12/17 20:01:56   1811s]  InitOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:02.1    0.2
[12/17 20:01:56   1811s] ---------------------------------------------------------------------------------------------
[12/17 20:01:56   1811s] 
[12/17 20:01:56   1811s] ** INFO : this run is activating 'postRoute' automaton
[12/17 20:01:56   1811s] **INFO: flowCheckPoint #29 InitialSummary
[12/17 20:01:56   1811s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_UmlWQ7.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5029.098M)
[12/17 20:01:56   1811s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 20:01:56   1811s] #Start Inst Signature in MT(0)
[12/17 20:01:56   1811s] #Start Net Signature in MT(29549193)
[12/17 20:01:56   1811s] #Calculate SNet Signature in MT (62138468)
[12/17 20:01:56   1811s] #Run time and memory report for RC extraction:
[12/17 20:01:56   1811s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:01:56   1811s] #Run Statistics for snet signature:
[12/17 20:01:56   1811s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.69/8, scale score = 0.21.
[12/17 20:01:56   1811s] #    Increased memory =    -0.02 (MB), total memory =  3646.73 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:56   1811s] #Run Statistics for Net Final Signature:
[12/17 20:01:56   1811s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:01:56   1811s] #   Increased memory =     0.00 (MB), total memory =  3646.75 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:56   1811s] #Run Statistics for Net launch:
[12/17 20:01:56   1811s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.58/8, scale score = 0.82.
[12/17 20:01:56   1811s] #    Increased memory =     0.12 (MB), total memory =  3646.75 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:56   1811s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:01:56   1811s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:01:56   1811s] #   Increased memory =     0.00 (MB), total memory =  3646.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:56   1811s] #Run Statistics for net signature:
[12/17 20:01:56   1811s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.38/8, scale score = 0.67.
[12/17 20:01:56   1811s] #    Increased memory =     0.12 (MB), total memory =  3646.75 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:56   1811s] #Run Statistics for inst signature:
[12/17 20:01:56   1811s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.95/8, scale score = 0.49.
[12/17 20:01:56   1811s] #    Increased memory =   -16.05 (MB), total memory =  3646.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:56   1811s] tQuantus: Original signature = 104840329, new signature = 105096312
[12/17 20:01:56   1811s] tQuantus: Design is dirty by design signature
[12/17 20:01:56   1811s] tQuantus: Need to rerun tQuantus because design is dirty.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:01:56   1811s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:01:56   1811s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:01:56   1811s] ### Net info: total nets: 15080
[12/17 20:01:56   1811s] ### Net info: dirty nets: 1
[12/17 20:01:56   1811s] ### Net info: marked as disconnected nets: 0
[12/17 20:01:56   1811s] #num needed restored net=0
[12/17 20:01:56   1811s] #need_extraction net=0 (total=15080)
[12/17 20:01:56   1811s] ### Net info: fully routed nets: 12351
[12/17 20:01:56   1811s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:01:56   1811s] ### Net info: unrouted nets: 32
[12/17 20:01:56   1811s] ### Net info: re-extraction nets: 0
[12/17 20:01:56   1811s] ### Net info: ignored nets: 0
[12/17 20:01:56   1811s] ### Net info: skip routing nets: 0
[12/17 20:01:56   1811s] ### import design signature (165): route=2127027695 fixed_route=2127027695 flt_obj=0 vio=528503775 swire=1694458791 shield_wire=1 net_attr=2094378495 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:01:56   1811s] #Extract in post route mode
[12/17 20:01:56   1811s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:01:56   1811s] #Fast data preparation for tQuantus.
[12/17 20:01:56   1811s] #Start routing data preparation on Tue Dec 17 20:01:56 2024
[12/17 20:01:56   1811s] #
[12/17 20:01:56   1811s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:01:56   1811s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:01:56   1811s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:01:56   1811s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:01:56   1811s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:01:56   1811s] #Regenerating Ggrids automatically.
[12/17 20:01:56   1811s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:01:56   1811s] #Using automatically generated G-grids.
[12/17 20:01:56   1811s] #Done routing data preparation.
[12/17 20:01:56   1811s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3660.46 (MB), peak = 4217.92 (MB)
[12/17 20:01:56   1811s] #Start routing data preparation on Tue Dec 17 20:01:56 2024
[12/17 20:01:56   1811s] #
[12/17 20:01:56   1811s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:01:56   1811s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:01:56   1811s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:01:56   1811s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:01:56   1811s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:01:56   1811s] #Build and mark too close pins for the same net.
[12/17 20:01:56   1811s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:01:56   1811s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:01:56   1811s] #pin_access_rlayer=2(met2)
[12/17 20:01:56   1811s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:01:56   1811s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:01:56   1811s] #enable_dpt_layer_shield=F
[12/17 20:01:56   1811s] #has_line_end_grid=F
[12/17 20:01:56   1811s] #Regenerating Ggrids automatically.
[12/17 20:01:56   1811s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:01:56   1811s] #Using automatically generated G-grids.
[12/17 20:01:56   1812s] #Done routing data preparation.
[12/17 20:01:56   1812s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3666.51 (MB), peak = 4217.92 (MB)
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #Start tQuantus RC extraction...
[12/17 20:01:56   1812s] #Start building rc corner(s)...
[12/17 20:01:56   1812s] #Number of RC Corner = 1
[12/17 20:01:56   1812s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:01:56   1812s] #(i=6, n=5 1000)
[12/17 20:01:56   1812s] #Layer met5 does not exist in nanoroute.
[12/17 20:01:56   1812s] #li1 -> met1 (1)
[12/17 20:01:56   1812s] #met1 -> met2 (2)
[12/17 20:01:56   1812s] #met2 -> met3 (3)
[12/17 20:01:56   1812s] #met3 -> met4 (4)
[12/17 20:01:56   1812s] #met4 -> met5 (5)
[12/17 20:01:56   1812s] #SADV-On
[12/17 20:01:56   1812s] # Corner(s) : 
[12/17 20:01:56   1812s] #RC_CORNER [25.00]
[12/17 20:01:56   1812s] # Corner id: 0
[12/17 20:01:56   1812s] # Layout Scale: 1.000000
[12/17 20:01:56   1812s] # Has Metal Fill model: yes
[12/17 20:01:56   1812s] # Temperature was set
[12/17 20:01:56   1812s] # Temperature : 25.000000
[12/17 20:01:56   1812s] # Ref. Temp   : 30.000000
[12/17 20:01:56   1812s] #SADV-Off
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:01:56   1812s] #
[12/17 20:01:56   1812s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:01:56   1812s] #total pattern=56 [6, 147]
[12/17 20:01:56   1812s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:01:56   1812s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:01:56   1812s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:01:56   1812s] #number model r/c [1,1] [6,147] read
[12/17 20:01:57   1812s] #0 rcmodel(s) requires rebuild
[12/17 20:01:57   1812s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3667.29 (MB), peak = 4217.92 (MB)
[12/17 20:01:57   1812s] #Finish check_net_pin_list step Enter extract
[12/17 20:01:57   1812s] #Start init net ripin tree building
[12/17 20:01:57   1812s] #Finish init net ripin tree building
[12/17 20:01:57   1812s] #Cpu time = 00:00:00
[12/17 20:01:57   1812s] #Elapsed time = 00:00:00
[12/17 20:01:57   1812s] #Increased memory = 0.07 (MB)
[12/17 20:01:57   1812s] #Total memory = 3667.36 (MB)
[12/17 20:01:57   1812s] #Peak memory = 4217.92 (MB)
[12/17 20:01:57   1812s] #Using multithreading with 8 threads.
[12/17 20:01:57   1812s] #begin processing metal fill model file
[12/17 20:01:57   1812s] #end processing metal fill model file
[12/17 20:01:57   1812s] #Length limit = 200 pitches
[12/17 20:01:57   1812s] #opt mode = 2
[12/17 20:01:57   1812s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:01:57   1812s] #Start generate extraction boxes.
[12/17 20:01:57   1812s] #
[12/17 20:01:57   1812s] #Extract using 30 x 30 Hboxes
[12/17 20:01:57   1812s] #6x6 initial hboxes
[12/17 20:01:57   1812s] #Use area based hbox pruning.
[12/17 20:01:57   1812s] #0/0 hboxes pruned.
[12/17 20:01:57   1812s] #Complete generating extraction boxes.
[12/17 20:01:57   1812s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:01:57   1812s] #Process 0 special clock nets for rc extraction
[12/17 20:01:57   1812s] #WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
[12/17 20:01:57   1812s] #Net 1 (prog_clk[0]) 3 initial clusters
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:01:57   1812s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:01:57   1812s] #Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
[12/17 20:01:59   1819s] #Run Statistics for Extraction:
[12/17 20:01:59   1819s] #   Cpu time = 00:00:07, elapsed time = 00:00:02 .
[12/17 20:01:59   1819s] #   Increased memory =   262.21 (MB), total memory =  3929.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:01:59   1819s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d
[12/17 20:01:59   1819s] #Finish registering nets and terms for rcdb.
[12/17 20:01:59   1819s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3702.34 (MB), peak = 4217.92 (MB)
[12/17 20:01:59   1819s] #RC Statistics: 49037 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:01:59   1819s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.04 (24235), Avg L-Edge Length: 10338.38 (14445)
[12/17 20:01:59   1819s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d.
[12/17 20:01:59   1819s] #Start writing RC data.
[12/17 20:01:59   1819s] #Finish writing RC data
[12/17 20:01:59   1819s] #Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
[12/17 20:01:59   1819s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3697.89 (MB), peak = 4217.92 (MB)
[12/17 20:01:59   1819s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d' ...
[12/17 20:01:59   1819s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d' for reading (mem: 5131.699M)
[12/17 20:01:59   1819s] Reading RCDB with compressed RC data.
[12/17 20:01:59   1819s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d' for content verification (mem: 5131.699M)
[12/17 20:01:59   1819s] Reading RCDB with compressed RC data.
[12/17 20:01:59   1819s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d': 0 access done (mem: 5131.699M)
[12/17 20:01:59   1819s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d': 0 access done (mem: 5131.699M)
[12/17 20:01:59   1819s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5131.699M)
[12/17 20:01:59   1819s] Following multi-corner parasitics specified:
[12/17 20:01:59   1819s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d (rcdb)
[12/17 20:01:59   1819s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d' for reading (mem: 5131.699M)
[12/17 20:01:59   1819s] Reading RCDB with compressed RC data.
[12/17 20:01:59   1819s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d specified
[12/17 20:01:59   1819s] Cell fpga_top, hinst 
[12/17 20:01:59   1819s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:01:59   1819s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_cCWHzR.rcdb.d': 0 access done (mem: 5131.699M)
[12/17 20:01:59   1819s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5131.699M)
[12/17 20:01:59   1819s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_T6ADPV.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5131.699M)
[12/17 20:01:59   1819s] Reading RCDB with compressed RC data.
[12/17 20:02:00   1820s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_T6ADPV.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5131.699M)
[12/17 20:02:00   1820s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=5131.699M)
[12/17 20:02:00   1820s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 5131.699M)
[12/17 20:02:00   1820s] #
[12/17 20:02:00   1820s] #Restore RCDB.
[12/17 20:02:00   1820s] #
[12/17 20:02:00   1820s] #Complete tQuantus RC extraction.
[12/17 20:02:00   1820s] #Cpu time = 00:00:08
[12/17 20:02:00   1820s] #Elapsed time = 00:00:03
[12/17 20:02:00   1820s] #Increased memory = 31.39 (MB)
[12/17 20:02:00   1820s] #Total memory = 3697.89 (MB)
[12/17 20:02:00   1820s] #Peak memory = 4217.92 (MB)
[12/17 20:02:00   1820s] #
[12/17 20:02:00   1820s] #411 inserted nodes are removed
[12/17 20:02:00   1820s] #Restored 0 tie nets, 0 tie snets, 1 partial nets
[12/17 20:02:00   1820s] ### export design design signature (167): route=91602853 fixed_route=91602853 flt_obj=0 vio=528503775 swire=1694458791 shield_wire=1 net_attr=1393476882 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:00   1821s] ### import design signature (168): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:00   1821s] #Start Inst Signature in MT(0)
[12/17 20:02:00   1821s] #Start Net Signature in MT(29549193)
[12/17 20:02:00   1821s] #Calculate SNet Signature in MT (62138468)
[12/17 20:02:00   1821s] #Run time and memory report for RC extraction:
[12/17 20:02:00   1821s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:02:00   1821s] #Run Statistics for snet signature:
[12/17 20:02:00   1821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/8, scale score = 0.18.
[12/17 20:02:00   1821s] #    Increased memory =    -0.02 (MB), total memory =  3488.60 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:00   1821s] #Run Statistics for Net Final Signature:
[12/17 20:02:00   1821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:02:00   1821s] #   Increased memory =     0.00 (MB), total memory =  3488.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:00   1821s] #Run Statistics for Net launch:
[12/17 20:02:00   1821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.44/8, scale score = 0.80.
[12/17 20:02:00   1821s] #    Increased memory =     0.12 (MB), total memory =  3488.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:00   1821s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:02:00   1821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:02:00   1821s] #   Increased memory =     0.00 (MB), total memory =  3488.49 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:00   1821s] #Run Statistics for net signature:
[12/17 20:02:00   1821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.21/8, scale score = 0.65.
[12/17 20:02:00   1821s] #    Increased memory =     0.12 (MB), total memory =  3488.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:00   1821s] #Run Statistics for inst signature:
[12/17 20:02:00   1821s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.08/8, scale score = 0.51.
[12/17 20:02:00   1821s] #    Increased memory =    -0.50 (MB), total memory =  3488.49 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:00   1821s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:21.2/3:54:18.6 (0.1), mem = 4927.0M
[12/17 20:02:00   1821s] OPTC: user 20.0
[12/17 20:02:00   1822s] Starting delay calculation for Hold views
[12/17 20:02:00   1822s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:02:00   1822s] #################################################################################
[12/17 20:02:00   1822s] # Design Stage: PostRoute
[12/17 20:02:00   1822s] # Design Name: fpga_top
[12/17 20:02:00   1822s] # Design Mode: 130nm
[12/17 20:02:00   1822s] # Analysis Mode: MMMC OCV 
[12/17 20:02:00   1822s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:02:00   1822s] # Signoff Settings: SI Off 
[12/17 20:02:00   1822s] #################################################################################
[12/17 20:02:00   1822s] Topological Sorting (REAL = 0:00:00.0, MEM = 5016.2M, InitMEM = 5016.2M)
[12/17 20:02:00   1822s] Calculate late delays in OCV mode...
[12/17 20:02:00   1822s] Calculate early delays in OCV mode...
[12/17 20:02:00   1822s] Start delay calculation (fullDC) (8 T). (MEM=5016.25)
[12/17 20:02:00   1822s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 20:02:01   1822s] End AAE Lib Interpolated Model. (MEM=5035.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:02:01   1822s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_T6ADPV.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5035.973M)
[12/17 20:02:01   1822s] Reading RCDB with compressed RC data.
[12/17 20:02:01   1822s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5036.0M)
[12/17 20:02:01   1822s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:02:01   1826s] Total number of fetched objects 14095
[12/17 20:02:01   1826s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:02:01   1826s] End delay calculation. (MEM=5484.61 CPU=0:00:04.1 REAL=0:00:00.0)
[12/17 20:02:01   1826s] End delay calculation (fullDC). (MEM=5484.61 CPU=0:00:04.4 REAL=0:00:01.0)
[12/17 20:02:01   1826s] *** CDM Built up (cpu=0:00:04.4  real=0:00:01.0  mem= 5484.6M) ***
[12/17 20:02:01   1826s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:01.0 totSessionCpu=0:30:27 mem=5484.6M)
[12/17 20:02:01   1826s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:30:27 mem=5484.6M ***
[12/17 20:02:01   1827s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 20:02:02   1827s] Starting delay calculation for Setup views
[12/17 20:02:02   1827s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:02:02   1827s] #################################################################################
[12/17 20:02:02   1827s] # Design Stage: PostRoute
[12/17 20:02:02   1827s] # Design Name: fpga_top
[12/17 20:02:02   1827s] # Design Mode: 130nm
[12/17 20:02:02   1827s] # Analysis Mode: MMMC OCV 
[12/17 20:02:02   1827s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:02:02   1827s] # Signoff Settings: SI Off 
[12/17 20:02:02   1827s] #################################################################################
[12/17 20:02:02   1827s] Topological Sorting (REAL = 0:00:00.0, MEM = 5496.9M, InitMEM = 5496.9M)
[12/17 20:02:02   1827s] Calculate early delays in OCV mode...
[12/17 20:02:02   1827s] Calculate late delays in OCV mode...
[12/17 20:02:02   1827s] Start delay calculation (fullDC) (8 T). (MEM=5496.89)
[12/17 20:02:02   1827s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 20:02:02   1827s] End AAE Lib Interpolated Model. (MEM=5516.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:02:02   1830s] Total number of fetched objects 14095
[12/17 20:02:02   1830s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:02:02   1830s] End delay calculation. (MEM=5484.61 CPU=0:00:02.8 REAL=0:00:00.0)
[12/17 20:02:02   1830s] End delay calculation (fullDC). (MEM=5484.61 CPU=0:00:03.0 REAL=0:00:00.0)
[12/17 20:02:02   1830s] *** CDM Built up (cpu=0:00:03.1  real=0:00:00.0  mem= 5484.6M) ***
[12/17 20:02:03   1831s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:01.0 totSessionCpu=0:30:31 mem=5484.6M)
[12/17 20:02:03   1831s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5484.6M, EPOCH TIME: 1734462123.110438
[12/17 20:02:03   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1831s] 
[12/17 20:02:03   1831s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:03   1831s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5484.6M, EPOCH TIME: 1734462123.115552
[12/17 20:02:03   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1831s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:02:03   1831s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:10.3/0:00:02.7 (3.9), totSession cpu/real = 0:30:31.4/3:54:21.3 (0.1), mem = 5516.6M
[12/17 20:02:03   1831s] 
[12/17 20:02:03   1831s] =============================================================================================
[12/17 20:02:03   1831s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              22.33-s094_1
[12/17 20:02:03   1831s] =============================================================================================
[12/17 20:02:03   1831s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:02:03   1831s] ---------------------------------------------------------------------------------------------
[12/17 20:02:03   1831s] [ ViewPruning            ]     10   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 20:02:03   1831s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.7
[12/17 20:02:03   1831s] [ DrvReport              ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    2.0
[12/17 20:02:03   1831s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 20:02:03   1831s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:03   1831s] [ FullDelayCalc          ]      2   0:00:01.3  (  50.5 % )     0:00:01.3 /  0:00:07.5    5.5
[12/17 20:02:03   1831s] [ TimingUpdate           ]      4   0:00:00.4  (  14.0 % )     0:00:01.7 /  0:00:08.2    4.8
[12/17 20:02:03   1831s] [ TimingReport           ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.7
[12/17 20:02:03   1831s] [ MISC                   ]          0:00:00.7  (  26.7 % )     0:00:00.7 /  0:00:01.7    2.5
[12/17 20:02:03   1831s] ---------------------------------------------------------------------------------------------
[12/17 20:02:03   1831s]  BuildHoldData #1 TOTAL             0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:10.3    3.9
[12/17 20:02:03   1831s] ---------------------------------------------------------------------------------------------
[12/17 20:02:03   1831s] 
[12/17 20:02:03   1831s] **optDesign ... cpu = 0:00:23, real = 0:00:16, mem = 3702.7M, totSessionCpu=0:30:31 **
[12/17 20:02:03   1831s] OPTC: m4 20.0 50.0
[12/17 20:02:03   1831s] OPTC: view 50.0
[12/17 20:02:03   1831s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 20:02:03   1832s] Info: Done creating the CCOpt slew target map.
[12/17 20:02:03   1832s] **INFO: flowCheckPoint #30 OptimizationPass1
[12/17 20:02:03   1832s] *** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:32.0/3:54:21.4 (0.1), mem = 5043.6M
[12/17 20:02:03   1832s] Running CCOpt-PRO on entire clock network
[12/17 20:02:03   1832s] Net route status summary:
[12/17 20:02:03   1832s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:02:03   1832s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:02:03   1832s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 20:02:03   1832s] Clock tree cells fixed by user: 0 out of 0
[12/17 20:02:03   1832s] PRO...
[12/17 20:02:03   1832s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 20:02:03   1832s] Initializing clock structures...
[12/17 20:02:03   1832s]   Creating own balancer
[12/17 20:02:03   1832s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 20:02:03   1832s]   Removing CTS place status from clock tree and sinks.
[12/17 20:02:03   1832s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 20:02:03   1832s]   Initializing legalizer
[12/17 20:02:03   1832s]   Using cell based legalization.
[12/17 20:02:03   1832s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:02:03   1832s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 20:02:03   1832s] OPERPROF: Starting DPlace-Init at level 1, MEM:5043.6M, EPOCH TIME: 1734462123.462689
[12/17 20:02:03   1832s] Processing tracks to init pin-track alignment.
[12/17 20:02:03   1832s] z: 2, totalTracks: 1
[12/17 20:02:03   1832s] z: 4, totalTracks: 1
[12/17 20:02:03   1832s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:02:03   1832s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5043.6M, EPOCH TIME: 1734462123.467169
[12/17 20:02:03   1832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1832s] 
[12/17 20:02:03   1832s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:03   1832s] 
[12/17 20:02:03   1832s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:02:03   1832s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.008, MEM:5043.6M, EPOCH TIME: 1734462123.474717
[12/17 20:02:03   1832s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5043.6M, EPOCH TIME: 1734462123.474765
[12/17 20:02:03   1832s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5043.6M, EPOCH TIME: 1734462123.474954
[12/17 20:02:03   1832s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5043.6MB).
[12/17 20:02:03   1832s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:5043.6M, EPOCH TIME: 1734462123.476013
[12/17 20:02:03   1832s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:02:03   1832s] Set min layer with nano route mode ( 1 )
[12/17 20:02:03   1832s] Set max layer with nano route mode ( 5 )
[12/17 20:02:03   1832s] (I)      Load db... (mem=4846.9M)
[12/17 20:02:03   1832s] (I)      Read data from FE... (mem=4846.9M)
[12/17 20:02:03   1832s] (I)      Number of ignored instance 0
[12/17 20:02:03   1832s] (I)      Number of inbound cells 0
[12/17 20:02:03   1832s] (I)      Number of opened ILM blockages 0
[12/17 20:02:03   1832s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 20:02:03   1832s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 20:02:03   1832s] (I)      cell height: 6660, count: 12267
[12/17 20:02:03   1832s] (I)      Read rows... (mem=4849.4M)
[12/17 20:02:03   1832s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 20:02:03   1832s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 20:02:03   1832s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 20:02:03   1832s] (I)      Done Read rows (cpu=0.000s, mem=4849.4M)
[12/17 20:02:03   1832s] (I)      Done Read data from FE (cpu=0.009s, mem=4849.4M)
[12/17 20:02:03   1832s] (I)      Done Load db (cpu=0.009s, mem=4849.4M)
[12/17 20:02:03   1832s] (I)      Constructing placeable region... (mem=4849.4M)
[12/17 20:02:03   1832s] (I)      Constructing bin map
[12/17 20:02:03   1832s] (I)      Initialize bin information with width=66600 height=66600
[12/17 20:02:03   1832s] (I)      Done constructing bin map
[12/17 20:02:03   1832s] (I)      Compute region effective width... (mem=4849.4M)
[12/17 20:02:03   1832s] (I)      Done Compute region effective width (cpu=0.000s, mem=4849.4M)
[12/17 20:02:03   1832s] (I)      Done Constructing placeable region (cpu=0.002s, mem=4849.4M)
[12/17 20:02:03   1832s]   Legalizer reserving space for clock trees
[12/17 20:02:03   1832s]   Reconstructing clock tree datastructures, skew aware...
[12/17 20:02:03   1832s]     Validating CTS configuration...
[12/17 20:02:03   1832s]     Checking module port directions...
[12/17 20:02:03   1832s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]     Non-default CCOpt properties:
[12/17 20:02:03   1832s]       Public non-default CCOpt properties:
[12/17 20:02:03   1832s]         adjacent_rows_legal: true (default: false)
[12/17 20:02:03   1832s]         buffer_cells is set for at least one object
[12/17 20:02:03   1832s]         cell_density is set for at least one object
[12/17 20:02:03   1832s]         cell_halo_rows: 0 (default: 1)
[12/17 20:02:03   1832s]         cell_halo_sites: 0 (default: 4)
[12/17 20:02:03   1832s]         route_type is set for at least one object
[12/17 20:02:03   1832s]         target_insertion_delay is set for at least one object
[12/17 20:02:03   1832s]         target_skew is set for at least one object
[12/17 20:02:03   1832s]       Private non-default CCOpt properties:
[12/17 20:02:03   1832s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 20:02:03   1832s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 20:02:03   1832s]         force_design_routing_status: 1 (default: auto)
[12/17 20:02:03   1832s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 20:02:03   1832s]     Route type trimming info:
[12/17 20:02:03   1832s]       No route type modifications were made.
[12/17 20:02:03   1832s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 20:02:03   1832s] End AAE Lib Interpolated Model. (MEM=5046.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:02:03   1832s]     Accumulated time to calculate placeable region: 0.00246
[12/17 20:02:03   1832s]     Accumulated time to calculate placeable region: 0.00248
[12/17 20:02:03   1832s]     Accumulated time to calculate placeable region: 0.00249
[12/17 20:02:03   1832s]     Accumulated time to calculate placeable region: 0.0025
[12/17 20:02:03   1832s]     Accumulated time to calculate placeable region: 0.00251
[12/17 20:02:03   1832s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 20:02:03   1832s]     Original list had 5 cells:
[12/17 20:02:03   1832s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:02:03   1832s]     Library trimming was not able to trim any cells:
[12/17 20:02:03   1832s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:02:03   1832s]     Accumulated time to calculate placeable region: 0.00259
[12/17 20:02:03   1832s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:02:03   1832s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 20:02:03   1832s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:02:03   1832s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 20:02:03   1832s]     Non-default CCOpt properties:
[12/17 20:02:03   1832s]       Public non-default CCOpt properties:
[12/17 20:02:03   1832s]         cell_density: 1 (default: 0.75)
[12/17 20:02:03   1832s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 20:02:03   1832s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 20:02:03   1832s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 20:02:03   1832s]       No private non-default CCOpt properties
[12/17 20:02:03   1832s]     For power domain auto-default:
[12/17 20:02:03   1832s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:02:03   1832s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 20:02:03   1832s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 20:02:03   1832s]     Top Routing info:
[12/17 20:02:03   1832s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:02:03   1832s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:02:03   1832s]     Trunk Routing info:
[12/17 20:02:03   1832s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:02:03   1832s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:02:03   1832s]     Leaf Routing info:
[12/17 20:02:03   1832s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:02:03   1832s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:02:03   1832s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 20:02:03   1832s]       Slew time target (leaf):    0.171ns
[12/17 20:02:03   1832s]       Slew time target (trunk):   0.171ns
[12/17 20:02:03   1832s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 20:02:03   1832s]       Buffer unit delay: 0.221ns
[12/17 20:02:03   1832s]       Buffer max distance: 655.802um
[12/17 20:02:03   1832s]     Fastest wire driving cells and distances:
[12/17 20:02:03   1832s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 20:02:03   1832s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Logic Sizing Table:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     ----------------------------------------------------------
[12/17 20:02:03   1832s]     Cell    Instance count    Source    Eligible library cells
[12/17 20:02:03   1832s]     ----------------------------------------------------------
[12/17 20:02:03   1832s]       (empty table)
[12/17 20:02:03   1832s]     ----------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 20:02:03   1832s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:02:03   1832s]       Sources:                     pin clk[0]
[12/17 20:02:03   1832s]       Total number of sinks:       20
[12/17 20:02:03   1832s]       Delay constrained sinks:     20
[12/17 20:02:03   1832s]       Constrains:                  default
[12/17 20:02:03   1832s]       Non-leaf sinks:              0
[12/17 20:02:03   1832s]       Ignore pins:                 0
[12/17 20:02:03   1832s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:02:03   1832s]       Skew target:                 0.221ns
[12/17 20:02:03   1832s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 20:02:03   1832s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:02:03   1832s]       Sources:                     pin prog_clk[0]
[12/17 20:02:03   1832s]       Total number of sinks:       1458
[12/17 20:02:03   1832s]       Delay constrained sinks:     1458
[12/17 20:02:03   1832s]       Constrains:                  default
[12/17 20:02:03   1832s]       Non-leaf sinks:              0
[12/17 20:02:03   1832s]       Ignore pins:                 0
[12/17 20:02:03   1832s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:02:03   1832s]       Skew target:                 0.221ns
[12/17 20:02:03   1832s]     Primary reporting skew groups are:
[12/17 20:02:03   1832s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Constraint summary
[12/17 20:02:03   1832s]     ==================
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Transition constraints are active in the following delay corners:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     MAX_DELAY:setup.late
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Cap constraints are active in the following delay corners:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     MAX_DELAY:setup.late
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Transition constraint summary:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 20:02:03   1832s]                   -                      0.171         1482      auto computed    all
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Capacitance constraint summary:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     ------------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 20:02:03   1832s]     ------------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 20:02:03   1832s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 20:02:03   1832s]     ------------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 20:02:03   1832s]     CTS services accumulated run-time stats initial state:
[12/17 20:02:03   1832s]       delay calculator: calls=9159, total_wall_time=0.228s, mean_wall_time=0.025ms
[12/17 20:02:03   1832s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:02:03   1832s]       steiner router: calls=9144, total_wall_time=0.064s, mean_wall_time=0.007ms
[12/17 20:02:03   1832s]     Clock DAG stats initial state:
[12/17 20:02:03   1832s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:02:03   1832s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:02:03   1832s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:02:03   1832s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:02:03   1832s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:02:03   1832s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Layer information for route type default_route_type_leaf:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:02:03   1832s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     met1     N            H          81.281        0.153        12.429
[12/17 20:02:03   1832s]     met2     N            V           1.218        0.193         0.235
[12/17 20:02:03   1832s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:02:03   1832s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:02:03   1832s]     met5     N            H           0.029        0.265         0.008
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:02:03   1832s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:02:03   1832s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     met1     N            H          81.281        0.193        15.676
[12/17 20:02:03   1832s]     met2     N            V           1.218        0.252         0.307
[12/17 20:02:03   1832s]     met3     Y            H           0.471        0.241         0.113
[12/17 20:02:03   1832s]     met4     Y            V           0.168        0.336         0.056
[12/17 20:02:03   1832s]     met5     N            H           0.029        0.277         0.008
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:02:03   1832s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:02:03   1832s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     met1     N            H          81.281        0.153        12.429
[12/17 20:02:03   1832s]     met2     N            V           1.218        0.193         0.235
[12/17 20:02:03   1832s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:02:03   1832s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:02:03   1832s]     met5     N            H           0.029        0.265         0.008
[12/17 20:02:03   1832s]     --------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Via selection for estimated routes (rule default):
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     ----------------------------------------------------------------
[12/17 20:02:03   1832s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 20:02:03   1832s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 20:02:03   1832s]     ----------------------------------------------------------------
[12/17 20:02:03   1832s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 20:02:03   1832s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 20:02:03   1832s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 20:02:03   1832s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 20:02:03   1832s]     ----------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 20:02:03   1832s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 20:02:03   1832s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Ideal and dont_touch net fanout counts:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     -----------------------------------------------------------
[12/17 20:02:03   1832s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 20:02:03   1832s]     -----------------------------------------------------------
[12/17 20:02:03   1832s]           1            10                      0
[12/17 20:02:03   1832s]          11           100                      1
[12/17 20:02:03   1832s]         101          1000                      0
[12/17 20:02:03   1832s]        1001         10000                      1
[12/17 20:02:03   1832s]       10001           +                        0
[12/17 20:02:03   1832s]     -----------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Top ideal and dont_touch nets by fanout:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     ------------------------
[12/17 20:02:03   1832s]     Net name       Fanout ()
[12/17 20:02:03   1832s]     ------------------------
[12/17 20:02:03   1832s]     prog_clk[0]      1458
[12/17 20:02:03   1832s]     clk[0]             20
[12/17 20:02:03   1832s]     ------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     No dont_touch hnets found in the clock tree
[12/17 20:02:03   1832s]     No dont_touch hpins found in the clock network.
[12/17 20:02:03   1832s]     Checking for illegal sizes of clock logic instances...
[12/17 20:02:03   1832s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Filtering reasons for cell type: inverter
[12/17 20:02:03   1832s]     =========================================
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     Clock trees    Power domain    Reason                         Library cells
[12/17 20:02:03   1832s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 20:02:03   1832s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 20:02:03   1832s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 20:02:03   1832s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 20:02:03   1832s]     CCOpt configuration status: all checks passed.
[12/17 20:02:03   1832s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 20:02:03   1832s] Initializing clock structures done.
[12/17 20:02:03   1832s] PRO...
[12/17 20:02:03   1832s]   PRO active optimizations:
[12/17 20:02:03   1832s]    - DRV fixing with sizing
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Detected clock skew data from CTS
[12/17 20:02:03   1832s]   ProEngine running partially connected to DB
[12/17 20:02:03   1832s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:02:03   1832s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 20:02:03   1832s]   CTS services accumulated run-time stats PRO initial state:
[12/17 20:02:03   1832s]     delay calculator: calls=9161, total_wall_time=0.228s, mean_wall_time=0.025ms
[12/17 20:02:03   1832s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:02:03   1832s]     steiner router: calls=9144, total_wall_time=0.064s, mean_wall_time=0.007ms
[12/17 20:02:03   1832s]   Clock DAG stats PRO initial state:
[12/17 20:02:03   1832s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:02:03   1832s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:02:03   1832s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:02:03   1832s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:02:03   1832s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:02:03   1832s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:02:03   1832s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:02:03   1832s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]   Clock DAG net violations PRO initial state:
[12/17 20:02:03   1832s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:02:03   1832s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 20:02:03   1832s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:02:03   1832s]   Primary reporting skew groups PRO initial state:
[12/17 20:02:03   1832s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:02:03   1832s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:02:03   1832s]   Skew group summary PRO initial state:
[12/17 20:02:03   1832s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:02:03   1832s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:02:03   1832s]   Recomputing CTS skew targets...
[12/17 20:02:03   1832s]   Resolving skew group constraints...
[12/17 20:02:03   1832s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 20:02:03   1832s]   Resolving skew group constraints done.
[12/17 20:02:03   1832s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]   PRO Fixing DRVs...
[12/17 20:02:03   1832s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:02:03   1832s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]       delay calculator: calls=9161, total_wall_time=0.228s, mean_wall_time=0.025ms
[12/17 20:02:03   1832s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:02:03   1832s]       steiner router: calls=9144, total_wall_time=0.064s, mean_wall_time=0.007ms
[12/17 20:02:03   1832s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 20:02:03   1832s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Statistics: Fix DRVs (cell sizing):
[12/17 20:02:03   1832s]     ===================================
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Cell changes by Net Type:
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     top                0            0           0            0                    0                0
[12/17 20:02:03   1832s]     trunk              0            0           0            0                    0                0
[12/17 20:02:03   1832s]     leaf               0            0           0            0                    0                0
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     Total              0            0           0            0                    0                0
[12/17 20:02:03   1832s]     -------------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 20:02:03   1832s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 20:02:03   1832s]     
[12/17 20:02:03   1832s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:02:03   1832s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]       delay calculator: calls=9161, total_wall_time=0.228s, mean_wall_time=0.025ms
[12/17 20:02:03   1832s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:02:03   1832s]       steiner router: calls=9144, total_wall_time=0.064s, mean_wall_time=0.007ms
[12/17 20:02:03   1832s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:02:03   1832s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:02:03   1832s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:02:03   1832s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:02:03   1832s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:02:03   1832s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:02:03   1832s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:02:03   1832s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:02:03   1832s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:02:03   1832s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:02:03   1832s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:02:03   1832s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 20:02:03   1832s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:02:03   1832s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:02:03   1832s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 20:02:03   1832s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Slew Diagnostics: After DRV fixing
[12/17 20:02:03   1832s]   ==================================
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Global Causes:
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   -------------------------------------
[12/17 20:02:03   1832s]   Cause
[12/17 20:02:03   1832s]   -------------------------------------
[12/17 20:02:03   1832s]   DRV fixing with buffering is disabled
[12/17 20:02:03   1832s]   -------------------------------------
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Top 5 overslews:
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   ---------------------------------
[12/17 20:02:03   1832s]   Overslew    Causes    Driving Pin
[12/17 20:02:03   1832s]   ---------------------------------
[12/17 20:02:03   1832s]     (empty table)
[12/17 20:02:03   1832s]   ---------------------------------
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   -------------------
[12/17 20:02:03   1832s]   Cause    Occurences
[12/17 20:02:03   1832s]   -------------------
[12/17 20:02:03   1832s]     (empty table)
[12/17 20:02:03   1832s]   -------------------
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   -------------------
[12/17 20:02:03   1832s]   Cause    Occurences
[12/17 20:02:03   1832s]   -------------------
[12/17 20:02:03   1832s]     (empty table)
[12/17 20:02:03   1832s]   -------------------
[12/17 20:02:03   1832s]   
[12/17 20:02:03   1832s]   Reconnecting optimized routes...
[12/17 20:02:03   1832s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]   Set dirty flag on 0 instances, 0 nets
[12/17 20:02:03   1832s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:02:03   1832s] End AAE Lib Interpolated Model. (MEM=6954.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:02:03   1832s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 20:02:03   1832s]   CTS services accumulated run-time stats PRO final:
[12/17 20:02:03   1832s]     delay calculator: calls=9163, total_wall_time=0.228s, mean_wall_time=0.025ms
[12/17 20:02:03   1832s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:02:03   1832s]     steiner router: calls=9144, total_wall_time=0.064s, mean_wall_time=0.007ms
[12/17 20:02:03   1832s]   Clock DAG stats PRO final:
[12/17 20:02:03   1832s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:02:03   1832s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:02:03   1832s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:02:03   1832s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:02:03   1832s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:02:03   1832s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:02:03   1832s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:02:03   1832s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:02:03   1832s]   Clock DAG net violations PRO final:
[12/17 20:02:03   1832s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:02:03   1832s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 20:02:03   1832s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:02:03   1832s]   Primary reporting skew groups PRO final:
[12/17 20:02:03   1832s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:02:03   1832s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:02:03   1832s]   Skew group summary PRO final:
[12/17 20:02:03   1832s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:02:03   1832s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:02:03   1832s] PRO done.
[12/17 20:02:03   1832s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 20:02:03   1832s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 20:02:03   1832s] Net route status summary:
[12/17 20:02:03   1832s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:02:03   1832s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:02:03   1832s] Updating delays...
[12/17 20:02:03   1832s] Updating delays done.
[12/17 20:02:03   1832s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 20:02:03   1832s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 20:02:03   1832s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7232.4M, EPOCH TIME: 1734462123.940131
[12/17 20:02:03   1832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 20:02:03   1832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1832s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1832s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:03   1832s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.041, REAL:0.012, MEM:6871.4M, EPOCH TIME: 1734462123.951961
[12/17 20:02:03   1832s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:02:03   1832s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:02:03   1832s] *** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:30:32.6/3:54:22.0 (0.1), mem = 6871.4M
[12/17 20:02:03   1832s] 
[12/17 20:02:03   1832s] =============================================================================================
[12/17 20:02:03   1832s]  Step TAT Report : ClockDrv #1 / optDesign #6                                   22.33-s094_1
[12/17 20:02:03   1832s] =============================================================================================
[12/17 20:02:03   1832s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:02:03   1832s] ---------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s] [ OptimizationStep       ]      1   0:00:00.5  (  97.6 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:02:03   1832s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:03   1832s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.6
[12/17 20:02:03   1832s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:03   1832s] ---------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:02:03   1832s] ---------------------------------------------------------------------------------------------
[12/17 20:02:03   1832s] 
[12/17 20:02:03   1832s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:02:03   1832s] **INFO: Start fixing DRV (Mem = 5300.39M) ...
[12/17 20:02:03   1832s] Begin: GigaOpt DRV Optimization
[12/17 20:02:03   1832s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 20:02:03   1832s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:32.7/3:54:22.0 (0.1), mem = 5300.4M
[12/17 20:02:03   1832s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 20:02:03   1832s] Info: 39 io nets excluded
[12/17 20:02:04   1832s] Info: 2 clock nets excluded from IPO operation.
[12/17 20:02:04   1832s] End AAE Lib Interpolated Model. (MEM=5300.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:02:04   1832s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.28
[12/17 20:02:04   1832s] 
[12/17 20:02:04   1832s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:02:04   1832s] Summary for sequential cells identification: 
[12/17 20:02:04   1832s]   Identified SBFF number: 8
[12/17 20:02:04   1832s]   Identified MBFF number: 0
[12/17 20:02:04   1832s]   Identified SB Latch number: 0
[12/17 20:02:04   1832s]   Identified MB Latch number: 0
[12/17 20:02:04   1832s]   Not identified SBFF number: 0
[12/17 20:02:04   1832s]   Not identified MBFF number: 0
[12/17 20:02:04   1832s]   Not identified SB Latch number: 0
[12/17 20:02:04   1832s]   Not identified MB Latch number: 0
[12/17 20:02:04   1832s]   Number of sequential cells which are not FFs: 0
[12/17 20:02:04   1832s]  Visiting view : VIEW_SETUP
[12/17 20:02:04   1832s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:02:04   1832s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:02:04   1832s]  Visiting view : VIEW_HOLD
[12/17 20:02:04   1832s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:02:04   1832s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:02:04   1832s] TLC MultiMap info (StdDelay):
[12/17 20:02:04   1832s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:02:04   1832s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:02:04   1832s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:02:04   1832s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:02:04   1832s]  Setting StdDelay to: 71.1ps
[12/17 20:02:04   1832s] 
[12/17 20:02:04   1832s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:02:04   1832s] 
[12/17 20:02:04   1832s] Creating Lib Analyzer ...
[12/17 20:02:04   1832s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:02:04   1832s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:02:04   1832s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:02:04   1832s] 
[12/17 20:02:04   1832s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:02:04   1832s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:33 mem=5306.4M
[12/17 20:02:04   1832s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:33 mem=5306.4M
[12/17 20:02:04   1832s] Creating Lib Analyzer, finished. 
[12/17 20:02:04   1832s] #optDebug: Start CG creation (mem=5306.4M)
[12/17 20:02:04   1832s]  ...initializing CG ToF 4343.1650um
[12/17 20:02:04   1833s] (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgPrt (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgEgp (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgPbk (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgNrb(cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgObs (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgCon (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s]  ...processing cgPdm (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5403.3M)
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s] Active Setup views: VIEW_SETUP 
[12/17 20:02:04   1833s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5403.3M, EPOCH TIME: 1734462124.433664
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:04   1833s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.006, MEM:5403.3M, EPOCH TIME: 1734462124.439248
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 20:02:04   1833s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 20:02:04   1833s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 20:02:04   1833s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:30:33 mem=5403.3M
[12/17 20:02:04   1833s] OPERPROF: Starting DPlace-Init at level 1, MEM:5403.3M, EPOCH TIME: 1734462124.443487
[12/17 20:02:04   1833s] Processing tracks to init pin-track alignment.
[12/17 20:02:04   1833s] z: 2, totalTracks: 1
[12/17 20:02:04   1833s] z: 4, totalTracks: 1
[12/17 20:02:04   1833s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:02:04   1833s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5403.3M, EPOCH TIME: 1734462124.447741
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:02:04   1833s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5403.3M, EPOCH TIME: 1734462124.452485
[12/17 20:02:04   1833s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5403.3M, EPOCH TIME: 1734462124.452543
[12/17 20:02:04   1833s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5403.3M, EPOCH TIME: 1734462124.452734
[12/17 20:02:04   1833s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5403.3MB).
[12/17 20:02:04   1833s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:5403.3M, EPOCH TIME: 1734462124.453833
[12/17 20:02:04   1833s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 20:02:04   1833s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 20:02:04   1833s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:30:33 mem=5179.3M
[12/17 20:02:04   1833s] ### Creating RouteCongInterface, started
[12/17 20:02:04   1833s] {MMLU 0 1 13900}
[12/17 20:02:04   1833s] ### Creating LA Mngr. totSessionCpu=0:30:33 mem=5179.3M
[12/17 20:02:04   1833s] ### Creating LA Mngr, finished. totSessionCpu=0:30:33 mem=5179.3M
[12/17 20:02:04   1833s] ### Creating RouteCongInterface, finished
[12/17 20:02:04   1833s] AoF 9812.4550um
[12/17 20:02:04   1833s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 20:02:04   1833s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 20:02:04   1833s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 20:02:04   1833s] [GPS-DRV] costLowerBound: 0.1
[12/17 20:02:04   1833s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 20:02:04   1833s] [GPS-DRV] maxIter       : 10
[12/17 20:02:04   1833s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 20:02:04   1833s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 20:02:04   1833s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 20:02:04   1833s] [GPS-DRV] maxDensity (design): 0.95
[12/17 20:02:04   1833s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 20:02:04   1833s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 20:02:04   1833s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 20:02:04   1833s] [GPS-DRV] MaintainWNS: 1
[12/17 20:02:04   1833s] [GPS-DRV] All active and enabled setup views
[12/17 20:02:04   1833s] [GPS-DRV]     VIEW_SETUP
[12/17 20:02:04   1833s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:02:04   1833s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:02:04   1833s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 20:02:04   1833s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 20:02:04   1833s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5539.9M, EPOCH TIME: 1734462124.680375
[12/17 20:02:04   1833s] Found 0 hard placement blockage before merging.
[12/17 20:02:04   1833s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5539.9M, EPOCH TIME: 1734462124.680500
[12/17 20:02:04   1833s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 20:02:04   1833s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 20:02:04   1833s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:02:04   1833s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 20:02:04   1833s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:02:04   1833s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 20:02:04   1833s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:02:04   1833s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:02:04   1833s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 20:02:04   1833s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:02:04   1833s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5539.9M|
[12/17 20:02:04   1833s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:02:04   1833s] Bottom Preferred Layer:
[12/17 20:02:04   1833s] +-------------+------------+----------+
[12/17 20:02:04   1833s] |    Layer    |    CLK     |   Rule   |
[12/17 20:02:04   1833s] +-------------+------------+----------+
[12/17 20:02:04   1833s] | met3 (z=3)  |          1 | default  |
[12/17 20:02:04   1833s] +-------------+------------+----------+
[12/17 20:02:04   1833s] Via Pillar Rule:
[12/17 20:02:04   1833s]     None
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5539.9M) ***
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s] Deleting 0 temporary hard placement blockage(s).
[12/17 20:02:04   1833s] Total-nets :: 12383, Stn-nets :: 33, ratio :: 0.266494 %, Total-len 418394, Stn-len 14991
[12/17 20:02:04   1833s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 20:02:04   1833s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5411.9M, EPOCH TIME: 1734462124.831782
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.011, MEM:5132.9M, EPOCH TIME: 1734462124.842457
[12/17 20:02:04   1833s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.28
[12/17 20:02:04   1833s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.0/0:00:00.9 (1.2), totSession cpu/real = 0:30:33.7/3:54:22.9 (0.1), mem = 5132.9M
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s] =============================================================================================
[12/17 20:02:04   1833s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     22.33-s094_1
[12/17 20:02:04   1833s] =============================================================================================
[12/17 20:02:04   1833s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:02:04   1833s] ---------------------------------------------------------------------------------------------
[12/17 20:02:04   1833s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 20:02:04   1833s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:04   1833s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  16.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:02:04   1833s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:04   1833s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.8
[12/17 20:02:04   1833s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 20:02:04   1833s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.7
[12/17 20:02:04   1833s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:04   1833s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.9
[12/17 20:02:04   1833s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    0.0
[12/17 20:02:04   1833s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:04   1833s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:02:04   1833s] [ MISC                   ]          0:00:00.5  (  61.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:02:04   1833s] ---------------------------------------------------------------------------------------------
[12/17 20:02:04   1833s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.2
[12/17 20:02:04   1833s] ---------------------------------------------------------------------------------------------
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s] drv optimizer changes nothing and skips refinePlace
[12/17 20:02:04   1833s] End: GigaOpt DRV Optimization
[12/17 20:02:04   1833s] *info:
[12/17 20:02:04   1833s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5132.91M).
[12/17 20:02:04   1833s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5132.9M, EPOCH TIME: 1734462124.848631
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] 
[12/17 20:02:04   1833s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:04   1833s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5132.9M, EPOCH TIME: 1734462124.853507
[12/17 20:02:04   1833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:04   1833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1834s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=5132.9M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:02:05   1834s] **optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 3753.9M, totSessionCpu=0:30:34 **
[12/17 20:02:05   1834s]   DRV Snapshot: (REF)
[12/17 20:02:05   1834s]          Tran DRV: 0 (0)
[12/17 20:02:05   1834s]           Cap DRV: 0 (0)
[12/17 20:02:05   1834s]        Fanout DRV: 0 (0)
[12/17 20:02:05   1834s]            Glitch: 0 (0)
[12/17 20:02:05   1834s] *** Timing Is met
[12/17 20:02:05   1834s] *** Check timing (0:00:00.0)
[12/17 20:02:05   1834s] *** Setup timing is met (target slack 0ns)
[12/17 20:02:05   1834s]   Timing Snapshot: (REF)
[12/17 20:02:05   1834s]      Weighted WNS: 0.000
[12/17 20:02:05   1834s]       All  PG WNS: 0.000
[12/17 20:02:05   1834s]       High PG WNS: 0.000
[12/17 20:02:05   1834s]       All  PG TNS: 0.000
[12/17 20:02:05   1834s]       High PG TNS: 0.000
[12/17 20:02:05   1834s]       Low  PG TNS: 0.000
[12/17 20:02:05   1834s]    Category Slack: { [L, 1.099] }
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s] **INFO: flowCheckPoint #31 OptimizationPreEco
[12/17 20:02:05   1834s] Running postRoute recovery in preEcoRoute mode
[12/17 20:02:05   1834s] **optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 3753.9M, totSessionCpu=0:30:34 **
[12/17 20:02:05   1834s]   DRV Snapshot: (TGT)
[12/17 20:02:05   1834s]          Tran DRV: 0 (0)
[12/17 20:02:05   1834s]           Cap DRV: 0 (0)
[12/17 20:02:05   1834s]        Fanout DRV: 0 (0)
[12/17 20:02:05   1834s]            Glitch: 0 (0)
[12/17 20:02:05   1834s] Checking DRV degradation...
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s] Recovery Manager:
[12/17 20:02:05   1834s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:02:05   1834s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:02:05   1834s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:02:05   1834s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 20:02:05   1834s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5132.37M, totSessionCpu=0:30:35).
[12/17 20:02:05   1834s] **optDesign ... cpu = 0:00:26, real = 0:00:18, mem = 3753.9M, totSessionCpu=0:30:35 **
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s]   DRV Snapshot: (REF)
[12/17 20:02:05   1834s]          Tran DRV: 0 (0)
[12/17 20:02:05   1834s]           Cap DRV: 0 (0)
[12/17 20:02:05   1834s]        Fanout DRV: 0 (0)
[12/17 20:02:05   1834s]            Glitch: 0 (0)
[12/17 20:02:05   1834s] Skipping pre eco harden opt
[12/17 20:02:05   1834s] Running refinePlace -preserveRouting true -hardFence false
[12/17 20:02:05   1834s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5394.1M, EPOCH TIME: 1734462125.353564
[12/17 20:02:05   1834s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5394.1M, EPOCH TIME: 1734462125.353616
[12/17 20:02:05   1834s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5394.1M, EPOCH TIME: 1734462125.353666
[12/17 20:02:05   1834s] Processing tracks to init pin-track alignment.
[12/17 20:02:05   1834s] z: 2, totalTracks: 1
[12/17 20:02:05   1834s] z: 4, totalTracks: 1
[12/17 20:02:05   1834s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:02:05   1834s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5394.1M, EPOCH TIME: 1734462125.358413
[12/17 20:02:05   1834s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1834s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:02:05   1834s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:5394.1M, EPOCH TIME: 1734462125.363680
[12/17 20:02:05   1834s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5394.1M, EPOCH TIME: 1734462125.363728
[12/17 20:02:05   1834s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5394.1M, EPOCH TIME: 1734462125.363899
[12/17 20:02:05   1834s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5394.1MB).
[12/17 20:02:05   1834s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5394.1M, EPOCH TIME: 1734462125.365046
[12/17 20:02:05   1834s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:5394.1M, EPOCH TIME: 1734462125.365072
[12/17 20:02:05   1834s] TDRefine: refinePlace mode is spiral
[12/17 20:02:05   1834s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.18
[12/17 20:02:05   1834s] OPERPROF:   Starting Refine-Place at level 2, MEM:5394.1M, EPOCH TIME: 1734462125.365151
[12/17 20:02:05   1834s] *** Starting refinePlace (0:30:35 mem=5394.1M) ***
[12/17 20:02:05   1834s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:05   1834s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:02:05   1834s] Set min layer with nano route mode ( 1 )
[12/17 20:02:05   1834s] Set max layer with nano route mode ( 5 )
[12/17 20:02:05   1834s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:02:05   1834s] Set min layer with nano route mode ( 1 )
[12/17 20:02:05   1834s] Set max layer with nano route mode ( 5 )
[12/17 20:02:05   1834s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5394.1M, EPOCH TIME: 1734462125.378861
[12/17 20:02:05   1834s] Starting refinePlace ...
[12/17 20:02:05   1834s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:02:05   1834s] Set min layer with nano route mode ( 1 )
[12/17 20:02:05   1834s] Set max layer with nano route mode ( 5 )
[12/17 20:02:05   1834s] One DDP V2 for no tweak run.
[12/17 20:02:05   1834s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:02:05   1834s] Set min layer with nano route mode ( 1 )
[12/17 20:02:05   1834s] Set max layer with nano route mode ( 5 )
[12/17 20:02:05   1834s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5490.1M, EPOCH TIME: 1734462125.397932
[12/17 20:02:05   1834s] DDP initSite1 nrRow 90 nrJob 90
[12/17 20:02:05   1834s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5490.1M, EPOCH TIME: 1734462125.397997
[12/17 20:02:05   1834s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5490.1M, EPOCH TIME: 1734462125.398228
[12/17 20:02:05   1834s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5490.1M, EPOCH TIME: 1734462125.398264
[12/17 20:02:05   1834s] DDP markSite nrRow 90 nrJob 90
[12/17 20:02:05   1834s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.000, MEM:5490.1M, EPOCH TIME: 1734462125.398583
[12/17 20:02:05   1834s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.003, REAL:0.001, MEM:5490.1M, EPOCH TIME: 1734462125.398623
[12/17 20:02:05   1834s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 20:02:05   1834s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5394.1MB) @(0:30:35 - 0:30:35).
[12/17 20:02:05   1834s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:02:05   1834s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 20:02:05   1834s] 
[12/17 20:02:05   1834s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 20:02:05   1835s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 20:02:05   1835s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 20:02:05   1835s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 20:02:05   1835s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=5362.1MB) @(0:30:35 - 0:30:35).
[12/17 20:02:05   1835s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:02:05   1835s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5362.1MB
[12/17 20:02:05   1835s] Statistics of distance of Instance movement in refine placement:
[12/17 20:02:05   1835s]   maximum (X+Y) =         0.00 um
[12/17 20:02:05   1835s]   mean    (X+Y) =         0.00 um
[12/17 20:02:05   1835s] Summary Report:
[12/17 20:02:05   1835s] Instances move: 0 (out of 12267 movable)
[12/17 20:02:05   1835s] Instances flipped: 0
[12/17 20:02:05   1835s] Mean displacement: 0.00 um
[12/17 20:02:05   1835s] Max displacement: 0.00 um 
[12/17 20:02:05   1835s] Total instances moved : 0
[12/17 20:02:05   1835s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.634, REAL:0.338, MEM:5362.1M, EPOCH TIME: 1734462125.717144
[12/17 20:02:05   1835s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:02:05   1835s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5362.1MB
[12/17 20:02:05   1835s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=5362.1MB) @(0:30:35 - 0:30:35).
[12/17 20:02:05   1835s] *** Finished refinePlace (0:30:35 mem=5362.1M) ***
[12/17 20:02:05   1835s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.18
[12/17 20:02:05   1835s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.652, REAL:0.356, MEM:5362.1M, EPOCH TIME: 1734462125.721126
[12/17 20:02:05   1835s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5362.1M, EPOCH TIME: 1734462125.721162
[12/17 20:02:05   1835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:02:05   1835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1835s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.044, REAL:0.013, MEM:5133.1M, EPOCH TIME: 1734462125.734162
[12/17 20:02:05   1835s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.709, REAL:0.381, MEM:5133.1M, EPOCH TIME: 1734462125.734216
[12/17 20:02:05   1835s] {MMLU 0 1 13900}
[12/17 20:02:05   1835s] ### Creating LA Mngr. totSessionCpu=0:30:35 mem=5133.1M
[12/17 20:02:05   1835s] ### Creating LA Mngr, finished. totSessionCpu=0:30:35 mem=5133.1M
[12/17 20:02:05   1835s] Default Rule : ""
[12/17 20:02:05   1835s] Non Default Rules :
[12/17 20:02:05   1835s] Worst Slack : 214748.365 ns
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Start Layer Assignment ...
[12/17 20:02:05   1835s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Select 0 cadidates out of 15080.
[12/17 20:02:05   1835s] No critical nets selected. Skipped !
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Start Assign Priority Nets ...
[12/17 20:02:05   1835s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:02:05   1835s] Existing Priority Nets 0 (0.0%)
[12/17 20:02:05   1835s] Assigned Priority Nets 0 (0.0%)
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Set Prefer Layer Routing Effort ...
[12/17 20:02:05   1835s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] {MMLU 0 1 13900}
[12/17 20:02:05   1835s] #optDebug: Start CG creation (mem=5162.2M)
[12/17 20:02:05   1835s]  ...initializing CG (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgPrt (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgEgp (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgPbk (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgNrb(cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgObs (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgCon (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s]  ...processing cgPdm (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5199.7M)
[12/17 20:02:05   1835s] ### Creating LA Mngr. totSessionCpu=0:30:36 mem=5199.7M
[12/17 20:02:05   1835s] ### Creating LA Mngr, finished. totSessionCpu=0:30:36 mem=5199.7M
[12/17 20:02:05   1835s] Default Rule : ""
[12/17 20:02:05   1835s] Non Default Rules :
[12/17 20:02:05   1835s] Worst Slack : 1.099 ns
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Start Layer Assignment ...
[12/17 20:02:05   1835s] WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Select 0 cadidates out of 15080.
[12/17 20:02:05   1835s] No critical nets selected. Skipped !
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s] Start Assign Priority Nets ...
[12/17 20:02:05   1835s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:02:05   1835s] Existing Priority Nets 0 (0.0%)
[12/17 20:02:05   1835s] Assigned Priority Nets 0 (0.0%)
[12/17 20:02:05   1835s] {MMLU 0 1 13900}
[12/17 20:02:05   1835s] ### Creating LA Mngr. totSessionCpu=0:30:36 mem=5199.7M
[12/17 20:02:05   1835s] ### Creating LA Mngr, finished. totSessionCpu=0:30:36 mem=5199.7M
[12/17 20:02:05   1835s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5199.7M, EPOCH TIME: 1734462125.966865
[12/17 20:02:05   1835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1835s] 
[12/17 20:02:05   1835s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:05   1835s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5199.7M, EPOCH TIME: 1734462125.971981
[12/17 20:02:05   1835s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:05   1835s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:06   1835s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:02:06   1835s] **optDesign ... cpu = 0:00:27, real = 0:00:19, mem = 3701.6M, totSessionCpu=0:30:36 **
[12/17 20:02:06   1835s] **INFO: flowCheckPoint #32 GlobalDetailRoute
[12/17 20:02:06   1835s] -route_with_eco false                     # bool, default=false, user setting
[12/17 20:02:06   1835s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 20:02:06   1835s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 20:02:06   1835s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 20:02:06   1835s] Existing Dirty Nets : 1
[12/17 20:02:06   1835s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 20:02:06   1835s] Reset Dirty Nets : 1
[12/17 20:02:06   1835s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:30:35.8/3:54:24.2 (0.1), mem = 5092.6M
[12/17 20:02:06   1835s] 
[12/17 20:02:06   1835s] globalDetailRoute
[12/17 20:02:06   1835s] 
[12/17 20:02:06   1835s] #Start globalDetailRoute on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1835s] #
[12/17 20:02:06   1835s] ### Time Record (globalDetailRoute) is installed.
[12/17 20:02:06   1835s] ### Time Record (Pre Callback) is installed.
[12/17 20:02:06   1835s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_T6ADPV.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5140.645M)
[12/17 20:02:06   1835s] eee: RC Grid Memory freed=37500
[12/17 20:02:06   1835s] ### Time Record (Pre Callback) is uninstalled.
[12/17 20:02:06   1835s] ### Time Record (DB Import) is installed.
[12/17 20:02:06   1835s] ### Time Record (Timing Data Generation) is installed.
[12/17 20:02:06   1835s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:06   1835s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:02:06   1835s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:02:06   1835s] ### Net info: total nets: 15080
[12/17 20:02:06   1835s] ### Net info: dirty nets: 0
[12/17 20:02:06   1835s] ### Net info: marked as disconnected nets: 0
[12/17 20:02:06   1836s] #num needed restored net=0
[12/17 20:02:06   1836s] #need_extraction net=0 (total=15080)
[12/17 20:02:06   1836s] ### Net info: fully routed nets: 12351
[12/17 20:02:06   1836s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:02:06   1836s] ### Net info: unrouted nets: 32
[12/17 20:02:06   1836s] ### Net info: re-extraction nets: 0
[12/17 20:02:06   1836s] ### Net info: ignored nets: 0
[12/17 20:02:06   1836s] ### Net info: skip routing nets: 0
[12/17 20:02:06   1836s] ### import design signature (169): route=1080780603 fixed_route=662217276 flt_obj=0 vio=528503775 swire=1694458791 shield_wire=1 net_attr=1602770025 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:06   1836s] ### Time Record (DB Import) is uninstalled.
[12/17 20:02:06   1836s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 20:02:06   1836s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc75f2b122ba00a58abb471ab48a92325
[12/17 20:02:06   1836s] #       cec0bfc720068a4aaef1eac7e7f7bdafc5f2fd7103195121e57a10aedc223c6d480a2bec
[12/17 20:02:06   1836s] #       5aa092f7445b94ebb787ec76b17c7e79950487aa1d3ce4bbae6b57507f84ead4eca1f687
[12/17 20:02:06   1836s] #       6a6c230c3ec6261cef7e683987366e0e8dd20216e2fb407e68bb2aae601c7cff972bd579
[12/17 20:02:06   1836s] #       d80b0c950210f226447ff4fd654429c8623ffa0cf221f6e98213484acf7c2105cec980d6
[12/17 20:02:06   1836s] #       06bee24f1833c49b375240568db1fba5f312a625f79b43092894705a224da7d3e979c516
[12/17 20:02:06   1836s] #       5842d6efb7a7aef66db16bc2b45814a9a29c71446dcf2c311ad0ca79b89983ebe4d06081
[12/17 20:02:06   1836s] #       7c43eb12796f5a191e32e878c84ae486035d9af46c8855a8abbe4ea5f1613cfd47a6a908
[12/17 20:02:06   1836s] #       5df00ce5b866234196670cdbb484694ed905819678889237c5ac112a79d5a4aef94cd92b
[12/17 20:02:06   1836s] #       203dd92a379fcb28de23
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Skip comparing routing design signature in db-snapshot flow
[12/17 20:02:06   1836s] ### Time Record (Data Preparation) is installed.
[12/17 20:02:06   1836s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a7f5724ae8026e03a756b3655ea5aa9
[12/17 20:02:06   1836s] #       4d0f7c7bc2c481a151d35efb8bf39efd9cc5f2fd71038228576a3d485f6c119e36a4a493
[12/17 20:02:06   1836s] #       6e2d51ab7ba22daaf5db83b85d2c9f5f5e15c1a16c8600d9aeeb9a15541f6d79aaf75085
[12/17 20:02:06   1836s] #       43393611861063dd1eefbe693587b67e0e8dca01e6f2fc417668ba32ae601c42ff9b2bf4
[12/17 20:02:06   1836s] #       65d92b0c151210b2ba8de118faeb88d620623f0601d910fbf4831348dacc3ca124cee980
[12/17 20:02:06   1836s] #       3116beea4f18b3c49bb74a8228c7d8fdd0790d338abbcda302945a7aa390a6dbe9cdbc61
[12/17 20:02:06   1836s] #       4b2c40f4fbeda9ab4293efea765a2cca3451ce38a2711796180de8d43cdccec14d726831
[12/17 20:02:06   1836s] #       473ed0a640de9bd196872c7a1e720ab9e5409f365d0cb16cabb2afd268423b9efe22d356
[12/17 20:02:06   1836s] #       b45d1b18ca7361439fc621ceeaa7b340921c578ca465d34d98169a7d49d0110f516a8266
[12/17 20:02:06   1836s] #       de1b2a78d5a4ff739976ff80cc64a66e3e01646feadc
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:02:06   1836s] ### Time Record (Global Routing) is installed.
[12/17 20:02:06   1836s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:02:06   1836s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:02:06   1836s] #Total number of routable nets = 12351.
[12/17 20:02:06   1836s] #Total number of nets in the design = 15080.
[12/17 20:02:06   1836s] #1 routable net do not has any wires.
[12/17 20:02:06   1836s] #12350 routable nets have routed wires.
[12/17 20:02:06   1836s] #1 net will be global routed.
[12/17 20:02:06   1836s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:02:06   1836s] #Using multithreading with 8 threads.
[12/17 20:02:06   1836s] ### Time Record (Data Preparation) is installed.
[12/17 20:02:06   1836s] #Start routing data preparation on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:06   1836s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:06   1836s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:06   1836s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:06   1836s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:06   1836s] #Build and mark too close pins for the same net.
[12/17 20:02:06   1836s] ### Time Record (Cell Pin Access) is installed.
[12/17 20:02:06   1836s] #Initial pin access analysis.
[12/17 20:02:06   1836s] #Detail pin access analysis.
[12/17 20:02:06   1836s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 20:02:06   1836s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:02:06   1836s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:02:06   1836s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:02:06   1836s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:02:06   1836s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:02:06   1836s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:02:06   1836s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:02:06   1836s] #pin_access_rlayer=2(met2)
[12/17 20:02:06   1836s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:02:06   1836s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:02:06   1836s] #enable_dpt_layer_shield=F
[12/17 20:02:06   1836s] #has_line_end_grid=F
[12/17 20:02:06   1836s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 20:02:06   1836s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3717.28 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1836s] #Regenerating Ggrids automatically.
[12/17 20:02:06   1836s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:02:06   1836s] #Using automatically generated G-grids.
[12/17 20:02:06   1836s] #Done routing data preparation.
[12/17 20:02:06   1836s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3719.32 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1836s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:06   1836s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:06   1836s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:06   1836s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:06   1836s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:06   1836s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Finished routing data preparation on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Cpu time = 00:00:00
[12/17 20:02:06   1836s] #Elapsed time = 00:00:00
[12/17 20:02:06   1836s] #Increased memory = 10.96 (MB)
[12/17 20:02:06   1836s] #Total memory = 3719.32 (MB)
[12/17 20:02:06   1836s] #Peak memory = 4217.92 (MB)
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:02:06   1836s] ### Time Record (Global Routing) is installed.
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Start global routing on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Start global routing initialization on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
[12/17 20:02:06   1836s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[12/17 20:02:06   1836s] #Number of eco nets is 1
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] #Start global routing data preparation on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 20:02:06 2024 with memory = 3719.32 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1836s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:02:06   1836s] #Start routing resource analysis on Tue Dec 17 20:02:06 2024
[12/17 20:02:06   1836s] #
[12/17 20:02:06   1836s] ### init_is_bin_blocked starts on Tue Dec 17 20:02:06 2024 with memory = 3719.32 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1836s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:06   1836s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 20:02:06 2024 with memory = 3721.64 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1837s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --6.27 [8]--
[12/17 20:02:06   1837s] ### adjust_flow_cap starts on Tue Dec 17 20:02:06 2024 with memory = 3721.23 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1837s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:06   1837s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:02:06 2024 with memory = 3721.99 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1837s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:06   1837s] ### set_via_blocked starts on Tue Dec 17 20:02:06 2024 with memory = 3721.99 (MB), peak = 4217.92 (MB)
[12/17 20:02:06   1837s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:07   1837s] ### copy_flow starts on Tue Dec 17 20:02:07 2024 with memory = 3912.32 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.78 [8]--
[12/17 20:02:07   1837s] #Routing resource analysis is done on Tue Dec 17 20:02:07 2024
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] ### report_flow_cap starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] #  Resource Analysis:
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 20:02:07   1837s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 20:02:07   1837s] #  --------------------------------------------------------------
[12/17 20:02:07   1837s] #  met1           H        1759        2467       29237    46.56%
[12/17 20:02:07   1837s] #  met2           V        1407        1913       29237    46.57%
[12/17 20:02:07   1837s] #  met3           H        1174        1368       29237    46.94%
[12/17 20:02:07   1837s] #  met4           V        1066        1525       29237    52.95%
[12/17 20:02:07   1837s] #  met5           H         181         246       29237    55.62%
[12/17 20:02:07   1837s] #  --------------------------------------------------------------
[12/17 20:02:07   1837s] #  Total                   5589      57.22%      146185    49.73%
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:07   1837s] ### analyze_m2_tracks starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:07   1837s] ### report_initial_resource starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:07   1837s] ### mark_pg_pins_accessibility starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.98 [8]--
[12/17 20:02:07   1837s] ### set_net_region starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] #Global routing data preparation is done on Tue Dec 17 20:02:07 2024
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] #
[12/17 20:02:07   1837s] ### prepare_level starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init level 1 starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:07   1837s] ### Level 1 hgrid = 173 X 169
[12/17 20:02:07   1837s] ### init level 2 starts on Tue Dec 17 20:02:07 2024 with memory = 3722.63 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:02:07   1837s] ### Level 2 hgrid = 44 X 43  (large_net only)
[12/17 20:02:07   1837s] ### init level 3 starts on Tue Dec 17 20:02:07 2024 with memory = 3723.38 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:07   1837s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/17 20:02:07   1837s] ### prepare_level_flow starts on Tue Dec 17 20:02:07 2024 with memory = 3723.55 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init_flow_edge starts on Tue Dec 17 20:02:07 2024 with memory = 3723.55 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:07   1837s] ### init_flow_edge starts on Tue Dec 17 20:02:07 2024 with memory = 3723.54 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1837s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.04 [8]--
[12/17 20:02:07   1837s] ### init_flow_edge starts on Tue Dec 17 20:02:07 2024 with memory = 3723.55 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1838s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:07   1838s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:07   1838s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:07   1838s] #
[12/17 20:02:07   1838s] #Global routing initialization is done on Tue Dec 17 20:02:07 2024
[12/17 20:02:07   1838s] #
[12/17 20:02:07   1838s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3723.53 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1838s] #
[12/17 20:02:07   1838s] ### routing large nets 
[12/17 20:02:07   1838s] #start global routing iteration 1...
[12/17 20:02:07   1838s] ### init_flow_edge starts on Tue Dec 17 20:02:07 2024 with memory = 3723.53 (MB), peak = 4217.92 (MB)
[12/17 20:02:07   1838s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:07   1838s] ### routing at level 3 (topmost level) iter 0
[12/17 20:02:07   1838s] ### Uniform Hboxes (3x3)
[12/17 20:02:07   1838s] ### routing at level 2 iter 0 for 0 hboxes
[12/17 20:02:08   1838s] ### Uniform Hboxes (11x11)
[12/17 20:02:08   1838s] ### routing at level 1 iter 0 for 0 hboxes
[12/17 20:02:08   1838s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3726.46 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1838s] #
[12/17 20:02:08   1838s] #start global routing iteration 2...
[12/17 20:02:08   1838s] ### init_flow_edge starts on Tue Dec 17 20:02:08 2024 with memory = 3726.46 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:08   1839s] ### cal_flow starts on Tue Dec 17 20:02:08 2024 with memory = 3727.27 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:08   1839s] ### routing at level 1 (topmost level) iter 0
[12/17 20:02:08   1839s] ### measure_qor starts on Tue Dec 17 20:02:08 2024 with memory = 3727.27 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### measure_congestion starts on Tue Dec 17 20:02:08 2024 with memory = 3727.27 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:08   1839s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --3.09 [8]--
[12/17 20:02:08   1839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3727.27 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #start global routing iteration 3...
[12/17 20:02:08   1839s] ### routing at level 1 (topmost level) iter 1
[12/17 20:02:08   1839s] ### measure_qor starts on Tue Dec 17 20:02:08 2024 with memory = 3727.27 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### measure_congestion starts on Tue Dec 17 20:02:08 2024 with memory = 3727.27 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:02:08   1839s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --3.06 [8]--
[12/17 20:02:08   1839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3726.70 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] ### route_end starts on Tue Dec 17 20:02:08 2024 with memory = 3726.70 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:02:08   1839s] #Total number of routable nets = 12351.
[12/17 20:02:08   1839s] #Total number of nets in the design = 15080.
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #12351 routable nets have routed wires.
[12/17 20:02:08   1839s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #Routed net constraints summary:
[12/17 20:02:08   1839s] #-----------------------------
[12/17 20:02:08   1839s] #        Rules   Unconstrained  
[12/17 20:02:08   1839s] #-----------------------------
[12/17 20:02:08   1839s] #      Default               1  
[12/17 20:02:08   1839s] #-----------------------------
[12/17 20:02:08   1839s] #        Total               1  
[12/17 20:02:08   1839s] #-----------------------------
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #Routing constraints summary of the whole design:
[12/17 20:02:08   1839s] #------------------------------------------------
[12/17 20:02:08   1839s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 20:02:08   1839s] #------------------------------------------------
[12/17 20:02:08   1839s] #      Default                  1           12350  
[12/17 20:02:08   1839s] #------------------------------------------------
[12/17 20:02:08   1839s] #        Total                  1           12350  
[12/17 20:02:08   1839s] #------------------------------------------------
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:02:08 2024 with memory = 3726.70 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:02:08   1839s] ### cal_base_flow starts on Tue Dec 17 20:02:08 2024 with memory = 3726.70 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### init_flow_edge starts on Tue Dec 17 20:02:08 2024 with memory = 3726.70 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:08   1839s] ### cal_flow starts on Tue Dec 17 20:02:08 2024 with memory = 3726.84 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:08   1839s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:08   1839s] ### report_overcon starts on Tue Dec 17 20:02:08 2024 with memory = 3726.84 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #                 OverCon          
[12/17 20:02:08   1839s] #                  #Gcell    %Gcell
[12/17 20:02:08   1839s] #     Layer           (1)   OverCon  Flow/Cap
[12/17 20:02:08   1839s] #  ----------------------------------------------
[12/17 20:02:08   1839s] #  met1          0(0.00%)   (0.00%)     0.19  
[12/17 20:02:08   1839s] #  met2          0(0.00%)   (0.00%)     0.17  
[12/17 20:02:08   1839s] #  met3          0(0.00%)   (0.00%)     0.12  
[12/17 20:02:08   1839s] #  met4          0(0.00%)   (0.00%)     0.04  
[12/17 20:02:08   1839s] #  met5          0(0.00%)   (0.00%)     0.02  
[12/17 20:02:08   1839s] #  ----------------------------------------------
[12/17 20:02:08   1839s] #     Total      0(0.00%)   (0.00%)
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/17 20:02:08   1839s] #  Overflow after GR: 0.00% H + 0.00% V
[12/17 20:02:08   1839s] #
[12/17 20:02:08   1839s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:02:08   1839s] ### cal_base_flow starts on Tue Dec 17 20:02:08 2024 with memory = 3726.84 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### init_flow_edge starts on Tue Dec 17 20:02:08 2024 with memory = 3726.84 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:02:08   1839s] ### cal_flow starts on Tue Dec 17 20:02:08 2024 with memory = 3726.69 (MB), peak = 4217.92 (MB)
[12/17 20:02:08   1839s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:08   1839s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:02:08   1839s] ### generate_cong_map_content starts on Tue Dec 17 20:02:08 2024 with memory = 3726.69 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:02:09   1839s] ### update starts on Tue Dec 17 20:02:09 2024 with memory = 3726.77 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] #Complete Global Routing.
[12/17 20:02:09   1839s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:02:09   1839s] #Total wire length = 418385 um.
[12/17 20:02:09   1839s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:02:09   1839s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:02:09   1839s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:02:09   1839s] #Total wire length on LAYER met3 = 80321 um.
[12/17 20:02:09   1839s] #Total wire length on LAYER met4 = 30409 um.
[12/17 20:02:09   1839s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:02:09   1839s] #Total number of vias = 32427
[12/17 20:02:09   1839s] #Up-Via Summary (total 32427):
[12/17 20:02:09   1839s] #           
[12/17 20:02:09   1839s] #-----------------------
[12/17 20:02:09   1839s] # met1            26458
[12/17 20:02:09   1839s] # met2             4835
[12/17 20:02:09   1839s] # met3             1063
[12/17 20:02:09   1839s] # met4               71
[12/17 20:02:09   1839s] #-----------------------
[12/17 20:02:09   1839s] #                 32427 
[12/17 20:02:09   1839s] #
[12/17 20:02:09   1839s] ### update cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --2.61 [8]--
[12/17 20:02:09   1839s] ### report_overcon starts on Tue Dec 17 20:02:09 2024 with memory = 3726.77 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:02:09   1839s] ### report_overcon starts on Tue Dec 17 20:02:09 2024 with memory = 3726.77 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] #Max overcon = 0 track.
[12/17 20:02:09   1839s] #Total overcon = 0.00%.
[12/17 20:02:09   1839s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 20:02:09   1839s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:02:09   1839s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.10 [8]--
[12/17 20:02:09   1839s] ### global_route design signature (172): route=1166030939 net_attr=1839176165
[12/17 20:02:09   1839s] #
[12/17 20:02:09   1839s] #Global routing statistics:
[12/17 20:02:09   1839s] #Cpu time = 00:00:03
[12/17 20:02:09   1839s] #Elapsed time = 00:00:02
[12/17 20:02:09   1839s] #Increased memory = 7.34 (MB)
[12/17 20:02:09   1839s] #Total memory = 3726.66 (MB)
[12/17 20:02:09   1839s] #Peak memory = 4217.92 (MB)
[12/17 20:02:09   1839s] #
[12/17 20:02:09   1839s] #Finished global routing on Tue Dec 17 20:02:09 2024
[12/17 20:02:09   1839s] #
[12/17 20:02:09   1839s] #
[12/17 20:02:09   1839s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:02:09   1839s] ### Time Record (Data Preparation) is installed.
[12/17 20:02:09   1839s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:02:09   1839s] ### track-assign external-init starts on Tue Dec 17 20:02:09 2024 with memory = 3724.37 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] ### Time Record (Track Assignment) is installed.
[12/17 20:02:09   1839s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1839s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1839s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1839s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1839s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1839s] ### Time Record (Data Preparation) is installed.
[12/17 20:02:09   1839s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1839s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1839s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1839s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1839s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1839s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:02:09   1839s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:02:09   1839s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.25 [8]--
[12/17 20:02:09   1839s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3724.37 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] ### track-assign engine-init starts on Tue Dec 17 20:02:09 2024 with memory = 3724.37 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] ### Time Record (Track Assignment) is installed.
[12/17 20:02:09   1839s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1839s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1839s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1839s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1839s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1839s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.19 [8]--
[12/17 20:02:09   1839s] ### track-assign core-engine starts on Tue Dec 17 20:02:09 2024 with memory = 3724.37 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1839s] #Start Track Assignment.
[12/17 20:02:09   1839s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:02:09   1840s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:02:09   1840s] #Complete Track Assignment.
[12/17 20:02:09   1840s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:02:09   1840s] #Total wire length = 418385 um.
[12/17 20:02:09   1840s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:02:09   1840s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:02:09   1840s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:02:09   1840s] #Total wire length on LAYER met3 = 80321 um.
[12/17 20:02:09   1840s] #Total wire length on LAYER met4 = 30409 um.
[12/17 20:02:09   1840s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:02:09   1840s] #Total number of vias = 32427
[12/17 20:02:09   1840s] #Up-Via Summary (total 32427):
[12/17 20:02:09   1840s] #           
[12/17 20:02:09   1840s] #-----------------------
[12/17 20:02:09   1840s] # met1            26458
[12/17 20:02:09   1840s] # met2             4835
[12/17 20:02:09   1840s] # met3             1063
[12/17 20:02:09   1840s] # met4               71
[12/17 20:02:09   1840s] #-----------------------
[12/17 20:02:09   1840s] #                 32427 
[12/17 20:02:09   1840s] #
[12/17 20:02:09   1840s] ### track_assign design signature (175): route=1166030939
[12/17 20:02:09   1840s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.1 GB --1.57 [8]--
[12/17 20:02:09   1840s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:02:09   1840s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3722.95 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1840s] #
[12/17 20:02:09   1840s] #number of short segments in preferred routing layers
[12/17 20:02:09   1840s] #	
[12/17 20:02:09   1840s] #	
[12/17 20:02:09   1840s] #
[12/17 20:02:09   1840s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 20:02:09   1840s] #Cpu time = 00:00:04
[12/17 20:02:09   1840s] #Elapsed time = 00:00:03
[12/17 20:02:09   1840s] #Increased memory = 14.84 (MB)
[12/17 20:02:09   1840s] #Total memory = 3723.20 (MB)
[12/17 20:02:09   1840s] #Peak memory = 4217.92 (MB)
[12/17 20:02:09   1840s] #Using multithreading with 8 threads.
[12/17 20:02:09   1840s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1840s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1840s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1840s] ### Time Record (Detail Routing) is installed.
[12/17 20:02:09   1840s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1840s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1840s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1840s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1840s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1840s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1840s] ### Time Record (Data Preparation) is installed.
[12/17 20:02:09   1840s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:09   1840s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:09   1840s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:09   1840s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:09   1840s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:02:09   1840s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:02:09   1840s] #
[12/17 20:02:09   1840s] #Start Detail Routing..
[12/17 20:02:09   1840s] #start initial detail routing ...
[12/17 20:02:09   1840s] ### Design has 0 dirty nets, 1 dirty-area)
[12/17 20:02:09   1840s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.12% required routing.
[12/17 20:02:09   1840s] #   number of violations = 38
[12/17 20:02:09   1840s] #
[12/17 20:02:09   1840s] #    By Layer and Type :
[12/17 20:02:09   1840s] #	         MetSpc    Short   Totals
[12/17 20:02:09   1840s] #	met1          3       35       38
[12/17 20:02:09   1840s] #	Totals        3       35       38
[12/17 20:02:09   1840s] #0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/17 20:02:09   1840s] #0.00% of the total area is being checked for drcs
[12/17 20:02:09   1840s] #0.0% of the total area was checked
[12/17 20:02:09   1840s] ### Gcell dirty-map stats: routing = 0.17%, dirty-area = 0.01%
[12/17 20:02:09   1840s] #   number of violations = 38
[12/17 20:02:09   1840s] #
[12/17 20:02:09   1840s] #    By Layer and Type :
[12/17 20:02:09   1840s] #	         MetSpc    Short   Totals
[12/17 20:02:09   1840s] #	met1          3       35       38
[12/17 20:02:09   1840s] #	Totals        3       35       38
[12/17 20:02:09   1840s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3723.17 (MB), peak = 4217.92 (MB)
[12/17 20:02:09   1840s] #start 1st optimization iteration ...
[12/17 20:02:09   1841s] ### Gcell dirty-map stats: routing = 0.97%, dirty-area = 0.01%
[12/17 20:02:09   1841s] #   number of violations = 38
[12/17 20:02:09   1841s] #
[12/17 20:02:09   1841s] #    By Layer and Type :
[12/17 20:02:09   1841s] #	         MetSpc    Short   Totals
[12/17 20:02:09   1841s] #	met1          3       35       38
[12/17 20:02:09   1841s] #	Totals        3       35       38
[12/17 20:02:10   1841s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3746.70 (MB), peak = 4217.92 (MB)
[12/17 20:02:10   1841s] #Complete Detail Routing.
[12/17 20:02:10   1841s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:02:10   1841s] #Total wire length = 418395 um.
[12/17 20:02:10   1841s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:02:10   1841s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:02:10   1841s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:02:10   1841s] #Total wire length on LAYER met3 = 80321 um.
[12/17 20:02:10   1841s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:02:10   1841s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:02:10   1841s] #Total number of vias = 32430
[12/17 20:02:10   1841s] #Up-Via Summary (total 32430):
[12/17 20:02:10   1841s] #           
[12/17 20:02:10   1841s] #-----------------------
[12/17 20:02:10   1841s] # met1            26458
[12/17 20:02:10   1841s] # met2             4836
[12/17 20:02:10   1841s] # met3             1065
[12/17 20:02:10   1841s] # met4               71
[12/17 20:02:10   1841s] #-----------------------
[12/17 20:02:10   1841s] #                 32430 
[12/17 20:02:10   1841s] #
[12/17 20:02:10   1841s] #Total number of DRC violations = 38
[12/17 20:02:10   1841s] #Total number of violations on LAYER met1 = 38
[12/17 20:02:10   1841s] #Total number of violations on LAYER met2 = 0
[12/17 20:02:10   1841s] #Total number of violations on LAYER met3 = 0
[12/17 20:02:10   1841s] #Total number of violations on LAYER met4 = 0
[12/17 20:02:10   1841s] #Total number of violations on LAYER met5 = 0
[12/17 20:02:10   1842s] ### Time Record (Detail Routing) is uninstalled.
[12/17 20:02:10   1842s] #Cpu time = 00:00:02
[12/17 20:02:10   1842s] #Elapsed time = 00:00:01
[12/17 20:02:10   1842s] #Increased memory = 23.50 (MB)
[12/17 20:02:10   1842s] #Total memory = 3746.70 (MB)
[12/17 20:02:10   1842s] #Peak memory = 4217.92 (MB)
[12/17 20:02:10   1842s] ### Time Record (Antenna Fixing) is installed.
[12/17 20:02:10   1842s] #
[12/17 20:02:10   1842s] #start routing for process antenna violation fix ...
[12/17 20:02:10   1842s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:10   1842s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:10   1842s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:10   1842s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:10   1842s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:10   1842s] ### Time Record (Data Preparation) is installed.
[12/17 20:02:10   1842s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:10   1842s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:10   1842s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:10   1842s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:10   1842s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:10   1842s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:02:10   1842s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:02:10   1842s] #
[12/17 20:02:10   1842s] #    By Layer and Type :
[12/17 20:02:10   1842s] #	         MetSpc    Short   Totals
[12/17 20:02:10   1842s] #	met1          3       35       38
[12/17 20:02:10   1842s] #	Totals        3       35       38
[12/17 20:02:10   1842s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3765.05 (MB), peak = 4217.92 (MB)
[12/17 20:02:10   1842s] #
[12/17 20:02:10   1842s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:02:10   1842s] #Total wire length = 418395 um.
[12/17 20:02:10   1842s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:02:10   1842s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:02:10   1842s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:02:10   1842s] #Total wire length on LAYER met3 = 80321 um.
[12/17 20:02:10   1842s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:02:10   1842s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:02:10   1842s] #Total number of vias = 32430
[12/17 20:02:10   1842s] #Up-Via Summary (total 32430):
[12/17 20:02:10   1842s] #           
[12/17 20:02:10   1842s] #-----------------------
[12/17 20:02:10   1842s] # met1            26458
[12/17 20:02:10   1842s] # met2             4836
[12/17 20:02:10   1842s] # met3             1065
[12/17 20:02:10   1842s] # met4               71
[12/17 20:02:10   1842s] #-----------------------
[12/17 20:02:10   1842s] #                 32430 
[12/17 20:02:10   1842s] #
[12/17 20:02:10   1842s] #Total number of DRC violations = 38
[12/17 20:02:10   1842s] #Total number of process antenna violations = 0
[12/17 20:02:10   1842s] #Total number of net violated process antenna rule = 0
[12/17 20:02:10   1842s] #Total number of violations on LAYER met1 = 38
[12/17 20:02:10   1842s] #Total number of violations on LAYER met2 = 0
[12/17 20:02:10   1842s] #Total number of violations on LAYER met3 = 0
[12/17 20:02:10   1842s] #Total number of violations on LAYER met4 = 0
[12/17 20:02:10   1842s] #Total number of violations on LAYER met5 = 0
[12/17 20:02:10   1842s] #
[12/17 20:02:10   1843s] #
[12/17 20:02:10   1843s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:02:10   1843s] #Total wire length = 418395 um.
[12/17 20:02:10   1843s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:02:10   1843s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:02:10   1843s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:02:10   1843s] #Total wire length on LAYER met3 = 80321 um.
[12/17 20:02:10   1843s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:02:10   1843s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:02:10   1843s] #Total number of vias = 32430
[12/17 20:02:10   1843s] #Up-Via Summary (total 32430):
[12/17 20:02:10   1843s] #           
[12/17 20:02:10   1843s] #-----------------------
[12/17 20:02:10   1843s] # met1            26458
[12/17 20:02:10   1843s] # met2             4836
[12/17 20:02:10   1843s] # met3             1065
[12/17 20:02:10   1843s] # met4               71
[12/17 20:02:10   1843s] #-----------------------
[12/17 20:02:10   1843s] #                 32430 
[12/17 20:02:10   1843s] #
[12/17 20:02:10   1843s] #Total number of DRC violations = 38
[12/17 20:02:10   1843s] #Total number of process antenna violations = 0
[12/17 20:02:10   1843s] #Total number of net violated process antenna rule = 0
[12/17 20:02:10   1843s] #Total number of violations on LAYER met1 = 38
[12/17 20:02:10   1843s] #Total number of violations on LAYER met2 = 0
[12/17 20:02:10   1843s] #Total number of violations on LAYER met3 = 0
[12/17 20:02:10   1843s] #Total number of violations on LAYER met4 = 0
[12/17 20:02:10   1843s] #Total number of violations on LAYER met5 = 0
[12/17 20:02:10   1843s] #
[12/17 20:02:10   1843s] ### Gcell dirty-map stats: routing = 0.97%, dirty-area = 0.01%
[12/17 20:02:10   1843s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 20:02:10   1843s] #detailRoute Statistics:
[12/17 20:02:10   1843s] #Cpu time = 00:00:03
[12/17 20:02:10   1843s] #Elapsed time = 00:00:01
[12/17 20:02:10   1843s] #Increased memory = 49.10 (MB)
[12/17 20:02:10   1843s] #Total memory = 3772.30 (MB)
[12/17 20:02:10   1843s] #Peak memory = 4217.92 (MB)
[12/17 20:02:10   1843s] #Skip updating routing design signature in db-snapshot flow
[12/17 20:02:10   1843s] ### global_detail_route design signature (186): route=1635101020 flt_obj=0 vio=1123050978 shield_wire=1
[12/17 20:02:10   1843s] ### Time Record (DB Export) is installed.
[12/17 20:02:10   1843s] ### export design design signature (187): route=1635101020 fixed_route=662217276 flt_obj=0 vio=1123050978 swire=1694458791 shield_wire=1 net_attr=1866547072 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:10   1843s] ### Time Record (DB Export) is uninstalled.
[12/17 20:02:10   1843s] ### Time Record (Post Callback) is installed.
[12/17 20:02:10   1843s] ### Time Record (Post Callback) is uninstalled.
[12/17 20:02:10   1843s] #
[12/17 20:02:10   1843s] #globalDetailRoute statistics:
[12/17 20:02:10   1843s] #Cpu time = 00:00:08
[12/17 20:02:10   1843s] #Elapsed time = 00:00:04
[12/17 20:02:10   1843s] #Increased memory = -121.46 (MB)
[12/17 20:02:10   1843s] #Total memory = 3580.16 (MB)
[12/17 20:02:10   1843s] #Peak memory = 4217.92 (MB)
[12/17 20:02:10   1843s] #Number of warnings = 24
[12/17 20:02:10   1843s] #Total number of warnings = 335
[12/17 20:02:10   1843s] #Number of fails = 0
[12/17 20:02:10   1843s] #Total number of fails = 0
[12/17 20:02:10   1843s] #Complete globalDetailRoute on Tue Dec 17 20:02:10 2024
[12/17 20:02:10   1843s] #
[12/17 20:02:10   1843s] ### import design signature (188): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:10   1843s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 20:02:10   1843s] ### 
[12/17 20:02:10   1843s] ###   Scalability Statistics
[12/17 20:02:10   1843s] ### 
[12/17 20:02:10   1843s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:02:10   1843s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 20:02:10   1843s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:02:10   1843s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Global Routing                |        00:00:03|        00:00:02|             1.2|
[12/17 20:02:10   1843s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[12/17 20:02:10   1843s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 20:02:10   1843s] ###   Entire Command                |        00:00:08|        00:00:04|             1.8|
[12/17 20:02:10   1843s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:02:10   1843s] ### 
[12/17 20:02:10   1843s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:07.9/0:00:04.4 (1.8), totSession cpu/real = 0:30:43.7/3:54:28.6 (0.1), mem = 5013.4M
[12/17 20:02:10   1843s] 
[12/17 20:02:10   1843s] =============================================================================================
[12/17 20:02:10   1843s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   22.33-s094_1
[12/17 20:02:10   1843s] =============================================================================================
[12/17 20:02:10   1843s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:02:10   1843s] ---------------------------------------------------------------------------------------------
[12/17 20:02:10   1843s] [ GlobalRoute            ]      1   0:00:02.4  (  54.0 % )     0:00:02.4 /  0:00:02.9    1.2
[12/17 20:02:10   1843s] [ DetailRoute            ]      1   0:00:00.6  (  13.1 % )     0:00:00.6 /  0:00:01.7    3.0
[12/17 20:02:10   1843s] [ MISC                   ]          0:00:01.5  (  32.8 % )     0:00:01.5 /  0:00:03.2    2.2
[12/17 20:02:10   1843s] ---------------------------------------------------------------------------------------------
[12/17 20:02:10   1843s]  EcoRoute #1 TOTAL                  0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:07.9    1.8
[12/17 20:02:10   1843s] ---------------------------------------------------------------------------------------------
[12/17 20:02:10   1843s] 
[12/17 20:02:10   1843s] **optDesign ... cpu = 0:00:35, real = 0:00:23, mem = 3560.4M, totSessionCpu=0:30:44 **
[12/17 20:02:10   1843s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 20:02:10   1843s] **INFO: flowCheckPoint #33 PostEcoSummary
[12/17 20:02:10   1843s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:02:10   1843s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:02:10   1843s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:02:10   1843s] ### Net info: total nets: 15080
[12/17 20:02:10   1843s] ### Net info: dirty nets: 0
[12/17 20:02:10   1843s] ### Net info: marked as disconnected nets: 0
[12/17 20:02:10   1844s] #num needed restored net=0
[12/17 20:02:10   1844s] #need_extraction net=0 (total=15080)
[12/17 20:02:10   1844s] ### Net info: fully routed nets: 12351
[12/17 20:02:10   1844s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:02:10   1844s] ### Net info: unrouted nets: 32
[12/17 20:02:10   1844s] ### Net info: re-extraction nets: 0
[12/17 20:02:10   1844s] ### Net info: ignored nets: 0
[12/17 20:02:10   1844s] ### Net info: skip routing nets: 0
[12/17 20:02:10   1844s] ### import design signature (189): route=743958548 fixed_route=743958548 flt_obj=0 vio=1944462528 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:10   1844s] #Extract in post route mode
[12/17 20:02:10   1844s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:02:10   1844s] #Fast data preparation for tQuantus.
[12/17 20:02:10   1844s] #Start routing data preparation on Tue Dec 17 20:02:10 2024
[12/17 20:02:10   1844s] #
[12/17 20:02:10   1844s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:02:10   1844s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:02:10   1844s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:02:10   1844s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:02:10   1844s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:02:10   1844s] #Regenerating Ggrids automatically.
[12/17 20:02:10   1844s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:02:10   1844s] #Using automatically generated G-grids.
[12/17 20:02:10   1844s] #Done routing data preparation.
[12/17 20:02:10   1844s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3578.62 (MB), peak = 4217.92 (MB)
[12/17 20:02:10   1844s] #Start routing data preparation on Tue Dec 17 20:02:10 2024
[12/17 20:02:10   1844s] #
[12/17 20:02:10   1844s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:02:10   1844s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:02:10   1844s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:02:10   1844s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:02:10   1844s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:02:10   1844s] #Build and mark too close pins for the same net.
[12/17 20:02:10   1844s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:02:10   1844s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:02:10   1844s] #pin_access_rlayer=2(met2)
[12/17 20:02:10   1844s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:02:10   1844s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:02:10   1844s] #enable_dpt_layer_shield=F
[12/17 20:02:10   1844s] #has_line_end_grid=F
[12/17 20:02:10   1844s] #Regenerating Ggrids automatically.
[12/17 20:02:10   1844s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:02:10   1844s] #Using automatically generated G-grids.
[12/17 20:02:11   1844s] #Done routing data preparation.
[12/17 20:02:11   1844s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3584.44 (MB), peak = 4217.92 (MB)
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #Start tQuantus RC extraction...
[12/17 20:02:11   1844s] #Start building rc corner(s)...
[12/17 20:02:11   1844s] #Number of RC Corner = 1
[12/17 20:02:11   1844s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:02:11   1844s] #(i=6, n=5 1000)
[12/17 20:02:11   1844s] #Layer met5 does not exist in nanoroute.
[12/17 20:02:11   1844s] #li1 -> met1 (1)
[12/17 20:02:11   1844s] #met1 -> met2 (2)
[12/17 20:02:11   1844s] #met2 -> met3 (3)
[12/17 20:02:11   1844s] #met3 -> met4 (4)
[12/17 20:02:11   1844s] #met4 -> met5 (5)
[12/17 20:02:11   1844s] #SADV-On
[12/17 20:02:11   1844s] # Corner(s) : 
[12/17 20:02:11   1844s] #RC_CORNER [25.00]
[12/17 20:02:11   1844s] # Corner id: 0
[12/17 20:02:11   1844s] # Layout Scale: 1.000000
[12/17 20:02:11   1844s] # Has Metal Fill model: yes
[12/17 20:02:11   1844s] # Temperature was set
[12/17 20:02:11   1844s] # Temperature : 25.000000
[12/17 20:02:11   1844s] # Ref. Temp   : 30.000000
[12/17 20:02:11   1844s] #SADV-Off
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:02:11   1844s] #total pattern=56 [6, 147]
[12/17 20:02:11   1844s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:02:11   1844s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:02:11   1844s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:02:11   1844s] #number model r/c [1,1] [6,147] read
[12/17 20:02:11   1844s] #0 rcmodel(s) requires rebuild
[12/17 20:02:11   1844s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3586.89 (MB), peak = 4217.92 (MB)
[12/17 20:02:11   1844s] #Finish check_net_pin_list step Enter extract
[12/17 20:02:11   1844s] #Start init net ripin tree building
[12/17 20:02:11   1844s] #Finish init net ripin tree building
[12/17 20:02:11   1844s] #Cpu time = 00:00:00
[12/17 20:02:11   1844s] #Elapsed time = 00:00:00
[12/17 20:02:11   1844s] #Increased memory = 0.00 (MB)
[12/17 20:02:11   1844s] #Total memory = 3586.89 (MB)
[12/17 20:02:11   1844s] #Peak memory = 4217.92 (MB)
[12/17 20:02:11   1844s] #Using multithreading with 8 threads.
[12/17 20:02:11   1844s] #begin processing metal fill model file
[12/17 20:02:11   1844s] #end processing metal fill model file
[12/17 20:02:11   1844s] #Length limit = 200 pitches
[12/17 20:02:11   1844s] #opt mode = 2
[12/17 20:02:11   1844s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:02:11   1844s] #Start generate extraction boxes.
[12/17 20:02:11   1844s] #
[12/17 20:02:11   1844s] #Extract using 30 x 30 Hboxes
[12/17 20:02:11   1844s] #6x6 initial hboxes
[12/17 20:02:11   1844s] #Use area based hbox pruning.
[12/17 20:02:11   1844s] #0/0 hboxes pruned.
[12/17 20:02:11   1844s] #Complete generating extraction boxes.
[12/17 20:02:11   1844s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:02:11   1844s] #Process 0 special clock nets for rc extraction
[12/17 20:02:11   1844s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:02:11   1844s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:02:11   1844s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:02:11   1844s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:02:11   1844s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:02:11   1844s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:02:11   1845s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:02:11   1845s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 20:02:12   1850s] #Run Statistics for Extraction:
[12/17 20:02:12   1850s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 20:02:12   1850s] #   Increased memory =   268.39 (MB), total memory =  3855.32 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:12   1850s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d
[12/17 20:02:13   1850s] #Finish registering nets and terms for rcdb.
[12/17 20:02:13   1850s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3596.52 (MB), peak = 4217.92 (MB)
[12/17 20:02:13   1850s] #RC Statistics: 49037 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:02:13   1850s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.44 (24239), Avg L-Edge Length: 10338.30 (14441)
[12/17 20:02:13   1850s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d.
[12/17 20:02:13   1850s] #Start writing RC data.
[12/17 20:02:13   1850s] #Finish writing RC data
[12/17 20:02:13   1850s] #Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
[12/17 20:02:13   1850s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3592.21 (MB), peak = 4217.92 (MB)
[12/17 20:02:13   1850s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d' ...
[12/17 20:02:13   1850s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d' for reading (mem: 5108.965M)
[12/17 20:02:13   1850s] Reading RCDB with compressed RC data.
[12/17 20:02:13   1850s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d' for content verification (mem: 5108.965M)
[12/17 20:02:13   1850s] Reading RCDB with compressed RC data.
[12/17 20:02:13   1850s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d': 0 access done (mem: 5108.965M)
[12/17 20:02:13   1850s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d': 0 access done (mem: 5108.965M)
[12/17 20:02:13   1850s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5108.965M)
[12/17 20:02:13   1850s] Following multi-corner parasitics specified:
[12/17 20:02:13   1850s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d (rcdb)
[12/17 20:02:13   1850s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d' for reading (mem: 5108.965M)
[12/17 20:02:13   1850s] Reading RCDB with compressed RC data.
[12/17 20:02:13   1850s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d specified
[12/17 20:02:13   1850s] Cell fpga_top, hinst 
[12/17 20:02:13   1850s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:02:13   1850s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_GREbQa.rcdb.d': 0 access done (mem: 5108.965M)
[12/17 20:02:13   1850s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5108.965M)
[12/17 20:02:13   1850s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_78LX38.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5108.965M)
[12/17 20:02:13   1850s] Reading RCDB with compressed RC data.
[12/17 20:02:13   1851s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_78LX38.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5108.965M)
[12/17 20:02:13   1851s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=5108.965M)
[12/17 20:02:13   1851s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5108.965M)
[12/17 20:02:13   1851s] #
[12/17 20:02:13   1851s] #Restore RCDB.
[12/17 20:02:13   1851s] #
[12/17 20:02:13   1851s] #Complete tQuantus RC extraction.
[12/17 20:02:13   1851s] #Cpu time = 00:00:07
[12/17 20:02:13   1851s] #Elapsed time = 00:00:03
[12/17 20:02:13   1851s] #Increased memory = 7.75 (MB)
[12/17 20:02:13   1851s] #Total memory = 3592.19 (MB)
[12/17 20:02:13   1851s] #Peak memory = 4217.92 (MB)
[12/17 20:02:13   1851s] #
[12/17 20:02:13   1851s] #411 inserted nodes are removed
[12/17 20:02:13   1851s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 20:02:13   1851s] ### export design design signature (191): route=1996738396 fixed_route=1996738396 flt_obj=0 vio=1944462528 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:14   1851s] ### import design signature (192): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:02:14   1851s] #Start Inst Signature in MT(0)
[12/17 20:02:14   1851s] #Start Net Signature in MT(29549193)
[12/17 20:02:14   1851s] #Calculate SNet Signature in MT (40807543)
[12/17 20:02:14   1851s] #Run time and memory report for RC extraction:
[12/17 20:02:14   1851s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:02:14   1851s] #Run Statistics for snet signature:
[12/17 20:02:14   1851s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.57/8, scale score = 0.20.
[12/17 20:02:14   1851s] #    Increased memory =     0.02 (MB), total memory =  3568.43 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:14   1851s] #Run Statistics for Net Final Signature:
[12/17 20:02:14   1851s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:02:14   1851s] #   Increased memory =     0.00 (MB), total memory =  3568.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:14   1851s] #Run Statistics for Net launch:
[12/17 20:02:14   1851s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.57/8, scale score = 0.82.
[12/17 20:02:14   1851s] #    Increased memory =     0.09 (MB), total memory =  3568.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:14   1851s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:02:14   1851s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:02:14   1851s] #   Increased memory =     0.00 (MB), total memory =  3568.32 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:14   1851s] #Run Statistics for net signature:
[12/17 20:02:14   1851s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.27/8, scale score = 0.66.
[12/17 20:02:14   1851s] #    Increased memory =     0.09 (MB), total memory =  3568.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:14   1851s] #Run Statistics for inst signature:
[12/17 20:02:14   1851s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.69/8, scale score = 0.59.
[12/17 20:02:14   1851s] #    Increased memory =    -0.34 (MB), total memory =  3568.32 (MB), peak memory =  4217.92 (MB)
[12/17 20:02:14   1851s] Starting delay calculation for Setup views
[12/17 20:02:14   1851s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:02:14   1851s] #################################################################################
[12/17 20:02:14   1851s] # Design Stage: PostRoute
[12/17 20:02:14   1851s] # Design Name: fpga_top
[12/17 20:02:14   1851s] # Design Mode: 130nm
[12/17 20:02:14   1851s] # Analysis Mode: MMMC OCV 
[12/17 20:02:14   1851s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:02:14   1851s] # Signoff Settings: SI Off 
[12/17 20:02:14   1851s] #################################################################################
[12/17 20:02:14   1852s] Topological Sorting (REAL = 0:00:00.0, MEM = 5140.3M, InitMEM = 5140.3M)
[12/17 20:02:14   1852s] Calculate early delays in OCV mode...
[12/17 20:02:14   1852s] Calculate late delays in OCV mode...
[12/17 20:02:14   1852s] Start delay calculation (fullDC) (8 T). (MEM=5145.29)
[12/17 20:02:14   1852s] eee: Trim Metal Layers: { }
[12/17 20:02:14   1852s] eee: RC Grid Memory allocated=37500
[12/17 20:02:14   1852s] eee: LayerId=1 widthSet size=1
[12/17 20:02:14   1852s] eee: LayerId=2 widthSet size=1
[12/17 20:02:14   1852s] eee: LayerId=3 widthSet size=1
[12/17 20:02:14   1852s] eee: LayerId=4 widthSet size=1
[12/17 20:02:14   1852s] eee: LayerId=5 widthSet size=1
[12/17 20:02:14   1852s] eee: Total RC Grid memory=37500
[12/17 20:02:14   1852s] eee: Metal Layers Info:
[12/17 20:02:14   1852s] eee: L: met1 met2 met3 met4 met5
[12/17 20:02:14   1852s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:02:14   1852s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:02:14   1852s] eee: pegSigSF=1.070000
[12/17 20:02:14   1852s] Initializing multi-corner resistance tables ...
[12/17 20:02:14   1852s] eee: l=1 avDens=0.104797 usedTrk=2880.801955 availTrk=27489.464425 sigTrk=2880.801955
[12/17 20:02:14   1852s] eee: l=2 avDens=0.095943 usedTrk=2618.269294 availTrk=27289.773118 sigTrk=2618.269294
[12/17 20:02:14   1852s] eee: l=3 avDens=0.067497 usedTrk=1213.721393 availTrk=17981.931896 sigTrk=1213.721393
[12/17 20:02:14   1852s] eee: l=4 avDens=0.048683 usedTrk=871.126233 availTrk=17893.738915 sigTrk=871.126233
[12/17 20:02:14   1852s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 20:02:14   1852s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 20:02:14   1852s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 20:02:14   1852s] eee: NetCapCache creation started. (Current Mem: 5145.293M) 
[12/17 20:02:14   1852s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5145.293M) 
[12/17 20:02:14   1852s] End AAE Lib Interpolated Model. (MEM=5165.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:02:14   1852s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_78LX38.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5165.020M)
[12/17 20:02:14   1852s] Reading RCDB with compressed RC data.
[12/17 20:02:14   1852s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5165.0M)
[12/17 20:02:14   1852s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:02:14   1855s] Total number of fetched objects 14095
[12/17 20:02:15   1855s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/17 20:02:15   1855s] End delay calculation. (MEM=5584.58 CPU=0:00:03.0 REAL=0:00:01.0)
[12/17 20:02:15   1855s] End delay calculation (fullDC). (MEM=5584.58 CPU=0:00:03.3 REAL=0:00:01.0)
[12/17 20:02:15   1855s] *** CDM Built up (cpu=0:00:04.0  real=0:00:01.0  mem= 5584.6M) ***
[12/17 20:02:15   1856s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:01.0 totSessionCpu=0:30:56 mem=5584.6M)
[12/17 20:02:15   1856s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5584.6M, EPOCH TIME: 1734462135.157394
[12/17 20:02:15   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] 
[12/17 20:02:15   1856s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:15   1856s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5584.6M, EPOCH TIME: 1734462135.162529
[12/17 20:02:15   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:02:15   1856s] **optDesign ... cpu = 0:00:48, real = 0:00:28, mem = 3760.4M, totSessionCpu=0:30:57 **
[12/17 20:02:15   1856s] Executing marking Critical Nets1
[12/17 20:02:15   1856s] **INFO: flowCheckPoint #34 OptimizationRecovery
[12/17 20:02:15   1856s] *** Timing Is met
[12/17 20:02:15   1856s] *** Check timing (0:00:00.0)
[12/17 20:02:15   1856s] **INFO: flowCheckPoint #35 FinalSummary
[12/17 20:02:15   1856s] OPTC: user 20.0
[12/17 20:02:15   1856s] Reported timing to dir ./timingReports
[12/17 20:02:15   1856s] **optDesign ... cpu = 0:00:48, real = 0:00:28, mem = 3756.1M, totSessionCpu=0:30:57 **
[12/17 20:02:15   1856s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5171.6M, EPOCH TIME: 1734462135.335923
[12/17 20:02:15   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] 
[12/17 20:02:15   1856s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:02:15   1856s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5171.6M, EPOCH TIME: 1734462135.341239
[12/17 20:02:15   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:15   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:17   1857s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:02:17   1857s] **optDesign ... cpu = 0:00:49, real = 0:00:30, mem = 3761.8M, totSessionCpu=0:30:58 **
[12/17 20:02:17   1857s] *** Finished optDesign ***
[12/17 20:02:22   1857s] Info: final physical memory for 9 CRR processes is 429.89MB.
[12/17 20:02:23   1857s] Info: Summary of CRR changes:
[12/17 20:02:23   1857s]       - Timing transform commits:       0
[12/17 20:02:23   1857s] Deleting Lib Analyzer.
[12/17 20:02:23   1857s] Info: Destroy the CCOpt slew target map.
[12/17 20:02:23   1857s] clean pInstBBox. size 0
[12/17 20:02:24   1857s] Cell fpga_top LLGs are deleted
[12/17 20:02:24   1857s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:24   1857s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:02:24   1857s] Info: pop threads available for lower-level modules during optimization.
[12/17 20:02:24   1857s] *** optDesign #6 [finish] : cpu/real = 0:00:48.9/0:00:36.8 (1.3), totSession cpu/real = 0:30:57.8/3:54:42.0 (0.1), mem = 5172.7M
[12/17 20:02:24   1857s] 
[12/17 20:02:24   1857s] =============================================================================================
[12/17 20:02:24   1857s]  Final TAT Report : optDesign #6                                                22.33-s094_1
[12/17 20:02:24   1857s] =============================================================================================
[12/17 20:02:24   1857s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:02:24   1857s] ---------------------------------------------------------------------------------------------
[12/17 20:02:24   1857s] [ InitOpt                ]      1   0:00:08.9  (  24.1 % )     0:00:09.1 /  0:00:02.1    0.2
[12/17 20:02:24   1857s] [ DrvOpt                 ]      1   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:01.0    1.2
[12/17 20:02:24   1857s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 20:02:24   1857s] [ LayerAssignment        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 20:02:24   1857s] [ BuildHoldData          ]      1   0:00:00.8  (   2.1 % )     0:00:02.7 /  0:00:10.3    3.9
[12/17 20:02:24   1857s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.2 % )     0:00:02.9 /  0:00:02.2    0.8
[12/17 20:02:24   1857s] [ DrvReport              ]      8   0:00:02.5  (   6.9 % )     0:00:02.5 /  0:00:01.4    0.6
[12/17 20:02:24   1857s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.0
[12/17 20:02:24   1857s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.5
[12/17 20:02:24   1857s] [ RefinePlace            ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.7    1.9
[12/17 20:02:24   1857s] [ ClockDrv               ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:02:24   1857s] [ EcoRoute               ]      1   0:00:04.4  (  12.1 % )     0:00:04.4 /  0:00:07.9    1.8
[12/17 20:02:24   1857s] [ ExtractRC              ]      2   0:00:07.7  (  21.0 % )     0:00:07.7 /  0:00:18.2    2.4
[12/17 20:02:24   1857s] [ FullDelayCalc          ]      3   0:00:02.2  (   6.1 % )     0:00:02.2 /  0:00:11.5    5.1
[12/17 20:02:24   1857s] [ TimingUpdate           ]     17   0:00:01.0  (   2.7 % )     0:00:03.2 /  0:00:14.2    4.4
[12/17 20:02:24   1857s] [ TimingReport           ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.7
[12/17 20:02:24   1857s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 20:02:24   1857s] [ MISC                   ]          0:00:06.7  (  18.2 % )     0:00:06.7 /  0:00:00.5    0.1
[12/17 20:02:24   1857s] ---------------------------------------------------------------------------------------------
[12/17 20:02:24   1857s]  optDesign #6 TOTAL                 0:00:36.8  ( 100.0 % )     0:00:36.8 /  0:00:48.9    1.3
[12/17 20:02:24   1857s] ---------------------------------------------------------------------------------------------
[12/17 20:02:24   1857s] 
[12/17 20:02:24   1857s] 
[12/17 20:02:24   1857s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:02:24   1857s] 
[12/17 20:02:24   1857s] TimeStamp Deleting Cell Server End ...
[12/17 20:02:24   1857s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:02:30   1858s] <CMD> uiSetTool select
[12/17 20:02:33   1858s] <CMD> fit
[12/17 20:02:36   1859s] <CMD> zoomBox 190.28100 131.49300 1370.23900 1187.80700
[12/17 20:02:36   1859s] <CMD> zoomBox 455.34100 261.07700 1179.98400 909.78700
[12/17 20:02:37   1859s] <CMD> zoomBox 517.35200 292.85600 1133.29900 844.26000
[12/17 20:02:37   1859s] <CMD> zoomBox 614.42300 343.04900 1059.44500 741.43900
[12/17 20:02:38   1860s] <CMD> zoomBox 458.51400 256.95500 1183.15900 905.66700
[12/17 20:02:40   1860s] <CMD> zoomBox 303.32900 171.26100 1306.29900 1069.13300
[12/17 20:02:40   1860s] <CMD> zoomBox 204.64200 116.76500 1384.60700 1173.08600
[12/17 20:02:43   1861s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:02:46   1861s] <CMD> zoomBox 685.38300 528.55500 688.38100 531.23900
[12/17 20:02:47   1861s] <CMD> zoomBox 685.79000 528.93200 687.95700 530.87200
[12/17 20:02:47   1861s] <CMD> zoomBox 685.94900 529.08000 687.79100 530.72900
[12/17 20:02:59   1862s] <CMD> zoomBox 685.03600 528.49600 688.56600 531.65600
[12/17 20:03:00   1862s] <CMD> zoomBox 684.69900 528.28100 688.85200 531.99900
[12/17 20:03:01   1862s] <CMD> zoomBox 684.30300 528.02800 689.18900 532.40200
[12/17 20:03:01   1863s] <CMD> zoomBox 683.83700 527.73000 689.58500 532.87600
[12/17 20:03:02   1863s] <CMD> zoomBox 680.99100 525.91200 692.00300 535.77000
[12/17 20:03:03   1863s] <CMD> zoomBox 679.94000 525.24100 692.89500 536.83800
[12/17 20:03:04   1863s] <CMD> zoomBox 681.88400 526.48300 691.24400 534.86200
[12/17 20:03:04   1863s] <CMD> zoomBox 682.64300 526.96800 690.59900 534.09000
[12/17 20:03:05   1863s] <CMD> zoomBox 684.69900 528.28100 688.85200 531.99900
[12/17 20:03:07   1863s] <CMD> selectWire 682.3300 529.7400 712.3900 530.0400 3 {prog_clk[0]}
[12/17 20:03:08   1863s] <CMD> zoomBox 682.44300 527.36600 689.20700 533.42100
[12/17 20:03:08   1863s] <CMD> zoomBox 681.41200 526.94800 689.36900 534.07100
[12/17 20:03:09   1863s] <CMD> zoomBox 678.77100 525.87700 689.78400 535.73600
[12/17 20:03:11   1864s] <CMD> zoomBox 681.41200 526.94800 689.36900 534.07100
[12/17 20:03:11   1864s] <CMD> zoomBox 684.69800 528.28000 688.85200 531.99900
[12/17 20:03:12   1864s] <CMD> zoomBox 685.69300 528.68400 688.69500 531.37100
[12/17 20:03:12   1864s] <CMD> zoomBox 686.08200 528.84100 688.63400 531.12600
[12/17 20:03:13   1864s] <CMD> deselectAll
[12/17 20:03:13   1864s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:03:13   1864s] <CMD> deselectAll
[12/17 20:03:13   1864s] <CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
[12/17 20:03:15   1864s] <CMD> zoomBox 685.04300 528.21200 689.20100 531.93400
[12/17 20:03:16   1864s] <CMD> zoomBox 683.35300 527.18700 690.12400 533.24800
[12/17 20:03:18   1864s] <CMD> zoomBox 680.13800 525.61700 691.16400 535.48800
[12/17 20:03:19   1864s] <CMD> zoomBox 676.94300 524.05500 692.20500 537.71800
[12/17 20:03:22   1865s] <CMD> zoomBox 672.98400 521.95400 694.10900 540.86500
[12/17 20:03:22   1865s] <CMD> zoomBox 670.46600 520.61700 695.31900 542.86600
[12/17 20:03:23   1865s] <CMD> zoomBox 667.50300 519.04500 696.74300 545.22100
[12/17 20:03:29   1866s] <CMD> pan 9.87300 -148.79800
[12/17 20:03:31   1866s] <CMD> zoomBox 668.09100 509.38600 724.10800 559.53300
[12/17 20:03:33   1866s] <CMD> deselectAll
[12/17 20:03:33   1866s] <CMD> selectWire 679.4500 529.7400 682.6300 530.0400 3 {prog_clk[0]}
[12/17 20:03:35   1866s] <CMD> zoomBox 656.74300 490.67300 764.05500 586.74000
[12/17 20:03:36   1867s] <CMD> zoomBox 641.82700 466.07300 816.56700 622.50300
[12/17 20:03:38   1867s] <CMD> zoomBox 626.98000 441.58900 868.83500 658.10100
[12/17 20:03:40   1867s] <CMD> zoomBox 606.43000 407.70100 941.17800 707.37200
[12/17 20:03:40   1867s] <CMD> zoomBox 577.98600 360.79600 1041.30700 775.56700
[12/17 20:03:41   1868s] <CMD> zoomBox 559.89900 330.96800 1104.98200 818.93400
[12/17 20:03:43   1868s] <CMD> zoomBox 593.36000 386.14900 987.18300 738.70500
[12/17 20:03:43   1868s] <CMD> zoomBox 635.00200 454.82200 840.58100 638.85900
[12/17 20:03:43   1868s] <CMD> zoomBox 641.82400 466.07200 816.56600 622.50300
[12/17 20:03:46   1869s] <CMD> zoomBox 678.115 488.935 679.21 490.165
[12/17 20:03:47   1869s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:03:57   1870s] <CMD> deselectAll
[12/17 20:03:57   1870s] <CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
[12/17 20:03:59   1870s] <CMD> uiSetTool move
[12/17 20:04:06   1871s] <CMD> editMove -dx 1.262 -dy 0.156
[12/17 20:04:14   1872s] <CMD> editMove -dx -2.636 -dy 0.023
[12/17 20:04:16   1872s] <CMD> deselectAll
[12/17 20:04:16   1872s] <CMD> selectWire 682.3300 529.7400 712.3900 530.0400 3 {prog_clk[0]}
[12/17 20:04:20   1873s] <CMD> editMove -dx 0.297 -dy 2.079
[12/17 20:04:20   1873s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:04:20   1873s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:04:20   1873s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:04:25   1873s] <CMD> uiSetTool select
[12/17 20:04:26   1873s] <CMD> deselectAll
[12/17 20:04:26   1873s] <CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
[12/17 20:04:30   1874s] <CMD> optDesign -postRoute
[12/17 20:04:30   1874s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3759.0M, totSessionCpu=0:31:14 **
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] Active Setup views: VIEW_SETUP 
[12/17 20:04:30   1874s] *** optDesign #7 [begin] : totSession cpu/real = 0:31:14.2/3:56:48.2 (0.1), mem = 5214.8M
[12/17 20:04:30   1874s] Info: 8 threads available for lower-level modules during optimization.
[12/17 20:04:30   1874s] GigaOpt running with 8 threads.
[12/17 20:04:30   1874s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:14.2/3:56:48.2 (0.1), mem = 5214.8M
[12/17 20:04:30   1874s] **INFO: User settings:
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 20:04:30   1874s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 20:04:30   1874s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 20:04:30   1874s] setNanoRouteMode -extract_design_signature                                                83765387
[12/17 20:04:30   1874s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 20:04:30   1874s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 20:04:30   1874s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 20:04:30   1874s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 20:04:30   1874s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 20:04:30   1874s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 20:04:30   1874s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 20:04:30   1874s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 20:04:30   1874s] setNanoRouteMode -route_with_eco                                                          false
[12/17 20:04:30   1874s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 20:04:30   1874s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 20:04:30   1874s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 20:04:30   1874s] setDesignMode -process                                                                    130
[12/17 20:04:30   1874s] setExtractRCMode -coupled                                                                 false
[12/17 20:04:30   1874s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 20:04:30   1874s] setExtractRCMode -engine                                                                  postRoute
[12/17 20:04:30   1874s] setExtractRCMode -relative_c_th                                                           1
[12/17 20:04:30   1874s] setExtractRCMode -total_c_th                                                              0
[12/17 20:04:30   1874s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 20:04:30   1874s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 20:04:30   1874s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 20:04:30   1874s] setDelayCalMode -engine                                                                   aae
[12/17 20:04:30   1874s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 20:04:30   1874s] setDelayCalMode -SIAware                                                                  false
[12/17 20:04:30   1874s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 20:04:30   1874s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 20:04:30   1874s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 20:04:30   1874s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 20:04:30   1874s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 20:04:30   1874s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 20:04:30   1874s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 20:04:30   1874s] setOptMode -opt_drv_margin                                                                0
[12/17 20:04:30   1874s] setOptMode -opt_drv                                                                       true
[12/17 20:04:30   1874s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 20:04:30   1874s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 20:04:30   1874s] setOptMode -opt_setup_target_slack                                                        0
[12/17 20:04:30   1874s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 20:04:30   1874s] setPlaceMode -maxRouteLayer                                                               5
[12/17 20:04:30   1874s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 20:04:30   1874s] setPlaceMode -place_detail_check_route                                                    false
[12/17 20:04:30   1874s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 20:04:30   1874s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 20:04:30   1874s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 20:04:30   1874s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 20:04:30   1874s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 20:04:30   1874s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 20:04:30   1874s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 20:04:30   1874s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 20:04:30   1874s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 20:04:30   1874s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 20:04:30   1874s] setPlaceMode -powerDriven                                                                 false
[12/17 20:04:30   1874s] setPlaceMode -timingDriven                                                                true
[12/17 20:04:30   1874s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 20:04:30   1874s] setAnalysisMode -checkType                                                                setup
[12/17 20:04:30   1874s] setAnalysisMode -clkSrcPath                                                               true
[12/17 20:04:30   1874s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 20:04:30   1874s] setAnalysisMode -skew                                                                     true
[12/17 20:04:30   1874s] setAnalysisMode -usefulSkew                                                               true
[12/17 20:04:30   1874s] setAnalysisMode -virtualIPO                                                               false
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 20:04:30   1874s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 20:04:30   1874s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:04:30   1874s] Summary for sequential cells identification: 
[12/17 20:04:30   1874s]   Identified SBFF number: 8
[12/17 20:04:30   1874s]   Identified MBFF number: 0
[12/17 20:04:30   1874s]   Identified SB Latch number: 0
[12/17 20:04:30   1874s]   Identified MB Latch number: 0
[12/17 20:04:30   1874s]   Not identified SBFF number: 0
[12/17 20:04:30   1874s]   Not identified MBFF number: 0
[12/17 20:04:30   1874s]   Not identified SB Latch number: 0
[12/17 20:04:30   1874s]   Not identified MB Latch number: 0
[12/17 20:04:30   1874s]   Number of sequential cells which are not FFs: 0
[12/17 20:04:30   1874s]  Visiting view : VIEW_SETUP
[12/17 20:04:30   1874s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:04:30   1874s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:04:30   1874s]  Visiting view : VIEW_HOLD
[12/17 20:04:30   1874s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:04:30   1874s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:04:30   1874s] TLC MultiMap info (StdDelay):
[12/17 20:04:30   1874s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:04:30   1874s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:04:30   1874s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:04:30   1874s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:04:30   1874s]  Setting StdDelay to: 71.1ps
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:04:30   1874s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 20:04:30   1874s] OPERPROF: Starting DPlace-Init at level 1, MEM:5216.8M, EPOCH TIME: 1734462270.349449
[12/17 20:04:30   1874s] Processing tracks to init pin-track alignment.
[12/17 20:04:30   1874s] z: 2, totalTracks: 1
[12/17 20:04:30   1874s] z: 4, totalTracks: 1
[12/17 20:04:30   1874s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:04:30   1874s] Cell fpga_top LLGs are deleted
[12/17 20:04:30   1874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] # Building fpga_top llgBox search-tree.
[12/17 20:04:30   1874s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5216.8M, EPOCH TIME: 1734462270.354050
[12/17 20:04:30   1874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5216.8M, EPOCH TIME: 1734462270.354360
[12/17 20:04:30   1874s] Max number of tech site patterns supported in site array is 256.
[12/17 20:04:30   1874s] Core basic site is 18T
[12/17 20:04:30   1874s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 20:04:30   1874s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 20:04:30   1874s] Fast DP-INIT is on for default
[12/17 20:04:30   1874s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:04:30   1874s] Atter site array init, number of instance map data is 0.
[12/17 20:04:30   1874s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.015, MEM:5248.8M, EPOCH TIME: 1734462270.369029
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:30   1874s] OPERPROF:     Starting CMU at level 3, MEM:5248.8M, EPOCH TIME: 1734462270.370665
[12/17 20:04:30   1874s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:5248.8M, EPOCH TIME: 1734462270.371586
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 20:04:30   1874s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.026, REAL:0.019, MEM:5248.8M, EPOCH TIME: 1734462270.372575
[12/17 20:04:30   1874s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5248.8M, EPOCH TIME: 1734462270.372620
[12/17 20:04:30   1874s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5248.8M, EPOCH TIME: 1734462270.372752
[12/17 20:04:30   1874s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5248.8MB).
[12/17 20:04:30   1874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.027, MEM:5248.8M, EPOCH TIME: 1734462270.376635
[12/17 20:04:30   1874s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5248.8M, EPOCH TIME: 1734462270.376680
[12/17 20:04:30   1874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:30   1874s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.010, MEM:5246.8M, EPOCH TIME: 1734462270.386975
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] Creating Lib Analyzer ...
[12/17 20:04:30   1874s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:04:30   1874s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:04:30   1874s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:04:30   1874s] 
[12/17 20:04:30   1874s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:04:30   1874s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:15 mem=5252.8M
[12/17 20:04:30   1874s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:15 mem=5252.8M
[12/17 20:04:30   1874s] Creating Lib Analyzer, finished. 
[12/17 20:04:30   1874s] Effort level <high> specified for reg2reg path_group
[12/17 20:04:30   1875s] Info: IPO magic value 0x8753BEEF.
[12/17 20:04:30   1875s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 20:04:30   1875s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 20:04:30   1875s]       Genus workers will not check out additional licenses.
[12/17 20:04:30   1875s] -lefTechFileMap {}                         # string, default=""
[12/17 20:04:39   1875s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3771.6M, totSessionCpu=0:31:16 **
[12/17 20:04:39   1875s] Existing Dirty Nets : 1
[12/17 20:04:39   1875s] New Signature Flow (optDesignCheckOptions) ....
[12/17 20:04:39   1875s] #Taking db snapshot
[12/17 20:04:39   1875s] #Taking db snapshot ... done
[12/17 20:04:39   1875s] OPERPROF: Starting checkPlace at level 1, MEM:5174.8M, EPOCH TIME: 1734462279.045865
[12/17 20:04:39   1875s] Processing tracks to init pin-track alignment.
[12/17 20:04:39   1875s] z: 2, totalTracks: 1
[12/17 20:04:39   1875s] z: 4, totalTracks: 1
[12/17 20:04:39   1875s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:04:39   1875s] Cell fpga_top LLGs are deleted
[12/17 20:04:39   1875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] # Building fpga_top llgBox search-tree.
[12/17 20:04:39   1875s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5174.8M, EPOCH TIME: 1734462279.050170
[12/17 20:04:39   1875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5174.8M, EPOCH TIME: 1734462279.050538
[12/17 20:04:39   1875s] Max number of tech site patterns supported in site array is 256.
[12/17 20:04:39   1875s] Core basic site is 18T
[12/17 20:04:39   1875s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:04:39   1875s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:04:39   1875s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:04:39   1875s] SiteArray: use 2,650,112 bytes
[12/17 20:04:39   1875s] SiteArray: current memory after site array memory allocation 5174.8M
[12/17 20:04:39   1875s] SiteArray: FP blocked sites are writable
[12/17 20:04:39   1875s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:04:39   1875s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5174.8M, EPOCH TIME: 1734462279.064898
[12/17 20:04:39   1875s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:04:39   1875s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.006, MEM:5174.8M, EPOCH TIME: 1734462279.070730
[12/17 20:04:39   1875s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:04:39   1875s] Atter site array init, number of instance map data is 0.
[12/17 20:04:39   1875s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.070, REAL:0.026, MEM:5174.8M, EPOCH TIME: 1734462279.076251
[12/17 20:04:39   1875s] 
[12/17 20:04:39   1875s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:39   1875s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.073, REAL:0.028, MEM:5174.8M, EPOCH TIME: 1734462279.078145
[12/17 20:04:39   1875s] Begin checking placement ... (start mem=5174.8M, init mem=5174.8M)
[12/17 20:04:39   1875s] Begin checking exclusive groups violation ...
[12/17 20:04:39   1875s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 20:04:39   1875s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 20:04:39   1875s] 
[12/17 20:04:39   1875s] Running CheckPlace using 8 threads!...
[12/17 20:04:39   1875s] 
[12/17 20:04:39   1875s] ...checkPlace MT is done!
[12/17 20:04:39   1875s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5142.8M, EPOCH TIME: 1734462279.120285
[12/17 20:04:39   1875s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:5142.8M, EPOCH TIME: 1734462279.126067
[12/17 20:04:39   1875s] *info: Placed = 12267         
[12/17 20:04:39   1875s] *info: Unplaced = 0           
[12/17 20:04:39   1875s] Placement Density:61.88%(234662/379186)
[12/17 20:04:39   1875s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 20:04:39   1875s] Cell fpga_top LLGs are deleted
[12/17 20:04:39   1875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:04:39   1875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] # Resetting pin-track-align track data.
[12/17 20:04:39   1875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5142.8M)
[12/17 20:04:39   1875s] OPERPROF: Finished checkPlace at level 1, CPU:0.213, REAL:0.084, MEM:5142.8M, EPOCH TIME: 1734462279.130252
[12/17 20:04:39   1875s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[12/17 20:04:39   1875s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 20:04:39   1875s] *** optDesign -postRoute ***
[12/17 20:04:39   1875s] DRC Margin: user margin 0.0; extra margin 0
[12/17 20:04:39   1875s] Setup Target Slack: user slack 0
[12/17 20:04:39   1875s] Hold Target Slack: user slack 0
[12/17 20:04:39   1875s] Cell fpga_top LLGs are deleted
[12/17 20:04:39   1875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1875s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5142.8M, EPOCH TIME: 1734462279.143896
[12/17 20:04:39   1876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1876s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5142.8M, EPOCH TIME: 1734462279.144186
[12/17 20:04:39   1876s] Max number of tech site patterns supported in site array is 256.
[12/17 20:04:39   1876s] Core basic site is 18T
[12/17 20:04:39   1876s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:04:39   1876s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:04:39   1876s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:04:39   1876s] SiteArray: use 2,650,112 bytes
[12/17 20:04:39   1876s] SiteArray: current memory after site array memory allocation 5174.8M
[12/17 20:04:39   1876s] SiteArray: FP blocked sites are writable
[12/17 20:04:39   1876s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5174.8M, EPOCH TIME: 1734462279.154277
[12/17 20:04:39   1876s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:04:39   1876s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.007, REAL:0.003, MEM:5174.8M, EPOCH TIME: 1734462279.157466
[12/17 20:04:39   1876s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:04:39   1876s] Atter site array init, number of instance map data is 0.
[12/17 20:04:39   1876s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.062, REAL:0.019, MEM:5174.8M, EPOCH TIME: 1734462279.163145
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:39   1876s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.065, REAL:0.022, MEM:5174.8M, EPOCH TIME: 1734462279.165761
[12/17 20:04:39   1876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:04:39   1876s] Deleting Lib Analyzer.
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] TimeStamp Deleting Cell Server End ...
[12/17 20:04:39   1876s] Multi-VT timing optimization disabled based on library information.
[12/17 20:04:39   1876s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:04:39   1876s] Summary for sequential cells identification: 
[12/17 20:04:39   1876s]   Identified SBFF number: 8
[12/17 20:04:39   1876s]   Identified MBFF number: 0
[12/17 20:04:39   1876s]   Identified SB Latch number: 0
[12/17 20:04:39   1876s]   Identified MB Latch number: 0
[12/17 20:04:39   1876s]   Not identified SBFF number: 0
[12/17 20:04:39   1876s]   Not identified MBFF number: 0
[12/17 20:04:39   1876s]   Not identified SB Latch number: 0
[12/17 20:04:39   1876s]   Not identified MB Latch number: 0
[12/17 20:04:39   1876s]   Number of sequential cells which are not FFs: 0
[12/17 20:04:39   1876s]  Visiting view : VIEW_SETUP
[12/17 20:04:39   1876s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:04:39   1876s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:04:39   1876s]  Visiting view : VIEW_HOLD
[12/17 20:04:39   1876s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:04:39   1876s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:04:39   1876s] TLC MultiMap info (StdDelay):
[12/17 20:04:39   1876s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:04:39   1876s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:04:39   1876s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:04:39   1876s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:04:39   1876s]  Setting StdDelay to: 71.1ps
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] TimeStamp Deleting Cell Server End ...
[12/17 20:04:39   1876s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.9/0:00:09.0 (0.2), totSession cpu/real = 0:31:16.1/3:56:57.2 (0.1), mem = 5174.8M
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] =============================================================================================
[12/17 20:04:39   1876s]  Step TAT Report : InitOpt #1 / optDesign #7                                    22.33-s094_1
[12/17 20:04:39   1876s] =============================================================================================
[12/17 20:04:39   1876s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:04:39   1876s] ---------------------------------------------------------------------------------------------
[12/17 20:04:39   1876s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:39   1876s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:04:39   1876s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:39   1876s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:39   1876s] [ CheckPlace             ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.6
[12/17 20:04:39   1876s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 20:04:39   1876s] [ TimingUpdate           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.5    4.4
[12/17 20:04:39   1876s] [ MISC                   ]          0:00:08.6  (  96.0 % )     0:00:08.6 /  0:00:01.0    0.1
[12/17 20:04:39   1876s] ---------------------------------------------------------------------------------------------
[12/17 20:04:39   1876s]  InitOpt #1 TOTAL                   0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:01.9    0.2
[12/17 20:04:39   1876s] ---------------------------------------------------------------------------------------------
[12/17 20:04:39   1876s] 
[12/17 20:04:39   1876s] ** INFO : this run is activating 'postRoute' automaton
[12/17 20:04:39   1876s] **INFO: flowCheckPoint #36 InitialSummary
[12/17 20:04:39   1876s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_78LX38.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5174.824M)
[12/17 20:04:39   1876s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 20:04:39   1876s] #Start Inst Signature in MT(0)
[12/17 20:04:39   1876s] #Start Net Signature in MT(29549193)
[12/17 20:04:39   1876s] #Calculate SNet Signature in MT (61548185)
[12/17 20:04:39   1876s] #Run time and memory report for RC extraction:
[12/17 20:04:39   1876s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:04:39   1876s] #Run Statistics for snet signature:
[12/17 20:04:39   1876s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.94/8, scale score = 0.24.
[12/17 20:04:39   1876s] #    Increased memory =    -0.02 (MB), total memory =  3749.79 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:39   1876s] #Run Statistics for Net Final Signature:
[12/17 20:04:39   1876s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:04:39   1876s] #   Increased memory =     0.00 (MB), total memory =  3749.80 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:39   1876s] #Run Statistics for Net launch:
[12/17 20:04:39   1876s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.75/8, scale score = 0.84.
[12/17 20:04:39   1876s] #    Increased memory =     0.12 (MB), total memory =  3749.80 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:39   1876s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:04:39   1876s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:04:39   1876s] #   Increased memory =     0.00 (MB), total memory =  3749.68 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:39   1876s] #Run Statistics for net signature:
[12/17 20:04:39   1876s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.83/8, scale score = 0.73.
[12/17 20:04:39   1876s] #    Increased memory =     0.12 (MB), total memory =  3749.80 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:39   1876s] #Run Statistics for inst signature:
[12/17 20:04:39   1876s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.89/8, scale score = 0.49.
[12/17 20:04:39   1876s] #    Increased memory =   -16.50 (MB), total memory =  3749.68 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:39   1876s] tQuantus: Original signature = 83765387, new signature = 104506029
[12/17 20:04:39   1876s] tQuantus: Design is dirty by design signature
[12/17 20:04:39   1876s] tQuantus: Need to rerun tQuantus because design is dirty.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:39   1876s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:04:39   1876s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:04:39   1876s] ### Net info: total nets: 15080
[12/17 20:04:39   1876s] ### Net info: dirty nets: 1
[12/17 20:04:39   1876s] ### Net info: marked as disconnected nets: 0
[12/17 20:04:39   1876s] #num needed restored net=0
[12/17 20:04:39   1876s] #need_extraction net=0 (total=15080)
[12/17 20:04:39   1876s] ### Net info: fully routed nets: 12351
[12/17 20:04:39   1876s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:04:39   1876s] ### Net info: unrouted nets: 32
[12/17 20:04:39   1876s] ### Net info: re-extraction nets: 0
[12/17 20:04:39   1876s] ### Net info: ignored nets: 0
[12/17 20:04:39   1876s] ### Net info: skip routing nets: 0
[12/17 20:04:39   1876s] ### import design signature (193): route=1877170844 fixed_route=1877170844 flt_obj=0 vio=1944462528 swire=1694458791 shield_wire=1 net_attr=2094378495 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:39   1876s] #Extract in post route mode
[12/17 20:04:39   1876s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:04:39   1876s] #Fast data preparation for tQuantus.
[12/17 20:04:39   1876s] #Start routing data preparation on Tue Dec 17 20:04:39 2024
[12/17 20:04:39   1876s] #
[12/17 20:04:39   1877s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:04:39   1877s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:04:39   1877s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:04:39   1877s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:04:39   1877s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:04:39   1877s] #Regenerating Ggrids automatically.
[12/17 20:04:39   1877s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:04:39   1877s] #Using automatically generated G-grids.
[12/17 20:04:39   1877s] #Done routing data preparation.
[12/17 20:04:39   1877s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3763.48 (MB), peak = 4217.92 (MB)
[12/17 20:04:39   1877s] #Start routing data preparation on Tue Dec 17 20:04:39 2024
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:39   1877s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:39   1877s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:39   1877s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:39   1877s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:39   1877s] #Build and mark too close pins for the same net.
[12/17 20:04:39   1877s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:04:39   1877s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:04:39   1877s] #pin_access_rlayer=2(met2)
[12/17 20:04:39   1877s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:04:39   1877s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:04:39   1877s] #enable_dpt_layer_shield=F
[12/17 20:04:39   1877s] #has_line_end_grid=F
[12/17 20:04:39   1877s] #Regenerating Ggrids automatically.
[12/17 20:04:39   1877s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:04:39   1877s] #Using automatically generated G-grids.
[12/17 20:04:39   1877s] #Done routing data preparation.
[12/17 20:04:39   1877s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3769.52 (MB), peak = 4217.92 (MB)
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #Start tQuantus RC extraction...
[12/17 20:04:39   1877s] #Start building rc corner(s)...
[12/17 20:04:39   1877s] #Number of RC Corner = 1
[12/17 20:04:39   1877s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:04:39   1877s] #(i=6, n=5 1000)
[12/17 20:04:39   1877s] #Layer met5 does not exist in nanoroute.
[12/17 20:04:39   1877s] #li1 -> met1 (1)
[12/17 20:04:39   1877s] #met1 -> met2 (2)
[12/17 20:04:39   1877s] #met2 -> met3 (3)
[12/17 20:04:39   1877s] #met3 -> met4 (4)
[12/17 20:04:39   1877s] #met4 -> met5 (5)
[12/17 20:04:39   1877s] #SADV-On
[12/17 20:04:39   1877s] # Corner(s) : 
[12/17 20:04:39   1877s] #RC_CORNER [25.00]
[12/17 20:04:39   1877s] # Corner id: 0
[12/17 20:04:39   1877s] # Layout Scale: 1.000000
[12/17 20:04:39   1877s] # Has Metal Fill model: yes
[12/17 20:04:39   1877s] # Temperature was set
[12/17 20:04:39   1877s] # Temperature : 25.000000
[12/17 20:04:39   1877s] # Ref. Temp   : 30.000000
[12/17 20:04:39   1877s] #SADV-Off
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:04:39   1877s] #total pattern=56 [6, 147]
[12/17 20:04:39   1877s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:04:39   1877s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:04:39   1877s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:04:39   1877s] #number model r/c [1,1] [6,147] read
[12/17 20:04:39   1877s] #0 rcmodel(s) requires rebuild
[12/17 20:04:39   1877s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3770.31 (MB), peak = 4217.92 (MB)
[12/17 20:04:39   1877s] #Finish check_net_pin_list step Enter extract
[12/17 20:04:39   1877s] #Start init net ripin tree building
[12/17 20:04:39   1877s] #Finish init net ripin tree building
[12/17 20:04:39   1877s] #Cpu time = 00:00:00
[12/17 20:04:39   1877s] #Elapsed time = 00:00:00
[12/17 20:04:39   1877s] #Increased memory = 0.20 (MB)
[12/17 20:04:39   1877s] #Total memory = 3770.51 (MB)
[12/17 20:04:39   1877s] #Peak memory = 4217.92 (MB)
[12/17 20:04:39   1877s] #Using multithreading with 8 threads.
[12/17 20:04:39   1877s] #begin processing metal fill model file
[12/17 20:04:39   1877s] #end processing metal fill model file
[12/17 20:04:39   1877s] #Length limit = 200 pitches
[12/17 20:04:39   1877s] #opt mode = 2
[12/17 20:04:39   1877s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:04:39   1877s] #Start generate extraction boxes.
[12/17 20:04:39   1877s] #
[12/17 20:04:39   1877s] #Extract using 30 x 30 Hboxes
[12/17 20:04:39   1877s] #6x6 initial hboxes
[12/17 20:04:39   1877s] #Use area based hbox pruning.
[12/17 20:04:39   1877s] #0/0 hboxes pruned.
[12/17 20:04:39   1877s] #Complete generating extraction boxes.
[12/17 20:04:40   1877s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:04:40   1877s] #Process 0 special clock nets for rc extraction
[12/17 20:04:40   1877s] #WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
[12/17 20:04:40   1877s] #Net 1 (prog_clk[0]) 3 initial clusters
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:04:40   1877s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:04:40   1877s] #Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
[12/17 20:04:42   1883s] #Run Statistics for Extraction:
[12/17 20:04:42   1883s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[12/17 20:04:42   1883s] #   Increased memory =   230.29 (MB), total memory =  4000.89 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:42   1883s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d
[12/17 20:04:42   1883s] #Finish registering nets and terms for rcdb.
[12/17 20:04:42   1883s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3797.31 (MB), peak = 4217.92 (MB)
[12/17 20:04:42   1884s] #RC Statistics: 49037 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:04:42   1884s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5034.44 (24239), Avg L-Edge Length: 10338.30 (14441)
[12/17 20:04:42   1884s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d.
[12/17 20:04:42   1884s] #Start writing RC data.
[12/17 20:04:42   1884s] #Finish writing RC data
[12/17 20:04:42   1884s] #Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
[12/17 20:04:42   1884s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3792.98 (MB), peak = 4217.92 (MB)
[12/17 20:04:42   1884s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d' ...
[12/17 20:04:42   1884s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d' for reading (mem: 5268.418M)
[12/17 20:04:42   1884s] Reading RCDB with compressed RC data.
[12/17 20:04:42   1884s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d' for content verification (mem: 5268.418M)
[12/17 20:04:42   1884s] Reading RCDB with compressed RC data.
[12/17 20:04:42   1884s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d': 0 access done (mem: 5268.418M)
[12/17 20:04:42   1884s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d': 0 access done (mem: 5268.418M)
[12/17 20:04:42   1884s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5268.418M)
[12/17 20:04:42   1884s] Following multi-corner parasitics specified:
[12/17 20:04:42   1884s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d (rcdb)
[12/17 20:04:42   1884s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d' for reading (mem: 5268.418M)
[12/17 20:04:42   1884s] Reading RCDB with compressed RC data.
[12/17 20:04:42   1884s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d specified
[12/17 20:04:42   1884s] Cell fpga_top, hinst 
[12/17 20:04:42   1884s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:04:42   1884s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ezq0V8.rcdb.d': 0 access done (mem: 5268.418M)
[12/17 20:04:42   1884s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5268.418M)
[12/17 20:04:42   1884s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_Xpz6JN.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5268.418M)
[12/17 20:04:42   1884s] Reading RCDB with compressed RC data.
[12/17 20:04:43   1884s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_Xpz6JN.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5268.418M)
[12/17 20:04:43   1884s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=5268.418M)
[12/17 20:04:43   1884s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5268.418M)
[12/17 20:04:43   1884s] #
[12/17 20:04:43   1884s] #Restore RCDB.
[12/17 20:04:43   1884s] #
[12/17 20:04:43   1884s] #Complete tQuantus RC extraction.
[12/17 20:04:43   1884s] #Cpu time = 00:00:08
[12/17 20:04:43   1884s] #Elapsed time = 00:00:04
[12/17 20:04:43   1884s] #Increased memory = 23.47 (MB)
[12/17 20:04:43   1884s] #Total memory = 3793.00 (MB)
[12/17 20:04:43   1884s] #Peak memory = 4217.92 (MB)
[12/17 20:04:43   1884s] #
[12/17 20:04:43   1884s] #411 inserted nodes are removed
[12/17 20:04:43   1884s] #Restored 0 tie nets, 0 tie snets, 1 partial nets
[12/17 20:04:43   1884s] ### export design design signature (195): route=1254248028 fixed_route=1254248028 flt_obj=0 vio=1944462528 swire=1694458791 shield_wire=1 net_attr=1393476882 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:43   1885s] ### import design signature (196): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:43   1885s] #Start Inst Signature in MT(0)
[12/17 20:04:43   1885s] #Start Net Signature in MT(29549193)
[12/17 20:04:43   1885s] #Calculate SNet Signature in MT (61548185)
[12/17 20:04:43   1885s] #Run time and memory report for RC extraction:
[12/17 20:04:43   1885s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:04:43   1885s] #Run Statistics for snet signature:
[12/17 20:04:43   1885s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.68/8, scale score = 0.21.
[12/17 20:04:43   1885s] #    Increased memory =     0.02 (MB), total memory =  3584.43 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:43   1885s] #Run Statistics for Net Final Signature:
[12/17 20:04:43   1885s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:04:43   1885s] #   Increased memory =     0.00 (MB), total memory =  3584.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:43   1885s] #Run Statistics for Net launch:
[12/17 20:04:43   1885s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.64/8, scale score = 0.83.
[12/17 20:04:43   1885s] #    Increased memory =     0.09 (MB), total memory =  3584.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:43   1885s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:04:43   1885s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:04:43   1885s] #   Increased memory =     0.00 (MB), total memory =  3584.32 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:43   1885s] #Run Statistics for net signature:
[12/17 20:04:43   1885s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.41/8, scale score = 0.68.
[12/17 20:04:43   1885s] #    Increased memory =     0.09 (MB), total memory =  3584.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:43   1885s] #Run Statistics for inst signature:
[12/17 20:04:43   1885s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.42/8, scale score = 0.55.
[12/17 20:04:43   1885s] #    Increased memory =    -0.60 (MB), total memory =  3584.32 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:43   1885s] *** BuildHoldData #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:25.6/3:57:01.8 (0.1), mem = 5065.7M
[12/17 20:04:43   1885s] OPTC: user 20.0
[12/17 20:04:43   1886s] Starting delay calculation for Hold views
[12/17 20:04:44   1886s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:04:44   1886s] #################################################################################
[12/17 20:04:44   1886s] # Design Stage: PostRoute
[12/17 20:04:44   1886s] # Design Name: fpga_top
[12/17 20:04:44   1886s] # Design Mode: 130nm
[12/17 20:04:44   1886s] # Analysis Mode: MMMC OCV 
[12/17 20:04:44   1886s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:04:44   1886s] # Signoff Settings: SI Off 
[12/17 20:04:44   1886s] #################################################################################
[12/17 20:04:44   1886s] Topological Sorting (REAL = 0:00:00.0, MEM = 5155.0M, InitMEM = 5155.0M)
[12/17 20:04:44   1886s] Calculate late delays in OCV mode...
[12/17 20:04:44   1886s] Calculate early delays in OCV mode...
[12/17 20:04:44   1886s] Start delay calculation (fullDC) (8 T). (MEM=5154.96)
[12/17 20:04:44   1886s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 20:04:44   1886s] End AAE Lib Interpolated Model. (MEM=5174.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:04:44   1886s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_Xpz6JN.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5174.691M)
[12/17 20:04:44   1886s] Reading RCDB with compressed RC data.
[12/17 20:04:44   1886s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5174.7M)
[12/17 20:04:44   1886s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:04:44   1890s] Total number of fetched objects 14095
[12/17 20:04:44   1891s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:04:44   1891s] End delay calculation. (MEM=5594.25 CPU=0:00:04.3 REAL=0:00:00.0)
[12/17 20:04:44   1891s] End delay calculation (fullDC). (MEM=5594.25 CPU=0:00:04.5 REAL=0:00:00.0)
[12/17 20:04:44   1891s] *** CDM Built up (cpu=0:00:04.6  real=0:00:00.0  mem= 5594.3M) ***
[12/17 20:04:44   1891s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:01.0 totSessionCpu=0:31:31 mem=5594.3M)
[12/17 20:04:44   1891s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.7 real=0:00:01.0 totSessionCpu=0:31:31 mem=5594.3M ***
[12/17 20:04:45   1891s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 20:04:45   1892s] Starting delay calculation for Setup views
[12/17 20:04:45   1892s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:04:45   1892s] #################################################################################
[12/17 20:04:45   1892s] # Design Stage: PostRoute
[12/17 20:04:45   1892s] # Design Name: fpga_top
[12/17 20:04:45   1892s] # Design Mode: 130nm
[12/17 20:04:45   1892s] # Analysis Mode: MMMC OCV 
[12/17 20:04:45   1892s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:04:45   1892s] # Signoff Settings: SI Off 
[12/17 20:04:45   1892s] #################################################################################
[12/17 20:04:45   1892s] Topological Sorting (REAL = 0:00:00.0, MEM = 5606.5M, InitMEM = 5606.5M)
[12/17 20:04:45   1892s] Calculate early delays in OCV mode...
[12/17 20:04:45   1892s] Calculate late delays in OCV mode...
[12/17 20:04:45   1892s] Start delay calculation (fullDC) (8 T). (MEM=5606.53)
[12/17 20:04:45   1892s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 20:04:45   1892s] End AAE Lib Interpolated Model. (MEM=5626.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:04:45   1894s] Total number of fetched objects 14095
[12/17 20:04:45   1895s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:04:45   1895s] End delay calculation. (MEM=5594.25 CPU=0:00:02.7 REAL=0:00:00.0)
[12/17 20:04:45   1895s] End delay calculation (fullDC). (MEM=5594.25 CPU=0:00:02.9 REAL=0:00:00.0)
[12/17 20:04:45   1895s] *** CDM Built up (cpu=0:00:03.0  real=0:00:00.0  mem= 5594.3M) ***
[12/17 20:04:46   1895s] *** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:01.0 totSessionCpu=0:31:35 mem=5594.3M)
[12/17 20:04:46   1895s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5594.3M, EPOCH TIME: 1734462286.102158
[12/17 20:04:46   1895s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1895s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1895s] 
[12/17 20:04:46   1895s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:46   1895s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5594.3M, EPOCH TIME: 1734462286.107263
[12/17 20:04:46   1895s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1895s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1895s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:04:46   1895s] *** BuildHoldData #1 [finish] (optDesign #7) : cpu/real = 0:00:10.0/0:00:02.5 (4.1), totSession cpu/real = 0:31:35.6/3:57:04.2 (0.1), mem = 5626.3M
[12/17 20:04:46   1895s] 
[12/17 20:04:46   1895s] =============================================================================================
[12/17 20:04:46   1895s]  Step TAT Report : BuildHoldData #1 / optDesign #7                              22.33-s094_1
[12/17 20:04:46   1895s] =============================================================================================
[12/17 20:04:46   1895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:04:46   1895s] ---------------------------------------------------------------------------------------------
[12/17 20:04:46   1895s] [ ViewPruning            ]     10   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 20:04:46   1895s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.8
[12/17 20:04:46   1895s] [ DrvReport              ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    2.0
[12/17 20:04:46   1895s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:04:46   1895s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:46   1895s] [ FullDelayCalc          ]      2   0:00:01.3  (  54.4 % )     0:00:01.3 /  0:00:07.6    5.6
[12/17 20:04:46   1895s] [ TimingUpdate           ]      4   0:00:00.4  (  14.3 % )     0:00:01.7 /  0:00:08.3    4.9
[12/17 20:04:46   1895s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 20:04:46   1895s] [ MISC                   ]          0:00:00.5  (  21.9 % )     0:00:00.5 /  0:00:01.4    2.6
[12/17 20:04:46   1895s] ---------------------------------------------------------------------------------------------
[12/17 20:04:46   1895s]  BuildHoldData #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:10.0    4.1
[12/17 20:04:46   1895s] ---------------------------------------------------------------------------------------------
[12/17 20:04:46   1895s] 
[12/17 20:04:46   1895s] **optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 3781.1M, totSessionCpu=0:31:36 **
[12/17 20:04:46   1895s] OPTC: m4 20.0 50.0
[12/17 20:04:46   1895s] OPTC: view 50.0
[12/17 20:04:46   1895s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 20:04:46   1896s] Info: Done creating the CCOpt slew target map.
[12/17 20:04:46   1896s] **INFO: flowCheckPoint #37 OptimizationPass1
[12/17 20:04:46   1896s] *** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:36.2/3:57:04.4 (0.1), mem = 5170.3M
[12/17 20:04:46   1896s] Running CCOpt-PRO on entire clock network
[12/17 20:04:46   1896s] Net route status summary:
[12/17 20:04:46   1896s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:04:46   1896s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:04:46   1896s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 20:04:46   1896s] Clock tree cells fixed by user: 0 out of 0
[12/17 20:04:46   1896s] PRO...
[12/17 20:04:46   1896s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 20:04:46   1896s] Initializing clock structures...
[12/17 20:04:46   1896s]   Creating own balancer
[12/17 20:04:46   1896s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 20:04:46   1896s]   Removing CTS place status from clock tree and sinks.
[12/17 20:04:46   1896s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 20:04:46   1896s]   Initializing legalizer
[12/17 20:04:46   1896s]   Using cell based legalization.
[12/17 20:04:46   1896s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:04:46   1896s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 20:04:46   1896s] OPERPROF: Starting DPlace-Init at level 1, MEM:5170.3M, EPOCH TIME: 1734462286.449149
[12/17 20:04:46   1896s] Processing tracks to init pin-track alignment.
[12/17 20:04:46   1896s] z: 2, totalTracks: 1
[12/17 20:04:46   1896s] z: 4, totalTracks: 1
[12/17 20:04:46   1896s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:04:46   1896s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5170.3M, EPOCH TIME: 1734462286.453633
[12/17 20:04:46   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:04:46   1896s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.008, MEM:5170.3M, EPOCH TIME: 1734462286.461282
[12/17 20:04:46   1896s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5170.3M, EPOCH TIME: 1734462286.461330
[12/17 20:04:46   1896s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5170.3M, EPOCH TIME: 1734462286.461550
[12/17 20:04:46   1896s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5170.3MB).
[12/17 20:04:46   1896s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:5170.3M, EPOCH TIME: 1734462286.462603
[12/17 20:04:46   1896s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:04:46   1896s] Set min layer with nano route mode ( 1 )
[12/17 20:04:46   1896s] Set max layer with nano route mode ( 5 )
[12/17 20:04:46   1896s] (I)      Load db... (mem=4952.3M)
[12/17 20:04:46   1896s] (I)      Read data from FE... (mem=4952.3M)
[12/17 20:04:46   1896s] (I)      Number of ignored instance 0
[12/17 20:04:46   1896s] (I)      Number of inbound cells 0
[12/17 20:04:46   1896s] (I)      Number of opened ILM blockages 0
[12/17 20:04:46   1896s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 20:04:46   1896s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 20:04:46   1896s] (I)      cell height: 6660, count: 12267
[12/17 20:04:46   1896s] (I)      Read rows... (mem=4954.8M)
[12/17 20:04:46   1896s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 20:04:46   1896s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 20:04:46   1896s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 20:04:46   1896s] (I)      Done Read rows (cpu=0.000s, mem=4954.8M)
[12/17 20:04:46   1896s] (I)      Done Read data from FE (cpu=0.010s, mem=4954.8M)
[12/17 20:04:46   1896s] (I)      Done Load db (cpu=0.010s, mem=4954.8M)
[12/17 20:04:46   1896s] (I)      Constructing placeable region... (mem=4954.8M)
[12/17 20:04:46   1896s] (I)      Constructing bin map
[12/17 20:04:46   1896s] (I)      Initialize bin information with width=66600 height=66600
[12/17 20:04:46   1896s] (I)      Done constructing bin map
[12/17 20:04:46   1896s] (I)      Compute region effective width... (mem=4954.8M)
[12/17 20:04:46   1896s] (I)      Done Compute region effective width (cpu=0.000s, mem=4954.8M)
[12/17 20:04:46   1896s] (I)      Done Constructing placeable region (cpu=0.002s, mem=4954.8M)
[12/17 20:04:46   1896s]   Legalizer reserving space for clock trees
[12/17 20:04:46   1896s]   Reconstructing clock tree datastructures, skew aware...
[12/17 20:04:46   1896s]     Validating CTS configuration...
[12/17 20:04:46   1896s]     Checking module port directions...
[12/17 20:04:46   1896s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]     Non-default CCOpt properties:
[12/17 20:04:46   1896s]       Public non-default CCOpt properties:
[12/17 20:04:46   1896s]         adjacent_rows_legal: true (default: false)
[12/17 20:04:46   1896s]         buffer_cells is set for at least one object
[12/17 20:04:46   1896s]         cell_density is set for at least one object
[12/17 20:04:46   1896s]         cell_halo_rows: 0 (default: 1)
[12/17 20:04:46   1896s]         cell_halo_sites: 0 (default: 4)
[12/17 20:04:46   1896s]         route_type is set for at least one object
[12/17 20:04:46   1896s]         target_insertion_delay is set for at least one object
[12/17 20:04:46   1896s]         target_skew is set for at least one object
[12/17 20:04:46   1896s]       Private non-default CCOpt properties:
[12/17 20:04:46   1896s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 20:04:46   1896s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 20:04:46   1896s]         force_design_routing_status: 1 (default: auto)
[12/17 20:04:46   1896s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 20:04:46   1896s]     Route type trimming info:
[12/17 20:04:46   1896s]       No route type modifications were made.
[12/17 20:04:46   1896s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 20:04:46   1896s] End AAE Lib Interpolated Model. (MEM=5172.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:04:46   1896s]     Accumulated time to calculate placeable region: 0.00284
[12/17 20:04:46   1896s]     Accumulated time to calculate placeable region: 0.00285
[12/17 20:04:46   1896s]     Accumulated time to calculate placeable region: 0.00287
[12/17 20:04:46   1896s]     Accumulated time to calculate placeable region: 0.00288
[12/17 20:04:46   1896s]     Accumulated time to calculate placeable region: 0.00291
[12/17 20:04:46   1896s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 20:04:46   1896s]     Original list had 5 cells:
[12/17 20:04:46   1896s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:04:46   1896s]     Library trimming was not able to trim any cells:
[12/17 20:04:46   1896s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:04:46   1896s]     Accumulated time to calculate placeable region: 0.00298
[12/17 20:04:46   1896s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:04:46   1896s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 20:04:46   1896s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:04:46   1896s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 20:04:46   1896s]     Non-default CCOpt properties:
[12/17 20:04:46   1896s]       Public non-default CCOpt properties:
[12/17 20:04:46   1896s]         cell_density: 1 (default: 0.75)
[12/17 20:04:46   1896s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 20:04:46   1896s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 20:04:46   1896s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 20:04:46   1896s]       No private non-default CCOpt properties
[12/17 20:04:46   1896s]     For power domain auto-default:
[12/17 20:04:46   1896s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:04:46   1896s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 20:04:46   1896s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 20:04:46   1896s]     Top Routing info:
[12/17 20:04:46   1896s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:04:46   1896s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:04:46   1896s]     Trunk Routing info:
[12/17 20:04:46   1896s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:04:46   1896s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:04:46   1896s]     Leaf Routing info:
[12/17 20:04:46   1896s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:04:46   1896s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:04:46   1896s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 20:04:46   1896s]       Slew time target (leaf):    0.171ns
[12/17 20:04:46   1896s]       Slew time target (trunk):   0.171ns
[12/17 20:04:46   1896s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 20:04:46   1896s]       Buffer unit delay: 0.221ns
[12/17 20:04:46   1896s]       Buffer max distance: 655.802um
[12/17 20:04:46   1896s]     Fastest wire driving cells and distances:
[12/17 20:04:46   1896s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 20:04:46   1896s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Logic Sizing Table:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     ----------------------------------------------------------
[12/17 20:04:46   1896s]     Cell    Instance count    Source    Eligible library cells
[12/17 20:04:46   1896s]     ----------------------------------------------------------
[12/17 20:04:46   1896s]       (empty table)
[12/17 20:04:46   1896s]     ----------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 20:04:46   1896s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:04:46   1896s]       Sources:                     pin clk[0]
[12/17 20:04:46   1896s]       Total number of sinks:       20
[12/17 20:04:46   1896s]       Delay constrained sinks:     20
[12/17 20:04:46   1896s]       Constrains:                  default
[12/17 20:04:46   1896s]       Non-leaf sinks:              0
[12/17 20:04:46   1896s]       Ignore pins:                 0
[12/17 20:04:46   1896s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:04:46   1896s]       Skew target:                 0.221ns
[12/17 20:04:46   1896s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 20:04:46   1896s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:04:46   1896s]       Sources:                     pin prog_clk[0]
[12/17 20:04:46   1896s]       Total number of sinks:       1458
[12/17 20:04:46   1896s]       Delay constrained sinks:     1458
[12/17 20:04:46   1896s]       Constrains:                  default
[12/17 20:04:46   1896s]       Non-leaf sinks:              0
[12/17 20:04:46   1896s]       Ignore pins:                 0
[12/17 20:04:46   1896s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:04:46   1896s]       Skew target:                 0.221ns
[12/17 20:04:46   1896s]     Primary reporting skew groups are:
[12/17 20:04:46   1896s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Constraint summary
[12/17 20:04:46   1896s]     ==================
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Transition constraints are active in the following delay corners:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     MAX_DELAY:setup.late
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Cap constraints are active in the following delay corners:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     MAX_DELAY:setup.late
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Transition constraint summary:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 20:04:46   1896s]                   -                      0.171         1482      auto computed    all
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Capacitance constraint summary:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     ------------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 20:04:46   1896s]     ------------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 20:04:46   1896s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 20:04:46   1896s]     ------------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 20:04:46   1896s]     CTS services accumulated run-time stats initial state:
[12/17 20:04:46   1896s]       delay calculator: calls=10682, total_wall_time=0.266s, mean_wall_time=0.025ms
[12/17 20:04:46   1896s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:04:46   1896s]       steiner router: calls=10665, total_wall_time=0.074s, mean_wall_time=0.007ms
[12/17 20:04:46   1896s]     Clock DAG stats initial state:
[12/17 20:04:46   1896s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:04:46   1896s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:04:46   1896s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:04:46   1896s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:04:46   1896s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:04:46   1896s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Layer information for route type default_route_type_leaf:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:04:46   1896s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     met1     N            H          81.281        0.153        12.429
[12/17 20:04:46   1896s]     met2     N            V           1.218        0.193         0.235
[12/17 20:04:46   1896s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:04:46   1896s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:04:46   1896s]     met5     N            H           0.029        0.265         0.008
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:04:46   1896s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:04:46   1896s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     met1     N            H          81.281        0.193        15.676
[12/17 20:04:46   1896s]     met2     N            V           1.218        0.252         0.307
[12/17 20:04:46   1896s]     met3     Y            H           0.471        0.241         0.113
[12/17 20:04:46   1896s]     met4     Y            V           0.168        0.336         0.056
[12/17 20:04:46   1896s]     met5     N            H           0.029        0.277         0.008
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:04:46   1896s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:04:46   1896s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     met1     N            H          81.281        0.153        12.429
[12/17 20:04:46   1896s]     met2     N            V           1.218        0.193         0.235
[12/17 20:04:46   1896s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:04:46   1896s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:04:46   1896s]     met5     N            H           0.029        0.265         0.008
[12/17 20:04:46   1896s]     --------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Via selection for estimated routes (rule default):
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     ----------------------------------------------------------------
[12/17 20:04:46   1896s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 20:04:46   1896s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 20:04:46   1896s]     ----------------------------------------------------------------
[12/17 20:04:46   1896s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 20:04:46   1896s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 20:04:46   1896s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 20:04:46   1896s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 20:04:46   1896s]     ----------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 20:04:46   1896s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 20:04:46   1896s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Ideal and dont_touch net fanout counts:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     -----------------------------------------------------------
[12/17 20:04:46   1896s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 20:04:46   1896s]     -----------------------------------------------------------
[12/17 20:04:46   1896s]           1            10                      0
[12/17 20:04:46   1896s]          11           100                      1
[12/17 20:04:46   1896s]         101          1000                      0
[12/17 20:04:46   1896s]        1001         10000                      1
[12/17 20:04:46   1896s]       10001           +                        0
[12/17 20:04:46   1896s]     -----------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Top ideal and dont_touch nets by fanout:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     ------------------------
[12/17 20:04:46   1896s]     Net name       Fanout ()
[12/17 20:04:46   1896s]     ------------------------
[12/17 20:04:46   1896s]     prog_clk[0]      1458
[12/17 20:04:46   1896s]     clk[0]             20
[12/17 20:04:46   1896s]     ------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     No dont_touch hnets found in the clock tree
[12/17 20:04:46   1896s]     No dont_touch hpins found in the clock network.
[12/17 20:04:46   1896s]     Checking for illegal sizes of clock logic instances...
[12/17 20:04:46   1896s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Filtering reasons for cell type: inverter
[12/17 20:04:46   1896s]     =========================================
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     Clock trees    Power domain    Reason                         Library cells
[12/17 20:04:46   1896s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 20:04:46   1896s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 20:04:46   1896s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 20:04:46   1896s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 20:04:46   1896s]     CCOpt configuration status: all checks passed.
[12/17 20:04:46   1896s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 20:04:46   1896s] Initializing clock structures done.
[12/17 20:04:46   1896s] PRO...
[12/17 20:04:46   1896s]   PRO active optimizations:
[12/17 20:04:46   1896s]    - DRV fixing with sizing
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Detected clock skew data from CTS
[12/17 20:04:46   1896s]   ProEngine running partially connected to DB
[12/17 20:04:46   1896s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:04:46   1896s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 20:04:46   1896s]   CTS services accumulated run-time stats PRO initial state:
[12/17 20:04:46   1896s]     delay calculator: calls=10684, total_wall_time=0.266s, mean_wall_time=0.025ms
[12/17 20:04:46   1896s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:04:46   1896s]     steiner router: calls=10665, total_wall_time=0.074s, mean_wall_time=0.007ms
[12/17 20:04:46   1896s]   Clock DAG stats PRO initial state:
[12/17 20:04:46   1896s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:04:46   1896s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:04:46   1896s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:04:46   1896s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:04:46   1896s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:04:46   1896s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:04:46   1896s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:04:46   1896s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]   Clock DAG net violations PRO initial state:
[12/17 20:04:46   1896s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:04:46   1896s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 20:04:46   1896s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:04:46   1896s]   Primary reporting skew groups PRO initial state:
[12/17 20:04:46   1896s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:04:46   1896s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:04:46   1896s]   Skew group summary PRO initial state:
[12/17 20:04:46   1896s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:04:46   1896s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:04:46   1896s]   Recomputing CTS skew targets...
[12/17 20:04:46   1896s]   Resolving skew group constraints...
[12/17 20:04:46   1896s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 20:04:46   1896s]   Resolving skew group constraints done.
[12/17 20:04:46   1896s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]   PRO Fixing DRVs...
[12/17 20:04:46   1896s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:04:46   1896s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]       delay calculator: calls=10684, total_wall_time=0.266s, mean_wall_time=0.025ms
[12/17 20:04:46   1896s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:04:46   1896s]       steiner router: calls=10665, total_wall_time=0.074s, mean_wall_time=0.007ms
[12/17 20:04:46   1896s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 20:04:46   1896s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Statistics: Fix DRVs (cell sizing):
[12/17 20:04:46   1896s]     ===================================
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Cell changes by Net Type:
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     top                0            0           0            0                    0                0
[12/17 20:04:46   1896s]     trunk              0            0           0            0                    0                0
[12/17 20:04:46   1896s]     leaf               0            0           0            0                    0                0
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     Total              0            0           0            0                    0                0
[12/17 20:04:46   1896s]     -------------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 20:04:46   1896s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 20:04:46   1896s]     
[12/17 20:04:46   1896s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:04:46   1896s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]       delay calculator: calls=10684, total_wall_time=0.266s, mean_wall_time=0.025ms
[12/17 20:04:46   1896s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:04:46   1896s]       steiner router: calls=10665, total_wall_time=0.074s, mean_wall_time=0.007ms
[12/17 20:04:46   1896s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:04:46   1896s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:04:46   1896s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:04:46   1896s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:04:46   1896s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:04:46   1896s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:04:46   1896s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:04:46   1896s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:04:46   1896s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:04:46   1896s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:04:46   1896s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:04:46   1896s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 20:04:46   1896s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:04:46   1896s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:04:46   1896s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 20:04:46   1896s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Slew Diagnostics: After DRV fixing
[12/17 20:04:46   1896s]   ==================================
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Global Causes:
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   -------------------------------------
[12/17 20:04:46   1896s]   Cause
[12/17 20:04:46   1896s]   -------------------------------------
[12/17 20:04:46   1896s]   DRV fixing with buffering is disabled
[12/17 20:04:46   1896s]   -------------------------------------
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Top 5 overslews:
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   ---------------------------------
[12/17 20:04:46   1896s]   Overslew    Causes    Driving Pin
[12/17 20:04:46   1896s]   ---------------------------------
[12/17 20:04:46   1896s]     (empty table)
[12/17 20:04:46   1896s]   ---------------------------------
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   -------------------
[12/17 20:04:46   1896s]   Cause    Occurences
[12/17 20:04:46   1896s]   -------------------
[12/17 20:04:46   1896s]     (empty table)
[12/17 20:04:46   1896s]   -------------------
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   -------------------
[12/17 20:04:46   1896s]   Cause    Occurences
[12/17 20:04:46   1896s]   -------------------
[12/17 20:04:46   1896s]     (empty table)
[12/17 20:04:46   1896s]   -------------------
[12/17 20:04:46   1896s]   
[12/17 20:04:46   1896s]   Reconnecting optimized routes...
[12/17 20:04:46   1896s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]   Set dirty flag on 0 instances, 0 nets
[12/17 20:04:46   1896s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:04:46   1896s] End AAE Lib Interpolated Model. (MEM=7082.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:04:46   1896s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 20:04:46   1896s]   CTS services accumulated run-time stats PRO final:
[12/17 20:04:46   1896s]     delay calculator: calls=10686, total_wall_time=0.266s, mean_wall_time=0.025ms
[12/17 20:04:46   1896s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:04:46   1896s]     steiner router: calls=10665, total_wall_time=0.074s, mean_wall_time=0.007ms
[12/17 20:04:46   1896s]   Clock DAG stats PRO final:
[12/17 20:04:46   1896s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:04:46   1896s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:04:46   1896s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:04:46   1896s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:04:46   1896s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:04:46   1896s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:04:46   1896s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:04:46   1896s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:04:46   1896s]   Clock DAG net violations PRO final:
[12/17 20:04:46   1896s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:04:46   1896s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 20:04:46   1896s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:04:46   1896s]   Primary reporting skew groups PRO final:
[12/17 20:04:46   1896s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:04:46   1896s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:04:46   1896s]   Skew group summary PRO final:
[12/17 20:04:46   1896s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:04:46   1896s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:04:46   1896s] PRO done.
[12/17 20:04:46   1896s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 20:04:46   1896s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 20:04:46   1896s] Net route status summary:
[12/17 20:04:46   1896s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:04:46   1896s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:04:46   1896s] Updating delays...
[12/17 20:04:46   1896s] Updating delays done.
[12/17 20:04:46   1896s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 20:04:46   1896s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 20:04:46   1896s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7360.0M, EPOCH TIME: 1734462286.912810
[12/17 20:04:46   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 20:04:46   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:46   1896s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.042, REAL:0.014, MEM:6999.0M, EPOCH TIME: 1734462286.926776
[12/17 20:04:46   1896s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:04:46   1896s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:04:46   1896s] *** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:31:36.8/3:57:05.0 (0.1), mem = 6999.0M
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s] =============================================================================================
[12/17 20:04:46   1896s]  Step TAT Report : ClockDrv #1 / optDesign #7                                   22.33-s094_1
[12/17 20:04:46   1896s] =============================================================================================
[12/17 20:04:46   1896s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:04:46   1896s] ---------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s] [ OptimizationStep       ]      1   0:00:00.5  (  97.2 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:04:46   1896s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:46   1896s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.5
[12/17 20:04:46   1896s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:46   1896s] ---------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:04:46   1896s] ---------------------------------------------------------------------------------------------
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:04:46   1896s] **INFO: Start fixing DRV (Mem = 5428.04M) ...
[12/17 20:04:46   1896s] Begin: GigaOpt DRV Optimization
[12/17 20:04:46   1896s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 20:04:46   1896s] *** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:36.8/3:57:05.0 (0.1), mem = 5428.0M
[12/17 20:04:46   1896s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 20:04:46   1896s] Info: 39 io nets excluded
[12/17 20:04:46   1896s] Info: 2 clock nets excluded from IPO operation.
[12/17 20:04:46   1896s] End AAE Lib Interpolated Model. (MEM=5428.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:04:46   1896s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.29
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:04:46   1896s] Summary for sequential cells identification: 
[12/17 20:04:46   1896s]   Identified SBFF number: 8
[12/17 20:04:46   1896s]   Identified MBFF number: 0
[12/17 20:04:46   1896s]   Identified SB Latch number: 0
[12/17 20:04:46   1896s]   Identified MB Latch number: 0
[12/17 20:04:46   1896s]   Not identified SBFF number: 0
[12/17 20:04:46   1896s]   Not identified MBFF number: 0
[12/17 20:04:46   1896s]   Not identified SB Latch number: 0
[12/17 20:04:46   1896s]   Not identified MB Latch number: 0
[12/17 20:04:46   1896s]   Number of sequential cells which are not FFs: 0
[12/17 20:04:46   1896s]  Visiting view : VIEW_SETUP
[12/17 20:04:46   1896s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:04:46   1896s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:04:46   1896s]  Visiting view : VIEW_HOLD
[12/17 20:04:46   1896s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:04:46   1896s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:04:46   1896s] TLC MultiMap info (StdDelay):
[12/17 20:04:46   1896s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:04:46   1896s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:04:46   1896s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:04:46   1896s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:04:46   1896s]  Setting StdDelay to: 71.1ps
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s] Creating Lib Analyzer ...
[12/17 20:04:46   1896s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:04:46   1896s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:04:46   1896s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:04:46   1896s] 
[12/17 20:04:46   1896s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:04:47   1896s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:37 mem=5434.1M
[12/17 20:04:47   1896s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:37 mem=5434.1M
[12/17 20:04:47   1896s] Creating Lib Analyzer, finished. 
[12/17 20:04:47   1896s] #optDebug: Start CG creation (mem=5434.1M)
[12/17 20:04:47   1896s]  ...initializing CG ToF 4343.1650um
[12/17 20:04:47   1897s] (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgPrt (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgEgp (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgPbk (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgNrb(cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgObs (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgCon (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s]  ...processing cgPdm (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s] #optDebug: Finish CG creation (cpu=0:00:00.4, mem=5532.5M)
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s] Active Setup views: VIEW_SETUP 
[12/17 20:04:47   1897s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5532.5M, EPOCH TIME: 1734462287.554438
[12/17 20:04:47   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:47   1897s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5532.5M, EPOCH TIME: 1734462287.559817
[12/17 20:04:47   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 20:04:47   1897s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 20:04:47   1897s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 20:04:47   1897s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:31:37 mem=5532.5M
[12/17 20:04:47   1897s] OPERPROF: Starting DPlace-Init at level 1, MEM:5532.5M, EPOCH TIME: 1734462287.563797
[12/17 20:04:47   1897s] Processing tracks to init pin-track alignment.
[12/17 20:04:47   1897s] z: 2, totalTracks: 1
[12/17 20:04:47   1897s] z: 4, totalTracks: 1
[12/17 20:04:47   1897s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:04:47   1897s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5532.5M, EPOCH TIME: 1734462287.568017
[12/17 20:04:47   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:04:47   1897s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5532.5M, EPOCH TIME: 1734462287.572676
[12/17 20:04:47   1897s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5532.5M, EPOCH TIME: 1734462287.572723
[12/17 20:04:47   1897s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5532.5M, EPOCH TIME: 1734462287.572887
[12/17 20:04:47   1897s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5532.5MB).
[12/17 20:04:47   1897s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.010, MEM:5532.5M, EPOCH TIME: 1734462287.573983
[12/17 20:04:47   1897s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 20:04:47   1897s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 20:04:47   1897s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:38 mem=5308.5M
[12/17 20:04:47   1897s] ### Creating RouteCongInterface, started
[12/17 20:04:47   1897s] {MMLU 0 1 13900}
[12/17 20:04:47   1897s] ### Creating LA Mngr. totSessionCpu=0:31:38 mem=5308.5M
[12/17 20:04:47   1897s] ### Creating LA Mngr, finished. totSessionCpu=0:31:38 mem=5308.5M
[12/17 20:04:47   1897s] ### Creating RouteCongInterface, finished
[12/17 20:04:47   1897s] AoF 9812.4550um
[12/17 20:04:47   1897s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 20:04:47   1897s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 20:04:47   1897s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 20:04:47   1897s] [GPS-DRV] costLowerBound: 0.1
[12/17 20:04:47   1897s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 20:04:47   1897s] [GPS-DRV] maxIter       : 10
[12/17 20:04:47   1897s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 20:04:47   1897s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 20:04:47   1897s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 20:04:47   1897s] [GPS-DRV] maxDensity (design): 0.95
[12/17 20:04:47   1897s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 20:04:47   1897s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 20:04:47   1897s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 20:04:47   1897s] [GPS-DRV] MaintainWNS: 1
[12/17 20:04:47   1897s] [GPS-DRV] All active and enabled setup views
[12/17 20:04:47   1897s] [GPS-DRV]     VIEW_SETUP
[12/17 20:04:47   1897s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:04:47   1897s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:04:47   1897s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 20:04:47   1897s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 20:04:47   1897s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5669.1M, EPOCH TIME: 1734462287.796999
[12/17 20:04:47   1897s] Found 0 hard placement blockage before merging.
[12/17 20:04:47   1897s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5669.1M, EPOCH TIME: 1734462287.797128
[12/17 20:04:47   1897s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 20:04:47   1897s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 20:04:47   1897s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:04:47   1897s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 20:04:47   1897s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:04:47   1897s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 20:04:47   1897s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:04:47   1897s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:04:47   1897s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 20:04:47   1897s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:04:47   1897s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5669.1M|
[12/17 20:04:47   1897s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:04:47   1897s] Bottom Preferred Layer:
[12/17 20:04:47   1897s] +-------------+------------+----------+
[12/17 20:04:47   1897s] |    Layer    |    CLK     |   Rule   |
[12/17 20:04:47   1897s] +-------------+------------+----------+
[12/17 20:04:47   1897s] | met3 (z=3)  |          1 | default  |
[12/17 20:04:47   1897s] +-------------+------------+----------+
[12/17 20:04:47   1897s] Via Pillar Rule:
[12/17 20:04:47   1897s]     None
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5669.1M) ***
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s] Deleting 0 temporary hard placement blockage(s).
[12/17 20:04:47   1897s] Total-nets :: 12383, Stn-nets :: 33, ratio :: 0.266494 %, Total-len 418395, Stn-len 14991.9
[12/17 20:04:47   1897s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 20:04:47   1897s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5541.1M, EPOCH TIME: 1734462287.946237
[12/17 20:04:47   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:04:47   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1897s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.038, REAL:0.011, MEM:5262.1M, EPOCH TIME: 1734462287.957540
[12/17 20:04:47   1897s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.29
[12/17 20:04:47   1897s] *** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.2/0:00:01.0 (1.2), totSession cpu/real = 0:31:38.0/3:57:06.0 (0.1), mem = 5262.1M
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s] =============================================================================================
[12/17 20:04:47   1897s]  Step TAT Report : DrvOpt #1 / optDesign #7                                     22.33-s094_1
[12/17 20:04:47   1897s] =============================================================================================
[12/17 20:04:47   1897s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:04:47   1897s] ---------------------------------------------------------------------------------------------
[12/17 20:04:47   1897s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 20:04:47   1897s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:47   1897s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 20:04:47   1897s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:47   1897s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.3
[12/17 20:04:47   1897s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 20:04:47   1897s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 20:04:47   1897s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:47   1897s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    4.0
[12/17 20:04:47   1897s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    5.1
[12/17 20:04:47   1897s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:04:47   1897s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 20:04:47   1897s] [ MISC                   ]          0:00:00.7  (  66.4 % )     0:00:00.7 /  0:00:00.7    1.1
[12/17 20:04:47   1897s] ---------------------------------------------------------------------------------------------
[12/17 20:04:47   1897s]  DrvOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.2    1.2
[12/17 20:04:47   1897s] ---------------------------------------------------------------------------------------------
[12/17 20:04:47   1897s] 
[12/17 20:04:47   1897s] drv optimizer changes nothing and skips refinePlace
[12/17 20:04:47   1897s] End: GigaOpt DRV Optimization
[12/17 20:04:47   1897s] *info:
[12/17 20:04:47   1897s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5262.11M).
[12/17 20:04:47   1898s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5262.1M, EPOCH TIME: 1734462287.963594
[12/17 20:04:47   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1898s] 
[12/17 20:04:47   1898s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:47   1898s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5262.1M, EPOCH TIME: 1734462287.968568
[12/17 20:04:47   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:47   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1898s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=5262.1M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:04:48   1898s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3834.3M, totSessionCpu=0:31:38 **
[12/17 20:04:48   1898s]   DRV Snapshot: (REF)
[12/17 20:04:48   1898s]          Tran DRV: 0 (0)
[12/17 20:04:48   1898s]           Cap DRV: 0 (0)
[12/17 20:04:48   1898s]        Fanout DRV: 0 (0)
[12/17 20:04:48   1898s]            Glitch: 0 (0)
[12/17 20:04:48   1898s] *** Timing Is met
[12/17 20:04:48   1898s] *** Check timing (0:00:00.0)
[12/17 20:04:48   1898s] *** Setup timing is met (target slack 0ns)
[12/17 20:04:48   1898s]   Timing Snapshot: (REF)
[12/17 20:04:48   1898s]      Weighted WNS: 0.000
[12/17 20:04:48   1898s]       All  PG WNS: 0.000
[12/17 20:04:48   1898s]       High PG WNS: 0.000
[12/17 20:04:48   1898s]       All  PG TNS: 0.000
[12/17 20:04:48   1898s]       High PG TNS: 0.000
[12/17 20:04:48   1898s]       Low  PG TNS: 0.000
[12/17 20:04:48   1898s]    Category Slack: { [L, 1.099] }
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s] **INFO: flowCheckPoint #38 OptimizationPreEco
[12/17 20:04:48   1898s] Running postRoute recovery in preEcoRoute mode
[12/17 20:04:48   1898s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3834.3M, totSessionCpu=0:31:38 **
[12/17 20:04:48   1898s]   DRV Snapshot: (TGT)
[12/17 20:04:48   1898s]          Tran DRV: 0 (0)
[12/17 20:04:48   1898s]           Cap DRV: 0 (0)
[12/17 20:04:48   1898s]        Fanout DRV: 0 (0)
[12/17 20:04:48   1898s]            Glitch: 0 (0)
[12/17 20:04:48   1898s] Checking DRV degradation...
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s] Recovery Manager:
[12/17 20:04:48   1898s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:04:48   1898s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:04:48   1898s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:04:48   1898s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 20:04:48   1898s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5264.57M, totSessionCpu=0:31:38).
[12/17 20:04:48   1898s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3834.3M, totSessionCpu=0:31:38 **
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s]   DRV Snapshot: (REF)
[12/17 20:04:48   1898s]          Tran DRV: 0 (0)
[12/17 20:04:48   1898s]           Cap DRV: 0 (0)
[12/17 20:04:48   1898s]        Fanout DRV: 0 (0)
[12/17 20:04:48   1898s]            Glitch: 0 (0)
[12/17 20:04:48   1898s] Skipping pre eco harden opt
[12/17 20:04:48   1898s] Running refinePlace -preserveRouting true -hardFence false
[12/17 20:04:48   1898s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5526.3M, EPOCH TIME: 1734462288.287700
[12/17 20:04:48   1898s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5526.3M, EPOCH TIME: 1734462288.287753
[12/17 20:04:48   1898s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5526.3M, EPOCH TIME: 1734462288.287802
[12/17 20:04:48   1898s] Processing tracks to init pin-track alignment.
[12/17 20:04:48   1898s] z: 2, totalTracks: 1
[12/17 20:04:48   1898s] z: 4, totalTracks: 1
[12/17 20:04:48   1898s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:04:48   1898s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5526.3M, EPOCH TIME: 1734462288.292500
[12/17 20:04:48   1898s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1898s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:04:48   1898s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:5526.3M, EPOCH TIME: 1734462288.297752
[12/17 20:04:48   1898s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5526.3M, EPOCH TIME: 1734462288.297805
[12/17 20:04:48   1898s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5526.3M, EPOCH TIME: 1734462288.297964
[12/17 20:04:48   1898s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5526.3MB).
[12/17 20:04:48   1898s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5526.3M, EPOCH TIME: 1734462288.299105
[12/17 20:04:48   1898s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:5526.3M, EPOCH TIME: 1734462288.299132
[12/17 20:04:48   1898s] TDRefine: refinePlace mode is spiral
[12/17 20:04:48   1898s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.19
[12/17 20:04:48   1898s] OPERPROF:   Starting Refine-Place at level 2, MEM:5526.3M, EPOCH TIME: 1734462288.299181
[12/17 20:04:48   1898s] *** Starting refinePlace (0:31:39 mem=5526.3M) ***
[12/17 20:04:48   1898s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:48   1898s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:04:48   1898s] Set min layer with nano route mode ( 1 )
[12/17 20:04:48   1898s] Set max layer with nano route mode ( 5 )
[12/17 20:04:48   1898s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:04:48   1898s] Set min layer with nano route mode ( 1 )
[12/17 20:04:48   1898s] Set max layer with nano route mode ( 5 )
[12/17 20:04:48   1898s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5526.3M, EPOCH TIME: 1734462288.312296
[12/17 20:04:48   1898s] Starting refinePlace ...
[12/17 20:04:48   1898s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:04:48   1898s] Set min layer with nano route mode ( 1 )
[12/17 20:04:48   1898s] Set max layer with nano route mode ( 5 )
[12/17 20:04:48   1898s] One DDP V2 for no tweak run.
[12/17 20:04:48   1898s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:04:48   1898s] Set min layer with nano route mode ( 1 )
[12/17 20:04:48   1898s] Set max layer with nano route mode ( 5 )
[12/17 20:04:48   1898s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5622.3M, EPOCH TIME: 1734462288.330877
[12/17 20:04:48   1898s] DDP initSite1 nrRow 90 nrJob 90
[12/17 20:04:48   1898s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5622.3M, EPOCH TIME: 1734462288.330939
[12/17 20:04:48   1898s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5622.3M, EPOCH TIME: 1734462288.331111
[12/17 20:04:48   1898s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5622.3M, EPOCH TIME: 1734462288.331146
[12/17 20:04:48   1898s] DDP markSite nrRow 90 nrJob 90
[12/17 20:04:48   1898s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5622.3M, EPOCH TIME: 1734462288.331344
[12/17 20:04:48   1898s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:5622.3M, EPOCH TIME: 1734462288.331385
[12/17 20:04:48   1898s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 20:04:48   1898s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5526.3MB) @(0:31:39 - 0:31:39).
[12/17 20:04:48   1898s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:04:48   1898s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 20:04:48   1898s] 
[12/17 20:04:48   1898s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 20:04:48   1899s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 20:04:48   1899s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 20:04:48   1899s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 20:04:48   1899s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=5494.3MB) @(0:31:39 - 0:31:39).
[12/17 20:04:48   1899s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:04:48   1899s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5494.3MB
[12/17 20:04:48   1899s] Statistics of distance of Instance movement in refine placement:
[12/17 20:04:48   1899s]   maximum (X+Y) =         0.00 um
[12/17 20:04:48   1899s]   mean    (X+Y) =         0.00 um
[12/17 20:04:48   1899s] Summary Report:
[12/17 20:04:48   1899s] Instances move: 0 (out of 12267 movable)
[12/17 20:04:48   1899s] Instances flipped: 0
[12/17 20:04:48   1899s] Mean displacement: 0.00 um
[12/17 20:04:48   1899s] Max displacement: 0.00 um 
[12/17 20:04:48   1899s] Total instances moved : 0
[12/17 20:04:48   1899s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.594, REAL:0.325, MEM:5494.3M, EPOCH TIME: 1734462288.637691
[12/17 20:04:48   1899s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:04:48   1899s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5494.3MB
[12/17 20:04:48   1899s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=5494.3MB) @(0:31:39 - 0:31:39).
[12/17 20:04:48   1899s] *** Finished refinePlace (0:31:39 mem=5494.3M) ***
[12/17 20:04:48   1899s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.19
[12/17 20:04:48   1899s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.611, REAL:0.342, MEM:5494.3M, EPOCH TIME: 1734462288.641633
[12/17 20:04:48   1899s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5494.3M, EPOCH TIME: 1734462288.641670
[12/17 20:04:48   1899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:04:48   1899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1899s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.044, REAL:0.013, MEM:5265.3M, EPOCH TIME: 1734462288.655067
[12/17 20:04:48   1899s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.668, REAL:0.367, MEM:5265.3M, EPOCH TIME: 1734462288.655118
[12/17 20:04:48   1899s] {MMLU 0 1 13900}
[12/17 20:04:48   1899s] ### Creating LA Mngr. totSessionCpu=0:31:39 mem=5265.3M
[12/17 20:04:48   1899s] ### Creating LA Mngr, finished. totSessionCpu=0:31:39 mem=5265.3M
[12/17 20:04:48   1899s] Default Rule : ""
[12/17 20:04:48   1899s] Non Default Rules :
[12/17 20:04:48   1899s] Worst Slack : 214748.365 ns
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Start Layer Assignment ...
[12/17 20:04:48   1899s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Select 0 cadidates out of 15080.
[12/17 20:04:48   1899s] No critical nets selected. Skipped !
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Start Assign Priority Nets ...
[12/17 20:04:48   1899s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:04:48   1899s] Existing Priority Nets 0 (0.0%)
[12/17 20:04:48   1899s] Assigned Priority Nets 0 (0.0%)
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Set Prefer Layer Routing Effort ...
[12/17 20:04:48   1899s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] {MMLU 0 1 13900}
[12/17 20:04:48   1899s] #optDebug: Start CG creation (mem=5294.4M)
[12/17 20:04:48   1899s]  ...initializing CG (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgPrt (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgEgp (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgPbk (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgNrb(cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgObs (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgCon (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s]  ...processing cgPdm (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5331.9M)
[12/17 20:04:48   1899s] ### Creating LA Mngr. totSessionCpu=0:31:39 mem=5331.9M
[12/17 20:04:48   1899s] ### Creating LA Mngr, finished. totSessionCpu=0:31:39 mem=5331.9M
[12/17 20:04:48   1899s] Default Rule : ""
[12/17 20:04:48   1899s] Non Default Rules :
[12/17 20:04:48   1899s] Worst Slack : 1.099 ns
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Start Layer Assignment ...
[12/17 20:04:48   1899s] WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Select 0 cadidates out of 15080.
[12/17 20:04:48   1899s] No critical nets selected. Skipped !
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s] Start Assign Priority Nets ...
[12/17 20:04:48   1899s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:04:48   1899s] Existing Priority Nets 0 (0.0%)
[12/17 20:04:48   1899s] Assigned Priority Nets 0 (0.0%)
[12/17 20:04:48   1899s] {MMLU 0 1 13900}
[12/17 20:04:48   1899s] ### Creating LA Mngr. totSessionCpu=0:31:39 mem=5331.9M
[12/17 20:04:48   1899s] ### Creating LA Mngr, finished. totSessionCpu=0:31:39 mem=5331.9M
[12/17 20:04:48   1899s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5331.9M, EPOCH TIME: 1734462288.888931
[12/17 20:04:48   1899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1899s] 
[12/17 20:04:48   1899s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:48   1899s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5331.9M, EPOCH TIME: 1734462288.894056
[12/17 20:04:48   1899s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:48   1899s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:49   1899s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:04:49   1899s] **optDesign ... cpu = 0:00:26, real = 0:00:19, mem = 3782.0M, totSessionCpu=0:31:40 **
[12/17 20:04:49   1899s] **INFO: flowCheckPoint #39 GlobalDetailRoute
[12/17 20:04:49   1899s] -route_with_eco false                     # bool, default=false, user setting
[12/17 20:04:49   1899s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 20:04:49   1899s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 20:04:49   1899s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 20:04:49   1899s] Existing Dirty Nets : 1
[12/17 20:04:49   1899s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 20:04:49   1899s] Reset Dirty Nets : 1
[12/17 20:04:49   1899s] *** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:31:39.9/3:57:07.2 (0.1), mem = 5223.8M
[12/17 20:04:49   1899s] 
[12/17 20:04:49   1899s] globalDetailRoute
[12/17 20:04:49   1899s] 
[12/17 20:04:49   1899s] #Start globalDetailRoute on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1899s] #
[12/17 20:04:49   1899s] ### Time Record (globalDetailRoute) is installed.
[12/17 20:04:49   1899s] ### Time Record (Pre Callback) is installed.
[12/17 20:04:49   1899s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_Xpz6JN.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5271.848M)
[12/17 20:04:49   1899s] eee: RC Grid Memory freed=37500
[12/17 20:04:49   1899s] ### Time Record (Pre Callback) is uninstalled.
[12/17 20:04:49   1899s] ### Time Record (DB Import) is installed.
[12/17 20:04:49   1899s] ### Time Record (Timing Data Generation) is installed.
[12/17 20:04:49   1899s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:49   1899s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:04:49   1899s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:04:49   1900s] ### Net info: total nets: 15080
[12/17 20:04:49   1900s] ### Net info: dirty nets: 0
[12/17 20:04:49   1900s] ### Net info: marked as disconnected nets: 0
[12/17 20:04:49   1900s] #num needed restored net=0
[12/17 20:04:49   1900s] #need_extraction net=0 (total=15080)
[12/17 20:04:49   1900s] ### Net info: fully routed nets: 12351
[12/17 20:04:49   1900s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:04:49   1900s] ### Net info: unrouted nets: 32
[12/17 20:04:49   1900s] ### Net info: re-extraction nets: 0
[12/17 20:04:49   1900s] ### Net info: ignored nets: 0
[12/17 20:04:49   1900s] ### Net info: skip routing nets: 0
[12/17 20:04:49   1900s] ### import design signature (197): route=224963270 fixed_route=662217276 flt_obj=0 vio=1944462528 swire=1694458791 shield_wire=1 net_attr=1602770025 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:49   1900s] ### Time Record (DB Import) is uninstalled.
[12/17 20:04:49   1900s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 20:04:49   1900s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc75f2b122ba00a58abb471ab48a92325
[12/17 20:04:49   1900s] #       cec0bfc720068a4aaef1eac7e7f7bdafc5f2fd7103195121e57a10aedc223c6d480a2bec
[12/17 20:04:49   1900s] #       5aa092f7445b94ebb787ec76b17c7e79950487aa1d3ce4bbae6b57507f84ead4eca1f687
[12/17 20:04:49   1900s] #       6a6c230c3ec6261cef7e683987366e0e8dd20216e2fb407e68bb2aae601c7cff972bd579
[12/17 20:04:49   1900s] #       d80b0c950210f226447ff4fd654429c8623ffa0cf221f6e98213484acf7c2105cec980d6
[12/17 20:04:49   1900s] #       06bee24f1833c49b375240568db1fba5f312a625f79b4309284a25b420379d4ea7e7155b
[12/17 20:04:49   1900s] #       600959bfdf9ebadab7c5ae09d362930ac11a47d4f6cc12a301ad9c879b39b84e0e0d16c8
[12/17 20:04:49   1900s] #       37b42e91f7a695e121838e87ac446e38d0a549cf865885baeaeb541a1fc6d37f649a8ad0
[12/17 20:04:49   1900s] #       05cf508e6b36126479c6b04d4b98e6945d10688987287953cc1aa192574dea9acf94bd02
[12/17 20:04:49   1900s] #       d293ad72f309cb12de23
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Skip comparing routing design signature in db-snapshot flow
[12/17 20:04:49   1900s] ### Time Record (Data Preparation) is installed.
[12/17 20:04:49   1900s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a7f5724ae8026e03a756b3655ea5aa9
[12/17 20:04:49   1900s] #       4d0f7c7bc2c481a151d35efb8bf39efd9cc5f2fd71038228576a3d485f6c119e36a4a493
[12/17 20:04:49   1900s] #       6e2d51ab7ba22daaf5db83b85d2c9f5f5e15c1a16c8600d9aeeb9a15541f6d79aaf75085
[12/17 20:04:49   1900s] #       43393611861063dd1eefbe693587b67e0e8dca01e6f2fc417668ba32ae601c42ff9b2bf4
[12/17 20:04:49   1900s] #       65d92b0c151210b2ba8de118faeb88d620623f0601d910fbf4831348dacc3ca124cee980
[12/17 20:04:49   1900s] #       3116beea4f18b3c49bb74a8228c7d8fdd0790d338abbcda30294859646929f6ea737f386
[12/17 20:04:49   1900s] #       2db100d1efb7a7ae0a4dbeabdb69b14985648d231a776189d1804ecdc3ed1cdc24871673
[12/17 20:04:49   1900s] #       e4036d0ae4bd196d79c8a2e721a7905b0ef469d3c510cbb62afb2a8d26b4e3e92f326d45
[12/17 20:04:49   1900s] #       dbb581a13c1736f4691ce2ac7e3a0b24c971c5485a36dd8469a1d997041df110a52668e6
[12/17 20:04:49   1900s] #       bda182574dfa3f9769f70fc84c66eae6136459eadc
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:04:49   1900s] ### Time Record (Global Routing) is installed.
[12/17 20:04:49   1900s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:04:49   1900s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:04:49   1900s] #Total number of routable nets = 12351.
[12/17 20:04:49   1900s] #Total number of nets in the design = 15080.
[12/17 20:04:49   1900s] #1 routable net do not has any wires.
[12/17 20:04:49   1900s] #12350 routable nets have routed wires.
[12/17 20:04:49   1900s] #1 net will be global routed.
[12/17 20:04:49   1900s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:04:49   1900s] #Using multithreading with 8 threads.
[12/17 20:04:49   1900s] ### Time Record (Data Preparation) is installed.
[12/17 20:04:49   1900s] #Start routing data preparation on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:49   1900s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:49   1900s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:49   1900s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:49   1900s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:49   1900s] #Build and mark too close pins for the same net.
[12/17 20:04:49   1900s] ### Time Record (Cell Pin Access) is installed.
[12/17 20:04:49   1900s] #Initial pin access analysis.
[12/17 20:04:49   1900s] #Detail pin access analysis.
[12/17 20:04:49   1900s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 20:04:49   1900s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:04:49   1900s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:04:49   1900s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:04:49   1900s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:04:49   1900s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:04:49   1900s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:04:49   1900s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:04:49   1900s] #pin_access_rlayer=2(met2)
[12/17 20:04:49   1900s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:04:49   1900s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:04:49   1900s] #enable_dpt_layer_shield=F
[12/17 20:04:49   1900s] #has_line_end_grid=F
[12/17 20:04:49   1900s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 20:04:49   1900s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3797.28 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1900s] #Regenerating Ggrids automatically.
[12/17 20:04:49   1900s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:04:49   1900s] #Using automatically generated G-grids.
[12/17 20:04:49   1900s] #Done routing data preparation.
[12/17 20:04:49   1900s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3799.53 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1900s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:49   1900s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:49   1900s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:49   1900s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:49   1900s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:49   1900s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Finished routing data preparation on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Cpu time = 00:00:00
[12/17 20:04:49   1900s] #Elapsed time = 00:00:00
[12/17 20:04:49   1900s] #Increased memory = 10.98 (MB)
[12/17 20:04:49   1900s] #Total memory = 3799.53 (MB)
[12/17 20:04:49   1900s] #Peak memory = 4217.92 (MB)
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:04:49   1900s] ### Time Record (Global Routing) is installed.
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Start global routing on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Start global routing initialization on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
[12/17 20:04:49   1900s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[12/17 20:04:49   1900s] #Number of eco nets is 1
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] #Start global routing data preparation on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 20:04:49 2024 with memory = 3799.53 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1900s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:49   1900s] #Start routing resource analysis on Tue Dec 17 20:04:49 2024
[12/17 20:04:49   1900s] #
[12/17 20:04:49   1900s] ### init_is_bin_blocked starts on Tue Dec 17 20:04:49 2024 with memory = 3799.53 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1900s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:49   1900s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 20:04:49 2024 with memory = 3801.59 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1901s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --6.34 [8]--
[12/17 20:04:49   1901s] ### adjust_flow_cap starts on Tue Dec 17 20:04:49 2024 with memory = 3801.11 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1901s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:49   1901s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:04:49 2024 with memory = 3802.20 (MB), peak = 4217.92 (MB)
[12/17 20:04:49   1901s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:49   1901s] ### set_via_blocked starts on Tue Dec 17 20:04:49 2024 with memory = 3802.20 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:50   1901s] ### copy_flow starts on Tue Dec 17 20:04:50 2024 with memory = 3992.54 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.60 [8]--
[12/17 20:04:50   1901s] #Routing resource analysis is done on Tue Dec 17 20:04:50 2024
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] ### report_flow_cap starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] #  Resource Analysis:
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 20:04:50   1901s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 20:04:50   1901s] #  --------------------------------------------------------------
[12/17 20:04:50   1901s] #  met1           H        1759        2467       29237    46.56%
[12/17 20:04:50   1901s] #  met2           V        1407        1913       29237    46.57%
[12/17 20:04:50   1901s] #  met3           H        1174        1368       29237    46.94%
[12/17 20:04:50   1901s] #  met4           V        1066        1525       29237    52.95%
[12/17 20:04:50   1901s] #  met5           H         181         246       29237    55.62%
[12/17 20:04:50   1901s] #  --------------------------------------------------------------
[12/17 20:04:50   1901s] #  Total                   5589      57.22%      146185    49.73%
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:50   1901s] ### analyze_m2_tracks starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:50   1901s] ### report_initial_resource starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:50   1901s] ### mark_pg_pins_accessibility starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:50   1901s] ### set_net_region starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] #Global routing data preparation is done on Tue Dec 17 20:04:50 2024
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] #
[12/17 20:04:50   1901s] ### prepare_level starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init level 1 starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:50   1901s] ### Level 1 hgrid = 173 X 169
[12/17 20:04:50   1901s] ### init level 2 starts on Tue Dec 17 20:04:50 2024 with memory = 3802.70 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:04:50   1901s] ### Level 2 hgrid = 44 X 43  (large_net only)
[12/17 20:04:50   1901s] ### init level 3 starts on Tue Dec 17 20:04:50 2024 with memory = 3803.44 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:50   1901s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/17 20:04:50   1901s] ### prepare_level_flow starts on Tue Dec 17 20:04:50 2024 with memory = 3803.61 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init_flow_edge starts on Tue Dec 17 20:04:50 2024 with memory = 3803.61 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:50   1901s] ### init_flow_edge starts on Tue Dec 17 20:04:50 2024 with memory = 3803.62 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1901s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.04 [8]--
[12/17 20:04:50   1901s] ### init_flow_edge starts on Tue Dec 17 20:04:50 2024 with memory = 3803.61 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1902s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:50   1902s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:50   1902s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:50   1902s] #
[12/17 20:04:50   1902s] #Global routing initialization is done on Tue Dec 17 20:04:50 2024
[12/17 20:04:50   1902s] #
[12/17 20:04:50   1902s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3803.62 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1902s] #
[12/17 20:04:50   1902s] ### routing large nets 
[12/17 20:04:50   1902s] #start global routing iteration 1...
[12/17 20:04:50   1902s] ### init_flow_edge starts on Tue Dec 17 20:04:50 2024 with memory = 3803.62 (MB), peak = 4217.92 (MB)
[12/17 20:04:50   1902s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:50   1902s] ### routing at level 3 (topmost level) iter 0
[12/17 20:04:50   1902s] ### Uniform Hboxes (3x3)
[12/17 20:04:50   1902s] ### routing at level 2 iter 0 for 0 hboxes
[12/17 20:04:51   1902s] ### Uniform Hboxes (11x11)
[12/17 20:04:51   1902s] ### routing at level 1 iter 0 for 0 hboxes
[12/17 20:04:51   1902s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3807.59 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1902s] #
[12/17 20:04:51   1903s] #start global routing iteration 2...
[12/17 20:04:51   1903s] ### init_flow_edge starts on Tue Dec 17 20:04:51 2024 with memory = 3806.89 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:51   1903s] ### cal_flow starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:51   1903s] ### routing at level 1 (topmost level) iter 0
[12/17 20:04:51   1903s] ### measure_qor starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### measure_congestion starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:51   1903s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --3.05 [8]--
[12/17 20:04:51   1903s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #start global routing iteration 3...
[12/17 20:04:51   1903s] ### routing at level 1 (topmost level) iter 1
[12/17 20:04:51   1903s] ### measure_qor starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### measure_congestion starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:51   1903s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --3.21 [8]--
[12/17 20:04:51   1903s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] ### route_end starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:04:51   1903s] #Total number of routable nets = 12351.
[12/17 20:04:51   1903s] #Total number of nets in the design = 15080.
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #12351 routable nets have routed wires.
[12/17 20:04:51   1903s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #Routed net constraints summary:
[12/17 20:04:51   1903s] #-----------------------------
[12/17 20:04:51   1903s] #        Rules   Unconstrained  
[12/17 20:04:51   1903s] #-----------------------------
[12/17 20:04:51   1903s] #      Default               1  
[12/17 20:04:51   1903s] #-----------------------------
[12/17 20:04:51   1903s] #        Total               1  
[12/17 20:04:51   1903s] #-----------------------------
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #Routing constraints summary of the whole design:
[12/17 20:04:51   1903s] #------------------------------------------------
[12/17 20:04:51   1903s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 20:04:51   1903s] #------------------------------------------------
[12/17 20:04:51   1903s] #      Default                  1           12350  
[12/17 20:04:51   1903s] #------------------------------------------------
[12/17 20:04:51   1903s] #        Total                  1           12350  
[12/17 20:04:51   1903s] #------------------------------------------------
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:51   1903s] ### cal_base_flow starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### init_flow_edge starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:51   1903s] ### cal_flow starts on Tue Dec 17 20:04:51 2024 with memory = 3807.95 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:51   1903s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:51   1903s] ### report_overcon starts on Tue Dec 17 20:04:51 2024 with memory = 3807.95 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #                 OverCon          
[12/17 20:04:51   1903s] #                  #Gcell    %Gcell
[12/17 20:04:51   1903s] #     Layer           (1)   OverCon  Flow/Cap
[12/17 20:04:51   1903s] #  ----------------------------------------------
[12/17 20:04:51   1903s] #  met1          0(0.00%)   (0.00%)     0.19  
[12/17 20:04:51   1903s] #  met2          0(0.00%)   (0.00%)     0.17  
[12/17 20:04:51   1903s] #  met3          0(0.00%)   (0.00%)     0.12  
[12/17 20:04:51   1903s] #  met4          0(0.00%)   (0.00%)     0.04  
[12/17 20:04:51   1903s] #  met5          0(0.00%)   (0.00%)     0.02  
[12/17 20:04:51   1903s] #  ----------------------------------------------
[12/17 20:04:51   1903s] #     Total      0(0.00%)   (0.00%)
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/17 20:04:51   1903s] #  Overflow after GR: 0.00% H + 0.00% V
[12/17 20:04:51   1903s] #
[12/17 20:04:51   1903s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:51   1903s] ### cal_base_flow starts on Tue Dec 17 20:04:51 2024 with memory = 3807.95 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### init_flow_edge starts on Tue Dec 17 20:04:51 2024 with memory = 3807.95 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:51   1903s] ### cal_flow starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:51   1903s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:51   1903s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:04:51   1903s] ### generate_cong_map_content starts on Tue Dec 17 20:04:51 2024 with memory = 3807.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:04:52   1903s] ### update starts on Tue Dec 17 20:04:52 2024 with memory = 3807.82 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] #Complete Global Routing.
[12/17 20:04:52   1903s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:04:52   1903s] #Total wire length = 418383 um.
[12/17 20:04:52   1903s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:04:52   1903s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:04:52   1903s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:04:52   1903s] #Total wire length on LAYER met3 = 80310 um.
[12/17 20:04:52   1903s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:04:52   1903s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:04:52   1903s] #Total number of vias = 32431
[12/17 20:04:52   1903s] #Up-Via Summary (total 32431):
[12/17 20:04:52   1903s] #           
[12/17 20:04:52   1903s] #-----------------------
[12/17 20:04:52   1903s] # met1            26458
[12/17 20:04:52   1903s] # met2             4837
[12/17 20:04:52   1903s] # met3             1065
[12/17 20:04:52   1903s] # met4               71
[12/17 20:04:52   1903s] #-----------------------
[12/17 20:04:52   1903s] #                 32431 
[12/17 20:04:52   1903s] #
[12/17 20:04:52   1903s] ### update cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --2.36 [8]--
[12/17 20:04:52   1903s] ### report_overcon starts on Tue Dec 17 20:04:52 2024 with memory = 3807.82 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:04:52   1903s] ### report_overcon starts on Tue Dec 17 20:04:52 2024 with memory = 3807.82 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] #Max overcon = 0 track.
[12/17 20:04:52   1903s] #Total overcon = 0.00%.
[12/17 20:04:52   1903s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 20:04:52   1903s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:04:52   1903s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.10 [8]--
[12/17 20:04:52   1903s] ### global_route design signature (200): route=1934824354 net_attr=1839176165
[12/17 20:04:52   1903s] #
[12/17 20:04:52   1903s] #Global routing statistics:
[12/17 20:04:52   1903s] #Cpu time = 00:00:03
[12/17 20:04:52   1903s] #Elapsed time = 00:00:02
[12/17 20:04:52   1903s] #Increased memory = 8.04 (MB)
[12/17 20:04:52   1903s] #Total memory = 3807.57 (MB)
[12/17 20:04:52   1903s] #Peak memory = 4217.92 (MB)
[12/17 20:04:52   1903s] #
[12/17 20:04:52   1903s] #Finished global routing on Tue Dec 17 20:04:52 2024
[12/17 20:04:52   1903s] #
[12/17 20:04:52   1903s] #
[12/17 20:04:52   1903s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:04:52   1903s] ### Time Record (Data Preparation) is installed.
[12/17 20:04:52   1903s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:04:52   1903s] ### track-assign external-init starts on Tue Dec 17 20:04:52 2024 with memory = 3805.28 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] ### Time Record (Track Assignment) is installed.
[12/17 20:04:52   1903s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1903s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1903s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1903s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1903s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1903s] ### Time Record (Data Preparation) is installed.
[12/17 20:04:52   1903s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1903s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1903s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1903s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1903s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1903s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:04:52   1903s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:04:52   1903s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.25 [8]--
[12/17 20:04:52   1903s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3805.28 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] ### track-assign engine-init starts on Tue Dec 17 20:04:52 2024 with memory = 3805.28 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] ### Time Record (Track Assignment) is installed.
[12/17 20:04:52   1903s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1903s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1903s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1903s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1903s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1903s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.17 [8]--
[12/17 20:04:52   1903s] ### track-assign core-engine starts on Tue Dec 17 20:04:52 2024 with memory = 3805.28 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1903s] #Start Track Assignment.
[12/17 20:04:52   1904s] #Done with 1 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:04:52   1904s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:04:52   1904s] #Complete Track Assignment.
[12/17 20:04:52   1904s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:04:52   1904s] #Total wire length = 418383 um.
[12/17 20:04:52   1904s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:04:52   1904s] #Total wire length on LAYER met1 = 131026 um.
[12/17 20:04:52   1904s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:04:52   1904s] #Total wire length on LAYER met3 = 80310 um.
[12/17 20:04:52   1904s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:04:52   1904s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:04:52   1904s] #Total number of vias = 32431
[12/17 20:04:52   1904s] #Up-Via Summary (total 32431):
[12/17 20:04:52   1904s] #           
[12/17 20:04:52   1904s] #-----------------------
[12/17 20:04:52   1904s] # met1            26458
[12/17 20:04:52   1904s] # met2             4837
[12/17 20:04:52   1904s] # met3             1065
[12/17 20:04:52   1904s] # met4               71
[12/17 20:04:52   1904s] #-----------------------
[12/17 20:04:52   1904s] #                 32431 
[12/17 20:04:52   1904s] #
[12/17 20:04:52   1904s] ### track_assign design signature (203): route=1545947440
[12/17 20:04:52   1904s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.1 GB --1.41 [8]--
[12/17 20:04:52   1904s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:04:52   1904s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3800.54 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1904s] #
[12/17 20:04:52   1904s] #number of short segments in preferred routing layers
[12/17 20:04:52   1904s] #	
[12/17 20:04:52   1904s] #	
[12/17 20:04:52   1904s] #
[12/17 20:04:52   1904s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 20:04:52   1904s] #Cpu time = 00:00:04
[12/17 20:04:52   1904s] #Elapsed time = 00:00:03
[12/17 20:04:52   1904s] #Increased memory = 12.24 (MB)
[12/17 20:04:52   1904s] #Total memory = 3800.79 (MB)
[12/17 20:04:52   1904s] #Peak memory = 4217.92 (MB)
[12/17 20:04:52   1904s] #Using multithreading with 8 threads.
[12/17 20:04:52   1904s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1904s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1904s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1904s] ### Time Record (Detail Routing) is installed.
[12/17 20:04:52   1904s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1904s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1904s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1904s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1904s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1904s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1904s] ### Time Record (Data Preparation) is installed.
[12/17 20:04:52   1904s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:52   1904s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:52   1904s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:52   1904s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:52   1904s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:04:52   1904s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:04:52   1904s] #
[12/17 20:04:52   1904s] #Start Detail Routing..
[12/17 20:04:52   1904s] #start initial detail routing ...
[12/17 20:04:52   1904s] ### Design has 0 dirty nets, 1 dirty-area)
[12/17 20:04:52   1904s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.25% required routing.
[12/17 20:04:52   1904s] #   number of violations = 38
[12/17 20:04:52   1904s] #
[12/17 20:04:52   1904s] #    By Layer and Type :
[12/17 20:04:52   1904s] #	         MetSpc    Short   Totals
[12/17 20:04:52   1904s] #	met1          3       35       38
[12/17 20:04:52   1904s] #	Totals        3       35       38
[12/17 20:04:52   1904s] #0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/17 20:04:52   1904s] #0.00% of the total area is being checked for drcs
[12/17 20:04:52   1904s] #0.0% of the total area was checked
[12/17 20:04:52   1904s] ### Gcell dirty-map stats: routing = 0.31%, dirty-area = 0.02%
[12/17 20:04:52   1904s] #   number of violations = 38
[12/17 20:04:52   1904s] #
[12/17 20:04:52   1904s] #    By Layer and Type :
[12/17 20:04:52   1904s] #	         MetSpc    Short   Totals
[12/17 20:04:52   1904s] #	met1          3       35       38
[12/17 20:04:52   1904s] #	Totals        3       35       38
[12/17 20:04:52   1904s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3800.75 (MB), peak = 4217.92 (MB)
[12/17 20:04:52   1904s] #start 1st optimization iteration ...
[12/17 20:04:53   1905s] ### Gcell dirty-map stats: routing = 1.03%, dirty-area = 0.02%
[12/17 20:04:53   1905s] #   number of violations = 38
[12/17 20:04:53   1905s] #
[12/17 20:04:53   1905s] #    By Layer and Type :
[12/17 20:04:53   1905s] #	         MetSpc    Short   Totals
[12/17 20:04:53   1905s] #	met1          3       35       38
[12/17 20:04:53   1905s] #	Totals        3       35       38
[12/17 20:04:53   1905s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3825.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:53   1906s] #Complete Detail Routing.
[12/17 20:04:53   1906s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:04:53   1906s] #Total wire length = 418382 um.
[12/17 20:04:53   1906s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met1 = 131013 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met3 = 80320 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:04:53   1906s] #Total number of vias = 32435
[12/17 20:04:53   1906s] #Up-Via Summary (total 32435):
[12/17 20:04:53   1906s] #           
[12/17 20:04:53   1906s] #-----------------------
[12/17 20:04:53   1906s] # met1            26460
[12/17 20:04:53   1906s] # met2             4839
[12/17 20:04:53   1906s] # met3             1065
[12/17 20:04:53   1906s] # met4               71
[12/17 20:04:53   1906s] #-----------------------
[12/17 20:04:53   1906s] #                 32435 
[12/17 20:04:53   1906s] #
[12/17 20:04:53   1906s] #Total number of DRC violations = 38
[12/17 20:04:53   1906s] #Total number of violations on LAYER met1 = 38
[12/17 20:04:53   1906s] #Total number of violations on LAYER met2 = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met3 = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met4 = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met5 = 0
[12/17 20:04:53   1906s] ### Time Record (Detail Routing) is uninstalled.
[12/17 20:04:53   1906s] #Cpu time = 00:00:02
[12/17 20:04:53   1906s] #Elapsed time = 00:00:01
[12/17 20:04:53   1906s] #Increased memory = 25.00 (MB)
[12/17 20:04:53   1906s] #Total memory = 3825.79 (MB)
[12/17 20:04:53   1906s] #Peak memory = 4217.92 (MB)
[12/17 20:04:53   1906s] ### Time Record (Antenna Fixing) is installed.
[12/17 20:04:53   1906s] #
[12/17 20:04:53   1906s] #start routing for process antenna violation fix ...
[12/17 20:04:53   1906s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:53   1906s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:53   1906s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:53   1906s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:53   1906s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:53   1906s] ### Time Record (Data Preparation) is installed.
[12/17 20:04:53   1906s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:53   1906s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:53   1906s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:53   1906s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:53   1906s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:53   1906s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:04:53   1906s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:04:53   1906s] #
[12/17 20:04:53   1906s] #    By Layer and Type :
[12/17 20:04:53   1906s] #	         MetSpc    Short   Totals
[12/17 20:04:53   1906s] #	met1          3       35       38
[12/17 20:04:53   1906s] #	Totals        3       35       38
[12/17 20:04:53   1906s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3852.33 (MB), peak = 4217.92 (MB)
[12/17 20:04:53   1906s] #
[12/17 20:04:53   1906s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:04:53   1906s] #Total wire length = 418382 um.
[12/17 20:04:53   1906s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met1 = 131013 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met3 = 80320 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:04:53   1906s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:04:53   1906s] #Total number of vias = 32435
[12/17 20:04:53   1906s] #Up-Via Summary (total 32435):
[12/17 20:04:53   1906s] #           
[12/17 20:04:53   1906s] #-----------------------
[12/17 20:04:53   1906s] # met1            26460
[12/17 20:04:53   1906s] # met2             4839
[12/17 20:04:53   1906s] # met3             1065
[12/17 20:04:53   1906s] # met4               71
[12/17 20:04:53   1906s] #-----------------------
[12/17 20:04:53   1906s] #                 32435 
[12/17 20:04:53   1906s] #
[12/17 20:04:53   1906s] #Total number of DRC violations = 38
[12/17 20:04:53   1906s] #Total number of process antenna violations = 0
[12/17 20:04:53   1906s] #Total number of net violated process antenna rule = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met1 = 38
[12/17 20:04:53   1906s] #Total number of violations on LAYER met2 = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met3 = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met4 = 0
[12/17 20:04:53   1906s] #Total number of violations on LAYER met5 = 0
[12/17 20:04:53   1906s] #
[12/17 20:04:53   1907s] #
[12/17 20:04:53   1907s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:04:53   1907s] #Total wire length = 418382 um.
[12/17 20:04:53   1907s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:04:53   1907s] #Total wire length on LAYER met1 = 131013 um.
[12/17 20:04:53   1907s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:04:53   1907s] #Total wire length on LAYER met3 = 80320 um.
[12/17 20:04:53   1907s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:04:53   1907s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:04:53   1907s] #Total number of vias = 32435
[12/17 20:04:53   1907s] #Up-Via Summary (total 32435):
[12/17 20:04:53   1907s] #           
[12/17 20:04:53   1907s] #-----------------------
[12/17 20:04:53   1907s] # met1            26460
[12/17 20:04:53   1907s] # met2             4839
[12/17 20:04:53   1907s] # met3             1065
[12/17 20:04:53   1907s] # met4               71
[12/17 20:04:53   1907s] #-----------------------
[12/17 20:04:53   1907s] #                 32435 
[12/17 20:04:53   1907s] #
[12/17 20:04:53   1907s] #Total number of DRC violations = 38
[12/17 20:04:53   1907s] #Total number of process antenna violations = 0
[12/17 20:04:53   1907s] #Total number of net violated process antenna rule = 0
[12/17 20:04:53   1907s] #Total number of violations on LAYER met1 = 38
[12/17 20:04:53   1907s] #Total number of violations on LAYER met2 = 0
[12/17 20:04:53   1907s] #Total number of violations on LAYER met3 = 0
[12/17 20:04:53   1907s] #Total number of violations on LAYER met4 = 0
[12/17 20:04:53   1907s] #Total number of violations on LAYER met5 = 0
[12/17 20:04:53   1907s] #
[12/17 20:04:53   1907s] ### Gcell dirty-map stats: routing = 1.03%, dirty-area = 0.02%
[12/17 20:04:53   1907s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 20:04:53   1907s] #detailRoute Statistics:
[12/17 20:04:53   1907s] #Cpu time = 00:00:03
[12/17 20:04:53   1907s] #Elapsed time = 00:00:01
[12/17 20:04:53   1907s] #Increased memory = 52.87 (MB)
[12/17 20:04:53   1907s] #Total memory = 3853.66 (MB)
[12/17 20:04:53   1907s] #Peak memory = 4217.92 (MB)
[12/17 20:04:53   1907s] #Skip updating routing design signature in db-snapshot flow
[12/17 20:04:53   1907s] ### global_detail_route design signature (214): route=1149640371 flt_obj=0 vio=98342179 shield_wire=1
[12/17 20:04:53   1907s] ### Time Record (DB Export) is installed.
[12/17 20:04:53   1907s] ### export design design signature (215): route=1149640371 fixed_route=662217276 flt_obj=0 vio=98342179 swire=1694458791 shield_wire=1 net_attr=2144687343 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:53   1907s] ### Time Record (DB Export) is uninstalled.
[12/17 20:04:53   1907s] ### Time Record (Post Callback) is installed.
[12/17 20:04:53   1907s] ### Time Record (Post Callback) is uninstalled.
[12/17 20:04:53   1907s] #
[12/17 20:04:53   1907s] #globalDetailRoute statistics:
[12/17 20:04:53   1907s] #Cpu time = 00:00:08
[12/17 20:04:53   1907s] #Elapsed time = 00:00:04
[12/17 20:04:53   1907s] #Increased memory = -120.41 (MB)
[12/17 20:04:53   1907s] #Total memory = 3661.61 (MB)
[12/17 20:04:53   1907s] #Peak memory = 4217.92 (MB)
[12/17 20:04:53   1907s] #Number of warnings = 24
[12/17 20:04:53   1907s] #Total number of warnings = 402
[12/17 20:04:53   1907s] #Number of fails = 0
[12/17 20:04:53   1907s] #Total number of fails = 0
[12/17 20:04:53   1907s] #Complete globalDetailRoute on Tue Dec 17 20:04:53 2024
[12/17 20:04:53   1907s] #
[12/17 20:04:53   1907s] ### import design signature (216): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:53   1907s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 20:04:53   1907s] ### 
[12/17 20:04:53   1907s] ###   Scalability Statistics
[12/17 20:04:53   1907s] ### 
[12/17 20:04:53   1907s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:04:53   1907s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 20:04:53   1907s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:04:53   1907s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Global Routing                |        00:00:03|        00:00:02|             1.2|
[12/17 20:04:53   1907s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 20:04:53   1907s] ###   Entire Command                |        00:00:08|        00:00:04|             1.8|
[12/17 20:04:53   1907s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:04:53   1907s] ### 
[12/17 20:04:53   1907s] *** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:07.9/0:00:04.4 (1.8), totSession cpu/real = 0:31:47.8/3:57:11.7 (0.1), mem = 5140.7M
[12/17 20:04:53   1907s] 
[12/17 20:04:53   1907s] =============================================================================================
[12/17 20:04:53   1907s]  Step TAT Report : EcoRoute #1 / optDesign #7                                   22.33-s094_1
[12/17 20:04:53   1907s] =============================================================================================
[12/17 20:04:53   1907s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:04:53   1907s] ---------------------------------------------------------------------------------------------
[12/17 20:04:53   1907s] [ GlobalRoute            ]      1   0:00:02.4  (  54.6 % )     0:00:02.4 /  0:00:03.0    1.2
[12/17 20:04:53   1907s] [ DetailRoute            ]      1   0:00:00.5  (  10.6 % )     0:00:00.5 /  0:00:01.6    3.4
[12/17 20:04:53   1907s] [ MISC                   ]          0:00:01.5  (  34.8 % )     0:00:01.5 /  0:00:03.3    2.2
[12/17 20:04:53   1907s] ---------------------------------------------------------------------------------------------
[12/17 20:04:53   1907s]  EcoRoute #1 TOTAL                  0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:07.9    1.8
[12/17 20:04:53   1907s] ---------------------------------------------------------------------------------------------
[12/17 20:04:53   1907s] 
[12/17 20:04:53   1907s] **optDesign ... cpu = 0:00:34, real = 0:00:23, mem = 3647.0M, totSessionCpu=0:31:48 **
[12/17 20:04:53   1907s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 20:04:53   1907s] **INFO: flowCheckPoint #40 PostEcoSummary
[12/17 20:04:53   1907s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:04:53   1907s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:04:53   1907s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:04:53   1907s] ### Net info: total nets: 15080
[12/17 20:04:53   1907s] ### Net info: dirty nets: 0
[12/17 20:04:53   1907s] ### Net info: marked as disconnected nets: 0
[12/17 20:04:53   1908s] #num needed restored net=0
[12/17 20:04:53   1908s] #need_extraction net=0 (total=15080)
[12/17 20:04:53   1908s] ### Net info: fully routed nets: 12351
[12/17 20:04:53   1908s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:04:53   1908s] ### Net info: unrouted nets: 32
[12/17 20:04:53   1908s] ### Net info: re-extraction nets: 0
[12/17 20:04:53   1908s] ### Net info: ignored nets: 0
[12/17 20:04:53   1908s] ### Net info: skip routing nets: 0
[12/17 20:04:53   1908s] ### import design signature (217): route=1497818061 fixed_route=1497818061 flt_obj=0 vio=1899663153 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:53   1908s] #Extract in post route mode
[12/17 20:04:53   1908s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:04:53   1908s] #Fast data preparation for tQuantus.
[12/17 20:04:53   1908s] #Start routing data preparation on Tue Dec 17 20:04:53 2024
[12/17 20:04:53   1908s] #
[12/17 20:04:53   1908s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:04:53   1908s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:04:53   1908s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:04:53   1908s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:04:53   1908s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:04:53   1908s] #Regenerating Ggrids automatically.
[12/17 20:04:53   1908s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:04:53   1908s] #Using automatically generated G-grids.
[12/17 20:04:53   1908s] #Done routing data preparation.
[12/17 20:04:53   1908s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3666.65 (MB), peak = 4217.92 (MB)
[12/17 20:04:53   1908s] #Start routing data preparation on Tue Dec 17 20:04:53 2024
[12/17 20:04:53   1908s] #
[12/17 20:04:53   1908s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:04:53   1908s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:04:53   1908s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:04:53   1908s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:04:53   1908s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:04:53   1908s] #Build and mark too close pins for the same net.
[12/17 20:04:53   1908s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:04:53   1908s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:04:53   1908s] #pin_access_rlayer=2(met2)
[12/17 20:04:53   1908s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:04:53   1908s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:04:53   1908s] #enable_dpt_layer_shield=F
[12/17 20:04:53   1908s] #has_line_end_grid=F
[12/17 20:04:54   1908s] #Regenerating Ggrids automatically.
[12/17 20:04:54   1908s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:04:54   1908s] #Using automatically generated G-grids.
[12/17 20:04:54   1908s] #Done routing data preparation.
[12/17 20:04:54   1908s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3672.93 (MB), peak = 4217.92 (MB)
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #Start tQuantus RC extraction...
[12/17 20:04:54   1908s] #Start building rc corner(s)...
[12/17 20:04:54   1908s] #Number of RC Corner = 1
[12/17 20:04:54   1908s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:04:54   1908s] #(i=6, n=5 1000)
[12/17 20:04:54   1908s] #Layer met5 does not exist in nanoroute.
[12/17 20:04:54   1908s] #li1 -> met1 (1)
[12/17 20:04:54   1908s] #met1 -> met2 (2)
[12/17 20:04:54   1908s] #met2 -> met3 (3)
[12/17 20:04:54   1908s] #met3 -> met4 (4)
[12/17 20:04:54   1908s] #met4 -> met5 (5)
[12/17 20:04:54   1908s] #SADV-On
[12/17 20:04:54   1908s] # Corner(s) : 
[12/17 20:04:54   1908s] #RC_CORNER [25.00]
[12/17 20:04:54   1908s] # Corner id: 0
[12/17 20:04:54   1908s] # Layout Scale: 1.000000
[12/17 20:04:54   1908s] # Has Metal Fill model: yes
[12/17 20:04:54   1908s] # Temperature was set
[12/17 20:04:54   1908s] # Temperature : 25.000000
[12/17 20:04:54   1908s] # Ref. Temp   : 30.000000
[12/17 20:04:54   1908s] #SADV-Off
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:04:54   1908s] #total pattern=56 [6, 147]
[12/17 20:04:54   1908s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:04:54   1908s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:04:54   1908s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:04:54   1908s] #number model r/c [1,1] [6,147] read
[12/17 20:04:54   1908s] #0 rcmodel(s) requires rebuild
[12/17 20:04:54   1908s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3675.20 (MB), peak = 4217.92 (MB)
[12/17 20:04:54   1908s] #Finish check_net_pin_list step Enter extract
[12/17 20:04:54   1908s] #Start init net ripin tree building
[12/17 20:04:54   1908s] #Finish init net ripin tree building
[12/17 20:04:54   1908s] #Cpu time = 00:00:00
[12/17 20:04:54   1908s] #Elapsed time = 00:00:00
[12/17 20:04:54   1908s] #Increased memory = 0.00 (MB)
[12/17 20:04:54   1908s] #Total memory = 3675.20 (MB)
[12/17 20:04:54   1908s] #Peak memory = 4217.92 (MB)
[12/17 20:04:54   1908s] #Using multithreading with 8 threads.
[12/17 20:04:54   1908s] #begin processing metal fill model file
[12/17 20:04:54   1908s] #end processing metal fill model file
[12/17 20:04:54   1908s] #Length limit = 200 pitches
[12/17 20:04:54   1908s] #opt mode = 2
[12/17 20:04:54   1908s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:04:54   1908s] #Start generate extraction boxes.
[12/17 20:04:54   1908s] #
[12/17 20:04:54   1908s] #Extract using 30 x 30 Hboxes
[12/17 20:04:54   1908s] #6x6 initial hboxes
[12/17 20:04:54   1908s] #Use area based hbox pruning.
[12/17 20:04:54   1908s] #0/0 hboxes pruned.
[12/17 20:04:54   1908s] #Complete generating extraction boxes.
[12/17 20:04:54   1908s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:04:54   1908s] #Process 0 special clock nets for rc extraction
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:04:54   1909s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:04:54   1909s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 20:04:55   1914s] #Run Statistics for Extraction:
[12/17 20:04:55   1914s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 20:04:55   1914s] #   Increased memory =   263.16 (MB), total memory =  3938.41 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:55   1914s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d
[12/17 20:04:56   1914s] #Finish registering nets and terms for rcdb.
[12/17 20:04:56   1914s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3685.79 (MB), peak = 4217.92 (MB)
[12/17 20:04:56   1914s] #RC Statistics: 49036 Res, 27015 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:04:56   1914s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5033.59 (24235), Avg L-Edge Length: 10338.11 (14444)
[12/17 20:04:56   1914s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d.
[12/17 20:04:56   1914s] #Start writing RC data.
[12/17 20:04:56   1915s] #Finish writing RC data
[12/17 20:04:56   1915s] #Finish writing rcdb with 64009 nodes, 51658 edges, and 0 xcaps
[12/17 20:04:56   1915s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3681.39 (MB), peak = 4217.92 (MB)
[12/17 20:04:56   1915s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d' ...
[12/17 20:04:56   1915s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d' for reading (mem: 5239.777M)
[12/17 20:04:56   1915s] Reading RCDB with compressed RC data.
[12/17 20:04:56   1915s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d' for content verification (mem: 5239.777M)
[12/17 20:04:56   1915s] Reading RCDB with compressed RC data.
[12/17 20:04:56   1915s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d': 0 access done (mem: 5239.777M)
[12/17 20:04:56   1915s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d': 0 access done (mem: 5239.777M)
[12/17 20:04:56   1915s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5239.777M)
[12/17 20:04:56   1915s] Following multi-corner parasitics specified:
[12/17 20:04:56   1915s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d (rcdb)
[12/17 20:04:56   1915s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d' for reading (mem: 5239.777M)
[12/17 20:04:56   1915s] Reading RCDB with compressed RC data.
[12/17 20:04:56   1915s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d specified
[12/17 20:04:56   1915s] Cell fpga_top, hinst 
[12/17 20:04:56   1915s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:04:56   1915s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_wwDmIU.rcdb.d': 0 access done (mem: 5239.777M)
[12/17 20:04:56   1915s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5239.777M)
[12/17 20:04:56   1915s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7SgeAJ.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5239.777M)
[12/17 20:04:56   1915s] Reading RCDB with compressed RC data.
[12/17 20:04:56   1916s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7SgeAJ.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5239.777M)
[12/17 20:04:56   1916s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=5239.777M)
[12/17 20:04:56   1916s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5239.777M)
[12/17 20:04:56   1916s] #
[12/17 20:04:56   1916s] #Restore RCDB.
[12/17 20:04:56   1916s] #
[12/17 20:04:56   1916s] #Complete tQuantus RC extraction.
[12/17 20:04:56   1916s] #Cpu time = 00:00:07
[12/17 20:04:56   1916s] #Elapsed time = 00:00:03
[12/17 20:04:56   1916s] #Increased memory = 8.44 (MB)
[12/17 20:04:56   1916s] #Total memory = 3681.37 (MB)
[12/17 20:04:56   1916s] #Peak memory = 4217.92 (MB)
[12/17 20:04:56   1916s] #
[12/17 20:04:56   1916s] #411 inserted nodes are removed
[12/17 20:04:56   1916s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 20:04:57   1916s] ### export design design signature (219): route=129433429 fixed_route=129433429 flt_obj=0 vio=1899663153 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:57   1916s] ### import design signature (220): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:04:57   1916s] #Start Inst Signature in MT(0)
[12/17 20:04:57   1916s] #Start Net Signature in MT(29549193)
[12/17 20:04:57   1916s] #Calculate SNet Signature in MT (87338210)
[12/17 20:04:57   1916s] #Run time and memory report for RC extraction:
[12/17 20:04:57   1916s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:04:57   1916s] #Run Statistics for snet signature:
[12/17 20:04:57   1916s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.66/8, scale score = 0.21.
[12/17 20:04:57   1916s] #    Increased memory =    -0.02 (MB), total memory =  3652.56 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:57   1916s] #Run Statistics for Net Final Signature:
[12/17 20:04:57   1916s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:04:57   1916s] #   Increased memory =     0.00 (MB), total memory =  3652.57 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:57   1916s] #Run Statistics for Net launch:
[12/17 20:04:57   1916s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.47/8, scale score = 0.81.
[12/17 20:04:57   1916s] #    Increased memory =     0.12 (MB), total memory =  3652.57 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:57   1916s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:04:57   1916s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:04:57   1916s] #   Increased memory =     0.00 (MB), total memory =  3652.45 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:57   1916s] #Run Statistics for net signature:
[12/17 20:04:57   1916s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.62/8, scale score = 0.70.
[12/17 20:04:57   1916s] #    Increased memory =     0.12 (MB), total memory =  3652.57 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:57   1916s] #Run Statistics for inst signature:
[12/17 20:04:57   1916s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.23/8, scale score = 0.53.
[12/17 20:04:57   1916s] #    Increased memory =     0.08 (MB), total memory =  3652.45 (MB), peak memory =  4217.92 (MB)
[12/17 20:04:57   1916s] Starting delay calculation for Setup views
[12/17 20:04:57   1916s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:04:57   1916s] #################################################################################
[12/17 20:04:57   1916s] # Design Stage: PostRoute
[12/17 20:04:57   1916s] # Design Name: fpga_top
[12/17 20:04:57   1916s] # Design Mode: 130nm
[12/17 20:04:57   1916s] # Analysis Mode: MMMC OCV 
[12/17 20:04:57   1916s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:04:57   1916s] # Signoff Settings: SI Off 
[12/17 20:04:57   1916s] #################################################################################
[12/17 20:04:57   1917s] Topological Sorting (REAL = 0:00:00.0, MEM = 5271.1M, InitMEM = 5271.1M)
[12/17 20:04:57   1917s] Calculate early delays in OCV mode...
[12/17 20:04:57   1917s] Calculate late delays in OCV mode...
[12/17 20:04:57   1917s] Start delay calculation (fullDC) (8 T). (MEM=5276.11)
[12/17 20:04:57   1917s] eee: Trim Metal Layers: { }
[12/17 20:04:57   1917s] eee: RC Grid Memory allocated=37500
[12/17 20:04:57   1917s] eee: LayerId=1 widthSet size=1
[12/17 20:04:57   1917s] eee: LayerId=2 widthSet size=1
[12/17 20:04:57   1917s] eee: LayerId=3 widthSet size=1
[12/17 20:04:57   1917s] eee: LayerId=4 widthSet size=1
[12/17 20:04:57   1917s] eee: LayerId=5 widthSet size=1
[12/17 20:04:57   1917s] eee: Total RC Grid memory=37500
[12/17 20:04:57   1917s] eee: Metal Layers Info:
[12/17 20:04:57   1917s] eee: L: met1 met2 met3 met4 met5
[12/17 20:04:57   1917s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:04:57   1917s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:04:57   1917s] eee: pegSigSF=1.070000
[12/17 20:04:57   1917s] Initializing multi-corner resistance tables ...
[12/17 20:04:57   1917s] eee: l=1 avDens=0.104790 usedTrk=2880.608411 availTrk=27489.464425 sigTrk=2880.608411
[12/17 20:04:57   1917s] eee: l=2 avDens=0.095944 usedTrk=2618.288212 availTrk=27289.773118 sigTrk=2618.288212
[12/17 20:04:57   1917s] eee: l=3 avDens=0.067496 usedTrk=1213.702925 availTrk=17981.931896 sigTrk=1213.702925
[12/17 20:04:57   1917s] eee: l=4 avDens=0.048683 usedTrk=871.126233 availTrk=17893.738915 sigTrk=871.126233
[12/17 20:04:57   1917s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 20:04:57   1917s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 20:04:57   1917s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 20:04:57   1917s] eee: NetCapCache creation started. (Current Mem: 5276.105M) 
[12/17 20:04:57   1917s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5276.105M) 
[12/17 20:04:57   1917s] End AAE Lib Interpolated Model. (MEM=5295.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:04:57   1917s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7SgeAJ.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5295.832M)
[12/17 20:04:57   1917s] Reading RCDB with compressed RC data.
[12/17 20:04:57   1917s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5295.8M)
[12/17 20:04:57   1917s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:04:57   1920s] Total number of fetched objects 14095
[12/17 20:04:58   1920s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/17 20:04:58   1920s] End delay calculation. (MEM=5725.39 CPU=0:00:02.8 REAL=0:00:01.0)
[12/17 20:04:58   1920s] End delay calculation (fullDC). (MEM=5725.39 CPU=0:00:03.1 REAL=0:00:01.0)
[12/17 20:04:58   1920s] *** CDM Built up (cpu=0:00:03.7  real=0:00:01.0  mem= 5725.4M) ***
[12/17 20:04:58   1920s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:32:01 mem=5725.4M)
[12/17 20:04:58   1920s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5725.4M, EPOCH TIME: 1734462298.144285
[12/17 20:04:58   1920s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1920s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1920s] 
[12/17 20:04:58   1920s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:58   1920s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5725.4M, EPOCH TIME: 1734462298.149295
[12/17 20:04:58   1920s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1920s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1920s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:04:58   1920s] **optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 3846.7M, totSessionCpu=0:32:01 **
[12/17 20:04:58   1920s] Executing marking Critical Nets1
[12/17 20:04:58   1920s] **INFO: flowCheckPoint #41 OptimizationRecovery
[12/17 20:04:58   1920s] *** Timing Is met
[12/17 20:04:58   1920s] *** Check timing (0:00:00.0)
[12/17 20:04:58   1920s] **INFO: flowCheckPoint #42 FinalSummary
[12/17 20:04:58   1920s] OPTC: user 20.0
[12/17 20:04:58   1920s] Reported timing to dir ./timingReports
[12/17 20:04:58   1920s] **optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 3842.2M, totSessionCpu=0:32:01 **
[12/17 20:04:58   1920s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5302.4M, EPOCH TIME: 1734462298.331191
[12/17 20:04:58   1920s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1920s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1920s] 
[12/17 20:04:58   1920s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:04:58   1920s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5302.4M, EPOCH TIME: 1734462298.336374
[12/17 20:04:58   1921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:04:58   1921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:05:00   1921s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:05:00   1921s] **optDesign ... cpu = 0:00:48, real = 0:00:30, mem = 3845.6M, totSessionCpu=0:32:02 **
[12/17 20:05:00   1921s] *** Finished optDesign ***
[12/17 20:05:04   1922s] Info: final physical memory for 9 CRR processes is 429.78MB.
[12/17 20:05:05   1922s] Info: Summary of CRR changes:
[12/17 20:05:05   1922s]       - Timing transform commits:       0
[12/17 20:05:05   1922s] Deleting Lib Analyzer.
[12/17 20:05:05   1922s] Info: Destroy the CCOpt slew target map.
[12/17 20:05:05   1922s] clean pInstBBox. size 0
[12/17 20:05:05   1922s] Cell fpga_top LLGs are deleted
[12/17 20:05:05   1922s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:05:05   1922s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:05:05   1922s] Info: pop threads available for lower-level modules during optimization.
[12/17 20:05:05   1922s] *** optDesign #7 [finish] : cpu/real = 0:00:48.0/0:00:35.7 (1.3), totSession cpu/real = 0:32:02.2/3:57:23.9 (0.1), mem = 5303.5M
[12/17 20:05:05   1922s] 
[12/17 20:05:05   1922s] =============================================================================================
[12/17 20:05:05   1922s]  Final TAT Report : optDesign #7                                                22.33-s094_1
[12/17 20:05:05   1922s] =============================================================================================
[12/17 20:05:05   1922s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:05:05   1922s] ---------------------------------------------------------------------------------------------
[12/17 20:05:05   1922s] [ InitOpt                ]      1   0:00:08.8  (  24.6 % )     0:00:09.0 /  0:00:01.9    0.2
[12/17 20:05:05   1922s] [ DrvOpt                 ]      1   0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:01.2    1.2
[12/17 20:05:05   1922s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/17 20:05:05   1922s] [ LayerAssignment        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 20:05:05   1922s] [ BuildHoldData          ]      1   0:00:00.6  (   1.7 % )     0:00:02.5 /  0:00:10.0    4.1
[12/17 20:05:05   1922s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.2 % )     0:00:02.9 /  0:00:02.1    0.7
[12/17 20:05:05   1922s] [ DrvReport              ]      8   0:00:02.6  (   7.2 % )     0:00:02.6 /  0:00:01.3    0.5
[12/17 20:05:05   1922s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 20:05:05   1922s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.6
[12/17 20:05:05   1922s] [ RefinePlace            ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.7    1.8
[12/17 20:05:05   1922s] [ ClockDrv               ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:05:05   1922s] [ EcoRoute               ]      1   0:00:04.5  (  12.5 % )     0:00:04.5 /  0:00:07.9    1.8
[12/17 20:05:05   1922s] [ ExtractRC              ]      2   0:00:08.1  (  22.7 % )     0:00:08.1 /  0:00:18.2    2.2
[12/17 20:05:05   1922s] [ FullDelayCalc          ]      3   0:00:02.1  (   5.8 % )     0:00:02.1 /  0:00:11.3    5.4
[12/17 20:05:05   1922s] [ TimingUpdate           ]     17   0:00:01.0  (   2.7 % )     0:00:03.0 /  0:00:14.0    4.6
[12/17 20:05:05   1922s] [ TimingReport           ]      5   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.6
[12/17 20:05:05   1922s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 20:05:05   1922s] [ MISC                   ]          0:00:05.5  (  15.5 % )     0:00:05.5 /  0:00:00.5    0.1
[12/17 20:05:05   1922s] ---------------------------------------------------------------------------------------------
[12/17 20:05:05   1922s]  optDesign #7 TOTAL                 0:00:35.7  ( 100.0 % )     0:00:35.7 /  0:00:48.0    1.3
[12/17 20:05:05   1922s] ---------------------------------------------------------------------------------------------
[12/17 20:05:05   1922s] 
[12/17 20:05:05   1922s] 
[12/17 20:05:05   1922s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:05:05   1922s] 
[12/17 20:05:05   1922s] TimeStamp Deleting Cell Server End ...
[12/17 20:05:05   1922s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:05:05   1922s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:05:05   1922s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:05:14   1923s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:05:15   1923s] <CMD> zoomBox 683.60400 526.99000 690.35800 533.03600
[12/17 20:05:16   1923s] <CMD> zoomBox 683.09200 526.61400 691.03800 533.72700
[12/17 20:05:16   1923s] <CMD> zoomBox 682.48900 526.17100 691.83800 534.54000
[12/17 20:05:17   1923s] <CMD> zoomBox 680.94600 525.03700 693.88600 536.62100
[12/17 20:05:19   1923s] <CMD> zoomBox 678.115 488.935 679.21 490.165
[12/17 20:05:21   1923s] <CMD> zoomBox 684.04 528.375 689.78 531.385
[12/17 20:05:23   1923s] <CMD> deselectAll
[12/17 20:05:23   1923s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:05:23   1924s] <CMD> zoomBox 682.95400 526.52200 690.89900 533.63400
[12/17 20:05:24   1924s] <CMD> zoomBox 682.26500 526.03100 691.61200 534.39900
[12/17 20:05:24   1924s] <CMD> zoomBox 679.37600 523.97900 694.59900 537.60700
[12/17 20:05:25   1924s] <CMD> zoomBox 676.50100 521.93700 697.57200 540.80000
[12/17 20:05:25   1924s] <CMD> zoomBox 674.67300 520.63800 699.46300 542.83000
[12/17 20:05:26   1924s] <CMD> zoomBox 672.52200 519.10900 701.68700 545.21800
[12/17 20:05:27   1924s] <CMD> zoomBox 678.05400 523.04000 695.96500 539.07400
[12/17 20:05:27   1924s] <CMD> zoomBox 682.95200 526.51900 690.89900 533.63300
[12/17 20:05:28   1924s] <CMD> zoomBox 685.12500 528.06200 688.65200 531.21900
[12/17 20:05:28   1924s] <CMD> zoomBox 685.79400 528.53600 687.96000 530.47500
[12/17 20:05:29   1924s] <CMD> zoomBox 685.38400 528.24500 688.38300 530.93000
[12/17 20:05:30   1924s] <CMD> zoomBox 685.12300 528.06000 688.65200 531.21900
[12/17 20:05:30   1924s] <CMD> zoomBox 684.81700 527.84200 688.96900 531.55900
[12/17 20:05:30   1924s] <CMD> zoomBox 684.03300 527.28500 689.78000 532.43000
[12/17 20:05:32   1924s] <CMD> deselectAll
[12/17 20:05:32   1924s] <CMD> selectWire 682.4100 529.8100 693.0400 529.9500 1 {prog_clk[0]}
[12/17 20:05:34   1925s] <CMD> deselectAll
[12/17 20:05:34   1925s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:05:39   1925s] <CMD> zoomBox 683.44400 526.89100 690.20600 532.94400
[12/17 20:05:39   1925s] <CMD> zoomBox 682.75200 526.42700 690.70800 533.54900
[12/17 20:05:40   1925s] <CMD> zoomBox 680.98000 525.24100 691.99200 535.09900
[12/17 20:05:40   1925s] <CMD> zoomBox 676.97000 522.55500 694.90100 538.60700
[12/17 20:05:46   1926s] <CMD> deselectAll
[12/17 20:05:46   1926s] <CMD> selectWire 688.7200 530.1800 695.5100 530.3200 1 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail[0]}
[12/17 20:05:48   1926s] <CMD> zoomBox 679.73200 524.38300 692.68700 535.98000
[12/17 20:05:48   1926s] <CMD> zoomBox 680.81000 525.09600 691.82200 534.95400
[12/17 20:05:49   1926s] <CMD> zoomBox 682.50600 526.21900 690.46200 533.34100
[12/17 20:05:50   1926s] <CMD> deselectAll
[12/17 20:05:50   1926s] <CMD> selectWire 682.4100 529.8100 693.0400 529.9500 1 {prog_clk[0]}
[12/17 20:05:52   1926s] <CMD> uiSetTool move
[12/17 20:05:55   1927s] <CMD> editMove -dx 0.039 -dy -0.319
[12/17 20:05:55   1927s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:06:02   1928s] <CMD> editMove -dx 0.02 -dy 0.535
[12/17 20:06:02   1928s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:06:10   1929s] <CMD> editMove -dx -0.001 -dy -0.402
[12/17 20:06:10   1929s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:06:14   1929s] <CMD> optDesign -postRoute
[12/17 20:06:14   1929s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3841.2M, totSessionCpu=0:32:10 **
[12/17 20:06:14   1929s] 
[12/17 20:06:14   1929s] Active Setup views: VIEW_SETUP 
[12/17 20:06:14   1929s] *** optDesign #8 [begin] : totSession cpu/real = 0:32:09.8/3:58:32.9 (0.1), mem = 5345.6M
[12/17 20:06:14   1929s] Info: 8 threads available for lower-level modules during optimization.
[12/17 20:06:14   1929s] GigaOpt running with 8 threads.
[12/17 20:06:14   1929s] *** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:09.8/3:58:32.9 (0.1), mem = 5345.6M
[12/17 20:06:14   1929s] **INFO: User settings:
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 20:06:14   1929s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 20:06:14   1929s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 20:06:14   1929s] setNanoRouteMode -extract_design_signature                                                130296054
[12/17 20:06:14   1929s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 20:06:14   1929s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 20:06:14   1929s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 20:06:14   1929s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 20:06:14   1929s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 20:06:14   1929s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 20:06:14   1929s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 20:06:14   1929s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 20:06:14   1929s] setNanoRouteMode -route_with_eco                                                          false
[12/17 20:06:14   1929s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 20:06:14   1929s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 20:06:14   1929s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 20:06:14   1929s] setDesignMode -process                                                                    130
[12/17 20:06:14   1929s] setExtractRCMode -coupled                                                                 false
[12/17 20:06:14   1929s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 20:06:14   1929s] setExtractRCMode -engine                                                                  postRoute
[12/17 20:06:14   1929s] setExtractRCMode -relative_c_th                                                           1
[12/17 20:06:14   1929s] setExtractRCMode -total_c_th                                                              0
[12/17 20:06:14   1929s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 20:06:14   1929s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 20:06:14   1929s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 20:06:14   1929s] setDelayCalMode -engine                                                                   aae
[12/17 20:06:14   1929s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 20:06:14   1929s] setDelayCalMode -SIAware                                                                  false
[12/17 20:06:14   1929s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 20:06:14   1929s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 20:06:14   1929s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 20:06:14   1929s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 20:06:14   1929s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 20:06:14   1929s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 20:06:14   1929s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 20:06:14   1929s] setOptMode -opt_drv_margin                                                                0
[12/17 20:06:14   1929s] setOptMode -opt_drv                                                                       true
[12/17 20:06:14   1929s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 20:06:14   1929s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 20:06:14   1929s] setOptMode -opt_setup_target_slack                                                        0
[12/17 20:06:14   1929s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 20:06:14   1929s] setPlaceMode -maxRouteLayer                                                               5
[12/17 20:06:14   1929s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 20:06:14   1929s] setPlaceMode -place_detail_check_route                                                    false
[12/17 20:06:14   1929s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 20:06:14   1929s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 20:06:14   1929s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 20:06:14   1929s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 20:06:14   1929s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 20:06:14   1929s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 20:06:14   1929s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 20:06:14   1929s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 20:06:14   1929s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 20:06:14   1929s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 20:06:14   1929s] setPlaceMode -powerDriven                                                                 false
[12/17 20:06:14   1929s] setPlaceMode -timingDriven                                                                true
[12/17 20:06:14   1929s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 20:06:14   1929s] setAnalysisMode -checkType                                                                setup
[12/17 20:06:14   1929s] setAnalysisMode -clkSrcPath                                                               true
[12/17 20:06:14   1929s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 20:06:14   1929s] setAnalysisMode -skew                                                                     true
[12/17 20:06:14   1929s] setAnalysisMode -usefulSkew                                                               true
[12/17 20:06:14   1929s] setAnalysisMode -virtualIPO                                                               false
[12/17 20:06:14   1929s] 
[12/17 20:06:14   1929s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 20:06:14   1929s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 20:06:15   1930s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 20:06:15   1930s] 
[12/17 20:06:15   1930s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:06:15   1930s] Summary for sequential cells identification: 
[12/17 20:06:15   1930s]   Identified SBFF number: 8
[12/17 20:06:15   1930s]   Identified MBFF number: 0
[12/17 20:06:15   1930s]   Identified SB Latch number: 0
[12/17 20:06:15   1930s]   Identified MB Latch number: 0
[12/17 20:06:15   1930s]   Not identified SBFF number: 0
[12/17 20:06:15   1930s]   Not identified MBFF number: 0
[12/17 20:06:15   1930s]   Not identified SB Latch number: 0
[12/17 20:06:15   1930s]   Not identified MB Latch number: 0
[12/17 20:06:15   1930s]   Number of sequential cells which are not FFs: 0
[12/17 20:06:15   1930s]  Visiting view : VIEW_SETUP
[12/17 20:06:15   1930s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:06:15   1930s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:06:15   1930s]  Visiting view : VIEW_HOLD
[12/17 20:06:15   1930s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:06:15   1930s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:06:15   1930s] TLC MultiMap info (StdDelay):
[12/17 20:06:15   1930s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:06:15   1930s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:06:15   1930s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:06:15   1930s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:06:15   1930s]  Setting StdDelay to: 71.1ps
[12/17 20:06:15   1930s] 
[12/17 20:06:15   1930s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:06:15   1930s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 20:06:15   1930s] OPERPROF: Starting DPlace-Init at level 1, MEM:5347.6M, EPOCH TIME: 1734462375.065937
[12/17 20:06:15   1930s] Processing tracks to init pin-track alignment.
[12/17 20:06:15   1930s] z: 2, totalTracks: 1
[12/17 20:06:15   1930s] z: 4, totalTracks: 1
[12/17 20:06:15   1930s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:06:15   1930s] Cell fpga_top LLGs are deleted
[12/17 20:06:15   1930s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] # Building fpga_top llgBox search-tree.
[12/17 20:06:15   1930s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5347.6M, EPOCH TIME: 1734462375.070871
[12/17 20:06:15   1930s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5347.6M, EPOCH TIME: 1734462375.071273
[12/17 20:06:15   1930s] Max number of tech site patterns supported in site array is 256.
[12/17 20:06:15   1930s] Core basic site is 18T
[12/17 20:06:15   1930s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 20:06:15   1930s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 20:06:15   1930s] Fast DP-INIT is on for default
[12/17 20:06:15   1930s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:06:15   1930s] Atter site array init, number of instance map data is 0.
[12/17 20:06:15   1930s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.015, MEM:5379.6M, EPOCH TIME: 1734462375.086614
[12/17 20:06:15   1930s] 
[12/17 20:06:15   1930s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:15   1930s] OPERPROF:     Starting CMU at level 3, MEM:5379.6M, EPOCH TIME: 1734462375.088604
[12/17 20:06:15   1930s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:5379.6M, EPOCH TIME: 1734462375.089613
[12/17 20:06:15   1930s] 
[12/17 20:06:15   1930s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 20:06:15   1930s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.020, MEM:5379.6M, EPOCH TIME: 1734462375.090608
[12/17 20:06:15   1930s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5379.6M, EPOCH TIME: 1734462375.090649
[12/17 20:06:15   1930s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5379.6M, EPOCH TIME: 1734462375.090768
[12/17 20:06:15   1930s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5379.6MB).
[12/17 20:06:15   1930s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.029, MEM:5379.6M, EPOCH TIME: 1734462375.094673
[12/17 20:06:15   1930s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5379.6M, EPOCH TIME: 1734462375.094721
[12/17 20:06:15   1930s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:15   1930s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.042, REAL:0.012, MEM:5377.6M, EPOCH TIME: 1734462375.106368
[12/17 20:06:15   1930s] 
[12/17 20:06:15   1930s] Creating Lib Analyzer ...
[12/17 20:06:15   1930s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:06:15   1930s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:06:15   1930s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:06:15   1930s] 
[12/17 20:06:15   1930s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:06:15   1930s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:10 mem=5383.6M
[12/17 20:06:15   1930s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:10 mem=5383.6M
[12/17 20:06:15   1930s] Creating Lib Analyzer, finished. 
[12/17 20:06:15   1930s] Effort level <high> specified for reg2reg path_group
[12/17 20:06:15   1931s] Info: IPO magic value 0x878BBEEF.
[12/17 20:06:15   1931s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 20:06:15   1931s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 20:06:15   1931s]       Genus workers will not check out additional licenses.
[12/17 20:06:15   1931s] -lefTechFileMap {}                         # string, default=""
[12/17 20:06:23   1931s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3852.9M, totSessionCpu=0:32:11 **
[12/17 20:06:23   1931s] Existing Dirty Nets : 1
[12/17 20:06:23   1931s] New Signature Flow (optDesignCheckOptions) ....
[12/17 20:06:23   1931s] #Taking db snapshot
[12/17 20:06:23   1931s] #Taking db snapshot ... done
[12/17 20:06:23   1931s] OPERPROF: Starting checkPlace at level 1, MEM:5305.6M, EPOCH TIME: 1734462383.722526
[12/17 20:06:23   1931s] Processing tracks to init pin-track alignment.
[12/17 20:06:23   1931s] z: 2, totalTracks: 1
[12/17 20:06:23   1931s] z: 4, totalTracks: 1
[12/17 20:06:23   1931s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:06:23   1931s] Cell fpga_top LLGs are deleted
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] # Building fpga_top llgBox search-tree.
[12/17 20:06:23   1931s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5305.6M, EPOCH TIME: 1734462383.727264
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5305.6M, EPOCH TIME: 1734462383.727641
[12/17 20:06:23   1931s] Max number of tech site patterns supported in site array is 256.
[12/17 20:06:23   1931s] Core basic site is 18T
[12/17 20:06:23   1931s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:06:23   1931s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:06:23   1931s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:06:23   1931s] SiteArray: use 2,650,112 bytes
[12/17 20:06:23   1931s] SiteArray: current memory after site array memory allocation 5305.6M
[12/17 20:06:23   1931s] SiteArray: FP blocked sites are writable
[12/17 20:06:23   1931s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:06:23   1931s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5305.6M, EPOCH TIME: 1734462383.741698
[12/17 20:06:23   1931s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:06:23   1931s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.004, MEM:5305.6M, EPOCH TIME: 1734462383.745263
[12/17 20:06:23   1931s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:06:23   1931s] Atter site array init, number of instance map data is 0.
[12/17 20:06:23   1931s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.094, REAL:0.026, MEM:5305.6M, EPOCH TIME: 1734462383.754047
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:23   1931s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.097, REAL:0.029, MEM:5305.6M, EPOCH TIME: 1734462383.755971
[12/17 20:06:23   1931s] Begin checking placement ... (start mem=5305.6M, init mem=5305.6M)
[12/17 20:06:23   1931s] Begin checking exclusive groups violation ...
[12/17 20:06:23   1931s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 20:06:23   1931s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] Running CheckPlace using 8 threads!...
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] ...checkPlace MT is done!
[12/17 20:06:23   1931s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5273.6M, EPOCH TIME: 1734462383.804324
[12/17 20:06:23   1931s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:5273.6M, EPOCH TIME: 1734462383.810192
[12/17 20:06:23   1931s] *info: Placed = 12267         
[12/17 20:06:23   1931s] *info: Unplaced = 0           
[12/17 20:06:23   1931s] Placement Density:61.88%(234662/379186)
[12/17 20:06:23   1931s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 20:06:23   1931s] Cell fpga_top LLGs are deleted
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] # Resetting pin-track-align track data.
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5273.6M)
[12/17 20:06:23   1931s] OPERPROF: Finished checkPlace at level 1, CPU:0.242, REAL:0.092, MEM:5273.6M, EPOCH TIME: 1734462383.814707
[12/17 20:06:23   1931s] #optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
[12/17 20:06:23   1931s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 20:06:23   1931s] *** optDesign -postRoute ***
[12/17 20:06:23   1931s] DRC Margin: user margin 0.0; extra margin 0
[12/17 20:06:23   1931s] Setup Target Slack: user slack 0
[12/17 20:06:23   1931s] Hold Target Slack: user slack 0
[12/17 20:06:23   1931s] Cell fpga_top LLGs are deleted
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5273.6M, EPOCH TIME: 1734462383.835404
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5273.6M, EPOCH TIME: 1734462383.835725
[12/17 20:06:23   1931s] Max number of tech site patterns supported in site array is 256.
[12/17 20:06:23   1931s] Core basic site is 18T
[12/17 20:06:23   1931s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:06:23   1931s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:06:23   1931s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:06:23   1931s] SiteArray: use 2,650,112 bytes
[12/17 20:06:23   1931s] SiteArray: current memory after site array memory allocation 5305.6M
[12/17 20:06:23   1931s] SiteArray: FP blocked sites are writable
[12/17 20:06:23   1931s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5305.6M, EPOCH TIME: 1734462383.845625
[12/17 20:06:23   1931s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:06:23   1931s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.007, REAL:0.003, MEM:5305.6M, EPOCH TIME: 1734462383.848829
[12/17 20:06:23   1931s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:06:23   1931s] Atter site array init, number of instance map data is 0.
[12/17 20:06:23   1931s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.080, REAL:0.021, MEM:5305.6M, EPOCH TIME: 1734462383.856681
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:23   1931s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.083, REAL:0.024, MEM:5305.6M, EPOCH TIME: 1734462383.859470
[12/17 20:06:23   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:06:23   1931s] Deleting Lib Analyzer.
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] TimeStamp Deleting Cell Server End ...
[12/17 20:06:23   1931s] Multi-VT timing optimization disabled based on library information.
[12/17 20:06:23   1931s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:06:23   1931s] Summary for sequential cells identification: 
[12/17 20:06:23   1931s]   Identified SBFF number: 8
[12/17 20:06:23   1931s]   Identified MBFF number: 0
[12/17 20:06:23   1931s]   Identified SB Latch number: 0
[12/17 20:06:23   1931s]   Identified MB Latch number: 0
[12/17 20:06:23   1931s]   Not identified SBFF number: 0
[12/17 20:06:23   1931s]   Not identified MBFF number: 0
[12/17 20:06:23   1931s]   Not identified SB Latch number: 0
[12/17 20:06:23   1931s]   Not identified MB Latch number: 0
[12/17 20:06:23   1931s]   Number of sequential cells which are not FFs: 0
[12/17 20:06:23   1931s]  Visiting view : VIEW_SETUP
[12/17 20:06:23   1931s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:06:23   1931s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:06:23   1931s]  Visiting view : VIEW_HOLD
[12/17 20:06:23   1931s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:06:23   1931s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:06:23   1931s] TLC MultiMap info (StdDelay):
[12/17 20:06:23   1931s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:06:23   1931s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:06:23   1931s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:06:23   1931s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:06:23   1931s]  Setting StdDelay to: 71.1ps
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] TimeStamp Deleting Cell Server End ...
[12/17 20:06:23   1931s] *** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:02.0/0:00:09.0 (0.2), totSession cpu/real = 0:32:11.8/3:58:41.9 (0.1), mem = 5305.6M
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] =============================================================================================
[12/17 20:06:23   1931s]  Step TAT Report : InitOpt #1 / optDesign #8                                    22.33-s094_1
[12/17 20:06:23   1931s] =============================================================================================
[12/17 20:06:23   1931s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:06:23   1931s] ---------------------------------------------------------------------------------------------
[12/17 20:06:23   1931s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:23   1931s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:06:23   1931s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:23   1931s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:23   1931s] [ CheckPlace             ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.7
[12/17 20:06:23   1931s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[12/17 20:06:23   1931s] [ TimingUpdate           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.5    4.3
[12/17 20:06:23   1931s] [ MISC                   ]          0:00:08.6  (  95.6 % )     0:00:08.6 /  0:00:01.1    0.1
[12/17 20:06:23   1931s] ---------------------------------------------------------------------------------------------
[12/17 20:06:23   1931s]  InitOpt #1 TOTAL                   0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:02.0    0.2
[12/17 20:06:23   1931s] ---------------------------------------------------------------------------------------------
[12/17 20:06:23   1931s] 
[12/17 20:06:23   1931s] ** INFO : this run is activating 'postRoute' automaton
[12/17 20:06:23   1931s] **INFO: flowCheckPoint #43 InitialSummary
[12/17 20:06:23   1931s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_7SgeAJ.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5305.637M)
[12/17 20:06:23   1931s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 20:06:23   1931s] #Start Inst Signature in MT(0)
[12/17 20:06:23   1931s] #Start Net Signature in MT(29549193)
[12/17 20:06:23   1931s] #Calculate SNet Signature in MT (92777205)
[12/17 20:06:23   1931s] #Run time and memory report for RC extraction:
[12/17 20:06:23   1931s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:06:23   1931s] #Run Statistics for snet signature:
[12/17 20:06:23   1931s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.58/8, scale score = 0.20.
[12/17 20:06:23   1931s] #    Increased memory =     0.00 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:23   1931s] #Run Statistics for Net Final Signature:
[12/17 20:06:23   1931s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:06:23   1931s] #   Increased memory =     0.00 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:23   1931s] #Run Statistics for Net launch:
[12/17 20:06:23   1931s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.67/8, scale score = 0.83.
[12/17 20:06:23   1931s] #    Increased memory =     0.11 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:23   1931s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:06:23   1931s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:06:23   1931s] #   Increased memory =     0.00 (MB), total memory =  3833.06 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:23   1931s] #Run Statistics for net signature:
[12/17 20:06:23   1931s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.30/8, scale score = 0.66.
[12/17 20:06:23   1931s] #    Increased memory =     0.11 (MB), total memory =  3833.17 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:23   1931s] #Run Statistics for inst signature:
[12/17 20:06:23   1931s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.74/8, scale score = 0.47.
[12/17 20:06:23   1931s] #    Increased memory =   -16.50 (MB), total memory =  3833.06 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:23   1931s] tQuantus: Original signature = 130296054, new signature = 135735049
[12/17 20:06:23   1931s] tQuantus: Design is dirty by design signature
[12/17 20:06:23   1931s] tQuantus: Need to rerun tQuantus because design is dirty.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:23   1932s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:06:23   1932s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:06:23   1932s] ### Net info: total nets: 15080
[12/17 20:06:23   1932s] ### Net info: dirty nets: 1
[12/17 20:06:23   1932s] ### Net info: marked as disconnected nets: 0
[12/17 20:06:24   1932s] #num needed restored net=0
[12/17 20:06:24   1932s] #need_extraction net=0 (total=15080)
[12/17 20:06:24   1932s] ### Net info: fully routed nets: 12351
[12/17 20:06:24   1932s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:06:24   1932s] ### Net info: unrouted nets: 32
[12/17 20:06:24   1932s] ### Net info: re-extraction nets: 0
[12/17 20:06:24   1932s] ### Net info: ignored nets: 0
[12/17 20:06:24   1932s] ### Net info: skip routing nets: 0
[12/17 20:06:24   1932s] ### import design signature (221): route=587445304 fixed_route=587445304 flt_obj=0 vio=2096565141 swire=1694458791 shield_wire=1 net_attr=2094378495 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:24   1932s] #Extract in post route mode
[12/17 20:06:24   1932s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:06:24   1932s] #Fast data preparation for tQuantus.
[12/17 20:06:24   1932s] #Start routing data preparation on Tue Dec 17 20:06:24 2024
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:06:24   1932s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:06:24   1932s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:06:24   1932s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:06:24   1932s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:06:24   1932s] #Regenerating Ggrids automatically.
[12/17 20:06:24   1932s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:06:24   1932s] #Using automatically generated G-grids.
[12/17 20:06:24   1932s] #Done routing data preparation.
[12/17 20:06:24   1932s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3848.93 (MB), peak = 4217.92 (MB)
[12/17 20:06:24   1932s] #Start routing data preparation on Tue Dec 17 20:06:24 2024
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:24   1932s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:24   1932s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:24   1932s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:24   1932s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:24   1932s] #Build and mark too close pins for the same net.
[12/17 20:06:24   1932s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:06:24   1932s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:06:24   1932s] #pin_access_rlayer=2(met2)
[12/17 20:06:24   1932s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:06:24   1932s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:06:24   1932s] #enable_dpt_layer_shield=F
[12/17 20:06:24   1932s] #has_line_end_grid=F
[12/17 20:06:24   1932s] #Regenerating Ggrids automatically.
[12/17 20:06:24   1932s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:06:24   1932s] #Using automatically generated G-grids.
[12/17 20:06:24   1932s] #Done routing data preparation.
[12/17 20:06:24   1932s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3855.11 (MB), peak = 4217.92 (MB)
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #Start tQuantus RC extraction...
[12/17 20:06:24   1932s] #Start building rc corner(s)...
[12/17 20:06:24   1932s] #Number of RC Corner = 1
[12/17 20:06:24   1932s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:06:24   1932s] #(i=6, n=5 1000)
[12/17 20:06:24   1932s] #Layer met5 does not exist in nanoroute.
[12/17 20:06:24   1932s] #li1 -> met1 (1)
[12/17 20:06:24   1932s] #met1 -> met2 (2)
[12/17 20:06:24   1932s] #met2 -> met3 (3)
[12/17 20:06:24   1932s] #met3 -> met4 (4)
[12/17 20:06:24   1932s] #met4 -> met5 (5)
[12/17 20:06:24   1932s] #SADV-On
[12/17 20:06:24   1932s] # Corner(s) : 
[12/17 20:06:24   1932s] #RC_CORNER [25.00]
[12/17 20:06:24   1932s] # Corner id: 0
[12/17 20:06:24   1932s] # Layout Scale: 1.000000
[12/17 20:06:24   1932s] # Has Metal Fill model: yes
[12/17 20:06:24   1932s] # Temperature was set
[12/17 20:06:24   1932s] # Temperature : 25.000000
[12/17 20:06:24   1932s] # Ref. Temp   : 30.000000
[12/17 20:06:24   1932s] #SADV-Off
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:06:24   1932s] #
[12/17 20:06:24   1932s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:06:24   1932s] #total pattern=56 [6, 147]
[12/17 20:06:24   1932s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:06:24   1932s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:06:24   1932s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:06:24   1932s] #number model r/c [1,1] [6,147] read
[12/17 20:06:24   1932s] #0 rcmodel(s) requires rebuild
[12/17 20:06:24   1932s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3855.90 (MB), peak = 4217.92 (MB)
[12/17 20:06:24   1932s] #Finish check_net_pin_list step Enter extract
[12/17 20:06:24   1932s] #Start init net ripin tree building
[12/17 20:06:24   1932s] #Finish init net ripin tree building
[12/17 20:06:24   1932s] #Cpu time = 00:00:00
[12/17 20:06:24   1932s] #Elapsed time = 00:00:00
[12/17 20:06:24   1932s] #Increased memory = 0.07 (MB)
[12/17 20:06:24   1932s] #Total memory = 3855.97 (MB)
[12/17 20:06:24   1932s] #Peak memory = 4217.92 (MB)
[12/17 20:06:24   1932s] #Using multithreading with 8 threads.
[12/17 20:06:24   1932s] #begin processing metal fill model file
[12/17 20:06:24   1932s] #end processing metal fill model file
[12/17 20:06:24   1932s] #Length limit = 200 pitches
[12/17 20:06:24   1932s] #opt mode = 2
[12/17 20:06:24   1933s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:06:24   1933s] #Start generate extraction boxes.
[12/17 20:06:24   1933s] #
[12/17 20:06:24   1933s] #Extract using 30 x 30 Hboxes
[12/17 20:06:24   1933s] #6x6 initial hboxes
[12/17 20:06:24   1933s] #Use area based hbox pruning.
[12/17 20:06:24   1933s] #0/0 hboxes pruned.
[12/17 20:06:24   1933s] #Complete generating extraction boxes.
[12/17 20:06:24   1933s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:06:24   1933s] #Process 0 special clock nets for rc extraction
[12/17 20:06:24   1933s] #WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
[12/17 20:06:24   1933s] #Net 1 (prog_clk[0]) 3 initial clusters
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:06:24   1933s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:06:24   1933s] #Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
[12/17 20:06:26   1939s] #Run Statistics for Extraction:
[12/17 20:06:26   1939s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[12/17 20:06:26   1939s] #   Increased memory =   234.03 (MB), total memory =  4090.07 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:26   1939s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d
[12/17 20:06:26   1939s] #Finish registering nets and terms for rcdb.
[12/17 20:06:26   1939s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3887.21 (MB), peak = 4217.92 (MB)
[12/17 20:06:26   1939s] #RC Statistics: 49036 Res, 27015 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:06:26   1939s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5033.65 (24235), Avg L-Edge Length: 10338.11 (14444)
[12/17 20:06:26   1939s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d.
[12/17 20:06:26   1939s] #Start writing RC data.
[12/17 20:06:26   1939s] #Finish writing RC data
[12/17 20:06:26   1939s] #Finish writing rcdb with 64009 nodes, 51658 edges, and 0 xcaps
[12/17 20:06:26   1939s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3881.11 (MB), peak = 4217.92 (MB)
[12/17 20:06:26   1939s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d' ...
[12/17 20:06:26   1939s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d' for reading (mem: 5396.121M)
[12/17 20:06:26   1939s] Reading RCDB with compressed RC data.
[12/17 20:06:26   1939s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d' for content verification (mem: 5396.121M)
[12/17 20:06:26   1939s] Reading RCDB with compressed RC data.
[12/17 20:06:26   1939s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d': 0 access done (mem: 5396.121M)
[12/17 20:06:26   1939s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d': 0 access done (mem: 5396.121M)
[12/17 20:06:26   1939s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5396.121M)
[12/17 20:06:26   1939s] Following multi-corner parasitics specified:
[12/17 20:06:26   1939s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d (rcdb)
[12/17 20:06:26   1939s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d' for reading (mem: 5396.121M)
[12/17 20:06:26   1939s] Reading RCDB with compressed RC data.
[12/17 20:06:26   1939s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d specified
[12/17 20:06:26   1939s] Cell fpga_top, hinst 
[12/17 20:06:26   1939s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:06:26   1939s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_vrbOmu.rcdb.d': 0 access done (mem: 5396.121M)
[12/17 20:06:26   1939s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5396.121M)
[12/17 20:06:26   1939s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6hAtJy.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5396.121M)
[12/17 20:06:26   1939s] Reading RCDB with compressed RC data.
[12/17 20:06:27   1940s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6hAtJy.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5396.121M)
[12/17 20:06:27   1940s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=5396.121M)
[12/17 20:06:27   1940s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 5396.121M)
[12/17 20:06:27   1940s] #
[12/17 20:06:27   1940s] #Restore RCDB.
[12/17 20:06:27   1940s] #
[12/17 20:06:27   1940s] #Complete tQuantus RC extraction.
[12/17 20:06:27   1940s] #Cpu time = 00:00:08
[12/17 20:06:27   1940s] #Elapsed time = 00:00:03
[12/17 20:06:27   1940s] #Increased memory = 26.02 (MB)
[12/17 20:06:27   1940s] #Total memory = 3881.13 (MB)
[12/17 20:06:27   1940s] #Peak memory = 4217.92 (MB)
[12/17 20:06:27   1940s] #
[12/17 20:06:27   1940s] #411 inserted nodes are removed
[12/17 20:06:27   1940s] #Restored 0 tie nets, 0 tie snets, 1 partial nets
[12/17 20:06:27   1940s] ### export design design signature (223): route=48222273 fixed_route=48222273 flt_obj=0 vio=2096565141 swire=1694458791 shield_wire=1 net_attr=1393476882 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:27   1940s] ### import design signature (224): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:27   1940s] #Start Inst Signature in MT(0)
[12/17 20:06:27   1940s] #Start Net Signature in MT(29549193)
[12/17 20:06:27   1941s] #Calculate SNet Signature in MT (92777205)
[12/17 20:06:27   1941s] #Run time and memory report for RC extraction:
[12/17 20:06:27   1941s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:06:27   1941s] #Run Statistics for snet signature:
[12/17 20:06:27   1941s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.59/8, scale score = 0.20.
[12/17 20:06:27   1941s] #    Increased memory =     0.02 (MB), total memory =  3667.00 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:27   1941s] #Run Statistics for Net Final Signature:
[12/17 20:06:27   1941s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:06:27   1941s] #   Increased memory =     0.00 (MB), total memory =  3666.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:27   1941s] #Run Statistics for Net launch:
[12/17 20:06:27   1941s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.58/8, scale score = 0.82.
[12/17 20:06:27   1941s] #    Increased memory =     0.09 (MB), total memory =  3666.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:27   1941s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:06:27   1941s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:06:27   1941s] #   Increased memory =     0.00 (MB), total memory =  3666.89 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:27   1941s] #Run Statistics for net signature:
[12/17 20:06:27   1941s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.23/8, scale score = 0.65.
[12/17 20:06:27   1941s] #    Increased memory =     0.09 (MB), total memory =  3666.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:27   1941s] #Run Statistics for inst signature:
[12/17 20:06:27   1941s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.58/8, scale score = 0.57.
[12/17 20:06:27   1941s] #    Increased memory =    -0.51 (MB), total memory =  3666.89 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:27   1941s] *** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:21.0/3:58:45.8 (0.1), mem = 5198.4M
[12/17 20:06:27   1941s] OPTC: user 20.0
[12/17 20:06:28   1941s] Starting delay calculation for Hold views
[12/17 20:06:28   1941s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:06:28   1941s] #################################################################################
[12/17 20:06:28   1941s] # Design Stage: PostRoute
[12/17 20:06:28   1941s] # Design Name: fpga_top
[12/17 20:06:28   1941s] # Design Mode: 130nm
[12/17 20:06:28   1941s] # Analysis Mode: MMMC OCV 
[12/17 20:06:28   1941s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:06:28   1941s] # Signoff Settings: SI Off 
[12/17 20:06:28   1941s] #################################################################################
[12/17 20:06:28   1941s] Topological Sorting (REAL = 0:00:00.0, MEM = 5287.7M, InitMEM = 5287.7M)
[12/17 20:06:28   1941s] Calculate late delays in OCV mode...
[12/17 20:06:28   1941s] Calculate early delays in OCV mode...
[12/17 20:06:28   1941s] Start delay calculation (fullDC) (8 T). (MEM=5287.67)
[12/17 20:06:28   1941s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 20:06:28   1942s] End AAE Lib Interpolated Model. (MEM=5307.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:06:28   1942s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6hAtJy.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5307.395M)
[12/17 20:06:28   1942s] Reading RCDB with compressed RC data.
[12/17 20:06:28   1942s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5307.4M)
[12/17 20:06:28   1942s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:06:28   1946s] Total number of fetched objects 14095
[12/17 20:06:28   1946s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:06:28   1946s] End delay calculation. (MEM=5736.96 CPU=0:00:04.2 REAL=0:00:00.0)
[12/17 20:06:28   1946s] End delay calculation (fullDC). (MEM=5736.96 CPU=0:00:04.4 REAL=0:00:00.0)
[12/17 20:06:28   1946s] *** CDM Built up (cpu=0:00:04.4  real=0:00:00.0  mem= 5737.0M) ***
[12/17 20:06:28   1946s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:00.0 totSessionCpu=0:32:27 mem=5737.0M)
[12/17 20:06:28   1946s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.5 real=0:00:01.0 totSessionCpu=0:32:27 mem=5737.0M ***
[12/17 20:06:29   1946s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 20:06:29   1947s] Starting delay calculation for Setup views
[12/17 20:06:29   1947s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:06:29   1947s] #################################################################################
[12/17 20:06:29   1947s] # Design Stage: PostRoute
[12/17 20:06:29   1947s] # Design Name: fpga_top
[12/17 20:06:29   1947s] # Design Mode: 130nm
[12/17 20:06:29   1947s] # Analysis Mode: MMMC OCV 
[12/17 20:06:29   1947s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:06:29   1947s] # Signoff Settings: SI Off 
[12/17 20:06:29   1947s] #################################################################################
[12/17 20:06:29   1947s] Topological Sorting (REAL = 0:00:00.0, MEM = 5749.2M, InitMEM = 5749.2M)
[12/17 20:06:29   1947s] Calculate early delays in OCV mode...
[12/17 20:06:29   1947s] Calculate late delays in OCV mode...
[12/17 20:06:29   1947s] Start delay calculation (fullDC) (8 T). (MEM=5749.23)
[12/17 20:06:29   1947s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 20:06:29   1947s] End AAE Lib Interpolated Model. (MEM=5768.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:06:30   1950s] Total number of fetched objects 14095
[12/17 20:06:30   1950s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:06:30   1950s] End delay calculation. (MEM=5736.96 CPU=0:00:02.9 REAL=0:00:01.0)
[12/17 20:06:30   1950s] End delay calculation (fullDC). (MEM=5736.96 CPU=0:00:03.1 REAL=0:00:01.0)
[12/17 20:06:30   1950s] *** CDM Built up (cpu=0:00:03.1  real=0:00:01.0  mem= 5737.0M) ***
[12/17 20:06:30   1950s] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:01.0 totSessionCpu=0:32:31 mem=5737.0M)
[12/17 20:06:30   1950s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5737.0M, EPOCH TIME: 1734462390.180215
[12/17 20:06:30   1950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:30   1950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:30   1950s] 
[12/17 20:06:30   1950s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:30   1950s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5737.0M, EPOCH TIME: 1734462390.185262
[12/17 20:06:30   1950s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:30   1950s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:30   1951s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:06:30   1951s] *** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:10.1/0:00:02.5 (4.0), totSession cpu/real = 0:32:31.1/3:58:48.3 (0.1), mem = 5769.0M
[12/17 20:06:30   1951s] 
[12/17 20:06:30   1951s] =============================================================================================
[12/17 20:06:30   1951s]  Step TAT Report : BuildHoldData #1 / optDesign #8                              22.33-s094_1
[12/17 20:06:30   1951s] =============================================================================================
[12/17 20:06:30   1951s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:06:30   1951s] ---------------------------------------------------------------------------------------------
[12/17 20:06:30   1951s] [ ViewPruning            ]     10   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 20:06:30   1951s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.3    1.7
[12/17 20:06:30   1951s] [ DrvReport              ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    2.0
[12/17 20:06:30   1951s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 20:06:30   1951s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:30   1951s] [ FullDelayCalc          ]      2   0:00:01.3  (  53.1 % )     0:00:01.3 /  0:00:07.5    5.7
[12/17 20:06:30   1951s] [ TimingUpdate           ]      4   0:00:00.4  (  15.0 % )     0:00:01.7 /  0:00:08.3    4.9
[12/17 20:06:30   1951s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.5
[12/17 20:06:30   1951s] [ MISC                   ]          0:00:00.5  (  21.8 % )     0:00:00.5 /  0:00:01.4    2.6
[12/17 20:06:30   1951s] ---------------------------------------------------------------------------------------------
[12/17 20:06:30   1951s]  BuildHoldData #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:10.1    4.0
[12/17 20:06:30   1951s] ---------------------------------------------------------------------------------------------
[12/17 20:06:30   1951s] 
[12/17 20:06:30   1951s] **optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 3868.8M, totSessionCpu=0:32:31 **
[12/17 20:06:30   1951s] OPTC: m4 20.0 50.0
[12/17 20:06:30   1951s] OPTC: view 50.0
[12/17 20:06:30   1951s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 20:06:30   1951s] Info: Done creating the CCOpt slew target map.
[12/17 20:06:30   1951s] **INFO: flowCheckPoint #44 OptimizationPass1
[12/17 20:06:30   1951s] *** ClockDrv #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:31.7/3:58:48.5 (0.1), mem = 5303.0M
[12/17 20:06:30   1951s] Running CCOpt-PRO on entire clock network
[12/17 20:06:30   1951s] Net route status summary:
[12/17 20:06:30   1951s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:06:30   1951s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:06:30   1951s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 20:06:30   1951s] Clock tree cells fixed by user: 0 out of 0
[12/17 20:06:30   1951s] PRO...
[12/17 20:06:30   1951s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 20:06:30   1951s] Initializing clock structures...
[12/17 20:06:30   1951s]   Creating own balancer
[12/17 20:06:30   1951s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 20:06:30   1951s]   Removing CTS place status from clock tree and sinks.
[12/17 20:06:30   1951s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 20:06:30   1951s]   Initializing legalizer
[12/17 20:06:30   1951s]   Using cell based legalization.
[12/17 20:06:30   1951s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:06:30   1951s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 20:06:30   1951s] OPERPROF: Starting DPlace-Init at level 1, MEM:5303.0M, EPOCH TIME: 1734462390.555401
[12/17 20:06:30   1951s] Processing tracks to init pin-track alignment.
[12/17 20:06:30   1951s] z: 2, totalTracks: 1
[12/17 20:06:30   1951s] z: 4, totalTracks: 1
[12/17 20:06:30   1951s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:06:30   1951s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5303.0M, EPOCH TIME: 1734462390.559866
[12/17 20:06:30   1951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:30   1951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:30   1951s] 
[12/17 20:06:30   1951s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:30   1951s] 
[12/17 20:06:30   1951s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:06:30   1951s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.007, MEM:5303.0M, EPOCH TIME: 1734462390.567264
[12/17 20:06:30   1951s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5303.0M, EPOCH TIME: 1734462390.567312
[12/17 20:06:30   1951s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5303.0M, EPOCH TIME: 1734462390.567469
[12/17 20:06:30   1951s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5303.0MB).
[12/17 20:06:30   1951s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.013, MEM:5303.0M, EPOCH TIME: 1734462390.568544
[12/17 20:06:30   1951s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1951s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:06:30   1951s] Set min layer with nano route mode ( 1 )
[12/17 20:06:30   1951s] Set max layer with nano route mode ( 5 )
[12/17 20:06:30   1951s] (I)      Load db... (mem=5056.0M)
[12/17 20:06:30   1951s] (I)      Read data from FE... (mem=5056.0M)
[12/17 20:06:30   1951s] (I)      Number of ignored instance 0
[12/17 20:06:30   1951s] (I)      Number of inbound cells 0
[12/17 20:06:30   1951s] (I)      Number of opened ILM blockages 0
[12/17 20:06:30   1951s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 20:06:30   1951s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 20:06:30   1951s] (I)      cell height: 6660, count: 12267
[12/17 20:06:30   1951s] (I)      Read rows... (mem=5058.5M)
[12/17 20:06:30   1951s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 20:06:30   1951s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 20:06:30   1951s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 20:06:30   1951s] (I)      Done Read rows (cpu=0.000s, mem=5058.5M)
[12/17 20:06:30   1951s] (I)      Done Read data from FE (cpu=0.010s, mem=5058.5M)
[12/17 20:06:30   1951s] (I)      Done Load db (cpu=0.010s, mem=5058.5M)
[12/17 20:06:30   1951s] (I)      Constructing placeable region... (mem=5058.5M)
[12/17 20:06:30   1951s] (I)      Constructing bin map
[12/17 20:06:30   1951s] (I)      Initialize bin information with width=66600 height=66600
[12/17 20:06:30   1951s] (I)      Done constructing bin map
[12/17 20:06:30   1951s] (I)      Compute region effective width... (mem=5058.5M)
[12/17 20:06:30   1951s] (I)      Done Compute region effective width (cpu=0.000s, mem=5058.5M)
[12/17 20:06:30   1951s] (I)      Done Constructing placeable region (cpu=0.002s, mem=5058.5M)
[12/17 20:06:30   1951s]   Legalizer reserving space for clock trees
[12/17 20:06:30   1951s]   Reconstructing clock tree datastructures, skew aware...
[12/17 20:06:30   1951s]     Validating CTS configuration...
[12/17 20:06:30   1951s]     Checking module port directions...
[12/17 20:06:30   1951s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1951s]     Non-default CCOpt properties:
[12/17 20:06:30   1951s]       Public non-default CCOpt properties:
[12/17 20:06:30   1951s]         adjacent_rows_legal: true (default: false)
[12/17 20:06:30   1951s]         buffer_cells is set for at least one object
[12/17 20:06:30   1951s]         cell_density is set for at least one object
[12/17 20:06:30   1951s]         cell_halo_rows: 0 (default: 1)
[12/17 20:06:30   1951s]         cell_halo_sites: 0 (default: 4)
[12/17 20:06:30   1951s]         route_type is set for at least one object
[12/17 20:06:30   1951s]         target_insertion_delay is set for at least one object
[12/17 20:06:30   1951s]         target_skew is set for at least one object
[12/17 20:06:30   1951s]       Private non-default CCOpt properties:
[12/17 20:06:30   1951s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 20:06:30   1951s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 20:06:30   1951s]         force_design_routing_status: 1 (default: auto)
[12/17 20:06:30   1951s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 20:06:30   1951s]     Route type trimming info:
[12/17 20:06:30   1951s]       No route type modifications were made.
[12/17 20:06:30   1951s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 20:06:30   1951s] End AAE Lib Interpolated Model. (MEM=5305.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:06:30   1951s]     Accumulated time to calculate placeable region: 0.00306
[12/17 20:06:30   1951s]     Accumulated time to calculate placeable region: 0.00308
[12/17 20:06:30   1951s]     Accumulated time to calculate placeable region: 0.00353
[12/17 20:06:30   1951s]     Accumulated time to calculate placeable region: 0.00354
[12/17 20:06:30   1951s]     Accumulated time to calculate placeable region: 0.00355
[12/17 20:06:30   1951s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 20:06:30   1951s]     Original list had 5 cells:
[12/17 20:06:30   1951s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:06:30   1951s]     Library trimming was not able to trim any cells:
[12/17 20:06:30   1951s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:06:30   1951s]     Accumulated time to calculate placeable region: 0.00363
[12/17 20:06:30   1951s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:06:30   1952s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 20:06:30   1952s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:06:30   1952s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 20:06:30   1952s]     Non-default CCOpt properties:
[12/17 20:06:30   1952s]       Public non-default CCOpt properties:
[12/17 20:06:30   1952s]         cell_density: 1 (default: 0.75)
[12/17 20:06:30   1952s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 20:06:30   1952s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 20:06:30   1952s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 20:06:30   1952s]       No private non-default CCOpt properties
[12/17 20:06:30   1952s]     For power domain auto-default:
[12/17 20:06:30   1952s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:06:30   1952s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 20:06:30   1952s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 20:06:30   1952s]     Top Routing info:
[12/17 20:06:30   1952s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:06:30   1952s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:06:30   1952s]     Trunk Routing info:
[12/17 20:06:30   1952s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:06:30   1952s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:06:30   1952s]     Leaf Routing info:
[12/17 20:06:30   1952s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:06:30   1952s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:06:30   1952s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 20:06:30   1952s]       Slew time target (leaf):    0.171ns
[12/17 20:06:30   1952s]       Slew time target (trunk):   0.171ns
[12/17 20:06:30   1952s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 20:06:30   1952s]       Buffer unit delay: 0.221ns
[12/17 20:06:30   1952s]       Buffer max distance: 655.802um
[12/17 20:06:30   1952s]     Fastest wire driving cells and distances:
[12/17 20:06:30   1952s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 20:06:30   1952s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Logic Sizing Table:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     ----------------------------------------------------------
[12/17 20:06:30   1952s]     Cell    Instance count    Source    Eligible library cells
[12/17 20:06:30   1952s]     ----------------------------------------------------------
[12/17 20:06:30   1952s]       (empty table)
[12/17 20:06:30   1952s]     ----------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 20:06:30   1952s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:06:30   1952s]       Sources:                     pin clk[0]
[12/17 20:06:30   1952s]       Total number of sinks:       20
[12/17 20:06:30   1952s]       Delay constrained sinks:     20
[12/17 20:06:30   1952s]       Constrains:                  default
[12/17 20:06:30   1952s]       Non-leaf sinks:              0
[12/17 20:06:30   1952s]       Ignore pins:                 0
[12/17 20:06:30   1952s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:06:30   1952s]       Skew target:                 0.221ns
[12/17 20:06:30   1952s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 20:06:30   1952s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:06:30   1952s]       Sources:                     pin prog_clk[0]
[12/17 20:06:30   1952s]       Total number of sinks:       1458
[12/17 20:06:30   1952s]       Delay constrained sinks:     1458
[12/17 20:06:30   1952s]       Constrains:                  default
[12/17 20:06:30   1952s]       Non-leaf sinks:              0
[12/17 20:06:30   1952s]       Ignore pins:                 0
[12/17 20:06:30   1952s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:06:30   1952s]       Skew target:                 0.221ns
[12/17 20:06:30   1952s]     Primary reporting skew groups are:
[12/17 20:06:30   1952s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Constraint summary
[12/17 20:06:30   1952s]     ==================
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Transition constraints are active in the following delay corners:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     MAX_DELAY:setup.late
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Cap constraints are active in the following delay corners:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     MAX_DELAY:setup.late
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Transition constraint summary:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 20:06:30   1952s]                   -                      0.171         1482      auto computed    all
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Capacitance constraint summary:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     ------------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 20:06:30   1952s]     ------------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 20:06:30   1952s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 20:06:30   1952s]     ------------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 20:06:30   1952s]     CTS services accumulated run-time stats initial state:
[12/17 20:06:30   1952s]       delay calculator: calls=12205, total_wall_time=0.303s, mean_wall_time=0.025ms
[12/17 20:06:30   1952s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:06:30   1952s]       steiner router: calls=12186, total_wall_time=0.084s, mean_wall_time=0.007ms
[12/17 20:06:30   1952s]     Clock DAG stats initial state:
[12/17 20:06:30   1952s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:06:30   1952s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:06:30   1952s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:06:30   1952s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:06:30   1952s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:06:30   1952s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Layer information for route type default_route_type_leaf:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:06:30   1952s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     met1     N            H          81.281        0.153        12.429
[12/17 20:06:30   1952s]     met2     N            V           1.218        0.193         0.235
[12/17 20:06:30   1952s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:06:30   1952s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:06:30   1952s]     met5     N            H           0.029        0.265         0.008
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:06:30   1952s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:06:30   1952s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     met1     N            H          81.281        0.193        15.676
[12/17 20:06:30   1952s]     met2     N            V           1.218        0.252         0.307
[12/17 20:06:30   1952s]     met3     Y            H           0.471        0.241         0.113
[12/17 20:06:30   1952s]     met4     Y            V           0.168        0.336         0.056
[12/17 20:06:30   1952s]     met5     N            H           0.029        0.277         0.008
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:06:30   1952s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:06:30   1952s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     met1     N            H          81.281        0.153        12.429
[12/17 20:06:30   1952s]     met2     N            V           1.218        0.193         0.235
[12/17 20:06:30   1952s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:06:30   1952s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:06:30   1952s]     met5     N            H           0.029        0.265         0.008
[12/17 20:06:30   1952s]     --------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Via selection for estimated routes (rule default):
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     ----------------------------------------------------------------
[12/17 20:06:30   1952s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 20:06:30   1952s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 20:06:30   1952s]     ----------------------------------------------------------------
[12/17 20:06:30   1952s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 20:06:30   1952s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 20:06:30   1952s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 20:06:30   1952s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 20:06:30   1952s]     ----------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 20:06:30   1952s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 20:06:30   1952s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Ideal and dont_touch net fanout counts:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     -----------------------------------------------------------
[12/17 20:06:30   1952s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 20:06:30   1952s]     -----------------------------------------------------------
[12/17 20:06:30   1952s]           1            10                      0
[12/17 20:06:30   1952s]          11           100                      1
[12/17 20:06:30   1952s]         101          1000                      0
[12/17 20:06:30   1952s]        1001         10000                      1
[12/17 20:06:30   1952s]       10001           +                        0
[12/17 20:06:30   1952s]     -----------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Top ideal and dont_touch nets by fanout:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     ------------------------
[12/17 20:06:30   1952s]     Net name       Fanout ()
[12/17 20:06:30   1952s]     ------------------------
[12/17 20:06:30   1952s]     prog_clk[0]      1458
[12/17 20:06:30   1952s]     clk[0]             20
[12/17 20:06:30   1952s]     ------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     No dont_touch hnets found in the clock tree
[12/17 20:06:30   1952s]     No dont_touch hpins found in the clock network.
[12/17 20:06:30   1952s]     Checking for illegal sizes of clock logic instances...
[12/17 20:06:30   1952s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Filtering reasons for cell type: inverter
[12/17 20:06:30   1952s]     =========================================
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     Clock trees    Power domain    Reason                         Library cells
[12/17 20:06:30   1952s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 20:06:30   1952s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 20:06:30   1952s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 20:06:30   1952s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 20:06:30   1952s]     CCOpt configuration status: all checks passed.
[12/17 20:06:30   1952s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 20:06:30   1952s] Initializing clock structures done.
[12/17 20:06:30   1952s] PRO...
[12/17 20:06:30   1952s]   PRO active optimizations:
[12/17 20:06:30   1952s]    - DRV fixing with sizing
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Detected clock skew data from CTS
[12/17 20:06:30   1952s]   ProEngine running partially connected to DB
[12/17 20:06:30   1952s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:06:30   1952s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1952s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 20:06:30   1952s]   CTS services accumulated run-time stats PRO initial state:
[12/17 20:06:30   1952s]     delay calculator: calls=12207, total_wall_time=0.303s, mean_wall_time=0.025ms
[12/17 20:06:30   1952s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:06:30   1952s]     steiner router: calls=12186, total_wall_time=0.084s, mean_wall_time=0.007ms
[12/17 20:06:30   1952s]   Clock DAG stats PRO initial state:
[12/17 20:06:30   1952s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:06:30   1952s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:06:30   1952s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:06:30   1952s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:06:30   1952s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:06:30   1952s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:06:30   1952s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:06:30   1952s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]   Clock DAG net violations PRO initial state:
[12/17 20:06:30   1952s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:06:30   1952s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 20:06:30   1952s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:06:30   1952s]   Primary reporting skew groups PRO initial state:
[12/17 20:06:30   1952s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:06:30   1952s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:06:30   1952s]   Skew group summary PRO initial state:
[12/17 20:06:30   1952s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:06:30   1952s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:06:30   1952s]   Recomputing CTS skew targets...
[12/17 20:06:30   1952s]   Resolving skew group constraints...
[12/17 20:06:30   1952s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 20:06:30   1952s]   Resolving skew group constraints done.
[12/17 20:06:30   1952s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1952s]   PRO Fixing DRVs...
[12/17 20:06:30   1952s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:06:30   1952s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]       delay calculator: calls=12207, total_wall_time=0.303s, mean_wall_time=0.025ms
[12/17 20:06:30   1952s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:06:30   1952s]       steiner router: calls=12186, total_wall_time=0.084s, mean_wall_time=0.007ms
[12/17 20:06:30   1952s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 20:06:30   1952s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Statistics: Fix DRVs (cell sizing):
[12/17 20:06:30   1952s]     ===================================
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Cell changes by Net Type:
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     top                0            0           0            0                    0                0
[12/17 20:06:30   1952s]     trunk              0            0           0            0                    0                0
[12/17 20:06:30   1952s]     leaf               0            0           0            0                    0                0
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     Total              0            0           0            0                    0                0
[12/17 20:06:30   1952s]     -------------------------------------------------------------------------------------------------
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 20:06:30   1952s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 20:06:30   1952s]     
[12/17 20:06:30   1952s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:06:30   1952s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]       delay calculator: calls=12207, total_wall_time=0.303s, mean_wall_time=0.025ms
[12/17 20:06:30   1952s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:06:30   1952s]       steiner router: calls=12186, total_wall_time=0.084s, mean_wall_time=0.007ms
[12/17 20:06:30   1952s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:06:30   1952s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:06:30   1952s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:06:30   1952s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:06:30   1952s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:06:30   1952s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:06:30   1952s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:06:30   1952s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:06:30   1952s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:06:30   1952s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:06:30   1952s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:06:30   1952s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 20:06:30   1952s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:06:30   1952s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:06:30   1952s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 20:06:30   1952s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Slew Diagnostics: After DRV fixing
[12/17 20:06:30   1952s]   ==================================
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Global Causes:
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   -------------------------------------
[12/17 20:06:30   1952s]   Cause
[12/17 20:06:30   1952s]   -------------------------------------
[12/17 20:06:30   1952s]   DRV fixing with buffering is disabled
[12/17 20:06:30   1952s]   -------------------------------------
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Top 5 overslews:
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   ---------------------------------
[12/17 20:06:30   1952s]   Overslew    Causes    Driving Pin
[12/17 20:06:30   1952s]   ---------------------------------
[12/17 20:06:30   1952s]     (empty table)
[12/17 20:06:30   1952s]   ---------------------------------
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   -------------------
[12/17 20:06:30   1952s]   Cause    Occurences
[12/17 20:06:30   1952s]   -------------------
[12/17 20:06:30   1952s]     (empty table)
[12/17 20:06:30   1952s]   -------------------
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   -------------------
[12/17 20:06:30   1952s]   Cause    Occurences
[12/17 20:06:30   1952s]   -------------------
[12/17 20:06:30   1952s]     (empty table)
[12/17 20:06:30   1952s]   -------------------
[12/17 20:06:30   1952s]   
[12/17 20:06:30   1952s]   Reconnecting optimized routes...
[12/17 20:06:30   1952s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1952s]   Set dirty flag on 0 instances, 0 nets
[12/17 20:06:30   1952s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:06:30   1952s] End AAE Lib Interpolated Model. (MEM=7215.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:06:30   1952s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:30   1952s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 20:06:30   1952s]   CTS services accumulated run-time stats PRO final:
[12/17 20:06:30   1952s]     delay calculator: calls=12209, total_wall_time=0.303s, mean_wall_time=0.025ms
[12/17 20:06:30   1952s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:06:30   1952s]     steiner router: calls=12186, total_wall_time=0.084s, mean_wall_time=0.007ms
[12/17 20:06:30   1952s]   Clock DAG stats PRO final:
[12/17 20:06:30   1952s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:06:30   1952s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:06:30   1952s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:06:30   1952s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:06:30   1952s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:06:30   1952s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:06:30   1952s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:06:30   1952s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:06:30   1952s]   Clock DAG net violations PRO final:
[12/17 20:06:30   1952s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:06:30   1952s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 20:06:30   1952s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:06:30   1952s]   Primary reporting skew groups PRO final:
[12/17 20:06:30   1952s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:06:30   1952s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:06:30   1952s]   Skew group summary PRO final:
[12/17 20:06:30   1952s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:06:30   1952s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:06:30   1952s] PRO done.
[12/17 20:06:30   1952s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 20:06:30   1952s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 20:06:31   1952s] Net route status summary:
[12/17 20:06:31   1952s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:06:31   1952s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:06:31   1952s] Updating delays...
[12/17 20:06:31   1952s] Updating delays done.
[12/17 20:06:31   1952s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 20:06:31   1952s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 20:06:31   1952s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7492.7M, EPOCH TIME: 1734462391.018070
[12/17 20:06:31   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 20:06:31   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.043, REAL:0.013, MEM:7131.7M, EPOCH TIME: 1734462391.030854
[12/17 20:06:31   1952s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:06:31   1952s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:06:31   1952s] *** ClockDrv #1 [finish] (optDesign #8) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:32:32.3/3:58:49.1 (0.1), mem = 7131.7M
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] =============================================================================================
[12/17 20:06:31   1952s]  Step TAT Report : ClockDrv #1 / optDesign #8                                   22.33-s094_1
[12/17 20:06:31   1952s] =============================================================================================
[12/17 20:06:31   1952s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:06:31   1952s] ---------------------------------------------------------------------------------------------
[12/17 20:06:31   1952s] [ OptimizationStep       ]      1   0:00:00.5  (  97.6 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:06:31   1952s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:31   1952s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 20:06:31   1952s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:31   1952s] ---------------------------------------------------------------------------------------------
[12/17 20:06:31   1952s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:06:31   1952s] ---------------------------------------------------------------------------------------------
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:06:31   1952s] **INFO: Start fixing DRV (Mem = 5561.74M) ...
[12/17 20:06:31   1952s] Begin: GigaOpt DRV Optimization
[12/17 20:06:31   1952s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 20:06:31   1952s] *** DrvOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:32.3/3:58:49.1 (0.1), mem = 5561.7M
[12/17 20:06:31   1952s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 20:06:31   1952s] Info: 39 io nets excluded
[12/17 20:06:31   1952s] Info: 2 clock nets excluded from IPO operation.
[12/17 20:06:31   1952s] End AAE Lib Interpolated Model. (MEM=5561.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:06:31   1952s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.30
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:06:31   1952s] Summary for sequential cells identification: 
[12/17 20:06:31   1952s]   Identified SBFF number: 8
[12/17 20:06:31   1952s]   Identified MBFF number: 0
[12/17 20:06:31   1952s]   Identified SB Latch number: 0
[12/17 20:06:31   1952s]   Identified MB Latch number: 0
[12/17 20:06:31   1952s]   Not identified SBFF number: 0
[12/17 20:06:31   1952s]   Not identified MBFF number: 0
[12/17 20:06:31   1952s]   Not identified SB Latch number: 0
[12/17 20:06:31   1952s]   Not identified MB Latch number: 0
[12/17 20:06:31   1952s]   Number of sequential cells which are not FFs: 0
[12/17 20:06:31   1952s]  Visiting view : VIEW_SETUP
[12/17 20:06:31   1952s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:06:31   1952s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:06:31   1952s]  Visiting view : VIEW_HOLD
[12/17 20:06:31   1952s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:06:31   1952s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:06:31   1952s] TLC MultiMap info (StdDelay):
[12/17 20:06:31   1952s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:06:31   1952s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:06:31   1952s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:06:31   1952s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:06:31   1952s]  Setting StdDelay to: 71.1ps
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] Creating Lib Analyzer ...
[12/17 20:06:31   1952s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:06:31   1952s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:06:31   1952s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:06:31   1952s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:33 mem=5567.8M
[12/17 20:06:31   1952s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:33 mem=5567.8M
[12/17 20:06:31   1952s] Creating Lib Analyzer, finished. 
[12/17 20:06:31   1952s] #optDebug: Start CG creation (mem=5567.8M)
[12/17 20:06:31   1952s]  ...initializing CG ToF 4343.1650um
[12/17 20:06:31   1952s] (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgPrt (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgEgp (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgPbk (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgNrb(cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgObs (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgCon (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s]  ...processing cgPdm (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5652.1M)
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s] Active Setup views: VIEW_SETUP 
[12/17 20:06:31   1952s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5652.1M, EPOCH TIME: 1734462391.526564
[12/17 20:06:31   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:31   1952s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5652.1M, EPOCH TIME: 1734462391.531806
[12/17 20:06:31   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 20:06:31   1952s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 20:06:31   1952s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 20:06:31   1952s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:33 mem=5652.1M
[12/17 20:06:31   1952s] OPERPROF: Starting DPlace-Init at level 1, MEM:5652.1M, EPOCH TIME: 1734462391.536003
[12/17 20:06:31   1952s] Processing tracks to init pin-track alignment.
[12/17 20:06:31   1952s] z: 2, totalTracks: 1
[12/17 20:06:31   1952s] z: 4, totalTracks: 1
[12/17 20:06:31   1952s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:06:31   1952s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5652.1M, EPOCH TIME: 1734462391.540207
[12/17 20:06:31   1952s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:31   1952s] 
[12/17 20:06:31   1952s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:06:31   1952s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5652.1M, EPOCH TIME: 1734462391.545023
[12/17 20:06:31   1952s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5652.1M, EPOCH TIME: 1734462391.545069
[12/17 20:06:31   1952s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5652.1M, EPOCH TIME: 1734462391.545260
[12/17 20:06:31   1952s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5652.1MB).
[12/17 20:06:31   1952s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.010, MEM:5652.1M, EPOCH TIME: 1734462391.546356
[12/17 20:06:31   1952s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 20:06:31   1952s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 20:06:31   1952s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:33 mem=5428.1M
[12/17 20:06:31   1952s] ### Creating RouteCongInterface, started
[12/17 20:06:31   1952s] {MMLU 0 1 13900}
[12/17 20:06:31   1952s] ### Creating LA Mngr. totSessionCpu=0:32:33 mem=5428.1M
[12/17 20:06:31   1952s] ### Creating LA Mngr, finished. totSessionCpu=0:32:33 mem=5428.1M
[12/17 20:06:31   1952s] ### Creating RouteCongInterface, finished
[12/17 20:06:31   1953s] AoF 9812.4550um
[12/17 20:06:31   1953s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 20:06:31   1953s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 20:06:31   1953s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 20:06:31   1953s] [GPS-DRV] costLowerBound: 0.1
[12/17 20:06:31   1953s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 20:06:31   1953s] [GPS-DRV] maxIter       : 10
[12/17 20:06:31   1953s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 20:06:31   1953s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 20:06:31   1953s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 20:06:31   1953s] [GPS-DRV] maxDensity (design): 0.95
[12/17 20:06:31   1953s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 20:06:31   1953s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 20:06:31   1953s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 20:06:31   1953s] [GPS-DRV] MaintainWNS: 1
[12/17 20:06:31   1953s] [GPS-DRV] All active and enabled setup views
[12/17 20:06:31   1953s] [GPS-DRV]     VIEW_SETUP
[12/17 20:06:31   1953s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:06:31   1953s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:06:31   1953s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 20:06:31   1953s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 20:06:31   1953s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5788.8M, EPOCH TIME: 1734462391.771223
[12/17 20:06:31   1953s] Found 0 hard placement blockage before merging.
[12/17 20:06:31   1953s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5788.8M, EPOCH TIME: 1734462391.771338
[12/17 20:06:31   1953s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 20:06:31   1953s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 20:06:31   1953s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:06:31   1953s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 20:06:31   1953s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:06:31   1953s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 20:06:31   1953s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:06:31   1953s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:06:31   1953s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 20:06:31   1953s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:06:31   1953s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5788.8M|
[12/17 20:06:31   1953s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:06:31   1953s] Bottom Preferred Layer:
[12/17 20:06:31   1953s] +-------------+------------+----------+
[12/17 20:06:31   1953s] |    Layer    |    CLK     |   Rule   |
[12/17 20:06:31   1953s] +-------------+------------+----------+
[12/17 20:06:31   1953s] | met3 (z=3)  |          1 | default  |
[12/17 20:06:31   1953s] +-------------+------------+----------+
[12/17 20:06:31   1953s] Via Pillar Rule:
[12/17 20:06:31   1953s]     None
[12/17 20:06:31   1953s] 
[12/17 20:06:31   1953s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5788.8M) ***
[12/17 20:06:31   1953s] 
[12/17 20:06:31   1953s] Deleting 0 temporary hard placement blockage(s).
[12/17 20:06:31   1953s] Total-nets :: 12383, Stn-nets :: 33, ratio :: 0.266494 %, Total-len 418382, Stn-len 14980.7
[12/17 20:06:31   1953s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 20:06:31   1953s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5660.8M, EPOCH TIME: 1734462391.928842
[12/17 20:06:31   1953s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:06:31   1953s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1953s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1953s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1953s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.013, MEM:5382.8M, EPOCH TIME: 1734462391.941698
[12/17 20:06:31   1953s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.30
[12/17 20:06:31   1953s] *** DrvOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.1/0:00:00.9 (1.2), totSession cpu/real = 0:32:33.4/3:58:50.0 (0.1), mem = 5382.8M
[12/17 20:06:31   1953s] 
[12/17 20:06:31   1953s] =============================================================================================
[12/17 20:06:31   1953s]  Step TAT Report : DrvOpt #1 / optDesign #8                                     22.33-s094_1
[12/17 20:06:31   1953s] =============================================================================================
[12/17 20:06:31   1953s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:06:31   1953s] ---------------------------------------------------------------------------------------------
[12/17 20:06:31   1953s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 20:06:31   1953s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:31   1953s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  15.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:06:31   1953s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:31   1953s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    1.9
[12/17 20:06:31   1953s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 20:06:31   1953s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.7
[12/17 20:06:31   1953s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:06:31   1953s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.9
[12/17 20:06:31   1953s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    6.3
[12/17 20:06:31   1953s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.7
[12/17 20:06:31   1953s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 20:06:31   1953s] [ MISC                   ]          0:00:00.5  (  61.1 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:06:31   1953s] ---------------------------------------------------------------------------------------------
[12/17 20:06:31   1953s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.1    1.2
[12/17 20:06:31   1953s] ---------------------------------------------------------------------------------------------
[12/17 20:06:31   1953s] 
[12/17 20:06:31   1953s] drv optimizer changes nothing and skips refinePlace
[12/17 20:06:31   1953s] End: GigaOpt DRV Optimization
[12/17 20:06:31   1953s] *info:
[12/17 20:06:31   1953s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5382.75M).
[12/17 20:06:31   1953s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5382.8M, EPOCH TIME: 1734462391.947615
[12/17 20:06:31   1953s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1953s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1953s] 
[12/17 20:06:31   1953s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:31   1953s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5382.8M, EPOCH TIME: 1734462391.952571
[12/17 20:06:31   1953s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:31   1953s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1953s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.00min mem=5382.8M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:06:32   1953s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3918.7M, totSessionCpu=0:32:34 **
[12/17 20:06:32   1953s]   DRV Snapshot: (REF)
[12/17 20:06:32   1953s]          Tran DRV: 0 (0)
[12/17 20:06:32   1953s]           Cap DRV: 0 (0)
[12/17 20:06:32   1953s]        Fanout DRV: 0 (0)
[12/17 20:06:32   1953s]            Glitch: 0 (0)
[12/17 20:06:32   1953s] *** Timing Is met
[12/17 20:06:32   1953s] *** Check timing (0:00:00.0)
[12/17 20:06:32   1953s] *** Setup timing is met (target slack 0ns)
[12/17 20:06:32   1953s]   Timing Snapshot: (REF)
[12/17 20:06:32   1953s]      Weighted WNS: 0.000
[12/17 20:06:32   1953s]       All  PG WNS: 0.000
[12/17 20:06:32   1953s]       High PG WNS: 0.000
[12/17 20:06:32   1953s]       All  PG TNS: 0.000
[12/17 20:06:32   1953s]       High PG TNS: 0.000
[12/17 20:06:32   1953s]       Low  PG TNS: 0.000
[12/17 20:06:32   1953s]    Category Slack: { [L, 1.099] }
[12/17 20:06:32   1953s] 
[12/17 20:06:32   1953s] **INFO: flowCheckPoint #45 OptimizationPreEco
[12/17 20:06:32   1953s] Running postRoute recovery in preEcoRoute mode
[12/17 20:06:32   1953s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3918.7M, totSessionCpu=0:32:34 **
[12/17 20:06:32   1953s]   DRV Snapshot: (TGT)
[12/17 20:06:32   1953s]          Tran DRV: 0 (0)
[12/17 20:06:32   1953s]           Cap DRV: 0 (0)
[12/17 20:06:32   1953s]        Fanout DRV: 0 (0)
[12/17 20:06:32   1953s]            Glitch: 0 (0)
[12/17 20:06:32   1953s] Checking DRV degradation...
[12/17 20:06:32   1953s] 
[12/17 20:06:32   1953s] Recovery Manager:
[12/17 20:06:32   1953s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:06:32   1953s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:06:32   1953s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:06:32   1953s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:06:32   1953s] 
[12/17 20:06:32   1953s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 20:06:32   1953s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5382.21M, totSessionCpu=0:32:34).
[12/17 20:06:32   1953s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 3918.7M, totSessionCpu=0:32:34 **
[12/17 20:06:32   1953s] 
[12/17 20:06:32   1954s]   DRV Snapshot: (REF)
[12/17 20:06:32   1954s]          Tran DRV: 0 (0)
[12/17 20:06:32   1954s]           Cap DRV: 0 (0)
[12/17 20:06:32   1954s]        Fanout DRV: 0 (0)
[12/17 20:06:32   1954s]            Glitch: 0 (0)
[12/17 20:06:32   1954s] Skipping pre eco harden opt
[12/17 20:06:32   1954s] Running refinePlace -preserveRouting true -hardFence false
[12/17 20:06:32   1954s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5643.9M, EPOCH TIME: 1734462392.295331
[12/17 20:06:32   1954s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5643.9M, EPOCH TIME: 1734462392.295388
[12/17 20:06:32   1954s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5643.9M, EPOCH TIME: 1734462392.295437
[12/17 20:06:32   1954s] Processing tracks to init pin-track alignment.
[12/17 20:06:32   1954s] z: 2, totalTracks: 1
[12/17 20:06:32   1954s] z: 4, totalTracks: 1
[12/17 20:06:32   1954s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:06:32   1954s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5643.9M, EPOCH TIME: 1734462392.300137
[12/17 20:06:32   1954s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:06:32   1954s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:5643.9M, EPOCH TIME: 1734462392.305367
[12/17 20:06:32   1954s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5643.9M, EPOCH TIME: 1734462392.305421
[12/17 20:06:32   1954s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5643.9M, EPOCH TIME: 1734462392.305576
[12/17 20:06:32   1954s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5643.9MB).
[12/17 20:06:32   1954s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5643.9M, EPOCH TIME: 1734462392.306715
[12/17 20:06:32   1954s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:5643.9M, EPOCH TIME: 1734462392.306743
[12/17 20:06:32   1954s] TDRefine: refinePlace mode is spiral
[12/17 20:06:32   1954s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.20
[12/17 20:06:32   1954s] OPERPROF:   Starting Refine-Place at level 2, MEM:5643.9M, EPOCH TIME: 1734462392.306822
[12/17 20:06:32   1954s] *** Starting refinePlace (0:32:34 mem=5643.9M) ***
[12/17 20:06:32   1954s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:32   1954s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:06:32   1954s] Set min layer with nano route mode ( 1 )
[12/17 20:06:32   1954s] Set max layer with nano route mode ( 5 )
[12/17 20:06:32   1954s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:06:32   1954s] Set min layer with nano route mode ( 1 )
[12/17 20:06:32   1954s] Set max layer with nano route mode ( 5 )
[12/17 20:06:32   1954s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5643.9M, EPOCH TIME: 1734462392.319905
[12/17 20:06:32   1954s] Starting refinePlace ...
[12/17 20:06:32   1954s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:06:32   1954s] Set min layer with nano route mode ( 1 )
[12/17 20:06:32   1954s] Set max layer with nano route mode ( 5 )
[12/17 20:06:32   1954s] One DDP V2 for no tweak run.
[12/17 20:06:32   1954s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:06:32   1954s] Set min layer with nano route mode ( 1 )
[12/17 20:06:32   1954s] Set max layer with nano route mode ( 5 )
[12/17 20:06:32   1954s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5739.9M, EPOCH TIME: 1734462392.338318
[12/17 20:06:32   1954s] DDP initSite1 nrRow 90 nrJob 90
[12/17 20:06:32   1954s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5739.9M, EPOCH TIME: 1734462392.338392
[12/17 20:06:32   1954s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5739.9M, EPOCH TIME: 1734462392.338620
[12/17 20:06:32   1954s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5739.9M, EPOCH TIME: 1734462392.338668
[12/17 20:06:32   1954s] DDP markSite nrRow 90 nrJob 90
[12/17 20:06:32   1954s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5739.9M, EPOCH TIME: 1734462392.338909
[12/17 20:06:32   1954s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.003, REAL:0.001, MEM:5739.9M, EPOCH TIME: 1734462392.338949
[12/17 20:06:32   1954s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 20:06:32   1954s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5643.9MB) @(0:32:34 - 0:32:34).
[12/17 20:06:32   1954s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:06:32   1954s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 20:06:32   1954s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 20:06:32   1954s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 20:06:32   1954s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 20:06:32   1954s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=5611.9MB) @(0:32:34 - 0:32:35).
[12/17 20:06:32   1954s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:06:32   1954s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5611.9MB
[12/17 20:06:32   1954s] Statistics of distance of Instance movement in refine placement:
[12/17 20:06:32   1954s]   maximum (X+Y) =         0.00 um
[12/17 20:06:32   1954s]   mean    (X+Y) =         0.00 um
[12/17 20:06:32   1954s] Summary Report:
[12/17 20:06:32   1954s] Instances move: 0 (out of 12267 movable)
[12/17 20:06:32   1954s] Instances flipped: 0
[12/17 20:06:32   1954s] Mean displacement: 0.00 um
[12/17 20:06:32   1954s] Max displacement: 0.00 um 
[12/17 20:06:32   1954s] Total instances moved : 0
[12/17 20:06:32   1954s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.624, REAL:0.354, MEM:5611.9M, EPOCH TIME: 1734462392.673474
[12/17 20:06:32   1954s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:06:32   1954s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5611.9MB
[12/17 20:06:32   1954s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=5611.9MB) @(0:32:34 - 0:32:35).
[12/17 20:06:32   1954s] *** Finished refinePlace (0:32:35 mem=5611.9M) ***
[12/17 20:06:32   1954s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.20
[12/17 20:06:32   1954s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.641, REAL:0.371, MEM:5611.9M, EPOCH TIME: 1734462392.677587
[12/17 20:06:32   1954s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5611.9M, EPOCH TIME: 1734462392.677625
[12/17 20:06:32   1954s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:06:32   1954s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.049, REAL:0.013, MEM:5382.9M, EPOCH TIME: 1734462392.690849
[12/17 20:06:32   1954s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.703, REAL:0.396, MEM:5382.9M, EPOCH TIME: 1734462392.690902
[12/17 20:06:32   1954s] {MMLU 0 1 13900}
[12/17 20:06:32   1954s] ### Creating LA Mngr. totSessionCpu=0:32:35 mem=5382.9M
[12/17 20:06:32   1954s] ### Creating LA Mngr, finished. totSessionCpu=0:32:35 mem=5382.9M
[12/17 20:06:32   1954s] Default Rule : ""
[12/17 20:06:32   1954s] Non Default Rules :
[12/17 20:06:32   1954s] Worst Slack : 214748.365 ns
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Start Layer Assignment ...
[12/17 20:06:32   1954s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Select 0 cadidates out of 15080.
[12/17 20:06:32   1954s] No critical nets selected. Skipped !
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Start Assign Priority Nets ...
[12/17 20:06:32   1954s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:06:32   1954s] Existing Priority Nets 0 (0.0%)
[12/17 20:06:32   1954s] Assigned Priority Nets 0 (0.0%)
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Set Prefer Layer Routing Effort ...
[12/17 20:06:32   1954s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] {MMLU 0 1 13900}
[12/17 20:06:32   1954s] #optDebug: Start CG creation (mem=5412.0M)
[12/17 20:06:32   1954s]  ...initializing CG (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgPrt (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgEgp (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgPbk (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgNrb(cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgObs (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgCon (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s]  ...processing cgPdm (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5449.5M)
[12/17 20:06:32   1954s] ### Creating LA Mngr. totSessionCpu=0:32:35 mem=5449.5M
[12/17 20:06:32   1954s] ### Creating LA Mngr, finished. totSessionCpu=0:32:35 mem=5449.5M
[12/17 20:06:32   1954s] Default Rule : ""
[12/17 20:06:32   1954s] Non Default Rules :
[12/17 20:06:32   1954s] Worst Slack : 1.099 ns
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Start Layer Assignment ...
[12/17 20:06:32   1954s] WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Select 0 cadidates out of 15080.
[12/17 20:06:32   1954s] No critical nets selected. Skipped !
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s] Start Assign Priority Nets ...
[12/17 20:06:32   1954s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:06:32   1954s] Existing Priority Nets 0 (0.0%)
[12/17 20:06:32   1954s] Assigned Priority Nets 0 (0.0%)
[12/17 20:06:32   1954s] {MMLU 0 1 13900}
[12/17 20:06:32   1954s] ### Creating LA Mngr. totSessionCpu=0:32:35 mem=5449.5M
[12/17 20:06:32   1954s] ### Creating LA Mngr, finished. totSessionCpu=0:32:35 mem=5449.5M
[12/17 20:06:32   1954s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5449.5M, EPOCH TIME: 1734462392.923963
[12/17 20:06:32   1954s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1954s] 
[12/17 20:06:32   1954s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:32   1955s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5449.5M, EPOCH TIME: 1734462392.929040
[12/17 20:06:32   1955s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:32   1955s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:33   1955s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:06:33   1955s] **optDesign ... cpu = 0:00:25, real = 0:00:19, mem = 3866.1M, totSessionCpu=0:32:35 **
[12/17 20:06:33   1955s] **INFO: flowCheckPoint #46 GlobalDetailRoute
[12/17 20:06:33   1955s] -route_with_eco false                     # bool, default=false, user setting
[12/17 20:06:33   1955s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 20:06:33   1955s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 20:06:33   1955s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 20:06:33   1955s] Existing Dirty Nets : 1
[12/17 20:06:33   1955s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 20:06:33   1955s] Reset Dirty Nets : 1
[12/17 20:06:33   1955s] *** EcoRoute #1 [begin] (optDesign #8) : totSession cpu/real = 0:32:35.2/3:58:51.1 (0.1), mem = 5346.5M
[12/17 20:06:33   1955s] 
[12/17 20:06:33   1955s] globalDetailRoute
[12/17 20:06:33   1955s] 
[12/17 20:06:33   1955s] #Start globalDetailRoute on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1955s] #
[12/17 20:06:33   1955s] ### Time Record (globalDetailRoute) is installed.
[12/17 20:06:33   1955s] ### Time Record (Pre Callback) is installed.
[12/17 20:06:33   1955s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_6hAtJy.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5394.488M)
[12/17 20:06:33   1955s] eee: RC Grid Memory freed=37500
[12/17 20:06:33   1955s] ### Time Record (Pre Callback) is uninstalled.
[12/17 20:06:33   1955s] ### Time Record (DB Import) is installed.
[12/17 20:06:33   1955s] ### Time Record (Timing Data Generation) is installed.
[12/17 20:06:33   1955s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:33   1955s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:06:33   1955s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:06:33   1955s] ### Net info: total nets: 15080
[12/17 20:06:33   1955s] ### Net info: dirty nets: 0
[12/17 20:06:33   1955s] ### Net info: marked as disconnected nets: 0
[12/17 20:06:33   1955s] #num needed restored net=0
[12/17 20:06:33   1955s] #need_extraction net=0 (total=15080)
[12/17 20:06:33   1955s] ### Net info: fully routed nets: 12351
[12/17 20:06:33   1955s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:06:33   1955s] ### Net info: unrouted nets: 32
[12/17 20:06:33   1955s] ### Net info: re-extraction nets: 0
[12/17 20:06:33   1955s] ### Net info: ignored nets: 0
[12/17 20:06:33   1955s] ### Net info: skip routing nets: 0
[12/17 20:06:33   1955s] ### import design signature (225): route=26638442 fixed_route=662217276 flt_obj=0 vio=2096565141 swire=1694458791 shield_wire=1 net_attr=1602770025 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:33   1955s] ### Time Record (DB Import) is uninstalled.
[12/17 20:06:33   1955s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 20:06:33   1955s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc75f2b122ba00a58abb471ab48a92325
[12/17 20:06:33   1955s] #       cec0bfc720068a4aaef1eac7e7f7bdafc5f2fd7103195121e57a10aedc223c6d480a2bec
[12/17 20:06:33   1955s] #       5aa092f7445b94ebb787ec76b17c7e79950487aa1d3ce4bbae6b57507f84ead4eca1f687
[12/17 20:06:33   1955s] #       6a6c230c3ec6261cef7e683987366e0e8dd20216e2fb407e68bb2aae601c7cff972bd579
[12/17 20:06:33   1955s] #       d80b0c950210f226447ff4fd654429c8623ffa0cf221f6e98213484acf7c2105cec980d6
[12/17 20:06:33   1955s] #       06bee24f1833c49b375240568db1fba5f312a625f79b43092895914a946e3a9d4ecf2bb6
[12/17 20:06:33   1955s] #       c012b27ebf3d75b56f8b5d13a6c5a24815e58c236a7b6689d18056cec3cd1c5c2787060b
[12/17 20:06:33   1955s] #       e41b5a97c87bd3caf09041c7435622371ce8d2a46743ac425df5752a8d0fe3e93f324d45
[12/17 20:06:33   1955s] #       e8826728c7351b09b23c63d8a6254c73ca2e08b4c44394bc29668d50c9ab2675cd67ca5e
[12/17 20:06:33   1955s] #       01e9c956b9f904efbede2d
[12/17 20:06:33   1955s] #
[12/17 20:06:33   1955s] #Skip comparing routing design signature in db-snapshot flow
[12/17 20:06:33   1955s] ### Time Record (Data Preparation) is installed.
[12/17 20:06:33   1955s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a7f5724ae8026e03a756b3655ea5aa9
[12/17 20:06:33   1955s] #       4d0f7c7bc2c481a151d35efb8bf39efd9cc5f2fd71038228576a3d485f6c119e36a4a493
[12/17 20:06:33   1955s] #       6e2d51ab7ba22daaf5db83b85d2c9f5f5e15c1a16c8600d9aeeb9a15541f6d79aaf75085
[12/17 20:06:33   1955s] #       43393611861063dd1eefbe693587b67e0e8dca01e6f2fc417668ba32ae601c42ff9b2bf4
[12/17 20:06:33   1955s] #       65d92b0c151210b2ba8de118faeb88d620623f0601d910fbf4831348dacc3ca124cee980
[12/17 20:06:33   1955s] #       3116beea4f18b3c49bb74a8228c7d8fdd0790d338abbcda30254da2a2d0b3fdd4e6fe60d
[12/17 20:06:33   1955s] #       5b6201a2df6f4f5d159a7c57b7d36251a68972c6118dbbb0c46840a7e6e1760e6e92438b
[12/17 20:06:33   1955s] #       39f2813605f2de8cb63c64d1f39053c82d07fab4e96288655b957d954613daf1f41799b6
[12/17 20:06:33   1955s] #       a2eddac0509e0b1bfa340e71563f9d0592e4b862242d9b6ec2b4d0ec4b828e7888521334
[12/17 20:06:33   1955s] #       f3de50c1ab26fd9fcbb4fb0764263375f3098a9feae6
[12/17 20:06:33   1955s] #
[12/17 20:06:33   1955s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:06:33   1955s] ### Time Record (Global Routing) is installed.
[12/17 20:06:33   1955s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:06:33   1955s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:06:33   1955s] #Total number of routable nets = 12351.
[12/17 20:06:33   1955s] #Total number of nets in the design = 15080.
[12/17 20:06:33   1955s] #1 routable net do not has any wires.
[12/17 20:06:33   1955s] #12350 routable nets have routed wires.
[12/17 20:06:33   1955s] #1 net will be global routed.
[12/17 20:06:33   1955s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:06:33   1955s] #Using multithreading with 8 threads.
[12/17 20:06:33   1955s] ### Time Record (Data Preparation) is installed.
[12/17 20:06:33   1955s] #Start routing data preparation on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1955s] #
[12/17 20:06:33   1955s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:33   1955s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:33   1955s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:33   1955s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:33   1955s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:33   1955s] #Build and mark too close pins for the same net.
[12/17 20:06:33   1955s] ### Time Record (Cell Pin Access) is installed.
[12/17 20:06:33   1955s] #Initial pin access analysis.
[12/17 20:06:33   1955s] #Detail pin access analysis.
[12/17 20:06:33   1955s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 20:06:33   1955s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:06:33   1955s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:06:33   1955s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:06:33   1955s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:06:33   1955s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:06:33   1955s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:06:33   1955s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:06:33   1955s] #pin_access_rlayer=2(met2)
[12/17 20:06:33   1955s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:06:33   1955s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:06:33   1955s] #enable_dpt_layer_shield=F
[12/17 20:06:33   1955s] #has_line_end_grid=F
[12/17 20:06:33   1955s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 20:06:33   1955s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3883.64 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] #Regenerating Ggrids automatically.
[12/17 20:06:33   1956s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:06:33   1956s] #Using automatically generated G-grids.
[12/17 20:06:33   1956s] #Done routing data preparation.
[12/17 20:06:33   1956s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3885.70 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:33   1956s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:33   1956s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:33   1956s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:33   1956s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:33   1956s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #Finished routing data preparation on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #Cpu time = 00:00:00
[12/17 20:06:33   1956s] #Elapsed time = 00:00:00
[12/17 20:06:33   1956s] #Increased memory = 10.68 (MB)
[12/17 20:06:33   1956s] #Total memory = 3885.70 (MB)
[12/17 20:06:33   1956s] #Peak memory = 4217.92 (MB)
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:06:33   1956s] ### Time Record (Global Routing) is installed.
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #Start global routing on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #Start global routing initialization on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
[12/17 20:06:33   1956s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[12/17 20:06:33   1956s] #Number of eco nets is 1
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] #Start global routing data preparation on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 20:06:33 2024 with memory = 3885.70 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:33   1956s] #Start routing resource analysis on Tue Dec 17 20:06:33 2024
[12/17 20:06:33   1956s] #
[12/17 20:06:33   1956s] ### init_is_bin_blocked starts on Tue Dec 17 20:06:33 2024 with memory = 3885.70 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:06:33   1956s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 20:06:33 2024 with memory = 3888.02 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --5.97 [8]--
[12/17 20:06:33   1956s] ### adjust_flow_cap starts on Tue Dec 17 20:06:33 2024 with memory = 3887.43 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:06:33   1956s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:06:33 2024 with memory = 3888.48 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:06:33   1956s] ### set_via_blocked starts on Tue Dec 17 20:06:33 2024 with memory = 3888.48 (MB), peak = 4217.92 (MB)
[12/17 20:06:33   1956s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:34   1956s] ### copy_flow starts on Tue Dec 17 20:06:34 2024 with memory = 4079.05 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.1 GB --1.80 [8]--
[12/17 20:06:34   1956s] #Routing resource analysis is done on Tue Dec 17 20:06:34 2024
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] ### report_flow_cap starts on Tue Dec 17 20:06:34 2024 with memory = 3889.24 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] #  Resource Analysis:
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 20:06:34   1956s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 20:06:34   1956s] #  --------------------------------------------------------------
[12/17 20:06:34   1956s] #  met1           H        1759        2467       29237    46.56%
[12/17 20:06:34   1956s] #  met2           V        1407        1913       29237    46.57%
[12/17 20:06:34   1956s] #  met3           H        1174        1368       29237    46.94%
[12/17 20:06:34   1956s] #  met4           V        1066        1525       29237    52.95%
[12/17 20:06:34   1956s] #  met5           H         181         246       29237    55.62%
[12/17 20:06:34   1956s] #  --------------------------------------------------------------
[12/17 20:06:34   1956s] #  Total                   5589      57.22%      146185    49.73%
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:06:34   1956s] ### analyze_m2_tracks starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:34   1956s] ### report_initial_resource starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:06:34   1956s] ### mark_pg_pins_accessibility starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:34   1956s] ### set_net_region starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] #Global routing data preparation is done on Tue Dec 17 20:06:34 2024
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] #
[12/17 20:06:34   1956s] ### prepare_level starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### init level 1 starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1956s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:06:34   1956s] ### Level 1 hgrid = 173 X 169
[12/17 20:06:34   1956s] ### init level 2 starts on Tue Dec 17 20:06:34 2024 with memory = 3889.25 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:06:34   1957s] ### Level 2 hgrid = 44 X 43  (large_net only)
[12/17 20:06:34   1957s] ### init level 3 starts on Tue Dec 17 20:06:34 2024 with memory = 3890.00 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:34   1957s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/17 20:06:34   1957s] ### prepare_level_flow starts on Tue Dec 17 20:06:34 2024 with memory = 3890.18 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init_flow_edge starts on Tue Dec 17 20:06:34 2024 with memory = 3890.18 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:06:34   1957s] ### init_flow_edge starts on Tue Dec 17 20:06:34 2024 with memory = 3890.18 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.04 [8]--
[12/17 20:06:34   1957s] ### init_flow_edge starts on Tue Dec 17 20:06:34 2024 with memory = 3890.18 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:06:34   1957s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:34   1957s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:34   1957s] #
[12/17 20:06:34   1957s] #Global routing initialization is done on Tue Dec 17 20:06:34 2024
[12/17 20:06:34   1957s] #
[12/17 20:06:34   1957s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3890.18 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] #
[12/17 20:06:34   1957s] ### routing large nets 
[12/17 20:06:34   1957s] #start global routing iteration 1...
[12/17 20:06:34   1957s] ### init_flow_edge starts on Tue Dec 17 20:06:34 2024 with memory = 3890.18 (MB), peak = 4217.92 (MB)
[12/17 20:06:34   1957s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:06:34   1957s] ### routing at level 3 (topmost level) iter 0
[12/17 20:06:34   1957s] ### Uniform Hboxes (3x3)
[12/17 20:06:34   1957s] ### routing at level 2 iter 0 for 0 hboxes
[12/17 20:06:35   1958s] ### Uniform Hboxes (11x11)
[12/17 20:06:35   1958s] ### routing at level 1 iter 0 for 0 hboxes
[12/17 20:06:35   1958s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3895.87 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #start global routing iteration 2...
[12/17 20:06:35   1958s] ### init_flow_edge starts on Tue Dec 17 20:06:35 2024 with memory = 3895.87 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:35   1958s] ### cal_flow starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### routing at level 1 (topmost level) iter 0
[12/17 20:06:35   1958s] ### measure_qor starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### measure_congestion starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --2.73 [8]--
[12/17 20:06:35   1958s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #start global routing iteration 3...
[12/17 20:06:35   1958s] ### routing at level 1 (topmost level) iter 1
[12/17 20:06:35   1958s] ### measure_qor starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### measure_congestion starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --3.07 [8]--
[12/17 20:06:35   1958s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] ### route_end starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:06:35   1958s] #Total number of routable nets = 12351.
[12/17 20:06:35   1958s] #Total number of nets in the design = 15080.
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #12351 routable nets have routed wires.
[12/17 20:06:35   1958s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #Routed net constraints summary:
[12/17 20:06:35   1958s] #-----------------------------
[12/17 20:06:35   1958s] #        Rules   Unconstrained  
[12/17 20:06:35   1958s] #-----------------------------
[12/17 20:06:35   1958s] #      Default               1  
[12/17 20:06:35   1958s] #-----------------------------
[12/17 20:06:35   1958s] #        Total               1  
[12/17 20:06:35   1958s] #-----------------------------
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #Routing constraints summary of the whole design:
[12/17 20:06:35   1958s] #------------------------------------------------
[12/17 20:06:35   1958s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 20:06:35   1958s] #------------------------------------------------
[12/17 20:06:35   1958s] #      Default                  1           12350  
[12/17 20:06:35   1958s] #------------------------------------------------
[12/17 20:06:35   1958s] #        Total                  1           12350  
[12/17 20:06:35   1958s] #------------------------------------------------
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### cal_base_flow starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### init_flow_edge starts on Tue Dec 17 20:06:35 2024 with memory = 3896.41 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:35   1958s] ### cal_flow starts on Tue Dec 17 20:06:35 2024 with memory = 3896.00 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:35   1958s] ### report_overcon starts on Tue Dec 17 20:06:35 2024 with memory = 3896.00 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #                 OverCon          
[12/17 20:06:35   1958s] #                  #Gcell    %Gcell
[12/17 20:06:35   1958s] #     Layer           (1)   OverCon  Flow/Cap
[12/17 20:06:35   1958s] #  ----------------------------------------------
[12/17 20:06:35   1958s] #  met1          0(0.00%)   (0.00%)     0.19  
[12/17 20:06:35   1958s] #  met2          0(0.00%)   (0.00%)     0.17  
[12/17 20:06:35   1958s] #  met3          0(0.00%)   (0.00%)     0.12  
[12/17 20:06:35   1958s] #  met4          0(0.00%)   (0.00%)     0.04  
[12/17 20:06:35   1958s] #  met5          0(0.00%)   (0.00%)     0.02  
[12/17 20:06:35   1958s] #  ----------------------------------------------
[12/17 20:06:35   1958s] #     Total      0(0.00%)   (0.00%)
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/17 20:06:35   1958s] #  Overflow after GR: 0.00% H + 0.00% V
[12/17 20:06:35   1958s] #
[12/17 20:06:35   1958s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### cal_base_flow starts on Tue Dec 17 20:06:35 2024 with memory = 3896.00 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### init_flow_edge starts on Tue Dec 17 20:06:35 2024 with memory = 3896.00 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:06:35   1958s] ### cal_flow starts on Tue Dec 17 20:06:35 2024 with memory = 3895.73 (MB), peak = 4217.92 (MB)
[12/17 20:06:35   1958s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:35   1958s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:06:35   1958s] ### generate_cong_map_content starts on Tue Dec 17 20:06:35 2024 with memory = 3895.73 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:06:36   1959s] ### update starts on Tue Dec 17 20:06:36 2024 with memory = 3895.76 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] #Complete Global Routing.
[12/17 20:06:36   1959s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:06:36   1959s] #Total wire length = 418400 um.
[12/17 20:06:36   1959s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met1 = 131013 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met3 = 80339 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:06:36   1959s] #Total number of vias = 32437
[12/17 20:06:36   1959s] #Up-Via Summary (total 32437):
[12/17 20:06:36   1959s] #           
[12/17 20:06:36   1959s] #-----------------------
[12/17 20:06:36   1959s] # met1            26461
[12/17 20:06:36   1959s] # met2             4840
[12/17 20:06:36   1959s] # met3             1065
[12/17 20:06:36   1959s] # met4               71
[12/17 20:06:36   1959s] #-----------------------
[12/17 20:06:36   1959s] #                 32437 
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] ### update cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --2.70 [8]--
[12/17 20:06:36   1959s] ### report_overcon starts on Tue Dec 17 20:06:36 2024 with memory = 3895.76 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:06:36   1959s] ### report_overcon starts on Tue Dec 17 20:06:36 2024 with memory = 3895.76 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] #Max overcon = 0 track.
[12/17 20:06:36   1959s] #Total overcon = 0.00%.
[12/17 20:06:36   1959s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 20:06:36   1959s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:06:36   1959s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.10 [8]--
[12/17 20:06:36   1959s] ### global_route design signature (228): route=226160078 net_attr=369386189
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] #Global routing statistics:
[12/17 20:06:36   1959s] #Cpu time = 00:00:03
[12/17 20:06:36   1959s] #Elapsed time = 00:00:03
[12/17 20:06:36   1959s] #Increased memory = 9.87 (MB)
[12/17 20:06:36   1959s] #Total memory = 3895.57 (MB)
[12/17 20:06:36   1959s] #Peak memory = 4217.92 (MB)
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] #Finished global routing on Tue Dec 17 20:06:36 2024
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:06:36   1959s] ### Time Record (Data Preparation) is installed.
[12/17 20:06:36   1959s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:06:36   1959s] ### track-assign external-init starts on Tue Dec 17 20:06:36 2024 with memory = 3893.28 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] ### Time Record (Track Assignment) is installed.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] ### Time Record (Data Preparation) is installed.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:06:36   1959s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:06:36   1959s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.23 [8]--
[12/17 20:06:36   1959s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3893.28 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] ### track-assign engine-init starts on Tue Dec 17 20:06:36 2024 with memory = 3893.28 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] ### Time Record (Track Assignment) is installed.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.15 [8]--
[12/17 20:06:36   1959s] ### track-assign core-engine starts on Tue Dec 17 20:06:36 2024 with memory = 3893.28 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] #Start Track Assignment.
[12/17 20:06:36   1959s] #Done with 1 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:06:36   1959s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:06:36   1959s] #Complete Track Assignment.
[12/17 20:06:36   1959s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:06:36   1959s] #Total wire length = 418400 um.
[12/17 20:06:36   1959s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met1 = 131013 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met3 = 80339 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:06:36   1959s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:06:36   1959s] #Total number of vias = 32437
[12/17 20:06:36   1959s] #Up-Via Summary (total 32437):
[12/17 20:06:36   1959s] #           
[12/17 20:06:36   1959s] #-----------------------
[12/17 20:06:36   1959s] # met1            26461
[12/17 20:06:36   1959s] # met2             4840
[12/17 20:06:36   1959s] # met3             1065
[12/17 20:06:36   1959s] # met4               71
[12/17 20:06:36   1959s] #-----------------------
[12/17 20:06:36   1959s] #                 32437 
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] ### track_assign design signature (231): route=718278098
[12/17 20:06:36   1959s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.1 GB --1.47 [8]--
[12/17 20:06:36   1959s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:06:36   1959s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3892.46 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] #number of short segments in preferred routing layers
[12/17 20:06:36   1959s] #	
[12/17 20:06:36   1959s] #	
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 20:06:36   1959s] #Cpu time = 00:00:04
[12/17 20:06:36   1959s] #Elapsed time = 00:00:03
[12/17 20:06:36   1959s] #Increased memory = 17.70 (MB)
[12/17 20:06:36   1959s] #Total memory = 3892.71 (MB)
[12/17 20:06:36   1959s] #Peak memory = 4217.92 (MB)
[12/17 20:06:36   1959s] #Using multithreading with 8 threads.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] ### Time Record (Detail Routing) is installed.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] ### Time Record (Data Preparation) is installed.
[12/17 20:06:36   1959s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:36   1959s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:36   1959s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:36   1959s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:36   1959s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:06:36   1959s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:06:36   1959s] #
[12/17 20:06:36   1959s] #Start Detail Routing..
[12/17 20:06:36   1959s] #start initial detail routing ...
[12/17 20:06:36   1959s] ### Design has 0 dirty nets
[12/17 20:06:36   1960s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.25% required routing.
[12/17 20:06:36   1960s] ### Gcell dirty-map stats: routing = 0.31%
[12/17 20:06:36   1960s] #   number of violations = 41
[12/17 20:06:36   1960s] #
[12/17 20:06:36   1960s] #    By Layer and Type :
[12/17 20:06:36   1960s] #	         MetSpc    Short   Totals
[12/17 20:06:36   1960s] #	met1          3       38       41
[12/17 20:06:36   1960s] #	Totals        3       38       41
[12/17 20:06:36   1960s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3893.27 (MB), peak = 4217.92 (MB)
[12/17 20:06:36   1960s] #start 1st optimization iteration ...
[12/17 20:06:37   1961s] ### Gcell dirty-map stats: routing = 1.07%
[12/17 20:06:37   1961s] #   number of violations = 41
[12/17 20:06:37   1961s] #
[12/17 20:06:37   1961s] #    By Layer and Type :
[12/17 20:06:37   1961s] #	         MetSpc    Short   Totals
[12/17 20:06:37   1961s] #	met1          3       38       41
[12/17 20:06:37   1961s] #	Totals        3       38       41
[12/17 20:06:37   1961s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3919.56 (MB), peak = 4217.92 (MB)
[12/17 20:06:37   1961s] #Complete Detail Routing.
[12/17 20:06:37   1961s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:06:37   1961s] #Total wire length = 418403 um.
[12/17 20:06:37   1961s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:06:37   1961s] #Total wire length on LAYER met1 = 131011 um.
[12/17 20:06:37   1961s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:06:37   1961s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:06:37   1961s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:06:37   1961s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:06:37   1961s] #Total number of vias = 32436
[12/17 20:06:37   1961s] #Up-Via Summary (total 32436):
[12/17 20:06:37   1961s] #           
[12/17 20:06:37   1961s] #-----------------------
[12/17 20:06:37   1961s] # met1            26460
[12/17 20:06:37   1961s] # met2             4840
[12/17 20:06:37   1961s] # met3             1065
[12/17 20:06:37   1961s] # met4               71
[12/17 20:06:37   1961s] #-----------------------
[12/17 20:06:37   1961s] #                 32436 
[12/17 20:06:37   1961s] #
[12/17 20:06:37   1961s] #Total number of DRC violations = 41
[12/17 20:06:37   1961s] #Total number of violations on LAYER met1 = 41
[12/17 20:06:37   1961s] #Total number of violations on LAYER met2 = 0
[12/17 20:06:37   1961s] #Total number of violations on LAYER met3 = 0
[12/17 20:06:37   1961s] #Total number of violations on LAYER met4 = 0
[12/17 20:06:37   1961s] #Total number of violations on LAYER met5 = 0
[12/17 20:06:37   1961s] ### Time Record (Detail Routing) is uninstalled.
[12/17 20:06:37   1961s] #Cpu time = 00:00:02
[12/17 20:06:37   1961s] #Elapsed time = 00:00:01
[12/17 20:06:37   1961s] #Increased memory = 26.84 (MB)
[12/17 20:06:37   1961s] #Total memory = 3919.56 (MB)
[12/17 20:06:37   1961s] #Peak memory = 4217.92 (MB)
[12/17 20:06:37   1961s] ### Time Record (Antenna Fixing) is installed.
[12/17 20:06:37   1961s] #
[12/17 20:06:37   1961s] #start routing for process antenna violation fix ...
[12/17 20:06:37   1961s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:37   1961s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:37   1961s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:37   1961s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:37   1961s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:37   1961s] ### Time Record (Data Preparation) is installed.
[12/17 20:06:37   1961s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:37   1961s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:37   1961s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:37   1961s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:37   1961s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:37   1961s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:06:37   1961s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] #    By Layer and Type :
[12/17 20:06:37   1962s] #	         MetSpc    Short   Totals
[12/17 20:06:37   1962s] #	met1          3       38       41
[12/17 20:06:37   1962s] #	Totals        3       38       41
[12/17 20:06:37   1962s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3939.56 (MB), peak = 4217.92 (MB)
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:06:37   1962s] #Total wire length = 418403 um.
[12/17 20:06:37   1962s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met1 = 131011 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:06:37   1962s] #Total number of vias = 32436
[12/17 20:06:37   1962s] #Up-Via Summary (total 32436):
[12/17 20:06:37   1962s] #           
[12/17 20:06:37   1962s] #-----------------------
[12/17 20:06:37   1962s] # met1            26460
[12/17 20:06:37   1962s] # met2             4840
[12/17 20:06:37   1962s] # met3             1065
[12/17 20:06:37   1962s] # met4               71
[12/17 20:06:37   1962s] #-----------------------
[12/17 20:06:37   1962s] #                 32436 
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] #Total number of DRC violations = 41
[12/17 20:06:37   1962s] #Total number of process antenna violations = 0
[12/17 20:06:37   1962s] #Total number of net violated process antenna rule = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met1 = 41
[12/17 20:06:37   1962s] #Total number of violations on LAYER met2 = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met3 = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met4 = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met5 = 0
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:06:37   1962s] #Total wire length = 418403 um.
[12/17 20:06:37   1962s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met1 = 131011 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:06:37   1962s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:06:37   1962s] #Total number of vias = 32436
[12/17 20:06:37   1962s] #Up-Via Summary (total 32436):
[12/17 20:06:37   1962s] #           
[12/17 20:06:37   1962s] #-----------------------
[12/17 20:06:37   1962s] # met1            26460
[12/17 20:06:37   1962s] # met2             4840
[12/17 20:06:37   1962s] # met3             1065
[12/17 20:06:37   1962s] # met4               71
[12/17 20:06:37   1962s] #-----------------------
[12/17 20:06:37   1962s] #                 32436 
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] #Total number of DRC violations = 41
[12/17 20:06:37   1962s] #Total number of process antenna violations = 0
[12/17 20:06:37   1962s] #Total number of net violated process antenna rule = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met1 = 41
[12/17 20:06:37   1962s] #Total number of violations on LAYER met2 = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met3 = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met4 = 0
[12/17 20:06:37   1962s] #Total number of violations on LAYER met5 = 0
[12/17 20:06:37   1962s] #
[12/17 20:06:37   1962s] ### Gcell dirty-map stats: routing = 1.07%
[12/17 20:06:37   1962s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 20:06:37   1962s] #detailRoute Statistics:
[12/17 20:06:37   1962s] #Cpu time = 00:00:03
[12/17 20:06:37   1962s] #Elapsed time = 00:00:01
[12/17 20:06:37   1962s] #Increased memory = 48.83 (MB)
[12/17 20:06:37   1962s] #Total memory = 3941.55 (MB)
[12/17 20:06:37   1962s] #Peak memory = 4217.92 (MB)
[12/17 20:06:37   1962s] #Skip updating routing design signature in db-snapshot flow
[12/17 20:06:37   1962s] ### global_detail_route design signature (242): route=1044426658 flt_obj=0 vio=1116115531 shield_wire=1
[12/17 20:06:37   1962s] ### Time Record (DB Export) is installed.
[12/17 20:06:37   1962s] ### export design design signature (243): route=1044426658 fixed_route=662217276 flt_obj=0 vio=1116115531 swire=1694458791 shield_wire=1 net_attr=1718511766 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:37   1963s] ### Time Record (DB Export) is uninstalled.
[12/17 20:06:37   1963s] ### Time Record (Post Callback) is installed.
[12/17 20:06:37   1963s] ### Time Record (Post Callback) is uninstalled.
[12/17 20:06:37   1963s] #
[12/17 20:06:37   1963s] #globalDetailRoute statistics:
[12/17 20:06:37   1963s] #Cpu time = 00:00:08
[12/17 20:06:37   1963s] #Elapsed time = 00:00:05
[12/17 20:06:37   1963s] #Increased memory = -116.20 (MB)
[12/17 20:06:37   1963s] #Total memory = 3749.93 (MB)
[12/17 20:06:37   1963s] #Peak memory = 4217.92 (MB)
[12/17 20:06:37   1963s] #Number of warnings = 24
[12/17 20:06:37   1963s] #Total number of warnings = 469
[12/17 20:06:37   1963s] #Number of fails = 0
[12/17 20:06:37   1963s] #Total number of fails = 0
[12/17 20:06:37   1963s] #Complete globalDetailRoute on Tue Dec 17 20:06:37 2024
[12/17 20:06:37   1963s] #
[12/17 20:06:37   1963s] ### import design signature (244): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:37   1963s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 20:06:37   1963s] ### 
[12/17 20:06:37   1963s] ###   Scalability Statistics
[12/17 20:06:37   1963s] ### 
[12/17 20:06:37   1963s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:06:37   1963s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 20:06:37   1963s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:06:37   1963s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Global Routing                |        00:00:03|        00:00:03|             1.2|
[12/17 20:06:37   1963s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[12/17 20:06:37   1963s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 20:06:37   1963s] ###   Entire Command                |        00:00:08|        00:00:05|             1.7|
[12/17 20:06:37   1963s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:06:37   1963s] ### 
[12/17 20:06:37   1963s] *** EcoRoute #1 [finish] (optDesign #8) : cpu/real = 0:00:08.0/0:00:04.6 (1.7), totSession cpu/real = 0:32:43.2/3:58:55.7 (0.1), mem = 5248.5M
[12/17 20:06:37   1963s] 
[12/17 20:06:37   1963s] =============================================================================================
[12/17 20:06:37   1963s]  Step TAT Report : EcoRoute #1 / optDesign #8                                   22.33-s094_1
[12/17 20:06:37   1963s] =============================================================================================
[12/17 20:06:37   1963s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:06:37   1963s] ---------------------------------------------------------------------------------------------
[12/17 20:06:37   1963s] [ GlobalRoute            ]      1   0:00:02.5  (  54.4 % )     0:00:02.5 /  0:00:03.0    1.2
[12/17 20:06:37   1963s] [ DetailRoute            ]      1   0:00:00.6  (  13.4 % )     0:00:00.6 /  0:00:01.7    2.8
[12/17 20:06:37   1963s] [ MISC                   ]          0:00:01.5  (  32.2 % )     0:00:01.5 /  0:00:03.3    2.2
[12/17 20:06:37   1963s] ---------------------------------------------------------------------------------------------
[12/17 20:06:37   1963s]  EcoRoute #1 TOTAL                  0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:08.0    1.7
[12/17 20:06:37   1963s] ---------------------------------------------------------------------------------------------
[12/17 20:06:37   1963s] 
[12/17 20:06:37   1963s] **optDesign ... cpu = 0:00:33, real = 0:00:23, mem = 3731.6M, totSessionCpu=0:32:43 **
[12/17 20:06:37   1963s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 20:06:37   1963s] **INFO: flowCheckPoint #47 PostEcoSummary
[12/17 20:06:37   1963s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:06:37   1963s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:06:37   1963s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:06:37   1963s] ### Net info: total nets: 15080
[12/17 20:06:37   1963s] ### Net info: dirty nets: 0
[12/17 20:06:37   1963s] ### Net info: marked as disconnected nets: 0
[12/17 20:06:37   1963s] #num needed restored net=0
[12/17 20:06:37   1963s] #need_extraction net=0 (total=15080)
[12/17 20:06:37   1963s] ### Net info: fully routed nets: 12351
[12/17 20:06:37   1963s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:06:37   1963s] ### Net info: unrouted nets: 32
[12/17 20:06:37   1963s] ### Net info: re-extraction nets: 0
[12/17 20:06:37   1963s] ### Net info: ignored nets: 0
[12/17 20:06:37   1963s] ### Net info: skip routing nets: 0
[12/17 20:06:37   1963s] ### import design signature (245): route=2025968786 fixed_route=2025968786 flt_obj=0 vio=1601669258 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:37   1963s] #Extract in post route mode
[12/17 20:06:37   1963s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:06:37   1963s] #Fast data preparation for tQuantus.
[12/17 20:06:37   1963s] #Start routing data preparation on Tue Dec 17 20:06:37 2024
[12/17 20:06:37   1963s] #
[12/17 20:06:37   1963s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:06:37   1963s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:06:37   1963s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:06:37   1963s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:06:37   1963s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:06:38   1963s] #Regenerating Ggrids automatically.
[12/17 20:06:38   1963s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:06:38   1963s] #Using automatically generated G-grids.
[12/17 20:06:38   1963s] #Done routing data preparation.
[12/17 20:06:38   1963s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3751.33 (MB), peak = 4217.92 (MB)
[12/17 20:06:38   1963s] #Start routing data preparation on Tue Dec 17 20:06:38 2024
[12/17 20:06:38   1963s] #
[12/17 20:06:38   1963s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:06:38   1963s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:06:38   1963s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:06:38   1963s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:06:38   1963s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:06:38   1963s] #Build and mark too close pins for the same net.
[12/17 20:06:38   1963s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:06:38   1963s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:06:38   1963s] #pin_access_rlayer=2(met2)
[12/17 20:06:38   1963s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:06:38   1963s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:06:38   1963s] #enable_dpt_layer_shield=F
[12/17 20:06:38   1963s] #has_line_end_grid=F
[12/17 20:06:38   1964s] #Regenerating Ggrids automatically.
[12/17 20:06:38   1964s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:06:38   1964s] #Using automatically generated G-grids.
[12/17 20:06:38   1964s] #Done routing data preparation.
[12/17 20:06:38   1964s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3757.16 (MB), peak = 4217.92 (MB)
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #Start tQuantus RC extraction...
[12/17 20:06:38   1964s] #Start building rc corner(s)...
[12/17 20:06:38   1964s] #Number of RC Corner = 1
[12/17 20:06:38   1964s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:06:38   1964s] #(i=6, n=5 1000)
[12/17 20:06:38   1964s] #Layer met5 does not exist in nanoroute.
[12/17 20:06:38   1964s] #li1 -> met1 (1)
[12/17 20:06:38   1964s] #met1 -> met2 (2)
[12/17 20:06:38   1964s] #met2 -> met3 (3)
[12/17 20:06:38   1964s] #met3 -> met4 (4)
[12/17 20:06:38   1964s] #met4 -> met5 (5)
[12/17 20:06:38   1964s] #SADV-On
[12/17 20:06:38   1964s] # Corner(s) : 
[12/17 20:06:38   1964s] #RC_CORNER [25.00]
[12/17 20:06:38   1964s] # Corner id: 0
[12/17 20:06:38   1964s] # Layout Scale: 1.000000
[12/17 20:06:38   1964s] # Has Metal Fill model: yes
[12/17 20:06:38   1964s] # Temperature was set
[12/17 20:06:38   1964s] # Temperature : 25.000000
[12/17 20:06:38   1964s] # Ref. Temp   : 30.000000
[12/17 20:06:38   1964s] #SADV-Off
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:06:38   1964s] #total pattern=56 [6, 147]
[12/17 20:06:38   1964s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:06:38   1964s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:06:38   1964s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:06:38   1964s] #number model r/c [1,1] [6,147] read
[12/17 20:06:38   1964s] #0 rcmodel(s) requires rebuild
[12/17 20:06:38   1964s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3759.62 (MB), peak = 4217.92 (MB)
[12/17 20:06:38   1964s] #Finish check_net_pin_list step Enter extract
[12/17 20:06:38   1964s] #Start init net ripin tree building
[12/17 20:06:38   1964s] #Finish init net ripin tree building
[12/17 20:06:38   1964s] #Cpu time = 00:00:00
[12/17 20:06:38   1964s] #Elapsed time = 00:00:00
[12/17 20:06:38   1964s] #Increased memory = 0.00 (MB)
[12/17 20:06:38   1964s] #Total memory = 3759.62 (MB)
[12/17 20:06:38   1964s] #Peak memory = 4217.92 (MB)
[12/17 20:06:38   1964s] #Using multithreading with 8 threads.
[12/17 20:06:38   1964s] #begin processing metal fill model file
[12/17 20:06:38   1964s] #end processing metal fill model file
[12/17 20:06:38   1964s] #Length limit = 200 pitches
[12/17 20:06:38   1964s] #opt mode = 2
[12/17 20:06:38   1964s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:06:38   1964s] #Start generate extraction boxes.
[12/17 20:06:38   1964s] #
[12/17 20:06:38   1964s] #Extract using 30 x 30 Hboxes
[12/17 20:06:38   1964s] #6x6 initial hboxes
[12/17 20:06:38   1964s] #Use area based hbox pruning.
[12/17 20:06:38   1964s] #0/0 hboxes pruned.
[12/17 20:06:38   1964s] #Complete generating extraction boxes.
[12/17 20:06:38   1964s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:06:38   1964s] #Process 0 special clock nets for rc extraction
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:06:38   1964s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:06:38   1964s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 20:06:40   1969s] #Run Statistics for Extraction:
[12/17 20:06:40   1969s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 20:06:40   1969s] #   Increased memory =   250.68 (MB), total memory =  4010.35 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:40   1969s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d
[12/17 20:06:40   1970s] #Finish registering nets and terms for rcdb.
[12/17 20:06:40   1970s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3770.27 (MB), peak = 4217.92 (MB)
[12/17 20:06:40   1970s] #RC Statistics: 49038 Res, 27016 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:06:40   1970s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5031.72 (24237), Avg L-Edge Length: 10340.86 (14445)
[12/17 20:06:40   1970s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d.
[12/17 20:06:40   1970s] #Start writing RC data.
[12/17 20:06:40   1970s] #Finish writing RC data
[12/17 20:06:40   1970s] #Finish writing rcdb with 64010 nodes, 51659 edges, and 0 xcaps
[12/17 20:06:40   1970s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3765.93 (MB), peak = 4217.92 (MB)
[12/17 20:06:40   1970s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d' ...
[12/17 20:06:40   1970s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d' for reading (mem: 5350.613M)
[12/17 20:06:40   1970s] Reading RCDB with compressed RC data.
[12/17 20:06:40   1970s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d' for content verification (mem: 5350.613M)
[12/17 20:06:40   1970s] Reading RCDB with compressed RC data.
[12/17 20:06:40   1970s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d': 0 access done (mem: 5350.613M)
[12/17 20:06:40   1970s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d': 0 access done (mem: 5350.613M)
[12/17 20:06:40   1970s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5350.613M)
[12/17 20:06:40   1970s] Following multi-corner parasitics specified:
[12/17 20:06:40   1970s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d (rcdb)
[12/17 20:06:40   1970s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d' for reading (mem: 5350.613M)
[12/17 20:06:40   1970s] Reading RCDB with compressed RC data.
[12/17 20:06:40   1970s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d specified
[12/17 20:06:40   1970s] Cell fpga_top, hinst 
[12/17 20:06:40   1970s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:06:40   1970s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_TEF879.rcdb.d': 0 access done (mem: 5350.613M)
[12/17 20:06:40   1970s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5350.613M)
[12/17 20:06:40   1970s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_CuhPfv.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5350.613M)
[12/17 20:06:40   1970s] Reading RCDB with compressed RC data.
[12/17 20:06:40   1971s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_CuhPfv.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5350.613M)
[12/17 20:06:40   1971s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=5350.613M)
[12/17 20:06:40   1971s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5350.613M)
[12/17 20:06:40   1971s] #
[12/17 20:06:40   1971s] #Restore RCDB.
[12/17 20:06:40   1971s] #
[12/17 20:06:40   1971s] #Complete tQuantus RC extraction.
[12/17 20:06:40   1971s] #Cpu time = 00:00:07
[12/17 20:06:40   1971s] #Elapsed time = 00:00:03
[12/17 20:06:40   1971s] #Increased memory = 8.75 (MB)
[12/17 20:06:40   1971s] #Total memory = 3765.91 (MB)
[12/17 20:06:40   1971s] #Peak memory = 4217.92 (MB)
[12/17 20:06:40   1971s] #
[12/17 20:06:41   1971s] #411 inserted nodes are removed
[12/17 20:06:41   1971s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 20:06:41   1971s] ### export design design signature (247): route=1456441782 fixed_route=1456441782 flt_obj=0 vio=1601669258 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:41   1971s] ### import design signature (248): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:06:41   1971s] #Start Inst Signature in MT(0)
[12/17 20:06:41   1971s] #Start Net Signature in MT(29549193)
[12/17 20:06:41   1971s] #Calculate SNet Signature in MT (80767280)
[12/17 20:06:41   1971s] #Run time and memory report for RC extraction:
[12/17 20:06:41   1971s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:06:41   1971s] #Run Statistics for snet signature:
[12/17 20:06:41   1971s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/8, scale score = 0.18.
[12/17 20:06:41   1971s] #    Increased memory =    -0.02 (MB), total memory =  3737.85 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:41   1971s] #Run Statistics for Net Final Signature:
[12/17 20:06:41   1971s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:06:41   1971s] #   Increased memory =     0.00 (MB), total memory =  3737.87 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:41   1971s] #Run Statistics for Net launch:
[12/17 20:06:41   1971s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.54/8, scale score = 0.82.
[12/17 20:06:41   1971s] #    Increased memory =     0.12 (MB), total memory =  3737.87 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:41   1971s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:06:41   1971s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:06:41   1971s] #   Increased memory =     0.00 (MB), total memory =  3737.74 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:41   1971s] #Run Statistics for net signature:
[12/17 20:06:41   1971s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.10/8, scale score = 0.64.
[12/17 20:06:41   1971s] #    Increased memory =     0.12 (MB), total memory =  3737.87 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:41   1971s] #Run Statistics for inst signature:
[12/17 20:06:41   1971s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.55/8, scale score = 0.57.
[12/17 20:06:41   1971s] #    Increased memory =    -0.13 (MB), total memory =  3737.74 (MB), peak memory =  4217.92 (MB)
[12/17 20:06:41   1971s] Starting delay calculation for Setup views
[12/17 20:06:41   1971s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:06:41   1971s] #################################################################################
[12/17 20:06:41   1971s] # Design Stage: PostRoute
[12/17 20:06:41   1971s] # Design Name: fpga_top
[12/17 20:06:41   1971s] # Design Mode: 130nm
[12/17 20:06:41   1971s] # Analysis Mode: MMMC OCV 
[12/17 20:06:41   1971s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:06:41   1971s] # Signoff Settings: SI Off 
[12/17 20:06:41   1971s] #################################################################################
[12/17 20:06:41   1972s] Topological Sorting (REAL = 0:00:00.0, MEM = 5379.9M, InitMEM = 5379.9M)
[12/17 20:06:41   1972s] Calculate early delays in OCV mode...
[12/17 20:06:41   1972s] Calculate late delays in OCV mode...
[12/17 20:06:41   1972s] Start delay calculation (fullDC) (8 T). (MEM=5384.94)
[12/17 20:06:41   1972s] eee: Trim Metal Layers: { }
[12/17 20:06:41   1972s] eee: RC Grid Memory allocated=37500
[12/17 20:06:41   1972s] eee: LayerId=1 widthSet size=1
[12/17 20:06:41   1972s] eee: LayerId=2 widthSet size=1
[12/17 20:06:41   1972s] eee: LayerId=3 widthSet size=1
[12/17 20:06:41   1972s] eee: LayerId=4 widthSet size=1
[12/17 20:06:41   1972s] eee: LayerId=5 widthSet size=1
[12/17 20:06:41   1972s] eee: Total RC Grid memory=37500
[12/17 20:06:41   1972s] eee: Metal Layers Info:
[12/17 20:06:41   1972s] eee: L: met1 met2 met3 met4 met5
[12/17 20:06:41   1972s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:06:41   1972s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:06:41   1972s] eee: pegSigSF=1.070000
[12/17 20:06:41   1972s] Initializing multi-corner resistance tables ...
[12/17 20:06:41   1972s] eee: l=1 avDens=0.104788 usedTrk=2880.579583 availTrk=27489.464425 sigTrk=2880.579583
[12/17 20:06:41   1972s] eee: l=2 avDens=0.095944 usedTrk=2618.276501 availTrk=27289.773118 sigTrk=2618.276501
[12/17 20:06:41   1972s] eee: l=3 avDens=0.067516 usedTrk=1214.061934 availTrk=17981.931896 sigTrk=1214.061934
[12/17 20:06:41   1972s] eee: l=4 avDens=0.048683 usedTrk=871.126233 availTrk=17893.738915 sigTrk=871.126233
[12/17 20:06:41   1972s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 20:06:41   1972s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 20:06:41   1972s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 20:06:41   1972s] eee: NetCapCache creation started. (Current Mem: 5384.941M) 
[12/17 20:06:41   1972s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5384.941M) 
[12/17 20:06:41   1972s] End AAE Lib Interpolated Model. (MEM=5404.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:06:41   1972s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_CuhPfv.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5404.668M)
[12/17 20:06:41   1972s] Reading RCDB with compressed RC data.
[12/17 20:06:41   1972s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5404.7M)
[12/17 20:06:41   1972s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:06:42   1975s] Total number of fetched objects 14095
[12/17 20:06:42   1975s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:06:42   1975s] End delay calculation. (MEM=5824.23 CPU=0:00:02.9 REAL=0:00:01.0)
[12/17 20:06:42   1975s] End delay calculation (fullDC). (MEM=5824.23 CPU=0:00:03.2 REAL=0:00:01.0)
[12/17 20:06:42   1975s] *** CDM Built up (cpu=0:00:03.8  real=0:00:01.0  mem= 5824.2M) ***
[12/17 20:06:42   1975s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:01.0 totSessionCpu=0:32:56 mem=5824.2M)
[12/17 20:06:42   1975s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5824.2M, EPOCH TIME: 1734462402.253743
[12/17 20:06:42   1975s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1975s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1975s] 
[12/17 20:06:42   1975s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:42   1975s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5824.2M, EPOCH TIME: 1734462402.259048
[12/17 20:06:42   1975s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1975s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1976s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:06:42   1976s] **optDesign ... cpu = 0:00:46, real = 0:00:28, mem = 3929.2M, totSessionCpu=0:32:56 **
[12/17 20:06:42   1976s] Executing marking Critical Nets1
[12/17 20:06:42   1976s] **INFO: flowCheckPoint #48 OptimizationRecovery
[12/17 20:06:42   1976s] *** Timing Is met
[12/17 20:06:42   1976s] *** Check timing (0:00:00.0)
[12/17 20:06:42   1976s] **INFO: flowCheckPoint #49 FinalSummary
[12/17 20:06:42   1976s] OPTC: user 20.0
[12/17 20:06:42   1976s] Reported timing to dir ./timingReports
[12/17 20:06:42   1976s] **optDesign ... cpu = 0:00:46, real = 0:00:28, mem = 3924.5M, totSessionCpu=0:32:56 **
[12/17 20:06:42   1976s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5411.2M, EPOCH TIME: 1734462402.472119
[12/17 20:06:42   1976s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1976s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1976s] 
[12/17 20:06:42   1976s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:06:42   1976s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.007, MEM:5411.2M, EPOCH TIME: 1734462402.479412
[12/17 20:06:42   1976s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:42   1976s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:44   1977s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:06:44   1977s] **optDesign ... cpu = 0:00:47, real = 0:00:30, mem = 3930.1M, totSessionCpu=0:32:57 **
[12/17 20:06:44   1977s] *** Finished optDesign ***
[12/17 20:06:49   1977s] Info: final physical memory for 9 CRR processes is 425.79MB.
[12/17 20:06:50   1977s] Info: Summary of CRR changes:
[12/17 20:06:50   1977s]       - Timing transform commits:       0
[12/17 20:06:50   1977s] Deleting Lib Analyzer.
[12/17 20:06:50   1977s] Info: Destroy the CCOpt slew target map.
[12/17 20:06:50   1977s] clean pInstBBox. size 0
[12/17 20:06:50   1977s] Cell fpga_top LLGs are deleted
[12/17 20:06:50   1977s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:50   1977s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:06:50   1977s] Info: pop threads available for lower-level modules during optimization.
[12/17 20:06:50   1977s] *** optDesign #8 [finish] : cpu/real = 0:00:47.5/0:00:35.7 (1.3), totSession cpu/real = 0:32:57.3/3:59:08.6 (0.1), mem = 5411.4M
[12/17 20:06:50   1977s] 
[12/17 20:06:50   1977s] =============================================================================================
[12/17 20:06:50   1977s]  Final TAT Report : optDesign #8                                                22.33-s094_1
[12/17 20:06:50   1977s] =============================================================================================
[12/17 20:06:50   1977s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:06:50   1977s] ---------------------------------------------------------------------------------------------
[12/17 20:06:50   1977s] [ InitOpt                ]      1   0:00:08.7  (  24.5 % )     0:00:09.0 /  0:00:02.0    0.2
[12/17 20:06:50   1977s] [ DrvOpt                 ]      1   0:00:00.9  (   2.5 % )     0:00:00.9 /  0:00:01.1    1.2
[12/17 20:06:50   1977s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/17 20:06:50   1977s] [ LayerAssignment        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 20:06:50   1977s] [ BuildHoldData          ]      1   0:00:00.6  (   1.7 % )     0:00:02.5 /  0:00:10.1    4.0
[12/17 20:06:50   1977s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.2 % )     0:00:02.8 /  0:00:01.9    0.7
[12/17 20:06:50   1977s] [ DrvReport              ]      8   0:00:02.4  (   6.8 % )     0:00:02.4 /  0:00:01.2    0.5
[12/17 20:06:50   1977s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 20:06:50   1977s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.7
[12/17 20:06:50   1977s] [ RefinePlace            ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.7    1.8
[12/17 20:06:50   1977s] [ ClockDrv               ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:06:50   1977s] [ EcoRoute               ]      1   0:00:04.6  (  13.0 % )     0:00:04.6 /  0:00:08.0    1.7
[12/17 20:06:50   1977s] [ ExtractRC              ]      2   0:00:07.4  (  20.9 % )     0:00:07.4 /  0:00:17.4    2.3
[12/17 20:06:50   1977s] [ FullDelayCalc          ]      3   0:00:02.1  (   6.0 % )     0:00:02.1 /  0:00:11.4    5.3
[12/17 20:06:50   1977s] [ TimingUpdate           ]     17   0:00:01.0  (   2.8 % )     0:00:03.1 /  0:00:14.2    4.5
[12/17 20:06:50   1977s] [ TimingReport           ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.6
[12/17 20:06:50   1977s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 20:06:50   1977s] [ MISC                   ]          0:00:06.1  (  17.2 % )     0:00:06.1 /  0:00:00.5    0.1
[12/17 20:06:50   1977s] ---------------------------------------------------------------------------------------------
[12/17 20:06:50   1977s]  optDesign #8 TOTAL                 0:00:35.7  ( 100.0 % )     0:00:35.7 /  0:00:47.5    1.3
[12/17 20:06:50   1977s] ---------------------------------------------------------------------------------------------
[12/17 20:06:50   1977s] 
[12/17 20:06:50   1977s] 
[12/17 20:06:50   1977s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:06:50   1977s] 
[12/17 20:06:50   1977s] TimeStamp Deleting Cell Server End ...
[12/17 20:06:50   1977s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:06:55   1977s] <CMD> uiSetTool select
[12/17 20:06:56   1978s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:06:57   1978s] <CMD> deselectAll
[12/17 20:06:57   1978s] <CMD> selectMarker 686.3950 529.4400 686.5650 529.5800 1 1 6
[12/17 20:07:00   1978s] <CMD> zoomBox 680.97200 524.96900 691.98400 534.82700
[12/17 20:07:03   1978s] <CMD> zoomBox 679.34200 522.55100 697.27400 538.60400
[12/17 20:07:05   1978s] <CMD> zoomBox 683.17900 524.41200 696.13500 536.01000
[12/17 20:07:06   1979s] <CMD> zoomBox 684.67700 525.13800 695.69000 534.99700
[12/17 20:07:06   1979s] <CMD> zoomBox 685.95100 525.75600 695.31200 534.13600
[12/17 20:07:06   1979s] <CMD> zoomBox 687.03400 526.28100 694.99100 533.40400
[12/17 20:07:07   1979s] <CMD> deselectAll
[12/17 20:07:07   1979s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/sky130_osu_sc_18T_hs__dffr_1_1_
[12/17 20:07:08   1979s] <CMD> deselectAll
[12/17 20:07:08   1979s] <CMD> selectWire 692.0100 529.4400 692.1500 529.9500 1 {prog_clk[0]}
[12/17 20:07:11   1979s] <CMD> deselectAll
[12/17 20:07:11   1979s] <CMD> selectWire 692.5600 529.4400 693.5900 529.5800 1 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_tree_size2_0_sram[0]}
[12/17 20:07:14   1979s] <CMD> deselectAll
[12/17 20:07:14   1979s] <CMD> selectMarker 688.1150 529.4400 688.2850 529.5800 1 1 6
[12/17 20:07:18   1980s] <CMD> deselectAll
[12/17 20:07:18   1980s] <CMD> selectMarker 688.1150 529.4400 688.2850 529.5800 1 1 6
[12/17 20:07:32   1981s] <CMD> zoomBox 687.615 528.94 688.785 530.08
[12/17 20:07:32   1981s] <CMD> zoomBox 687.615 528.94 688.785 530.08
[12/17 20:07:38   1982s] <CMD> deselectAll
[12/17 20:07:38   1982s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:07:39   1982s] <CMD> zoomBox 687.28000 528.77800 689.04300 530.35600
[12/17 20:07:40   1982s] <CMD> zoomBox 686.00700 528.04400 689.98100 531.60200
[12/17 20:07:40   1982s] <CMD> zoomBox 685.12800 527.53800 690.62900 532.46300
[12/17 20:07:40   1982s] <CMD> zoomBox 684.56800 527.21600 691.04100 533.01100
[12/17 20:07:41   1982s] <CMD> zoomBox 683.13600 526.39200 692.09600 534.41300
[12/17 20:07:41   1982s] <CMD> zoomBox 682.22500 525.86800 692.76700 535.30500
[12/17 20:07:42   1982s] <CMD> zoomBox 676.66800 522.67000 696.86300 540.74900
[12/17 20:07:44   1982s] <CMD> zoomBox 674.61600 521.49000 698.37500 542.75900
[12/17 20:07:46   1982s] <CMD> zoomBox 679.69000 523.56200 696.85700 538.93000
[12/17 20:07:46   1983s] <CMD> zoomBox 684.85700 525.83200 695.40100 535.27100
[12/17 20:07:47   1983s] <CMD> zoomBox 688.79400 527.56500 694.29900 532.49300
[12/17 20:07:47   1983s] <CMD> zoomBox 690.90000 528.53100 693.77400 531.10400
[12/17 20:07:52   1983s] <CMD> zoomBox 690.53100 528.36800 693.91200 531.39500
[12/17 20:07:52   1983s] <CMD> zoomBox 690.09700 528.17600 694.07500 531.73700
[12/17 20:14:46   2020s] <CMD> deselectAll
[12/17 20:14:46   2020s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mem_fabric_out_0/sky130_osu_sc_18T_hs__dffr_1_1_
[12/17 20:14:47   2020s] <CMD> fit
[12/17 20:14:49   2020s] <CMD> zoomBox 686.755 528.94 687.925 530.08
[12/17 20:14:55   2021s] <CMD> zoomBox 686.35400 528.64000 688.42800 530.49700
[12/17 20:14:56   2021s] <CMD> zoomBox 686.00400 528.34300 688.87500 530.91300
[12/17 20:14:57   2021s] <CMD> zoomBox 685.78100 528.15400 689.15900 531.17800
[12/17 20:14:57   2021s] <CMD> zoomBox 685.20800 527.67000 689.88400 531.85600
[12/17 20:14:58   2021s] <CMD> zoomBox 684.41500 527.00000 690.88700 532.79400
[12/17 20:15:23   2024s] <CMD> pan -1.89300 -157.35700
[12/17 20:15:40   2025s] <CMD> deselectAll
[12/17 20:15:40   2025s] <CMD> selectWire 644.4100 527.9100 685.0300 528.2100 3 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}
[12/17 20:15:57   2027s] <CMD> zoomBox 683.30700 527.57500 687.98400 531.76200
[12/17 20:15:57   2027s] <CMD> zoomBox 683.61300 527.77700 687.58900 531.33600
[12/17 20:15:58   2027s] <CMD> zoomBox 683.87400 527.95200 687.25300 530.97700
[12/17 20:15:58   2027s] <CMD> zoomBox 684.09600 528.10100 686.96800 530.67200
[12/17 20:16:06   2028s] <CMD> zoomBox 683.25200 527.51300 687.93000 531.70100
[12/17 20:16:16   2028s] <CMD> zoomBox 682.36900 526.18800 689.98800 533.00900
[12/17 20:16:17   2028s] <CMD> zoomBox 681.96500 525.58200 690.92900 533.60700
[12/17 20:16:17   2029s] <CMD> zoomBox 680.93100 524.03100 693.33900 535.13900
[12/17 20:16:18   2029s] <CMD> zoomBox 680.27300 523.04500 694.87100 536.11300
[12/17 20:16:19   2029s] <CMD> zoomBox 681.00400 524.00800 693.41200 535.11600
[12/17 20:16:19   2029s] <CMD> zoomBox 681.62500 524.82700 692.17200 534.26900
[12/17 20:16:19   2029s] <CMD> deselectAll
[12/17 20:16:19   2029s] <CMD> selectWire 683.8500 529.4400 692.1500 529.5800 1 {prog_clk[0]}
[12/17 20:16:20   2029s] <CMD> zoomBox 681.00300 524.00800 693.41200 535.11700
[12/17 20:16:23   2029s] <CMD> zoomBox 682.94900 525.48300 691.91500 533.50900
[12/17 20:16:24   2029s] <CMD> zoomBox 684.87800 526.99600 690.38400 531.92500
[12/17 20:16:24   2029s] <CMD> zoomBox 685.33800 527.35700 690.01900 531.54700
[12/17 20:16:28   2030s] <CMD> uiSetTool move
[12/17 20:16:32   2030s] <CMD> editMove -dx -0.024 -dy 0.242
[12/17 20:16:32   2030s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:16:40   2031s] <CMD> optDesign -postRoute
[12/17 20:16:40   2031s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3926.3M, totSessionCpu=0:33:52 **
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s] Active Setup views: VIEW_SETUP 
[12/17 20:16:40   2031s] *** optDesign #9 [begin] : totSession cpu/real = 0:33:51.5/4:08:58.7 (0.1), mem = 5453.5M
[12/17 20:16:40   2031s] Info: 8 threads available for lower-level modules during optimization.
[12/17 20:16:40   2031s] GigaOpt running with 8 threads.
[12/17 20:16:40   2031s] *** InitOpt #1 [begin] (optDesign #9) : totSession cpu/real = 0:33:51.5/4:08:58.7 (0.1), mem = 5453.5M
[12/17 20:16:40   2031s] **INFO: User settings:
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 20:16:40   2031s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 20:16:40   2031s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 20:16:40   2031s] setNanoRouteMode -extract_design_signature                                                123725124
[12/17 20:16:40   2031s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 20:16:40   2031s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 20:16:40   2031s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 20:16:40   2031s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 20:16:40   2031s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 20:16:40   2031s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 20:16:40   2031s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 20:16:40   2031s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 20:16:40   2031s] setNanoRouteMode -route_with_eco                                                          false
[12/17 20:16:40   2031s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 20:16:40   2031s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 20:16:40   2031s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 20:16:40   2031s] setDesignMode -process                                                                    130
[12/17 20:16:40   2031s] setExtractRCMode -coupled                                                                 false
[12/17 20:16:40   2031s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 20:16:40   2031s] setExtractRCMode -engine                                                                  postRoute
[12/17 20:16:40   2031s] setExtractRCMode -relative_c_th                                                           1
[12/17 20:16:40   2031s] setExtractRCMode -total_c_th                                                              0
[12/17 20:16:40   2031s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 20:16:40   2031s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 20:16:40   2031s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 20:16:40   2031s] setDelayCalMode -engine                                                                   aae
[12/17 20:16:40   2031s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 20:16:40   2031s] setDelayCalMode -SIAware                                                                  false
[12/17 20:16:40   2031s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 20:16:40   2031s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 20:16:40   2031s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 20:16:40   2031s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 20:16:40   2031s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 20:16:40   2031s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 20:16:40   2031s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 20:16:40   2031s] setOptMode -opt_drv_margin                                                                0
[12/17 20:16:40   2031s] setOptMode -opt_drv                                                                       true
[12/17 20:16:40   2031s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 20:16:40   2031s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 20:16:40   2031s] setOptMode -opt_setup_target_slack                                                        0
[12/17 20:16:40   2031s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 20:16:40   2031s] setPlaceMode -maxRouteLayer                                                               5
[12/17 20:16:40   2031s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 20:16:40   2031s] setPlaceMode -place_detail_check_route                                                    false
[12/17 20:16:40   2031s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 20:16:40   2031s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 20:16:40   2031s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 20:16:40   2031s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 20:16:40   2031s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 20:16:40   2031s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 20:16:40   2031s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 20:16:40   2031s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 20:16:40   2031s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 20:16:40   2031s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 20:16:40   2031s] setPlaceMode -powerDriven                                                                 false
[12/17 20:16:40   2031s] setPlaceMode -timingDriven                                                                true
[12/17 20:16:40   2031s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 20:16:40   2031s] setAnalysisMode -checkType                                                                setup
[12/17 20:16:40   2031s] setAnalysisMode -clkSrcPath                                                               true
[12/17 20:16:40   2031s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 20:16:40   2031s] setAnalysisMode -skew                                                                     true
[12/17 20:16:40   2031s] setAnalysisMode -usefulSkew                                                               true
[12/17 20:16:40   2031s] setAnalysisMode -virtualIPO                                                               false
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 20:16:40   2031s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 20:16:40   2031s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:16:40   2031s] Summary for sequential cells identification: 
[12/17 20:16:40   2031s]   Identified SBFF number: 8
[12/17 20:16:40   2031s]   Identified MBFF number: 0
[12/17 20:16:40   2031s]   Identified SB Latch number: 0
[12/17 20:16:40   2031s]   Identified MB Latch number: 0
[12/17 20:16:40   2031s]   Not identified SBFF number: 0
[12/17 20:16:40   2031s]   Not identified MBFF number: 0
[12/17 20:16:40   2031s]   Not identified SB Latch number: 0
[12/17 20:16:40   2031s]   Not identified MB Latch number: 0
[12/17 20:16:40   2031s]   Number of sequential cells which are not FFs: 0
[12/17 20:16:40   2031s]  Visiting view : VIEW_SETUP
[12/17 20:16:40   2031s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:16:40   2031s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:16:40   2031s]  Visiting view : VIEW_HOLD
[12/17 20:16:40   2031s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:16:40   2031s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:16:40   2031s] TLC MultiMap info (StdDelay):
[12/17 20:16:40   2031s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:16:40   2031s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:16:40   2031s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:16:40   2031s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:16:40   2031s]  Setting StdDelay to: 71.1ps
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:16:40   2031s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 20:16:40   2031s] OPERPROF: Starting DPlace-Init at level 1, MEM:5455.5M, EPOCH TIME: 1734463000.826630
[12/17 20:16:40   2031s] Processing tracks to init pin-track alignment.
[12/17 20:16:40   2031s] z: 2, totalTracks: 1
[12/17 20:16:40   2031s] z: 4, totalTracks: 1
[12/17 20:16:40   2031s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:16:40   2031s] Cell fpga_top LLGs are deleted
[12/17 20:16:40   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] # Building fpga_top llgBox search-tree.
[12/17 20:16:40   2031s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5455.5M, EPOCH TIME: 1734463000.831680
[12/17 20:16:40   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5455.5M, EPOCH TIME: 1734463000.831991
[12/17 20:16:40   2031s] Max number of tech site patterns supported in site array is 256.
[12/17 20:16:40   2031s] Core basic site is 18T
[12/17 20:16:40   2031s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 20:16:40   2031s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 20:16:40   2031s] Fast DP-INIT is on for default
[12/17 20:16:40   2031s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:16:40   2031s] Atter site array init, number of instance map data is 0.
[12/17 20:16:40   2031s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.062, REAL:0.020, MEM:5487.5M, EPOCH TIME: 1734463000.852004
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:40   2031s] OPERPROF:     Starting CMU at level 3, MEM:5487.5M, EPOCH TIME: 1734463000.853634
[12/17 20:16:40   2031s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.001, MEM:5487.5M, EPOCH TIME: 1734463000.854687
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 20:16:40   2031s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.069, REAL:0.024, MEM:5487.5M, EPOCH TIME: 1734463000.855682
[12/17 20:16:40   2031s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5487.5M, EPOCH TIME: 1734463000.855723
[12/17 20:16:40   2031s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5487.5M, EPOCH TIME: 1734463000.855852
[12/17 20:16:40   2031s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5487.5MB).
[12/17 20:16:40   2031s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.033, MEM:5487.5M, EPOCH TIME: 1734463000.859728
[12/17 20:16:40   2031s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5487.5M, EPOCH TIME: 1734463000.859775
[12/17 20:16:40   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:40   2031s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.040, REAL:0.010, MEM:5485.5M, EPOCH TIME: 1734463000.870129
[12/17 20:16:40   2031s] 
[12/17 20:16:40   2031s] Creating Lib Analyzer ...
[12/17 20:16:40   2032s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:16:40   2032s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:16:40   2032s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:16:40   2032s] 
[12/17 20:16:40   2032s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:16:41   2032s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:52 mem=5491.5M
[12/17 20:16:41   2032s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:52 mem=5491.5M
[12/17 20:16:41   2032s] Creating Lib Analyzer, finished. 
[12/17 20:16:41   2032s] Effort level <high> specified for reg2reg path_group
[12/17 20:16:41   2033s] Info: IPO magic value 0x87F1BEEF.
[12/17 20:16:41   2033s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 20:16:41   2033s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 20:16:41   2033s]       Genus workers will not check out additional licenses.
[12/17 20:16:41   2033s] -lefTechFileMap {}                         # string, default=""
[12/17 20:16:49   2033s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 3937.6M, totSessionCpu=0:33:53 **
[12/17 20:16:49   2033s] Existing Dirty Nets : 1
[12/17 20:16:49   2033s] New Signature Flow (optDesignCheckOptions) ....
[12/17 20:16:49   2033s] #Taking db snapshot
[12/17 20:16:49   2033s] #Taking db snapshot ... done
[12/17 20:16:49   2033s] OPERPROF: Starting checkPlace at level 1, MEM:5413.5M, EPOCH TIME: 1734463009.612854
[12/17 20:16:49   2033s] Processing tracks to init pin-track alignment.
[12/17 20:16:49   2033s] z: 2, totalTracks: 1
[12/17 20:16:49   2033s] z: 4, totalTracks: 1
[12/17 20:16:49   2033s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:16:49   2033s] Cell fpga_top LLGs are deleted
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] # Building fpga_top llgBox search-tree.
[12/17 20:16:49   2033s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5413.5M, EPOCH TIME: 1734463009.617159
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5413.5M, EPOCH TIME: 1734463009.617507
[12/17 20:16:49   2033s] Max number of tech site patterns supported in site array is 256.
[12/17 20:16:49   2033s] Core basic site is 18T
[12/17 20:16:49   2033s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:16:49   2033s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:16:49   2033s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:16:49   2033s] SiteArray: use 2,650,112 bytes
[12/17 20:16:49   2033s] SiteArray: current memory after site array memory allocation 5413.5M
[12/17 20:16:49   2033s] SiteArray: FP blocked sites are writable
[12/17 20:16:49   2033s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:16:49   2033s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5413.5M, EPOCH TIME: 1734463009.627086
[12/17 20:16:49   2033s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:16:49   2033s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.007, REAL:0.003, MEM:5413.5M, EPOCH TIME: 1734463009.630247
[12/17 20:16:49   2033s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:16:49   2033s] Atter site array init, number of instance map data is 0.
[12/17 20:16:49   2033s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.062, REAL:0.018, MEM:5413.5M, EPOCH TIME: 1734463009.635686
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:49   2033s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.064, REAL:0.020, MEM:5413.5M, EPOCH TIME: 1734463009.637310
[12/17 20:16:49   2033s] Begin checking placement ... (start mem=5413.5M, init mem=5413.5M)
[12/17 20:16:49   2033s] Begin checking exclusive groups violation ...
[12/17 20:16:49   2033s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 20:16:49   2033s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] Running CheckPlace using 8 threads!...
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] ...checkPlace MT is done!
[12/17 20:16:49   2033s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5381.5M, EPOCH TIME: 1734463009.693021
[12/17 20:16:49   2033s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:5381.5M, EPOCH TIME: 1734463009.698905
[12/17 20:16:49   2033s] *info: Placed = 12267         
[12/17 20:16:49   2033s] *info: Unplaced = 0           
[12/17 20:16:49   2033s] Placement Density:61.88%(234662/379186)
[12/17 20:16:49   2033s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 20:16:49   2033s] Cell fpga_top LLGs are deleted
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] # Resetting pin-track-align track data.
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=5381.5M)
[12/17 20:16:49   2033s] OPERPROF: Finished checkPlace at level 1, CPU:0.219, REAL:0.090, MEM:5381.5M, EPOCH TIME: 1734463009.703267
[12/17 20:16:49   2033s] #optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 1}
[12/17 20:16:49   2033s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 20:16:49   2033s] *** optDesign -postRoute ***
[12/17 20:16:49   2033s] DRC Margin: user margin 0.0; extra margin 0
[12/17 20:16:49   2033s] Setup Target Slack: user slack 0
[12/17 20:16:49   2033s] Hold Target Slack: user slack 0
[12/17 20:16:49   2033s] Cell fpga_top LLGs are deleted
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5381.5M, EPOCH TIME: 1734463009.718667
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5381.5M, EPOCH TIME: 1734463009.718966
[12/17 20:16:49   2033s] Max number of tech site patterns supported in site array is 256.
[12/17 20:16:49   2033s] Core basic site is 18T
[12/17 20:16:49   2033s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:16:49   2033s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:16:49   2033s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:16:49   2033s] SiteArray: use 2,650,112 bytes
[12/17 20:16:49   2033s] SiteArray: current memory after site array memory allocation 5413.5M
[12/17 20:16:49   2033s] SiteArray: FP blocked sites are writable
[12/17 20:16:49   2033s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5413.5M, EPOCH TIME: 1734463009.728868
[12/17 20:16:49   2033s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:16:49   2033s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.006, REAL:0.003, MEM:5413.5M, EPOCH TIME: 1734463009.731898
[12/17 20:16:49   2033s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:16:49   2033s] Atter site array init, number of instance map data is 0.
[12/17 20:16:49   2033s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.086, REAL:0.022, MEM:5413.5M, EPOCH TIME: 1734463009.740681
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:49   2033s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.088, REAL:0.025, MEM:5413.5M, EPOCH TIME: 1734463009.743231
[12/17 20:16:49   2033s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:16:49   2033s] Deleting Lib Analyzer.
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] TimeStamp Deleting Cell Server End ...
[12/17 20:16:49   2033s] Multi-VT timing optimization disabled based on library information.
[12/17 20:16:49   2033s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:16:49   2033s] Summary for sequential cells identification: 
[12/17 20:16:49   2033s]   Identified SBFF number: 8
[12/17 20:16:49   2033s]   Identified MBFF number: 0
[12/17 20:16:49   2033s]   Identified SB Latch number: 0
[12/17 20:16:49   2033s]   Identified MB Latch number: 0
[12/17 20:16:49   2033s]   Not identified SBFF number: 0
[12/17 20:16:49   2033s]   Not identified MBFF number: 0
[12/17 20:16:49   2033s]   Not identified SB Latch number: 0
[12/17 20:16:49   2033s]   Not identified MB Latch number: 0
[12/17 20:16:49   2033s]   Number of sequential cells which are not FFs: 0
[12/17 20:16:49   2033s]  Visiting view : VIEW_SETUP
[12/17 20:16:49   2033s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:16:49   2033s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:16:49   2033s]  Visiting view : VIEW_HOLD
[12/17 20:16:49   2033s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:16:49   2033s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:16:49   2033s] TLC MultiMap info (StdDelay):
[12/17 20:16:49   2033s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:16:49   2033s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:16:49   2033s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:16:49   2033s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:16:49   2033s]  Setting StdDelay to: 71.1ps
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] TimeStamp Deleting Cell Server End ...
[12/17 20:16:49   2033s] *** InitOpt #1 [finish] (optDesign #9) : cpu/real = 0:00:02.1/0:00:09.1 (0.2), totSession cpu/real = 0:33:53.7/4:09:07.8 (0.1), mem = 5413.5M
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] =============================================================================================
[12/17 20:16:49   2033s]  Step TAT Report : InitOpt #1 / optDesign #9                                    22.33-s094_1
[12/17 20:16:49   2033s] =============================================================================================
[12/17 20:16:49   2033s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:16:49   2033s] ---------------------------------------------------------------------------------------------
[12/17 20:16:49   2033s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:49   2033s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 20:16:49   2033s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:49   2033s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:49   2033s] [ CheckPlace             ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.4
[12/17 20:16:49   2033s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.2
[12/17 20:16:49   2033s] [ TimingUpdate           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.5    4.6
[12/17 20:16:49   2033s] [ MISC                   ]          0:00:08.7  (  95.8 % )     0:00:08.7 /  0:00:01.2    0.1
[12/17 20:16:49   2033s] ---------------------------------------------------------------------------------------------
[12/17 20:16:49   2033s]  InitOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:02.1    0.2
[12/17 20:16:49   2033s] ---------------------------------------------------------------------------------------------
[12/17 20:16:49   2033s] 
[12/17 20:16:49   2033s] ** INFO : this run is activating 'postRoute' automaton
[12/17 20:16:49   2033s] **INFO: flowCheckPoint #50 InitialSummary
[12/17 20:16:49   2033s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_CuhPfv.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5413.473M)
[12/17 20:16:49   2033s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 20:16:49   2033s] #Start Inst Signature in MT(0)
[12/17 20:16:49   2033s] #Start Net Signature in MT(29549193)
[12/17 20:16:49   2033s] #Calculate SNet Signature in MT (70804674)
[12/17 20:16:49   2033s] #Run time and memory report for RC extraction:
[12/17 20:16:49   2033s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:16:49   2033s] #Run Statistics for snet signature:
[12/17 20:16:49   2033s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.48/8, scale score = 0.18.
[12/17 20:16:49   2033s] #    Increased memory =     0.00 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:49   2033s] #Run Statistics for Net Final Signature:
[12/17 20:16:49   2033s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:16:49   2033s] #   Increased memory =     0.00 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:49   2033s] #Run Statistics for Net launch:
[12/17 20:16:49   2033s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.68/8, scale score = 0.84.
[12/17 20:16:49   2033s] #    Increased memory =     0.11 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:49   2033s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:16:49   2033s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:16:49   2033s] #   Increased memory =     0.00 (MB), total memory =  3921.43 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:49   2033s] #Run Statistics for net signature:
[12/17 20:16:49   2033s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.40/8, scale score = 0.68.
[12/17 20:16:49   2033s] #    Increased memory =     0.11 (MB), total memory =  3921.54 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:49   2033s] #Run Statistics for inst signature:
[12/17 20:16:49   2033s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.88/8, scale score = 0.48.
[12/17 20:16:49   2033s] #    Increased memory =   -12.85 (MB), total memory =  3921.43 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:49   2033s] tQuantus: Original signature = 123725124, new signature = 113762518
[12/17 20:16:49   2033s] tQuantus: Design is dirty by design signature
[12/17 20:16:49   2033s] tQuantus: Need to rerun tQuantus because design is dirty.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:49   2033s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:16:49   2033s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:16:49   2033s] ### Net info: total nets: 15080
[12/17 20:16:49   2033s] ### Net info: dirty nets: 1
[12/17 20:16:49   2033s] ### Net info: marked as disconnected nets: 0
[12/17 20:16:49   2034s] #num needed restored net=0
[12/17 20:16:49   2034s] #need_extraction net=0 (total=15080)
[12/17 20:16:49   2034s] ### Net info: fully routed nets: 12351
[12/17 20:16:49   2034s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:16:49   2034s] ### Net info: unrouted nets: 32
[12/17 20:16:49   2034s] ### Net info: re-extraction nets: 0
[12/17 20:16:49   2034s] ### Net info: ignored nets: 0
[12/17 20:16:49   2034s] ### Net info: skip routing nets: 0
[12/17 20:16:50   2034s] ### import design signature (249): route=191297267 fixed_route=191297267 flt_obj=0 vio=1315252444 swire=1694458791 shield_wire=1 net_attr=2094378495 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:16:50   2034s] #Extract in post route mode
[12/17 20:16:50   2034s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:16:50   2034s] #Fast data preparation for tQuantus.
[12/17 20:16:50   2034s] #Start routing data preparation on Tue Dec 17 20:16:50 2024
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:16:50   2034s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:16:50   2034s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:16:50   2034s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:16:50   2034s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:16:50   2034s] #Regenerating Ggrids automatically.
[12/17 20:16:50   2034s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:16:50   2034s] #Using automatically generated G-grids.
[12/17 20:16:50   2034s] #Done routing data preparation.
[12/17 20:16:50   2034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3941.21 (MB), peak = 4217.92 (MB)
[12/17 20:16:50   2034s] #Start routing data preparation on Tue Dec 17 20:16:50 2024
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:16:50   2034s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:16:50   2034s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:16:50   2034s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:16:50   2034s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:16:50   2034s] #Build and mark too close pins for the same net.
[12/17 20:16:50   2034s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:16:50   2034s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:16:50   2034s] #pin_access_rlayer=2(met2)
[12/17 20:16:50   2034s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:16:50   2034s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:16:50   2034s] #enable_dpt_layer_shield=F
[12/17 20:16:50   2034s] #has_line_end_grid=F
[12/17 20:16:50   2034s] #Regenerating Ggrids automatically.
[12/17 20:16:50   2034s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:16:50   2034s] #Using automatically generated G-grids.
[12/17 20:16:50   2034s] #Done routing data preparation.
[12/17 20:16:50   2034s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3947.39 (MB), peak = 4217.92 (MB)
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #Start tQuantus RC extraction...
[12/17 20:16:50   2034s] #Start building rc corner(s)...
[12/17 20:16:50   2034s] #Number of RC Corner = 1
[12/17 20:16:50   2034s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:16:50   2034s] #(i=6, n=5 1000)
[12/17 20:16:50   2034s] #Layer met5 does not exist in nanoroute.
[12/17 20:16:50   2034s] #li1 -> met1 (1)
[12/17 20:16:50   2034s] #met1 -> met2 (2)
[12/17 20:16:50   2034s] #met2 -> met3 (3)
[12/17 20:16:50   2034s] #met3 -> met4 (4)
[12/17 20:16:50   2034s] #met4 -> met5 (5)
[12/17 20:16:50   2034s] #SADV-On
[12/17 20:16:50   2034s] # Corner(s) : 
[12/17 20:16:50   2034s] #RC_CORNER [25.00]
[12/17 20:16:50   2034s] # Corner id: 0
[12/17 20:16:50   2034s] # Layout Scale: 1.000000
[12/17 20:16:50   2034s] # Has Metal Fill model: yes
[12/17 20:16:50   2034s] # Temperature was set
[12/17 20:16:50   2034s] # Temperature : 25.000000
[12/17 20:16:50   2034s] # Ref. Temp   : 30.000000
[12/17 20:16:50   2034s] #SADV-Off
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:16:50   2034s] #total pattern=56 [6, 147]
[12/17 20:16:50   2034s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:16:50   2034s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:16:50   2034s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:16:50   2034s] #number model r/c [1,1] [6,147] read
[12/17 20:16:50   2034s] #0 rcmodel(s) requires rebuild
[12/17 20:16:50   2034s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3948.17 (MB), peak = 4217.92 (MB)
[12/17 20:16:50   2034s] #Finish check_net_pin_list step Enter extract
[12/17 20:16:50   2034s] #Start init net ripin tree building
[12/17 20:16:50   2034s] #Finish init net ripin tree building
[12/17 20:16:50   2034s] #Cpu time = 00:00:00
[12/17 20:16:50   2034s] #Elapsed time = 00:00:00
[12/17 20:16:50   2034s] #Increased memory = 0.07 (MB)
[12/17 20:16:50   2034s] #Total memory = 3948.25 (MB)
[12/17 20:16:50   2034s] #Peak memory = 4217.92 (MB)
[12/17 20:16:50   2034s] #Using multithreading with 8 threads.
[12/17 20:16:50   2034s] #begin processing metal fill model file
[12/17 20:16:50   2034s] #end processing metal fill model file
[12/17 20:16:50   2034s] #Length limit = 200 pitches
[12/17 20:16:50   2034s] #opt mode = 2
[12/17 20:16:50   2034s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:16:50   2034s] #Start generate extraction boxes.
[12/17 20:16:50   2034s] #
[12/17 20:16:50   2034s] #Extract using 30 x 30 Hboxes
[12/17 20:16:50   2034s] #6x6 initial hboxes
[12/17 20:16:50   2034s] #Use area based hbox pruning.
[12/17 20:16:50   2034s] #0/0 hboxes pruned.
[12/17 20:16:50   2034s] #Complete generating extraction boxes.
[12/17 20:16:50   2034s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:16:50   2034s] #Process 0 special clock nets for rc extraction
[12/17 20:16:50   2034s] #WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
[12/17 20:16:50   2035s] #Net 1 (prog_clk[0]) 2 initial clusters
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:16:50   2035s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:16:50   2035s] #Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
[12/17 20:16:52   2041s] #Run Statistics for Extraction:
[12/17 20:16:52   2041s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[12/17 20:16:52   2041s] #   Increased memory =   230.89 (MB), total memory =  4179.20 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:52   2041s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d
[12/17 20:16:53   2041s] #Finish registering nets and terms for rcdb.
[12/17 20:16:53   2041s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3977.96 (MB), peak = 4217.92 (MB)
[12/17 20:16:53   2041s] #RC Statistics: 49042 Res, 27020 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:16:53   2041s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5031.27 (24241), Avg L-Edge Length: 10340.23 (14445)
[12/17 20:16:53   2041s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d.
[12/17 20:16:53   2041s] #Start writing RC data.
[12/17 20:16:53   2041s] #Finish writing RC data
[12/17 20:16:53   2041s] #Finish writing rcdb with 64014 nodes, 51663 edges, and 0 xcaps
[12/17 20:16:53   2041s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3972.01 (MB), peak = 4217.92 (MB)
[12/17 20:16:53   2041s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d' ...
[12/17 20:16:53   2041s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d' for reading (mem: 5498.793M)
[12/17 20:16:53   2041s] Reading RCDB with compressed RC data.
[12/17 20:16:53   2041s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d' for content verification (mem: 5498.793M)
[12/17 20:16:53   2041s] Reading RCDB with compressed RC data.
[12/17 20:16:53   2041s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d': 0 access done (mem: 5498.793M)
[12/17 20:16:53   2041s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d': 0 access done (mem: 5498.793M)
[12/17 20:16:53   2041s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5498.793M)
[12/17 20:16:53   2041s] Following multi-corner parasitics specified:
[12/17 20:16:53   2041s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d (rcdb)
[12/17 20:16:53   2041s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d' for reading (mem: 5498.793M)
[12/17 20:16:53   2041s] Reading RCDB with compressed RC data.
[12/17 20:16:53   2041s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d specified
[12/17 20:16:53   2041s] Cell fpga_top, hinst 
[12/17 20:16:53   2041s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:16:53   2041s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_N1L4br.rcdb.d': 0 access done (mem: 5498.793M)
[12/17 20:16:53   2041s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5498.793M)
[12/17 20:16:53   2041s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_FuUbdE.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5498.793M)
[12/17 20:16:53   2041s] Reading RCDB with compressed RC data.
[12/17 20:16:53   2042s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_FuUbdE.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5498.793M)
[12/17 20:16:53   2042s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=5498.793M)
[12/17 20:16:53   2042s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5498.793M)
[12/17 20:16:53   2042s] #
[12/17 20:16:53   2042s] #Restore RCDB.
[12/17 20:16:53   2042s] #
[12/17 20:16:53   2042s] #Complete tQuantus RC extraction.
[12/17 20:16:53   2042s] #Cpu time = 00:00:08
[12/17 20:16:53   2042s] #Elapsed time = 00:00:03
[12/17 20:16:53   2042s] #Increased memory = 24.62 (MB)
[12/17 20:16:53   2042s] #Total memory = 3972.01 (MB)
[12/17 20:16:53   2042s] #Peak memory = 4217.92 (MB)
[12/17 20:16:53   2042s] #
[12/17 20:16:53   2042s] #411 inserted nodes are removed
[12/17 20:16:53   2042s] #Restored 0 tie nets, 0 tie snets, 1 partial nets
[12/17 20:16:53   2042s] ### export design design signature (251): route=133574890 fixed_route=133574890 flt_obj=0 vio=1315252444 swire=1694458791 shield_wire=1 net_attr=1393476882 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:16:54   2042s] ### import design signature (252): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:16:54   2042s] #Start Inst Signature in MT(0)
[12/17 20:16:54   2043s] #Start Net Signature in MT(29549193)
[12/17 20:16:54   2043s] #Calculate SNet Signature in MT (70804674)
[12/17 20:16:54   2043s] #Run time and memory report for RC extraction:
[12/17 20:16:54   2043s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:16:54   2043s] #Run Statistics for snet signature:
[12/17 20:16:54   2043s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.87/8, scale score = 0.23.
[12/17 20:16:54   2043s] #    Increased memory =     0.00 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:54   2043s] #Run Statistics for Net Final Signature:
[12/17 20:16:54   2043s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:16:54   2043s] #   Increased memory =     0.00 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:54   2043s] #Run Statistics for Net launch:
[12/17 20:16:54   2043s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.55/8, scale score = 0.82.
[12/17 20:16:54   2043s] #    Increased memory =     0.11 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:54   2043s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:16:54   2043s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:16:54   2043s] #   Increased memory =     0.00 (MB), total memory =  3754.87 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:54   2043s] #Run Statistics for net signature:
[12/17 20:16:54   2043s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.39/8, scale score = 0.67.
[12/17 20:16:54   2043s] #    Increased memory =     0.11 (MB), total memory =  3754.98 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:54   2043s] #Run Statistics for inst signature:
[12/17 20:16:54   2043s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.29/8, scale score = 0.54.
[12/17 20:16:54   2043s] #    Increased memory =    -0.53 (MB), total memory =  3754.87 (MB), peak memory =  4217.92 (MB)
[12/17 20:16:54   2043s] *** BuildHoldData #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:03.1/4:09:12.2 (0.1), mem = 5299.1M
[12/17 20:16:54   2043s] OPTC: user 20.0
[12/17 20:16:54   2044s] Starting delay calculation for Hold views
[12/17 20:16:54   2044s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:16:54   2044s] #################################################################################
[12/17 20:16:54   2044s] # Design Stage: PostRoute
[12/17 20:16:54   2044s] # Design Name: fpga_top
[12/17 20:16:54   2044s] # Design Mode: 130nm
[12/17 20:16:54   2044s] # Analysis Mode: MMMC OCV 
[12/17 20:16:54   2044s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:16:54   2044s] # Signoff Settings: SI Off 
[12/17 20:16:54   2044s] #################################################################################
[12/17 20:16:54   2044s] Topological Sorting (REAL = 0:00:00.0, MEM = 5388.3M, InitMEM = 5388.3M)
[12/17 20:16:54   2044s] Calculate late delays in OCV mode...
[12/17 20:16:54   2044s] Calculate early delays in OCV mode...
[12/17 20:16:54   2044s] Start delay calculation (fullDC) (8 T). (MEM=5388.34)
[12/17 20:16:54   2044s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 20:16:54   2044s] End AAE Lib Interpolated Model. (MEM=5408.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:16:54   2044s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_FuUbdE.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5408.066M)
[12/17 20:16:54   2044s] Reading RCDB with compressed RC data.
[12/17 20:16:54   2044s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5408.1M)
[12/17 20:16:54   2044s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:16:55   2048s] Total number of fetched objects 14095
[12/17 20:16:55   2048s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:16:55   2048s] End delay calculation. (MEM=5827.63 CPU=0:00:04.4 REAL=0:00:01.0)
[12/17 20:16:55   2048s] End delay calculation (fullDC). (MEM=5827.63 CPU=0:00:04.7 REAL=0:00:01.0)
[12/17 20:16:55   2048s] *** CDM Built up (cpu=0:00:04.7  real=0:00:01.0  mem= 5827.6M) ***
[12/17 20:16:55   2049s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:01.0 totSessionCpu=0:34:09 mem=5827.6M)
[12/17 20:16:55   2049s] Done building cte hold timing graph (HoldAware) cpu=0:00:06.0 real=0:00:01.0 totSessionCpu=0:34:09 mem=5827.6M ***
[12/17 20:16:55   2049s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 20:16:55   2049s] Starting delay calculation for Setup views
[12/17 20:16:55   2049s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:16:55   2049s] #################################################################################
[12/17 20:16:55   2049s] # Design Stage: PostRoute
[12/17 20:16:55   2049s] # Design Name: fpga_top
[12/17 20:16:55   2049s] # Design Mode: 130nm
[12/17 20:16:55   2049s] # Analysis Mode: MMMC OCV 
[12/17 20:16:55   2049s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:16:55   2049s] # Signoff Settings: SI Off 
[12/17 20:16:55   2049s] #################################################################################
[12/17 20:16:55   2050s] Topological Sorting (REAL = 0:00:00.0, MEM = 5839.9M, InitMEM = 5839.9M)
[12/17 20:16:55   2050s] Calculate early delays in OCV mode...
[12/17 20:16:55   2050s] Calculate late delays in OCV mode...
[12/17 20:16:55   2050s] Start delay calculation (fullDC) (8 T). (MEM=5839.9)
[12/17 20:16:55   2050s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 20:16:55   2050s] End AAE Lib Interpolated Model. (MEM=5859.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:16:56   2053s] Total number of fetched objects 14095
[12/17 20:16:56   2053s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:16:56   2053s] End delay calculation. (MEM=5827.63 CPU=0:00:03.0 REAL=0:00:01.0)
[12/17 20:16:56   2053s] End delay calculation (fullDC). (MEM=5827.63 CPU=0:00:03.2 REAL=0:00:01.0)
[12/17 20:16:56   2053s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 5827.6M) ***
[12/17 20:16:56   2053s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:01.0 totSessionCpu=0:34:13 mem=5827.6M)
[12/17 20:16:56   2053s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5827.6M, EPOCH TIME: 1734463016.490349
[12/17 20:16:56   2053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:56   2053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:56   2053s] 
[12/17 20:16:56   2053s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:56   2053s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5827.6M, EPOCH TIME: 1734463016.495655
[12/17 20:16:56   2053s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:56   2053s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:56   2053s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:16:56   2053s] *** BuildHoldData #1 [finish] (optDesign #9) : cpu/real = 0:00:10.7/0:00:02.5 (4.3), totSession cpu/real = 0:34:13.8/4:09:14.7 (0.1), mem = 5859.6M
[12/17 20:16:56   2053s] 
[12/17 20:16:56   2053s] =============================================================================================
[12/17 20:16:56   2053s]  Step TAT Report : BuildHoldData #1 / optDesign #9                              22.33-s094_1
[12/17 20:16:56   2053s] =============================================================================================
[12/17 20:16:56   2053s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:16:56   2053s] ---------------------------------------------------------------------------------------------
[12/17 20:16:56   2053s] [ ViewPruning            ]     10   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 20:16:56   2053s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.7
[12/17 20:16:56   2053s] [ DrvReport              ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.2    1.9
[12/17 20:16:56   2053s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/17 20:16:56   2053s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:56   2053s] [ FullDelayCalc          ]      2   0:00:01.3  (  51.0 % )     0:00:01.3 /  0:00:07.9    6.2
[12/17 20:16:56   2053s] [ TimingUpdate           ]      4   0:00:00.4  (  16.0 % )     0:00:01.7 /  0:00:08.7    5.2
[12/17 20:16:56   2053s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.6
[12/17 20:16:56   2053s] [ MISC                   ]          0:00:00.6  (  22.8 % )     0:00:00.6 /  0:00:01.6    2.8
[12/17 20:16:56   2053s] ---------------------------------------------------------------------------------------------
[12/17 20:16:56   2053s]  BuildHoldData #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:10.7    4.3
[12/17 20:16:56   2053s] ---------------------------------------------------------------------------------------------
[12/17 20:16:56   2053s] 
[12/17 20:16:56   2053s] **optDesign ... cpu = 0:00:22, real = 0:00:16, mem = 3958.2M, totSessionCpu=0:34:14 **
[12/17 20:16:56   2053s] OPTC: m4 20.0 50.0
[12/17 20:16:56   2053s] OPTC: view 50.0
[12/17 20:16:56   2053s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 20:16:56   2054s] Info: Done creating the CCOpt slew target map.
[12/17 20:16:56   2054s] **INFO: flowCheckPoint #51 OptimizationPass1
[12/17 20:16:56   2054s] *** ClockDrv #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:14.4/4:09:14.9 (0.1), mem = 5403.6M
[12/17 20:16:56   2054s] Running CCOpt-PRO on entire clock network
[12/17 20:16:56   2054s] Net route status summary:
[12/17 20:16:56   2054s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:16:56   2054s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:16:56   2054s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 20:16:56   2054s] Clock tree cells fixed by user: 0 out of 0
[12/17 20:16:56   2054s] PRO...
[12/17 20:16:56   2054s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 20:16:56   2054s] Initializing clock structures...
[12/17 20:16:56   2054s]   Creating own balancer
[12/17 20:16:56   2054s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 20:16:56   2054s]   Removing CTS place status from clock tree and sinks.
[12/17 20:16:56   2054s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 20:16:56   2054s]   Initializing legalizer
[12/17 20:16:56   2054s]   Using cell based legalization.
[12/17 20:16:56   2054s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:16:56   2054s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 20:16:56   2054s] OPERPROF: Starting DPlace-Init at level 1, MEM:5403.6M, EPOCH TIME: 1734463016.875136
[12/17 20:16:56   2054s] Processing tracks to init pin-track alignment.
[12/17 20:16:56   2054s] z: 2, totalTracks: 1
[12/17 20:16:56   2054s] z: 4, totalTracks: 1
[12/17 20:16:56   2054s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:16:56   2054s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5403.6M, EPOCH TIME: 1734463016.879656
[12/17 20:16:56   2054s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:56   2054s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:56   2054s] 
[12/17 20:16:56   2054s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:56   2054s] 
[12/17 20:16:56   2054s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:16:56   2054s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.008, MEM:5403.6M, EPOCH TIME: 1734463016.887294
[12/17 20:16:56   2054s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5403.6M, EPOCH TIME: 1734463016.887342
[12/17 20:16:56   2054s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5403.6M, EPOCH TIME: 1734463016.887502
[12/17 20:16:56   2054s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5403.6MB).
[12/17 20:16:56   2054s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:5403.6M, EPOCH TIME: 1734463016.888585
[12/17 20:16:56   2054s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:56   2054s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:16:56   2054s] Set min layer with nano route mode ( 1 )
[12/17 20:16:56   2054s] Set max layer with nano route mode ( 5 )
[12/17 20:16:56   2054s] (I)      Load db... (mem=5161.4M)
[12/17 20:16:56   2054s] (I)      Read data from FE... (mem=5161.4M)
[12/17 20:16:56   2054s] (I)      Number of ignored instance 0
[12/17 20:16:56   2054s] (I)      Number of inbound cells 0
[12/17 20:16:56   2054s] (I)      Number of opened ILM blockages 0
[12/17 20:16:56   2054s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 20:16:56   2054s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 20:16:56   2054s] (I)      cell height: 6660, count: 12267
[12/17 20:16:56   2054s] (I)      Read rows... (mem=5163.9M)
[12/17 20:16:56   2054s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 20:16:56   2054s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 20:16:56   2054s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 20:16:56   2054s] (I)      Done Read rows (cpu=0.000s, mem=5163.9M)
[12/17 20:16:56   2054s] (I)      Done Read data from FE (cpu=0.010s, mem=5163.9M)
[12/17 20:16:56   2054s] (I)      Done Load db (cpu=0.010s, mem=5163.9M)
[12/17 20:16:56   2054s] (I)      Constructing placeable region... (mem=5163.9M)
[12/17 20:16:56   2054s] (I)      Constructing bin map
[12/17 20:16:56   2054s] (I)      Initialize bin information with width=66600 height=66600
[12/17 20:16:56   2054s] (I)      Done constructing bin map
[12/17 20:16:56   2054s] (I)      Compute region effective width... (mem=5164.0M)
[12/17 20:16:56   2054s] (I)      Done Compute region effective width (cpu=0.000s, mem=5164.0M)
[12/17 20:16:56   2054s] (I)      Done Constructing placeable region (cpu=0.002s, mem=5164.0M)
[12/17 20:16:56   2054s]   Legalizer reserving space for clock trees
[12/17 20:16:56   2054s]   Reconstructing clock tree datastructures, skew aware...
[12/17 20:16:56   2054s]     Validating CTS configuration...
[12/17 20:16:56   2054s]     Checking module port directions...
[12/17 20:16:56   2054s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:56   2054s]     Non-default CCOpt properties:
[12/17 20:16:56   2054s]       Public non-default CCOpt properties:
[12/17 20:16:56   2054s]         adjacent_rows_legal: true (default: false)
[12/17 20:16:56   2054s]         buffer_cells is set for at least one object
[12/17 20:16:56   2054s]         cell_density is set for at least one object
[12/17 20:16:56   2054s]         cell_halo_rows: 0 (default: 1)
[12/17 20:16:56   2054s]         cell_halo_sites: 0 (default: 4)
[12/17 20:16:56   2054s]         route_type is set for at least one object
[12/17 20:16:56   2054s]         target_insertion_delay is set for at least one object
[12/17 20:16:56   2054s]         target_skew is set for at least one object
[12/17 20:16:56   2054s]       Private non-default CCOpt properties:
[12/17 20:16:56   2054s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 20:16:56   2054s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 20:16:56   2054s]         force_design_routing_status: 1 (default: auto)
[12/17 20:16:56   2054s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 20:16:56   2054s]     Route type trimming info:
[12/17 20:16:56   2054s]       No route type modifications were made.
[12/17 20:16:56   2054s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 20:16:56   2054s] End AAE Lib Interpolated Model. (MEM=5406.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:16:56   2054s]     Accumulated time to calculate placeable region: 0.00386
[12/17 20:16:56   2054s]     Accumulated time to calculate placeable region: 0.00387
[12/17 20:16:56   2054s]     Accumulated time to calculate placeable region: 0.00388
[12/17 20:16:56   2054s]     Accumulated time to calculate placeable region: 0.0039
[12/17 20:16:56   2054s]     Accumulated time to calculate placeable region: 0.00391
[12/17 20:16:57   2054s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 20:16:57   2054s]     Original list had 5 cells:
[12/17 20:16:57   2054s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:16:57   2054s]     Library trimming was not able to trim any cells:
[12/17 20:16:57   2054s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:16:57   2054s]     Accumulated time to calculate placeable region: 0.00398
[12/17 20:16:57   2054s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:16:57   2054s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 20:16:57   2054s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:16:57   2054s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 20:16:57   2054s]     Non-default CCOpt properties:
[12/17 20:16:57   2054s]       Public non-default CCOpt properties:
[12/17 20:16:57   2054s]         cell_density: 1 (default: 0.75)
[12/17 20:16:57   2054s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 20:16:57   2054s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 20:16:57   2054s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 20:16:57   2054s]       No private non-default CCOpt properties
[12/17 20:16:57   2054s]     For power domain auto-default:
[12/17 20:16:57   2054s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:16:57   2054s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 20:16:57   2054s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 20:16:57   2054s]     Top Routing info:
[12/17 20:16:57   2054s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:16:57   2054s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:16:57   2054s]     Trunk Routing info:
[12/17 20:16:57   2054s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:16:57   2054s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:16:57   2054s]     Leaf Routing info:
[12/17 20:16:57   2054s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:16:57   2054s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:16:57   2054s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 20:16:57   2054s]       Slew time target (leaf):    0.171ns
[12/17 20:16:57   2054s]       Slew time target (trunk):   0.171ns
[12/17 20:16:57   2054s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 20:16:57   2054s]       Buffer unit delay: 0.221ns
[12/17 20:16:57   2054s]       Buffer max distance: 655.802um
[12/17 20:16:57   2054s]     Fastest wire driving cells and distances:
[12/17 20:16:57   2054s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 20:16:57   2054s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Logic Sizing Table:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     ----------------------------------------------------------
[12/17 20:16:57   2054s]     Cell    Instance count    Source    Eligible library cells
[12/17 20:16:57   2054s]     ----------------------------------------------------------
[12/17 20:16:57   2054s]       (empty table)
[12/17 20:16:57   2054s]     ----------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 20:16:57   2054s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:16:57   2054s]       Sources:                     pin clk[0]
[12/17 20:16:57   2054s]       Total number of sinks:       20
[12/17 20:16:57   2054s]       Delay constrained sinks:     20
[12/17 20:16:57   2054s]       Constrains:                  default
[12/17 20:16:57   2054s]       Non-leaf sinks:              0
[12/17 20:16:57   2054s]       Ignore pins:                 0
[12/17 20:16:57   2054s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:16:57   2054s]       Skew target:                 0.221ns
[12/17 20:16:57   2054s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 20:16:57   2054s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:16:57   2054s]       Sources:                     pin prog_clk[0]
[12/17 20:16:57   2054s]       Total number of sinks:       1458
[12/17 20:16:57   2054s]       Delay constrained sinks:     1458
[12/17 20:16:57   2054s]       Constrains:                  default
[12/17 20:16:57   2054s]       Non-leaf sinks:              0
[12/17 20:16:57   2054s]       Ignore pins:                 0
[12/17 20:16:57   2054s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:16:57   2054s]       Skew target:                 0.221ns
[12/17 20:16:57   2054s]     Primary reporting skew groups are:
[12/17 20:16:57   2054s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Constraint summary
[12/17 20:16:57   2054s]     ==================
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Transition constraints are active in the following delay corners:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     MAX_DELAY:setup.late
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Cap constraints are active in the following delay corners:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     MAX_DELAY:setup.late
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Transition constraint summary:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 20:16:57   2054s]                   -                      0.171         1482      auto computed    all
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Capacitance constraint summary:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     ------------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 20:16:57   2054s]     ------------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 20:16:57   2054s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 20:16:57   2054s]     ------------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 20:16:57   2054s]     CTS services accumulated run-time stats initial state:
[12/17 20:16:57   2054s]       delay calculator: calls=13728, total_wall_time=0.340s, mean_wall_time=0.025ms
[12/17 20:16:57   2054s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:16:57   2054s]       steiner router: calls=13707, total_wall_time=0.095s, mean_wall_time=0.007ms
[12/17 20:16:57   2054s]     Clock DAG stats initial state:
[12/17 20:16:57   2054s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:16:57   2054s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:16:57   2054s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:16:57   2054s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:16:57   2054s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:16:57   2054s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Layer information for route type default_route_type_leaf:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:16:57   2054s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     met1     N            H          81.281        0.153        12.429
[12/17 20:16:57   2054s]     met2     N            V           1.218        0.193         0.235
[12/17 20:16:57   2054s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:16:57   2054s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:16:57   2054s]     met5     N            H           0.029        0.265         0.008
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:16:57   2054s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:16:57   2054s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     met1     N            H          81.281        0.193        15.676
[12/17 20:16:57   2054s]     met2     N            V           1.218        0.252         0.307
[12/17 20:16:57   2054s]     met3     Y            H           0.471        0.241         0.113
[12/17 20:16:57   2054s]     met4     Y            V           0.168        0.336         0.056
[12/17 20:16:57   2054s]     met5     N            H           0.029        0.277         0.008
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:16:57   2054s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:16:57   2054s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     met1     N            H          81.281        0.153        12.429
[12/17 20:16:57   2054s]     met2     N            V           1.218        0.193         0.235
[12/17 20:16:57   2054s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:16:57   2054s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:16:57   2054s]     met5     N            H           0.029        0.265         0.008
[12/17 20:16:57   2054s]     --------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Via selection for estimated routes (rule default):
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     ----------------------------------------------------------------
[12/17 20:16:57   2054s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 20:16:57   2054s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 20:16:57   2054s]     ----------------------------------------------------------------
[12/17 20:16:57   2054s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 20:16:57   2054s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 20:16:57   2054s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 20:16:57   2054s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 20:16:57   2054s]     ----------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 20:16:57   2054s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 20:16:57   2054s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Ideal and dont_touch net fanout counts:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     -----------------------------------------------------------
[12/17 20:16:57   2054s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 20:16:57   2054s]     -----------------------------------------------------------
[12/17 20:16:57   2054s]           1            10                      0
[12/17 20:16:57   2054s]          11           100                      1
[12/17 20:16:57   2054s]         101          1000                      0
[12/17 20:16:57   2054s]        1001         10000                      1
[12/17 20:16:57   2054s]       10001           +                        0
[12/17 20:16:57   2054s]     -----------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Top ideal and dont_touch nets by fanout:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     ------------------------
[12/17 20:16:57   2054s]     Net name       Fanout ()
[12/17 20:16:57   2054s]     ------------------------
[12/17 20:16:57   2054s]     prog_clk[0]      1458
[12/17 20:16:57   2054s]     clk[0]             20
[12/17 20:16:57   2054s]     ------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     No dont_touch hnets found in the clock tree
[12/17 20:16:57   2054s]     No dont_touch hpins found in the clock network.
[12/17 20:16:57   2054s]     Checking for illegal sizes of clock logic instances...
[12/17 20:16:57   2054s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Filtering reasons for cell type: inverter
[12/17 20:16:57   2054s]     =========================================
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     Clock trees    Power domain    Reason                         Library cells
[12/17 20:16:57   2054s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 20:16:57   2054s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 20:16:57   2054s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 20:16:57   2054s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 20:16:57   2054s]     CCOpt configuration status: all checks passed.
[12/17 20:16:57   2054s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 20:16:57   2054s] Initializing clock structures done.
[12/17 20:16:57   2054s] PRO...
[12/17 20:16:57   2054s]   PRO active optimizations:
[12/17 20:16:57   2054s]    - DRV fixing with sizing
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Detected clock skew data from CTS
[12/17 20:16:57   2054s]   ProEngine running partially connected to DB
[12/17 20:16:57   2054s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:16:57   2054s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2054s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 20:16:57   2054s]   CTS services accumulated run-time stats PRO initial state:
[12/17 20:16:57   2054s]     delay calculator: calls=13730, total_wall_time=0.340s, mean_wall_time=0.025ms
[12/17 20:16:57   2054s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:16:57   2054s]     steiner router: calls=13707, total_wall_time=0.095s, mean_wall_time=0.007ms
[12/17 20:16:57   2054s]   Clock DAG stats PRO initial state:
[12/17 20:16:57   2054s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:16:57   2054s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:16:57   2054s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:16:57   2054s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:16:57   2054s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:16:57   2054s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:16:57   2054s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:16:57   2054s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]   Clock DAG net violations PRO initial state:
[12/17 20:16:57   2054s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:16:57   2054s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 20:16:57   2054s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:16:57   2054s]   Primary reporting skew groups PRO initial state:
[12/17 20:16:57   2054s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:16:57   2054s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:16:57   2054s]   Skew group summary PRO initial state:
[12/17 20:16:57   2054s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:16:57   2054s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:16:57   2054s]   Recomputing CTS skew targets...
[12/17 20:16:57   2054s]   Resolving skew group constraints...
[12/17 20:16:57   2054s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 20:16:57   2054s]   Resolving skew group constraints done.
[12/17 20:16:57   2054s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2054s]   PRO Fixing DRVs...
[12/17 20:16:57   2054s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:16:57   2054s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]       delay calculator: calls=13730, total_wall_time=0.340s, mean_wall_time=0.025ms
[12/17 20:16:57   2054s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:16:57   2054s]       steiner router: calls=13707, total_wall_time=0.095s, mean_wall_time=0.007ms
[12/17 20:16:57   2054s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 20:16:57   2054s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Statistics: Fix DRVs (cell sizing):
[12/17 20:16:57   2054s]     ===================================
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Cell changes by Net Type:
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     top                0            0           0            0                    0                0
[12/17 20:16:57   2054s]     trunk              0            0           0            0                    0                0
[12/17 20:16:57   2054s]     leaf               0            0           0            0                    0                0
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     Total              0            0           0            0                    0                0
[12/17 20:16:57   2054s]     -------------------------------------------------------------------------------------------------
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 20:16:57   2054s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 20:16:57   2054s]     
[12/17 20:16:57   2054s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:16:57   2054s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]       delay calculator: calls=13730, total_wall_time=0.340s, mean_wall_time=0.025ms
[12/17 20:16:57   2054s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:16:57   2054s]       steiner router: calls=13707, total_wall_time=0.095s, mean_wall_time=0.007ms
[12/17 20:16:57   2054s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:16:57   2054s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:16:57   2054s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:16:57   2054s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:16:57   2054s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:16:57   2054s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:16:57   2054s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:16:57   2054s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:16:57   2054s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:16:57   2054s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:16:57   2054s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:16:57   2054s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 20:16:57   2054s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:16:57   2054s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:16:57   2054s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 20:16:57   2054s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Slew Diagnostics: After DRV fixing
[12/17 20:16:57   2054s]   ==================================
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Global Causes:
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   -------------------------------------
[12/17 20:16:57   2054s]   Cause
[12/17 20:16:57   2054s]   -------------------------------------
[12/17 20:16:57   2054s]   DRV fixing with buffering is disabled
[12/17 20:16:57   2054s]   -------------------------------------
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Top 5 overslews:
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   ---------------------------------
[12/17 20:16:57   2054s]   Overslew    Causes    Driving Pin
[12/17 20:16:57   2054s]   ---------------------------------
[12/17 20:16:57   2054s]     (empty table)
[12/17 20:16:57   2054s]   ---------------------------------
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   -------------------
[12/17 20:16:57   2054s]   Cause    Occurences
[12/17 20:16:57   2054s]   -------------------
[12/17 20:16:57   2054s]     (empty table)
[12/17 20:16:57   2054s]   -------------------
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   -------------------
[12/17 20:16:57   2054s]   Cause    Occurences
[12/17 20:16:57   2054s]   -------------------
[12/17 20:16:57   2054s]     (empty table)
[12/17 20:16:57   2054s]   -------------------
[12/17 20:16:57   2054s]   
[12/17 20:16:57   2054s]   Reconnecting optimized routes...
[12/17 20:16:57   2054s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2054s]   Set dirty flag on 0 instances, 0 nets
[12/17 20:16:57   2054s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:16:57   2054s] End AAE Lib Interpolated Model. (MEM=7315.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:16:57   2054s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2054s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 20:16:57   2054s]   CTS services accumulated run-time stats PRO final:
[12/17 20:16:57   2054s]     delay calculator: calls=13732, total_wall_time=0.341s, mean_wall_time=0.025ms
[12/17 20:16:57   2054s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:16:57   2054s]     steiner router: calls=13707, total_wall_time=0.095s, mean_wall_time=0.007ms
[12/17 20:16:57   2054s]   Clock DAG stats PRO final:
[12/17 20:16:57   2054s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:16:57   2054s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:16:57   2054s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:16:57   2054s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:16:57   2054s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:16:57   2054s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:16:57   2054s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:16:57   2054s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:16:57   2054s]   Clock DAG net violations PRO final:
[12/17 20:16:57   2054s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:16:57   2054s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 20:16:57   2054s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:16:57   2054s]   Primary reporting skew groups PRO final:
[12/17 20:16:57   2054s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:16:57   2054s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:16:57   2054s]   Skew group summary PRO final:
[12/17 20:16:57   2054s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:16:57   2054s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:16:57   2054s] PRO done.
[12/17 20:16:57   2054s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 20:16:57   2054s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 20:16:57   2054s] Net route status summary:
[12/17 20:16:57   2054s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:16:57   2054s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:16:57   2054s] Updating delays...
[12/17 20:16:57   2055s] Updating delays done.
[12/17 20:16:57   2055s] PRO done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/17 20:16:57   2055s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 20:16:57   2055s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7593.4M, EPOCH TIME: 1734463017.506197
[12/17 20:16:57   2055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 20:16:57   2055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.041, REAL:0.011, MEM:7232.4M, EPOCH TIME: 1734463017.517590
[12/17 20:16:57   2055s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:16:57   2055s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:16:57   2055s] *** ClockDrv #1 [finish] (optDesign #9) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:34:15.1/4:09:15.5 (0.1), mem = 7232.4M
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] =============================================================================================
[12/17 20:16:57   2055s]  Step TAT Report : ClockDrv #1 / optDesign #9                                   22.33-s094_1
[12/17 20:16:57   2055s] =============================================================================================
[12/17 20:16:57   2055s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:16:57   2055s] ---------------------------------------------------------------------------------------------
[12/17 20:16:57   2055s] [ OptimizationStep       ]      1   0:00:00.7  (  98.2 % )     0:00:00.7 /  0:00:00.8    1.1
[12/17 20:16:57   2055s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:57   2055s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[12/17 20:16:57   2055s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:57   2055s] ---------------------------------------------------------------------------------------------
[12/17 20:16:57   2055s]  ClockDrv #1 TOTAL                  0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[12/17 20:16:57   2055s] ---------------------------------------------------------------------------------------------
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:16:57   2055s] **INFO: Start fixing DRV (Mem = 5662.41M) ...
[12/17 20:16:57   2055s] Begin: GigaOpt DRV Optimization
[12/17 20:16:57   2055s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 20:16:57   2055s] *** DrvOpt #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:15.2/4:09:15.6 (0.1), mem = 5662.4M
[12/17 20:16:57   2055s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 20:16:57   2055s] Info: 39 io nets excluded
[12/17 20:16:57   2055s] Info: 2 clock nets excluded from IPO operation.
[12/17 20:16:57   2055s] End AAE Lib Interpolated Model. (MEM=5662.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:16:57   2055s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.31
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:16:57   2055s] Summary for sequential cells identification: 
[12/17 20:16:57   2055s]   Identified SBFF number: 8
[12/17 20:16:57   2055s]   Identified MBFF number: 0
[12/17 20:16:57   2055s]   Identified SB Latch number: 0
[12/17 20:16:57   2055s]   Identified MB Latch number: 0
[12/17 20:16:57   2055s]   Not identified SBFF number: 0
[12/17 20:16:57   2055s]   Not identified MBFF number: 0
[12/17 20:16:57   2055s]   Not identified SB Latch number: 0
[12/17 20:16:57   2055s]   Not identified MB Latch number: 0
[12/17 20:16:57   2055s]   Number of sequential cells which are not FFs: 0
[12/17 20:16:57   2055s]  Visiting view : VIEW_SETUP
[12/17 20:16:57   2055s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:16:57   2055s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:16:57   2055s]  Visiting view : VIEW_HOLD
[12/17 20:16:57   2055s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:16:57   2055s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:16:57   2055s] TLC MultiMap info (StdDelay):
[12/17 20:16:57   2055s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:16:57   2055s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:16:57   2055s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:16:57   2055s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:16:57   2055s]  Setting StdDelay to: 71.1ps
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] Creating Lib Analyzer ...
[12/17 20:16:57   2055s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:16:57   2055s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:16:57   2055s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:16:57   2055s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:15 mem=5668.4M
[12/17 20:16:57   2055s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:15 mem=5668.4M
[12/17 20:16:57   2055s] Creating Lib Analyzer, finished. 
[12/17 20:16:57   2055s] #optDebug: Start CG creation (mem=5668.4M)
[12/17 20:16:57   2055s]  ...initializing CG ToF 4343.1650um
[12/17 20:16:57   2055s] (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgPrt (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgEgp (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgPbk (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgNrb(cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgObs (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgCon (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s]  ...processing cgPdm (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5766.9M)
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s] Active Setup views: VIEW_SETUP 
[12/17 20:16:57   2055s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5766.9M, EPOCH TIME: 1734463017.987141
[12/17 20:16:57   2055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] 
[12/17 20:16:57   2055s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:57   2055s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5766.9M, EPOCH TIME: 1734463017.992529
[12/17 20:16:57   2055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:57   2055s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 20:16:57   2055s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 20:16:57   2055s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 20:16:57   2055s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:16 mem=5766.9M
[12/17 20:16:57   2055s] OPERPROF: Starting DPlace-Init at level 1, MEM:5766.9M, EPOCH TIME: 1734463017.996773
[12/17 20:16:57   2055s] Processing tracks to init pin-track alignment.
[12/17 20:16:57   2055s] z: 2, totalTracks: 1
[12/17 20:16:57   2055s] z: 4, totalTracks: 1
[12/17 20:16:57   2055s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:16:58   2055s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5766.9M, EPOCH TIME: 1734463018.001005
[12/17 20:16:58   2055s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2055s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2055s] 
[12/17 20:16:58   2055s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:58   2055s] 
[12/17 20:16:58   2055s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:16:58   2055s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5766.9M, EPOCH TIME: 1734463018.005966
[12/17 20:16:58   2055s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5766.9M, EPOCH TIME: 1734463018.006013
[12/17 20:16:58   2055s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5766.9M, EPOCH TIME: 1734463018.006221
[12/17 20:16:58   2055s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=5766.9MB).
[12/17 20:16:58   2055s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:5766.9M, EPOCH TIME: 1734463018.007317
[12/17 20:16:58   2055s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 20:16:58   2055s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 20:16:58   2055s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:16 mem=5542.9M
[12/17 20:16:58   2055s] ### Creating RouteCongInterface, started
[12/17 20:16:58   2055s] {MMLU 0 1 13900}
[12/17 20:16:58   2055s] ### Creating LA Mngr. totSessionCpu=0:34:16 mem=5542.9M
[12/17 20:16:58   2055s] ### Creating LA Mngr, finished. totSessionCpu=0:34:16 mem=5542.9M
[12/17 20:16:58   2055s] ### Creating RouteCongInterface, finished
[12/17 20:16:58   2055s] AoF 9812.4550um
[12/17 20:16:58   2055s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 20:16:58   2055s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 20:16:58   2055s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 20:16:58   2055s] [GPS-DRV] costLowerBound: 0.1
[12/17 20:16:58   2055s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 20:16:58   2055s] [GPS-DRV] maxIter       : 10
[12/17 20:16:58   2055s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 20:16:58   2055s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 20:16:58   2055s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 20:16:58   2055s] [GPS-DRV] maxDensity (design): 0.95
[12/17 20:16:58   2055s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 20:16:58   2055s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 20:16:58   2055s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 20:16:58   2055s] [GPS-DRV] MaintainWNS: 1
[12/17 20:16:58   2055s] [GPS-DRV] All active and enabled setup views
[12/17 20:16:58   2055s] [GPS-DRV]     VIEW_SETUP
[12/17 20:16:58   2055s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:16:58   2055s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:16:58   2055s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 20:16:58   2055s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 20:16:58   2055s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5903.5M, EPOCH TIME: 1734463018.237798
[12/17 20:16:58   2055s] Found 0 hard placement blockage before merging.
[12/17 20:16:58   2055s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5903.5M, EPOCH TIME: 1734463018.237922
[12/17 20:16:58   2055s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 20:16:58   2055s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 20:16:58   2056s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:16:58   2056s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 20:16:58   2056s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:16:58   2056s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 20:16:58   2056s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:16:58   2056s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:16:58   2056s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 20:16:58   2056s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:16:58   2056s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  5903.5M|
[12/17 20:16:58   2056s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:16:58   2056s] Bottom Preferred Layer:
[12/17 20:16:58   2056s] +-------------+------------+----------+
[12/17 20:16:58   2056s] |    Layer    |    CLK     |   Rule   |
[12/17 20:16:58   2056s] +-------------+------------+----------+
[12/17 20:16:58   2056s] | met3 (z=3)  |          1 | default  |
[12/17 20:16:58   2056s] +-------------+------------+----------+
[12/17 20:16:58   2056s] Via Pillar Rule:
[12/17 20:16:58   2056s]     None
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=5903.5M) ***
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] Deleting 0 temporary hard placement blockage(s).
[12/17 20:16:58   2056s] Total-nets :: 12383, Stn-nets :: 33, ratio :: 0.266494 %, Total-len 418403, Stn-len 15003.2
[12/17 20:16:58   2056s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 20:16:58   2056s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5775.5M, EPOCH TIME: 1734463018.395315
[12/17 20:16:58   2056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:16:58   2056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.037, REAL:0.011, MEM:5496.5M, EPOCH TIME: 1734463018.406074
[12/17 20:16:58   2056s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.31
[12/17 20:16:58   2056s] *** DrvOpt #1 [finish] (optDesign #9) : cpu/real = 0:00:01.1/0:00:00.9 (1.2), totSession cpu/real = 0:34:16.2/4:09:16.4 (0.1), mem = 5496.5M
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] =============================================================================================
[12/17 20:16:58   2056s]  Step TAT Report : DrvOpt #1 / optDesign #9                                     22.33-s094_1
[12/17 20:16:58   2056s] =============================================================================================
[12/17 20:16:58   2056s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:16:58   2056s] ---------------------------------------------------------------------------------------------
[12/17 20:16:58   2056s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 20:16:58   2056s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:58   2056s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  15.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:16:58   2056s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:58   2056s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 20:16:58   2056s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 20:16:58   2056s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.4
[12/17 20:16:58   2056s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:58   2056s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.7
[12/17 20:16:58   2056s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    3.8
[12/17 20:16:58   2056s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:16:58   2056s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.9
[12/17 20:16:58   2056s] [ MISC                   ]          0:00:00.5  (  59.8 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:16:58   2056s] ---------------------------------------------------------------------------------------------
[12/17 20:16:58   2056s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.1    1.2
[12/17 20:16:58   2056s] ---------------------------------------------------------------------------------------------
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] drv optimizer changes nothing and skips refinePlace
[12/17 20:16:58   2056s] End: GigaOpt DRV Optimization
[12/17 20:16:58   2056s] *info:
[12/17 20:16:58   2056s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5496.49M).
[12/17 20:16:58   2056s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5496.5M, EPOCH TIME: 1734463018.412264
[12/17 20:16:58   2056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:58   2056s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5496.5M, EPOCH TIME: 1734463018.417331
[12/17 20:16:58   2056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.02min mem=5496.5M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:16:58   2056s] **optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 4007.5M, totSessionCpu=0:34:16 **
[12/17 20:16:58   2056s]   DRV Snapshot: (REF)
[12/17 20:16:58   2056s]          Tran DRV: 0 (0)
[12/17 20:16:58   2056s]           Cap DRV: 0 (0)
[12/17 20:16:58   2056s]        Fanout DRV: 0 (0)
[12/17 20:16:58   2056s]            Glitch: 0 (0)
[12/17 20:16:58   2056s] *** Timing Is met
[12/17 20:16:58   2056s] *** Check timing (0:00:00.0)
[12/17 20:16:58   2056s] *** Setup timing is met (target slack 0ns)
[12/17 20:16:58   2056s]   Timing Snapshot: (REF)
[12/17 20:16:58   2056s]      Weighted WNS: 0.000
[12/17 20:16:58   2056s]       All  PG WNS: 0.000
[12/17 20:16:58   2056s]       High PG WNS: 0.000
[12/17 20:16:58   2056s]       All  PG TNS: 0.000
[12/17 20:16:58   2056s]       High PG TNS: 0.000
[12/17 20:16:58   2056s]       Low  PG TNS: 0.000
[12/17 20:16:58   2056s]    Category Slack: { [L, 1.099] }
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] **INFO: flowCheckPoint #52 OptimizationPreEco
[12/17 20:16:58   2056s] Running postRoute recovery in preEcoRoute mode
[12/17 20:16:58   2056s] **optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 4007.5M, totSessionCpu=0:34:17 **
[12/17 20:16:58   2056s]   DRV Snapshot: (TGT)
[12/17 20:16:58   2056s]          Tran DRV: 0 (0)
[12/17 20:16:58   2056s]           Cap DRV: 0 (0)
[12/17 20:16:58   2056s]        Fanout DRV: 0 (0)
[12/17 20:16:58   2056s]            Glitch: 0 (0)
[12/17 20:16:58   2056s] Checking DRV degradation...
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] Recovery Manager:
[12/17 20:16:58   2056s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:16:58   2056s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:16:58   2056s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:16:58   2056s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 20:16:58   2056s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5498.95M, totSessionCpu=0:34:17).
[12/17 20:16:58   2056s] **optDesign ... cpu = 0:00:25, real = 0:00:18, mem = 4007.5M, totSessionCpu=0:34:17 **
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s]   DRV Snapshot: (REF)
[12/17 20:16:58   2056s]          Tran DRV: 0 (0)
[12/17 20:16:58   2056s]           Cap DRV: 0 (0)
[12/17 20:16:58   2056s]        Fanout DRV: 0 (0)
[12/17 20:16:58   2056s]            Glitch: 0 (0)
[12/17 20:16:58   2056s] Skipping pre eco harden opt
[12/17 20:16:58   2056s] Running refinePlace -preserveRouting true -hardFence false
[12/17 20:16:58   2056s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5760.7M, EPOCH TIME: 1734463018.745365
[12/17 20:16:58   2056s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5760.7M, EPOCH TIME: 1734463018.745425
[12/17 20:16:58   2056s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5760.7M, EPOCH TIME: 1734463018.745479
[12/17 20:16:58   2056s] Processing tracks to init pin-track alignment.
[12/17 20:16:58   2056s] z: 2, totalTracks: 1
[12/17 20:16:58   2056s] z: 4, totalTracks: 1
[12/17 20:16:58   2056s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:16:58   2056s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5760.7M, EPOCH TIME: 1734463018.750274
[12/17 20:16:58   2056s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:16:58   2056s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.005, MEM:5760.7M, EPOCH TIME: 1734463018.755545
[12/17 20:16:58   2056s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5760.7M, EPOCH TIME: 1734463018.755594
[12/17 20:16:58   2056s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5760.7M, EPOCH TIME: 1734463018.755783
[12/17 20:16:58   2056s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5760.7MB).
[12/17 20:16:58   2056s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5760.7M, EPOCH TIME: 1734463018.756921
[12/17 20:16:58   2056s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.012, MEM:5760.7M, EPOCH TIME: 1734463018.756950
[12/17 20:16:58   2056s] TDRefine: refinePlace mode is spiral
[12/17 20:16:58   2056s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.21
[12/17 20:16:58   2056s] OPERPROF:   Starting Refine-Place at level 2, MEM:5760.7M, EPOCH TIME: 1734463018.757033
[12/17 20:16:58   2056s] *** Starting refinePlace (0:34:17 mem=5760.7M) ***
[12/17 20:16:58   2056s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:58   2056s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:16:58   2056s] Set min layer with nano route mode ( 1 )
[12/17 20:16:58   2056s] Set max layer with nano route mode ( 5 )
[12/17 20:16:58   2056s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:16:58   2056s] Set min layer with nano route mode ( 1 )
[12/17 20:16:58   2056s] Set max layer with nano route mode ( 5 )
[12/17 20:16:58   2056s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5760.7M, EPOCH TIME: 1734463018.771297
[12/17 20:16:58   2056s] Starting refinePlace ...
[12/17 20:16:58   2056s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:16:58   2056s] Set min layer with nano route mode ( 1 )
[12/17 20:16:58   2056s] Set max layer with nano route mode ( 5 )
[12/17 20:16:58   2056s] One DDP V2 for no tweak run.
[12/17 20:16:58   2056s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:16:58   2056s] Set min layer with nano route mode ( 1 )
[12/17 20:16:58   2056s] Set max layer with nano route mode ( 5 )
[12/17 20:16:58   2056s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5856.7M, EPOCH TIME: 1734463018.790890
[12/17 20:16:58   2056s] DDP initSite1 nrRow 90 nrJob 90
[12/17 20:16:58   2056s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5856.7M, EPOCH TIME: 1734463018.790949
[12/17 20:16:58   2056s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5856.7M, EPOCH TIME: 1734463018.791127
[12/17 20:16:58   2056s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5856.7M, EPOCH TIME: 1734463018.791167
[12/17 20:16:58   2056s] DDP markSite nrRow 90 nrJob 90
[12/17 20:16:58   2056s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5856.7M, EPOCH TIME: 1734463018.791377
[12/17 20:16:58   2056s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:5856.7M, EPOCH TIME: 1734463018.791413
[12/17 20:16:58   2056s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 20:16:58   2056s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5760.7MB) @(0:34:17 - 0:34:17).
[12/17 20:16:58   2056s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:16:58   2056s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 20:16:58   2056s] 
[12/17 20:16:58   2056s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 20:16:59   2057s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 20:16:59   2057s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/17 20:16:59   2057s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 20:16:59   2057s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=5728.7MB) @(0:34:17 - 0:34:17).
[12/17 20:16:59   2057s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:16:59   2057s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5728.7MB
[12/17 20:16:59   2057s] Statistics of distance of Instance movement in refine placement:
[12/17 20:16:59   2057s]   maximum (X+Y) =         0.00 um
[12/17 20:16:59   2057s]   mean    (X+Y) =         0.00 um
[12/17 20:16:59   2057s] Summary Report:
[12/17 20:16:59   2057s] Instances move: 0 (out of 12267 movable)
[12/17 20:16:59   2057s] Instances flipped: 0
[12/17 20:16:59   2057s] Mean displacement: 0.00 um
[12/17 20:16:59   2057s] Max displacement: 0.00 um 
[12/17 20:16:59   2057s] Total instances moved : 0
[12/17 20:16:59   2057s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.639, REAL:0.355, MEM:5728.7M, EPOCH TIME: 1734463019.126057
[12/17 20:16:59   2057s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:16:59   2057s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 5728.7MB
[12/17 20:16:59   2057s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=5728.7MB) @(0:34:17 - 0:34:17).
[12/17 20:16:59   2057s] *** Finished refinePlace (0:34:17 mem=5728.7M) ***
[12/17 20:16:59   2057s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.21
[12/17 20:16:59   2057s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.657, REAL:0.373, MEM:5728.7M, EPOCH TIME: 1734463019.129786
[12/17 20:16:59   2057s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5728.7M, EPOCH TIME: 1734463019.129822
[12/17 20:16:59   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:16:59   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2057s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.046, REAL:0.014, MEM:5498.7M, EPOCH TIME: 1734463019.144223
[12/17 20:16:59   2057s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.717, REAL:0.399, MEM:5498.7M, EPOCH TIME: 1734463019.144278
[12/17 20:16:59   2057s] {MMLU 0 1 13900}
[12/17 20:16:59   2057s] ### Creating LA Mngr. totSessionCpu=0:34:18 mem=5498.7M
[12/17 20:16:59   2057s] ### Creating LA Mngr, finished. totSessionCpu=0:34:18 mem=5498.7M
[12/17 20:16:59   2057s] Default Rule : ""
[12/17 20:16:59   2057s] Non Default Rules :
[12/17 20:16:59   2057s] Worst Slack : 214748.365 ns
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Start Layer Assignment ...
[12/17 20:16:59   2057s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Select 0 cadidates out of 15080.
[12/17 20:16:59   2057s] No critical nets selected. Skipped !
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Start Assign Priority Nets ...
[12/17 20:16:59   2057s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:16:59   2057s] Existing Priority Nets 0 (0.0%)
[12/17 20:16:59   2057s] Assigned Priority Nets 0 (0.0%)
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Set Prefer Layer Routing Effort ...
[12/17 20:16:59   2057s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] {MMLU 0 1 13900}
[12/17 20:16:59   2057s] #optDebug: Start CG creation (mem=5527.7M)
[12/17 20:16:59   2057s]  ...initializing CG (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgPrt (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgEgp (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgPbk (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgNrb(cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgObs (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgCon (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s]  ...processing cgPdm (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5565.2M)
[12/17 20:16:59   2057s] ### Creating LA Mngr. totSessionCpu=0:34:18 mem=5565.2M
[12/17 20:16:59   2057s] ### Creating LA Mngr, finished. totSessionCpu=0:34:18 mem=5565.2M
[12/17 20:16:59   2057s] Default Rule : ""
[12/17 20:16:59   2057s] Non Default Rules :
[12/17 20:16:59   2057s] Worst Slack : 1.099 ns
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Start Layer Assignment ...
[12/17 20:16:59   2057s] WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Select 0 cadidates out of 15080.
[12/17 20:16:59   2057s] No critical nets selected. Skipped !
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s] Start Assign Priority Nets ...
[12/17 20:16:59   2057s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:16:59   2057s] Existing Priority Nets 0 (0.0%)
[12/17 20:16:59   2057s] Assigned Priority Nets 0 (0.0%)
[12/17 20:16:59   2057s] {MMLU 0 1 13900}
[12/17 20:16:59   2057s] ### Creating LA Mngr. totSessionCpu=0:34:18 mem=5565.2M
[12/17 20:16:59   2057s] ### Creating LA Mngr, finished. totSessionCpu=0:34:18 mem=5565.2M
[12/17 20:16:59   2057s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5565.2M, EPOCH TIME: 1734463019.373276
[12/17 20:16:59   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2057s] 
[12/17 20:16:59   2057s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:16:59   2057s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5565.2M, EPOCH TIME: 1734463019.378439
[12/17 20:16:59   2057s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2057s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:16:59   2058s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:16:59   2058s] **optDesign ... cpu = 0:00:27, real = 0:00:19, mem = 3955.2M, totSessionCpu=0:34:18 **
[12/17 20:16:59   2058s] **INFO: flowCheckPoint #53 GlobalDetailRoute
[12/17 20:16:59   2058s] -route_with_eco false                     # bool, default=false, user setting
[12/17 20:16:59   2058s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 20:16:59   2058s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 20:16:59   2058s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 20:16:59   2058s] Existing Dirty Nets : 1
[12/17 20:16:59   2058s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 20:16:59   2058s] Reset Dirty Nets : 1
[12/17 20:16:59   2058s] *** EcoRoute #1 [begin] (optDesign #9) : totSession cpu/real = 0:34:18.2/4:09:17.7 (0.1), mem = 5462.2M
[12/17 20:16:59   2058s] 
[12/17 20:16:59   2058s] globalDetailRoute
[12/17 20:16:59   2058s] 
[12/17 20:16:59   2058s] #Start globalDetailRoute on Tue Dec 17 20:16:59 2024
[12/17 20:16:59   2058s] #
[12/17 20:16:59   2058s] ### Time Record (globalDetailRoute) is installed.
[12/17 20:16:59   2058s] ### Time Record (Pre Callback) is installed.
[12/17 20:16:59   2058s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_FuUbdE.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5510.223M)
[12/17 20:16:59   2058s] eee: RC Grid Memory freed=37500
[12/17 20:16:59   2058s] ### Time Record (Pre Callback) is uninstalled.
[12/17 20:16:59   2058s] ### Time Record (DB Import) is installed.
[12/17 20:16:59   2058s] ### Time Record (Timing Data Generation) is installed.
[12/17 20:16:59   2058s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:16:59   2058s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:16:59   2058s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:16:59   2058s] ### Net info: total nets: 15080
[12/17 20:16:59   2058s] ### Net info: dirty nets: 0
[12/17 20:16:59   2058s] ### Net info: marked as disconnected nets: 0
[12/17 20:16:59   2058s] #num needed restored net=0
[12/17 20:16:59   2058s] #need_extraction net=0 (total=15080)
[12/17 20:16:59   2058s] ### Net info: fully routed nets: 12351
[12/17 20:16:59   2058s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:16:59   2058s] ### Net info: unrouted nets: 32
[12/17 20:16:59   2058s] ### Net info: re-extraction nets: 0
[12/17 20:16:59   2058s] ### Net info: ignored nets: 0
[12/17 20:16:59   2058s] ### Net info: skip routing nets: 0
[12/17 20:16:59   2058s] ### import design signature (253): route=1663402679 fixed_route=662217276 flt_obj=0 vio=1315252444 swire=1694458791 shield_wire=1 net_attr=1602770025 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:16:59   2058s] ### Time Record (DB Import) is uninstalled.
[12/17 20:16:59   2058s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 20:16:59   2058s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc71f5991580155c05ab98d5b454a1d29
[12/17 20:16:59   2058s] #       7106fe3d06315054728d573f3ebfef7d2d96ef8f1bc8880a29d783a8ca2dc2d386a4b0c2
[12/17 20:16:59   2058s] #       ae052a794fb445b97e7bc86e17cbe79757497070ede021df755dbb82fa23b853b387da1f
[12/17 20:16:59   2058s] #       dcd846187c8c4d38defdd0720e6daa39344a0b5888ef03f9a1ed5c5cc138f8fe2f57aaf3
[12/17 20:16:59   2058s] #       b017182a0520e44d88fee8fbcb885290c57ef419e443ecd3052790949ef9420a9c9301ad
[12/17 20:16:59   2058s] #       0d7cc59f306688376fa480cc8db1fba5f312a625f75b851210a5d1a4d04ea7b3d2f38a2d
[12/17 20:16:59   2058s] #       b084acdf6f4f5deddb62d78469b128524539e388da9e596234a095f3703307d7c9a1c102
[12/17 20:16:59   2058s] #       f986d625f2deb4323c64b0e2212b911b0eacd2a4674374a1767d9d4ae3c378fa8f4c5311
[12/17 20:16:59   2058s] #       bae019aae29a8d04599e316cd312a6396517045ae2214ade14b346a8e45593bae63365af
[12/17 20:16:59   2058s] #       80f464abdc7c02e4bcde2a
[12/17 20:16:59   2058s] #
[12/17 20:16:59   2058s] #Skip comparing routing design signature in db-snapshot flow
[12/17 20:16:59   2058s] ### Time Record (Data Preparation) is installed.
[12/17 20:16:59   2058s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a3fbd2271053401d7a95bb3a952974a
[12/17 20:16:59   2058s] #       6d7ae0db13260e0c8d9af6da5f9cf7ece72c96ef8f1b1044b952eb4196c516e169434a3a
[12/17 20:16:59   2058s] #       e9d612b5ba27daa25abf3d88dbc5f2f9e555111caa76f090edbaae5d41fd11aa53b387da
[12/17 20:16:59   2058s] #       1faab18d30f8189b70bcfba6d51cda967368540e3097e70fb243db557105e3e0fbdf5ca1
[12/17 20:16:59   2058s] #       2fcb5e61a89080903521faa3efaf235a8388fde8056443ecd30f4e206933f3849238a703
[12/17 20:16:59   2058s] #       c658f8aa3f61cc126fde2a09a21a63f743e735cc28eeb61215202a6b48a39b6e6769e60d
[12/17 20:16:59   2058s] #       5b6201a2df6f4f5deddb7cd78469b128d34439e388c65d586234a053f3703b0737c9a1c5
[12/17 20:16:59   2058s] #       1cf9409b02796f465b1eb258f29053c82d079669d3c510ab50577d9d46e3c378fa8b4c5b
[12/17 20:16:59   2058s] #       11bae019aae4c286651a8738ab9fce0249725c3192964d37615a68f62541473c44a9099a
[12/17 20:16:59   2058s] #       796fa8e05593fecf65dafd03329399baf9047f22eae3
[12/17 20:16:59   2058s] #
[12/17 20:16:59   2058s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:16:59   2058s] ### Time Record (Global Routing) is installed.
[12/17 20:16:59   2058s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:16:59   2058s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:16:59   2058s] #Total number of routable nets = 12351.
[12/17 20:16:59   2058s] #Total number of nets in the design = 15080.
[12/17 20:16:59   2058s] #1 routable net do not has any wires.
[12/17 20:16:59   2058s] #12350 routable nets have routed wires.
[12/17 20:16:59   2058s] #1 net will be global routed.
[12/17 20:16:59   2058s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:16:59   2058s] #Using multithreading with 8 threads.
[12/17 20:16:59   2058s] ### Time Record (Data Preparation) is installed.
[12/17 20:16:59   2058s] #Start routing data preparation on Tue Dec 17 20:16:59 2024
[12/17 20:16:59   2058s] #
[12/17 20:16:59   2058s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:16:59   2058s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:16:59   2058s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:16:59   2058s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:16:59   2058s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:16:59   2058s] #Build and mark too close pins for the same net.
[12/17 20:16:59   2058s] ### Time Record (Cell Pin Access) is installed.
[12/17 20:16:59   2058s] #Initial pin access analysis.
[12/17 20:17:00   2058s] #Detail pin access analysis.
[12/17 20:17:00   2058s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 20:17:00   2058s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:17:00   2058s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:17:00   2058s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:17:00   2058s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:17:00   2058s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:17:00   2058s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:17:00   2058s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:17:00   2058s] #pin_access_rlayer=2(met2)
[12/17 20:17:00   2058s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:17:00   2058s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:17:00   2058s] #enable_dpt_layer_shield=F
[12/17 20:17:00   2058s] #has_line_end_grid=F
[12/17 20:17:00   2058s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 20:17:00   2058s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3973.24 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] #Regenerating Ggrids automatically.
[12/17 20:17:00   2059s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:17:00   2059s] #Using automatically generated G-grids.
[12/17 20:17:00   2059s] #Done routing data preparation.
[12/17 20:17:00   2059s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3975.30 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:00   2059s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:00   2059s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:00   2059s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:00   2059s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:00   2059s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #Finished routing data preparation on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #Cpu time = 00:00:00
[12/17 20:17:00   2059s] #Elapsed time = 00:00:00
[12/17 20:17:00   2059s] #Increased memory = 11.21 (MB)
[12/17 20:17:00   2059s] #Total memory = 3975.30 (MB)
[12/17 20:17:00   2059s] #Peak memory = 4217.92 (MB)
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:17:00   2059s] ### Time Record (Global Routing) is installed.
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #Start global routing on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #Start global routing initialization on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
[12/17 20:17:00   2059s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[12/17 20:17:00   2059s] #Number of eco nets is 1
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #Start global routing data preparation on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 20:17:00 2024 with memory = 3975.30 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:00   2059s] #Start routing resource analysis on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] ### init_is_bin_blocked starts on Tue Dec 17 20:17:00 2024 with memory = 3975.30 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:00   2059s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 20:17:00 2024 with memory = 3977.80 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --5.79 [8]--
[12/17 20:17:00   2059s] ### adjust_flow_cap starts on Tue Dec 17 20:17:00 2024 with memory = 3976.84 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:00   2059s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:17:00 2024 with memory = 3977.15 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:17:00   2059s] ### set_via_blocked starts on Tue Dec 17 20:17:00 2024 with memory = 3977.15 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:00   2059s] ### copy_flow starts on Tue Dec 17 20:17:00 2024 with memory = 4168.15 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.1 GB --1.40 [8]--
[12/17 20:17:00   2059s] #Routing resource analysis is done on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] ### report_flow_cap starts on Tue Dec 17 20:17:00 2024 with memory = 3978.35 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2059s] #  Resource Analysis:
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 20:17:00   2059s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 20:17:00   2059s] #  --------------------------------------------------------------
[12/17 20:17:00   2059s] #  met1           H        1759        2467       29237    46.56%
[12/17 20:17:00   2059s] #  met2           V        1407        1913       29237    46.57%
[12/17 20:17:00   2059s] #  met3           H        1174        1368       29237    46.94%
[12/17 20:17:00   2059s] #  met4           V        1066        1525       29237    52.95%
[12/17 20:17:00   2059s] #  met5           H         181         246       29237    55.62%
[12/17 20:17:00   2059s] #  --------------------------------------------------------------
[12/17 20:17:00   2059s] #  Total                   5589      57.22%      146185    49.73%
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2059s] #
[12/17 20:17:00   2060s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:00   2060s] ### analyze_m2_tracks starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:17:00   2060s] ### report_initial_resource starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:17:00   2060s] ### mark_pg_pins_accessibility starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:17:00   2060s] ### set_net_region starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:00   2060s] #
[12/17 20:17:00   2060s] #Global routing data preparation is done on Tue Dec 17 20:17:00 2024
[12/17 20:17:00   2060s] #
[12/17 20:17:00   2060s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] #
[12/17 20:17:00   2060s] ### prepare_level starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### init level 1 starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:17:00   2060s] ### Level 1 hgrid = 173 X 169
[12/17 20:17:00   2060s] ### init level 2 starts on Tue Dec 17 20:17:00 2024 with memory = 3978.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:00   2060s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:17:00   2060s] ### Level 2 hgrid = 44 X 43  (large_net only)
[12/17 20:17:00   2060s] ### init level 3 starts on Tue Dec 17 20:17:00 2024 with memory = 3979.10 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:01   2060s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/17 20:17:01   2060s] ### prepare_level_flow starts on Tue Dec 17 20:17:01 2024 with memory = 3979.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] ### init_flow_edge starts on Tue Dec 17 20:17:01 2024 with memory = 3979.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:01   2060s] ### init_flow_edge starts on Tue Dec 17 20:17:01 2024 with memory = 3979.27 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.04 [8]--
[12/17 20:17:01   2060s] ### init_flow_edge starts on Tue Dec 17 20:17:01 2024 with memory = 3979.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:17:01   2060s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:17:01   2060s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:3.9 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:17:01   2060s] #
[12/17 20:17:01   2060s] #Global routing initialization is done on Tue Dec 17 20:17:01 2024
[12/17 20:17:01   2060s] #
[12/17 20:17:01   2060s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3979.27 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] #
[12/17 20:17:01   2060s] ### routing large nets 
[12/17 20:17:01   2060s] #start global routing iteration 1...
[12/17 20:17:01   2060s] ### init_flow_edge starts on Tue Dec 17 20:17:01 2024 with memory = 3979.27 (MB), peak = 4217.92 (MB)
[12/17 20:17:01   2060s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:01   2060s] ### routing at level 3 (topmost level) iter 0
[12/17 20:17:01   2060s] ### Uniform Hboxes (3x3)
[12/17 20:17:01   2060s] ### routing at level 2 iter 0 for 0 hboxes
[12/17 20:17:01   2061s] ### Uniform Hboxes (11x11)
[12/17 20:17:01   2061s] ### routing at level 1 iter 0 for 0 hboxes
[12/17 20:17:02   2061s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3983.04 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #start global routing iteration 2...
[12/17 20:17:02   2061s] ### init_flow_edge starts on Tue Dec 17 20:17:02 2024 with memory = 3983.04 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:17:02   2061s] ### cal_flow starts on Tue Dec 17 20:17:02 2024 with memory = 3983.83 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2061s] ### routing at level 1 (topmost level) iter 0
[12/17 20:17:02   2061s] ### measure_qor starts on Tue Dec 17 20:17:02 2024 with memory = 3983.83 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### measure_congestion starts on Tue Dec 17 20:17:02 2024 with memory = 3983.83 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2061s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --2.99 [8]--
[12/17 20:17:02   2061s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3983.83 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #start global routing iteration 3...
[12/17 20:17:02   2061s] ### routing at level 1 (topmost level) iter 1
[12/17 20:17:02   2061s] ### measure_qor starts on Tue Dec 17 20:17:02 2024 with memory = 3983.83 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### measure_congestion starts on Tue Dec 17 20:17:02 2024 with memory = 3983.83 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2061s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --2.45 [8]--
[12/17 20:17:02   2061s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3983.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] ### route_end starts on Tue Dec 17 20:17:02 2024 with memory = 3983.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:17:02   2061s] #Total number of routable nets = 12351.
[12/17 20:17:02   2061s] #Total number of nets in the design = 15080.
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #12351 routable nets have routed wires.
[12/17 20:17:02   2061s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #Routed net constraints summary:
[12/17 20:17:02   2061s] #-----------------------------
[12/17 20:17:02   2061s] #        Rules   Unconstrained  
[12/17 20:17:02   2061s] #-----------------------------
[12/17 20:17:02   2061s] #      Default               1  
[12/17 20:17:02   2061s] #-----------------------------
[12/17 20:17:02   2061s] #        Total               1  
[12/17 20:17:02   2061s] #-----------------------------
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #Routing constraints summary of the whole design:
[12/17 20:17:02   2061s] #------------------------------------------------
[12/17 20:17:02   2061s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 20:17:02   2061s] #------------------------------------------------
[12/17 20:17:02   2061s] #      Default                  1           12350  
[12/17 20:17:02   2061s] #------------------------------------------------
[12/17 20:17:02   2061s] #        Total                  1           12350  
[12/17 20:17:02   2061s] #------------------------------------------------
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:17:02 2024 with memory = 3983.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2061s] ### cal_base_flow starts on Tue Dec 17 20:17:02 2024 with memory = 3983.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### init_flow_edge starts on Tue Dec 17 20:17:02 2024 with memory = 3983.28 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:02   2061s] ### cal_flow starts on Tue Dec 17 20:17:02 2024 with memory = 3983.42 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2061s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.01 [8]--
[12/17 20:17:02   2061s] ### report_overcon starts on Tue Dec 17 20:17:02 2024 with memory = 3983.42 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #                 OverCon          
[12/17 20:17:02   2061s] #                  #Gcell    %Gcell
[12/17 20:17:02   2061s] #     Layer           (1)   OverCon  Flow/Cap
[12/17 20:17:02   2061s] #  ----------------------------------------------
[12/17 20:17:02   2061s] #  met1          0(0.00%)   (0.00%)     0.19  
[12/17 20:17:02   2061s] #  met2          0(0.00%)   (0.00%)     0.17  
[12/17 20:17:02   2061s] #  met3          0(0.00%)   (0.00%)     0.12  
[12/17 20:17:02   2061s] #  met4          0(0.00%)   (0.00%)     0.04  
[12/17 20:17:02   2061s] #  met5          0(0.00%)   (0.00%)     0.02  
[12/17 20:17:02   2061s] #  ----------------------------------------------
[12/17 20:17:02   2061s] #     Total      0(0.00%)   (0.00%)
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/17 20:17:02   2061s] #  Overflow after GR: 0.00% H + 0.00% V
[12/17 20:17:02   2061s] #
[12/17 20:17:02   2061s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2061s] ### cal_base_flow starts on Tue Dec 17 20:17:02 2024 with memory = 3983.42 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2061s] ### init_flow_edge starts on Tue Dec 17 20:17:02 2024 with memory = 3983.42 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:17:02   2062s] ### cal_flow starts on Tue Dec 17 20:17:02 2024 with memory = 3983.26 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2062s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.02 [8]--
[12/17 20:17:02   2062s] ### generate_cong_map_content starts on Tue Dec 17 20:17:02 2024 with memory = 3983.26 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.03 [8]--
[12/17 20:17:02   2062s] ### update starts on Tue Dec 17 20:17:02 2024 with memory = 3983.34 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] #Complete Global Routing.
[12/17 20:17:02   2062s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:17:02   2062s] #Total wire length = 418403 um.
[12/17 20:17:02   2062s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:17:02   2062s] #Total wire length on LAYER met1 = 131011 um.
[12/17 20:17:02   2062s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:17:02   2062s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:17:02   2062s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:17:02   2062s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:17:02   2062s] #Total number of vias = 32436
[12/17 20:17:02   2062s] #Up-Via Summary (total 32436):
[12/17 20:17:02   2062s] #           
[12/17 20:17:02   2062s] #-----------------------
[12/17 20:17:02   2062s] # met1            26460
[12/17 20:17:02   2062s] # met2             4840
[12/17 20:17:02   2062s] # met3             1065
[12/17 20:17:02   2062s] # met4               71
[12/17 20:17:02   2062s] #-----------------------
[12/17 20:17:02   2062s] #                 32436 
[12/17 20:17:02   2062s] #
[12/17 20:17:02   2062s] ### update cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --2.41 [8]--
[12/17 20:17:02   2062s] ### report_overcon starts on Tue Dec 17 20:17:02 2024 with memory = 3983.34 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --0.99 [8]--
[12/17 20:17:02   2062s] ### report_overcon starts on Tue Dec 17 20:17:02 2024 with memory = 3983.34 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] #Max overcon = 0 track.
[12/17 20:17:02   2062s] #Total overcon = 0.00%.
[12/17 20:17:02   2062s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 20:17:02   2062s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.00 [8]--
[12/17 20:17:02   2062s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.10 [8]--
[12/17 20:17:02   2062s] ### global_route design signature (256): route=1292387363 net_attr=1839176165
[12/17 20:17:02   2062s] #
[12/17 20:17:02   2062s] #Global routing statistics:
[12/17 20:17:02   2062s] #Cpu time = 00:00:03
[12/17 20:17:02   2062s] #Elapsed time = 00:00:03
[12/17 20:17:02   2062s] #Increased memory = 7.80 (MB)
[12/17 20:17:02   2062s] #Total memory = 3983.10 (MB)
[12/17 20:17:02   2062s] #Peak memory = 4217.92 (MB)
[12/17 20:17:02   2062s] #
[12/17 20:17:02   2062s] #Finished global routing on Tue Dec 17 20:17:02 2024
[12/17 20:17:02   2062s] #
[12/17 20:17:02   2062s] #
[12/17 20:17:02   2062s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:17:02   2062s] ### Time Record (Data Preparation) is installed.
[12/17 20:17:02   2062s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:17:02   2062s] ### track-assign external-init starts on Tue Dec 17 20:17:02 2024 with memory = 3980.81 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### Time Record (Track Assignment) is installed.
[12/17 20:17:02   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:02   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:02   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:02   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:02   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:02   2062s] ### Time Record (Data Preparation) is installed.
[12/17 20:17:02   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:02   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:02   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:02   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:02   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:02   2062s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:17:02   2062s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:17:02   2062s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.22 [8]--
[12/17 20:17:02   2062s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3980.81 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### track-assign engine-init starts on Tue Dec 17 20:17:02 2024 with memory = 3980.81 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] ### Time Record (Track Assignment) is installed.
[12/17 20:17:02   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:02   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:02   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:02   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:02   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:02   2062s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.15 [8]--
[12/17 20:17:02   2062s] ### track-assign core-engine starts on Tue Dec 17 20:17:02 2024 with memory = 3980.81 (MB), peak = 4217.92 (MB)
[12/17 20:17:02   2062s] #Start Track Assignment.
[12/17 20:17:03   2062s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:17:03   2062s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:17:03   2062s] #Complete Track Assignment.
[12/17 20:17:03   2062s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:17:03   2062s] #Total wire length = 418403 um.
[12/17 20:17:03   2062s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:17:03   2062s] #Total wire length on LAYER met1 = 131011 um.
[12/17 20:17:03   2062s] #Total wire length on LAYER met2 = 174377 um.
[12/17 20:17:03   2062s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:17:03   2062s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:17:03   2062s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:17:03   2062s] #Total number of vias = 32436
[12/17 20:17:03   2062s] #Up-Via Summary (total 32436):
[12/17 20:17:03   2062s] #           
[12/17 20:17:03   2062s] #-----------------------
[12/17 20:17:03   2062s] # met1            26460
[12/17 20:17:03   2062s] # met2             4840
[12/17 20:17:03   2062s] # met3             1065
[12/17 20:17:03   2062s] # met4               71
[12/17 20:17:03   2062s] #-----------------------
[12/17 20:17:03   2062s] #                 32436 
[12/17 20:17:03   2062s] #
[12/17 20:17:03   2062s] ### track_assign design signature (259): route=437630486
[12/17 20:17:03   2062s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.1 GB --1.50 [8]--
[12/17 20:17:03   2062s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:17:03   2062s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3979.41 (MB), peak = 4217.92 (MB)
[12/17 20:17:03   2062s] #
[12/17 20:17:03   2062s] #number of short segments in preferred routing layers
[12/17 20:17:03   2062s] #	
[12/17 20:17:03   2062s] #	
[12/17 20:17:03   2062s] #
[12/17 20:17:03   2062s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 20:17:03   2062s] #Cpu time = 00:00:04
[12/17 20:17:03   2062s] #Elapsed time = 00:00:03
[12/17 20:17:03   2062s] #Increased memory = 15.57 (MB)
[12/17 20:17:03   2062s] #Total memory = 3979.66 (MB)
[12/17 20:17:03   2062s] #Peak memory = 4217.92 (MB)
[12/17 20:17:03   2062s] #Using multithreading with 8 threads.
[12/17 20:17:03   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:03   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:03   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:03   2062s] ### Time Record (Detail Routing) is installed.
[12/17 20:17:03   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:03   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:03   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:03   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:03   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:03   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:03   2062s] ### Time Record (Data Preparation) is installed.
[12/17 20:17:03   2062s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:03   2062s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:03   2062s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:03   2062s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:03   2062s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:17:03   2062s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:17:03   2062s] #
[12/17 20:17:03   2062s] #Start Detail Routing..
[12/17 20:17:03   2062s] #start initial detail routing ...
[12/17 20:17:03   2063s] ### Design has 0 dirty nets, 1 dirty-area)
[12/17 20:17:03   2063s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.12% required routing.
[12/17 20:17:03   2063s] #   number of violations = 41
[12/17 20:17:03   2063s] #
[12/17 20:17:03   2063s] #    By Layer and Type :
[12/17 20:17:03   2063s] #	         MetSpc    Short   Totals
[12/17 20:17:03   2063s] #	met1          3       38       41
[12/17 20:17:03   2063s] #	Totals        3       38       41
[12/17 20:17:03   2063s] #0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/17 20:17:03   2063s] #0.00% of the total area is being checked for drcs
[12/17 20:17:03   2063s] #0.0% of the total area was checked
[12/17 20:17:03   2063s] ### Gcell dirty-map stats: routing = 0.17%, dirty-area = 0.00%
[12/17 20:17:03   2063s] #   number of violations = 41
[12/17 20:17:03   2063s] #
[12/17 20:17:03   2063s] #    By Layer and Type :
[12/17 20:17:03   2063s] #	         MetSpc    Short   Totals
[12/17 20:17:03   2063s] #	met1          3       38       41
[12/17 20:17:03   2063s] #	Totals        3       38       41
[12/17 20:17:03   2063s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3979.16 (MB), peak = 4217.92 (MB)
[12/17 20:17:03   2063s] #start 1st optimization iteration ...
[12/17 20:17:03   2064s] ### Gcell dirty-map stats: routing = 0.93%, dirty-area = 0.00%
[12/17 20:17:03   2064s] #   number of violations = 41
[12/17 20:17:03   2064s] #
[12/17 20:17:03   2064s] #    By Layer and Type :
[12/17 20:17:03   2064s] #	         MetSpc    Short   Totals
[12/17 20:17:03   2064s] #	met1          3       38       41
[12/17 20:17:03   2064s] #	Totals        3       38       41
[12/17 20:17:03   2064s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4004.27 (MB), peak = 4217.92 (MB)
[12/17 20:17:03   2064s] #Complete Detail Routing.
[12/17 20:17:03   2064s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:17:03   2064s] #Total wire length = 418404 um.
[12/17 20:17:03   2064s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:17:03   2064s] #Total wire length on LAYER met1 = 131012 um.
[12/17 20:17:03   2064s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:17:03   2064s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:17:03   2064s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:17:03   2064s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:17:03   2064s] #Total number of vias = 32437
[12/17 20:17:03   2064s] #Up-Via Summary (total 32437):
[12/17 20:17:03   2064s] #           
[12/17 20:17:03   2064s] #-----------------------
[12/17 20:17:03   2064s] # met1            26461
[12/17 20:17:03   2064s] # met2             4840
[12/17 20:17:03   2064s] # met3             1065
[12/17 20:17:03   2064s] # met4               71
[12/17 20:17:03   2064s] #-----------------------
[12/17 20:17:03   2064s] #                 32437 
[12/17 20:17:03   2064s] #
[12/17 20:17:03   2064s] #Total number of DRC violations = 41
[12/17 20:17:03   2064s] #Total number of violations on LAYER met1 = 41
[12/17 20:17:03   2064s] #Total number of violations on LAYER met2 = 0
[12/17 20:17:03   2064s] #Total number of violations on LAYER met3 = 0
[12/17 20:17:03   2064s] #Total number of violations on LAYER met4 = 0
[12/17 20:17:03   2064s] #Total number of violations on LAYER met5 = 0
[12/17 20:17:03   2064s] ### Time Record (Detail Routing) is uninstalled.
[12/17 20:17:03   2064s] #Cpu time = 00:00:02
[12/17 20:17:03   2064s] #Elapsed time = 00:00:01
[12/17 20:17:03   2064s] #Increased memory = 24.60 (MB)
[12/17 20:17:03   2064s] #Total memory = 4004.27 (MB)
[12/17 20:17:03   2064s] #Peak memory = 4217.92 (MB)
[12/17 20:17:03   2064s] ### Time Record (Antenna Fixing) is installed.
[12/17 20:17:03   2064s] #
[12/17 20:17:03   2064s] #start routing for process antenna violation fix ...
[12/17 20:17:03   2064s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:03   2064s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:03   2064s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:03   2064s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:03   2064s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:03   2064s] ### Time Record (Data Preparation) is installed.
[12/17 20:17:03   2064s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:03   2064s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:03   2064s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:03   2064s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:03   2064s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:03   2064s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:17:03   2064s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:17:03   2065s] #
[12/17 20:17:03   2065s] #    By Layer and Type :
[12/17 20:17:03   2065s] #	         MetSpc    Short   Totals
[12/17 20:17:03   2065s] #	met1          3       38       41
[12/17 20:17:03   2065s] #	Totals        3       38       41
[12/17 20:17:03   2065s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4022.26 (MB), peak = 4217.92 (MB)
[12/17 20:17:03   2065s] #
[12/17 20:17:03   2065s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:17:03   2065s] #Total wire length = 418404 um.
[12/17 20:17:03   2065s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:17:03   2065s] #Total wire length on LAYER met1 = 131012 um.
[12/17 20:17:03   2065s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:17:03   2065s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:17:03   2065s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:17:03   2065s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:17:03   2065s] #Total number of vias = 32437
[12/17 20:17:03   2065s] #Up-Via Summary (total 32437):
[12/17 20:17:03   2065s] #           
[12/17 20:17:03   2065s] #-----------------------
[12/17 20:17:03   2065s] # met1            26461
[12/17 20:17:03   2065s] # met2             4840
[12/17 20:17:03   2065s] # met3             1065
[12/17 20:17:03   2065s] # met4               71
[12/17 20:17:03   2065s] #-----------------------
[12/17 20:17:03   2065s] #                 32437 
[12/17 20:17:03   2065s] #
[12/17 20:17:03   2065s] #Total number of DRC violations = 41
[12/17 20:17:03   2065s] #Total number of process antenna violations = 0
[12/17 20:17:03   2065s] #Total number of net violated process antenna rule = 0
[12/17 20:17:03   2065s] #Total number of violations on LAYER met1 = 41
[12/17 20:17:03   2065s] #Total number of violations on LAYER met2 = 0
[12/17 20:17:03   2065s] #Total number of violations on LAYER met3 = 0
[12/17 20:17:03   2065s] #Total number of violations on LAYER met4 = 0
[12/17 20:17:03   2065s] #Total number of violations on LAYER met5 = 0
[12/17 20:17:03   2065s] #
[12/17 20:17:04   2065s] #
[12/17 20:17:04   2065s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:17:04   2065s] #Total wire length = 418404 um.
[12/17 20:17:04   2065s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:17:04   2065s] #Total wire length on LAYER met1 = 131012 um.
[12/17 20:17:04   2065s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:17:04   2065s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:17:04   2065s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:17:04   2065s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:17:04   2065s] #Total number of vias = 32437
[12/17 20:17:04   2065s] #Up-Via Summary (total 32437):
[12/17 20:17:04   2065s] #           
[12/17 20:17:04   2066s] #-----------------------
[12/17 20:17:04   2066s] # met1            26461
[12/17 20:17:04   2066s] # met2             4840
[12/17 20:17:04   2066s] # met3             1065
[12/17 20:17:04   2066s] # met4               71
[12/17 20:17:04   2066s] #-----------------------
[12/17 20:17:04   2066s] #                 32437 
[12/17 20:17:04   2066s] #
[12/17 20:17:04   2066s] #Total number of DRC violations = 41
[12/17 20:17:04   2066s] #Total number of process antenna violations = 0
[12/17 20:17:04   2066s] #Total number of net violated process antenna rule = 0
[12/17 20:17:04   2066s] #Total number of violations on LAYER met1 = 41
[12/17 20:17:04   2066s] #Total number of violations on LAYER met2 = 0
[12/17 20:17:04   2066s] #Total number of violations on LAYER met3 = 0
[12/17 20:17:04   2066s] #Total number of violations on LAYER met4 = 0
[12/17 20:17:04   2066s] #Total number of violations on LAYER met5 = 0
[12/17 20:17:04   2066s] #
[12/17 20:17:04   2066s] ### Gcell dirty-map stats: routing = 0.93%, dirty-area = 0.00%
[12/17 20:17:04   2066s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 20:17:04   2066s] #detailRoute Statistics:
[12/17 20:17:04   2066s] #Cpu time = 00:00:03
[12/17 20:17:04   2066s] #Elapsed time = 00:00:01
[12/17 20:17:04   2066s] #Increased memory = 48.50 (MB)
[12/17 20:17:04   2066s] #Total memory = 4028.17 (MB)
[12/17 20:17:04   2066s] #Peak memory = 4217.92 (MB)
[12/17 20:17:04   2066s] #Skip updating routing design signature in db-snapshot flow
[12/17 20:17:04   2066s] ### global_detail_route design signature (270): route=181878270 flt_obj=0 vio=1588930324 shield_wire=1
[12/17 20:17:04   2066s] ### Time Record (DB Export) is installed.
[12/17 20:17:04   2066s] ### export design design signature (271): route=181878270 fixed_route=662217276 flt_obj=0 vio=1588930324 swire=1694458791 shield_wire=1 net_attr=1718511766 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:17:04   2066s] ### Time Record (DB Export) is uninstalled.
[12/17 20:17:04   2066s] ### Time Record (Post Callback) is installed.
[12/17 20:17:04   2066s] ### Time Record (Post Callback) is uninstalled.
[12/17 20:17:04   2066s] #
[12/17 20:17:04   2066s] #globalDetailRoute statistics:
[12/17 20:17:04   2066s] #Cpu time = 00:00:08
[12/17 20:17:04   2066s] #Elapsed time = 00:00:05
[12/17 20:17:04   2066s] #Increased memory = -119.28 (MB)
[12/17 20:17:04   2066s] #Total memory = 3835.96 (MB)
[12/17 20:17:04   2066s] #Peak memory = 4217.92 (MB)
[12/17 20:17:04   2066s] #Number of warnings = 24
[12/17 20:17:04   2066s] #Total number of warnings = 536
[12/17 20:17:04   2066s] #Number of fails = 0
[12/17 20:17:04   2066s] #Total number of fails = 0
[12/17 20:17:04   2066s] #Complete globalDetailRoute on Tue Dec 17 20:17:04 2024
[12/17 20:17:04   2066s] #
[12/17 20:17:04   2066s] ### import design signature (272): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:17:04   2066s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 20:17:04   2066s] ### 
[12/17 20:17:04   2066s] ###   Scalability Statistics
[12/17 20:17:04   2066s] ### 
[12/17 20:17:04   2066s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:17:04   2066s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 20:17:04   2066s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:17:04   2066s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Global Routing                |        00:00:03|        00:00:03|             1.2|
[12/17 20:17:04   2066s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[12/17 20:17:04   2066s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 20:17:04   2066s] ###   Entire Command                |        00:00:08|        00:00:05|             1.8|
[12/17 20:17:04   2066s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:17:04   2066s] ### 
[12/17 20:17:04   2066s] *** EcoRoute #1 [finish] (optDesign #9) : cpu/real = 0:00:08.2/0:00:04.6 (1.8), totSession cpu/real = 0:34:26.4/4:09:22.3 (0.1), mem = 5372.2M
[12/17 20:17:04   2066s] 
[12/17 20:17:04   2066s] =============================================================================================
[12/17 20:17:04   2066s]  Step TAT Report : EcoRoute #1 / optDesign #9                                   22.33-s094_1
[12/17 20:17:04   2066s] =============================================================================================
[12/17 20:17:04   2066s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:17:04   2066s] ---------------------------------------------------------------------------------------------
[12/17 20:17:04   2066s] [ GlobalRoute            ]      1   0:00:02.5  (  55.3 % )     0:00:02.5 /  0:00:03.1    1.2
[12/17 20:17:04   2066s] [ DetailRoute            ]      1   0:00:00.5  (  11.8 % )     0:00:00.5 /  0:00:01.8    3.2
[12/17 20:17:04   2066s] [ MISC                   ]          0:00:01.5  (  32.9 % )     0:00:01.5 /  0:00:03.3    2.2
[12/17 20:17:04   2066s] ---------------------------------------------------------------------------------------------
[12/17 20:17:04   2066s]  EcoRoute #1 TOTAL                  0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:08.2    1.8
[12/17 20:17:04   2066s] ---------------------------------------------------------------------------------------------
[12/17 20:17:04   2066s] 
[12/17 20:17:04   2066s] **optDesign ... cpu = 0:00:35, real = 0:00:24, mem = 3817.3M, totSessionCpu=0:34:26 **
[12/17 20:17:04   2066s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 20:17:04   2066s] **INFO: flowCheckPoint #54 PostEcoSummary
[12/17 20:17:04   2066s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:17:04   2066s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:17:04   2066s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:17:04   2066s] ### Net info: total nets: 15080
[12/17 20:17:04   2066s] ### Net info: dirty nets: 0
[12/17 20:17:04   2066s] ### Net info: marked as disconnected nets: 0
[12/17 20:17:04   2066s] #num needed restored net=0
[12/17 20:17:04   2066s] #need_extraction net=0 (total=15080)
[12/17 20:17:04   2066s] ### Net info: fully routed nets: 12351
[12/17 20:17:04   2066s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:17:04   2066s] ### Net info: unrouted nets: 32
[12/17 20:17:04   2066s] ### Net info: re-extraction nets: 0
[12/17 20:17:04   2066s] ### Net info: ignored nets: 0
[12/17 20:17:04   2066s] ### Net info: skip routing nets: 0
[12/17 20:17:04   2066s] ### import design signature (273): route=938393251 fixed_route=938393251 flt_obj=0 vio=1970474377 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:17:04   2066s] #Extract in post route mode
[12/17 20:17:04   2066s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:17:04   2066s] #Fast data preparation for tQuantus.
[12/17 20:17:04   2066s] #Start routing data preparation on Tue Dec 17 20:17:04 2024
[12/17 20:17:04   2066s] #
[12/17 20:17:04   2066s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:17:04   2066s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:17:04   2066s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:17:04   2066s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:17:04   2066s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:17:04   2067s] #Regenerating Ggrids automatically.
[12/17 20:17:04   2067s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:17:04   2067s] #Using automatically generated G-grids.
[12/17 20:17:04   2067s] #Done routing data preparation.
[12/17 20:17:04   2067s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3837.05 (MB), peak = 4217.92 (MB)
[12/17 20:17:04   2067s] #Start routing data preparation on Tue Dec 17 20:17:04 2024
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:17:04   2067s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:17:04   2067s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:17:04   2067s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:17:04   2067s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:17:04   2067s] #Build and mark too close pins for the same net.
[12/17 20:17:04   2067s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:17:04   2067s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:17:04   2067s] #pin_access_rlayer=2(met2)
[12/17 20:17:04   2067s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:17:04   2067s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:17:04   2067s] #enable_dpt_layer_shield=F
[12/17 20:17:04   2067s] #has_line_end_grid=F
[12/17 20:17:04   2067s] #Regenerating Ggrids automatically.
[12/17 20:17:04   2067s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:17:04   2067s] #Using automatically generated G-grids.
[12/17 20:17:04   2067s] #Done routing data preparation.
[12/17 20:17:04   2067s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3842.88 (MB), peak = 4217.92 (MB)
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #Start tQuantus RC extraction...
[12/17 20:17:04   2067s] #Start building rc corner(s)...
[12/17 20:17:04   2067s] #Number of RC Corner = 1
[12/17 20:17:04   2067s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:17:04   2067s] #(i=6, n=5 1000)
[12/17 20:17:04   2067s] #Layer met5 does not exist in nanoroute.
[12/17 20:17:04   2067s] #li1 -> met1 (1)
[12/17 20:17:04   2067s] #met1 -> met2 (2)
[12/17 20:17:04   2067s] #met2 -> met3 (3)
[12/17 20:17:04   2067s] #met3 -> met4 (4)
[12/17 20:17:04   2067s] #met4 -> met5 (5)
[12/17 20:17:04   2067s] #SADV-On
[12/17 20:17:04   2067s] # Corner(s) : 
[12/17 20:17:04   2067s] #RC_CORNER [25.00]
[12/17 20:17:04   2067s] # Corner id: 0
[12/17 20:17:04   2067s] # Layout Scale: 1.000000
[12/17 20:17:04   2067s] # Has Metal Fill model: yes
[12/17 20:17:04   2067s] # Temperature was set
[12/17 20:17:04   2067s] # Temperature : 25.000000
[12/17 20:17:04   2067s] # Ref. Temp   : 30.000000
[12/17 20:17:04   2067s] #SADV-Off
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:17:04   2067s] #
[12/17 20:17:04   2067s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:17:04   2067s] #total pattern=56 [6, 147]
[12/17 20:17:04   2067s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:17:04   2067s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:17:04   2067s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:17:04   2067s] #number model r/c [1,1] [6,147] read
[12/17 20:17:04   2067s] #0 rcmodel(s) requires rebuild
[12/17 20:17:04   2067s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3845.36 (MB), peak = 4217.92 (MB)
[12/17 20:17:04   2067s] #Finish check_net_pin_list step Enter extract
[12/17 20:17:04   2067s] #Start init net ripin tree building
[12/17 20:17:04   2067s] #Finish init net ripin tree building
[12/17 20:17:04   2067s] #Cpu time = 00:00:00
[12/17 20:17:04   2067s] #Elapsed time = 00:00:00
[12/17 20:17:04   2067s] #Increased memory = 0.00 (MB)
[12/17 20:17:04   2067s] #Total memory = 3845.36 (MB)
[12/17 20:17:04   2067s] #Peak memory = 4217.92 (MB)
[12/17 20:17:04   2067s] #Using multithreading with 8 threads.
[12/17 20:17:04   2067s] #begin processing metal fill model file
[12/17 20:17:04   2067s] #end processing metal fill model file
[12/17 20:17:04   2067s] #Length limit = 200 pitches
[12/17 20:17:04   2067s] #opt mode = 2
[12/17 20:17:05   2067s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:17:05   2067s] #Start generate extraction boxes.
[12/17 20:17:05   2067s] #
[12/17 20:17:05   2067s] #Extract using 30 x 30 Hboxes
[12/17 20:17:05   2067s] #6x6 initial hboxes
[12/17 20:17:05   2067s] #Use area based hbox pruning.
[12/17 20:17:05   2067s] #0/0 hboxes pruned.
[12/17 20:17:05   2067s] #Complete generating extraction boxes.
[12/17 20:17:05   2067s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:17:05   2067s] #Process 0 special clock nets for rc extraction
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:17:05   2067s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:17:05   2067s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 20:17:06   2072s] #Run Statistics for Extraction:
[12/17 20:17:06   2072s] #   Cpu time = 00:00:05, elapsed time = 00:00:02 .
[12/17 20:17:06   2072s] #   Increased memory =   258.30 (MB), total memory =  4103.74 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:06   2072s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d
[12/17 20:17:06   2073s] #Finish registering nets and terms for rcdb.
[12/17 20:17:06   2073s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3856.20 (MB), peak = 4217.92 (MB)
[12/17 20:17:06   2073s] #RC Statistics: 49038 Res, 27017 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:17:06   2073s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5033.00 (24238), Avg L-Edge Length: 10339.11 (14444)
[12/17 20:17:06   2073s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d.
[12/17 20:17:06   2073s] #Start writing RC data.
[12/17 20:17:06   2073s] #Finish writing RC data
[12/17 20:17:07   2073s] #Finish writing rcdb with 64011 nodes, 51660 edges, and 0 xcaps
[12/17 20:17:07   2073s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3851.96 (MB), peak = 4217.92 (MB)
[12/17 20:17:07   2073s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d' ...
[12/17 20:17:07   2073s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d' for reading (mem: 5464.160M)
[12/17 20:17:07   2073s] Reading RCDB with compressed RC data.
[12/17 20:17:07   2073s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d' for content verification (mem: 5464.160M)
[12/17 20:17:07   2073s] Reading RCDB with compressed RC data.
[12/17 20:17:07   2073s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d': 0 access done (mem: 5464.160M)
[12/17 20:17:07   2073s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d': 0 access done (mem: 5464.160M)
[12/17 20:17:07   2073s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5464.160M)
[12/17 20:17:07   2073s] Following multi-corner parasitics specified:
[12/17 20:17:07   2073s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d (rcdb)
[12/17 20:17:07   2073s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d' for reading (mem: 5464.160M)
[12/17 20:17:07   2073s] Reading RCDB with compressed RC data.
[12/17 20:17:07   2073s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d specified
[12/17 20:17:07   2073s] Cell fpga_top, hinst 
[12/17 20:17:07   2073s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:17:07   2073s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_xZPExn.rcdb.d': 0 access done (mem: 5464.160M)
[12/17 20:17:07   2073s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5464.160M)
[12/17 20:17:07   2073s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_cXIJCO.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5464.160M)
[12/17 20:17:07   2073s] Reading RCDB with compressed RC data.
[12/17 20:17:07   2074s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_cXIJCO.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5464.160M)
[12/17 20:17:07   2074s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=5464.160M)
[12/17 20:17:07   2074s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 5464.160M)
[12/17 20:17:07   2074s] #
[12/17 20:17:07   2074s] #Restore RCDB.
[12/17 20:17:07   2074s] #
[12/17 20:17:07   2074s] #Complete tQuantus RC extraction.
[12/17 20:17:07   2074s] #Cpu time = 00:00:07
[12/17 20:17:07   2074s] #Elapsed time = 00:00:03
[12/17 20:17:07   2074s] #Increased memory = 9.11 (MB)
[12/17 20:17:07   2074s] #Total memory = 3851.99 (MB)
[12/17 20:17:07   2074s] #Peak memory = 4217.92 (MB)
[12/17 20:17:07   2074s] #
[12/17 20:17:07   2074s] #411 inserted nodes are removed
[12/17 20:17:07   2074s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 20:17:07   2074s] ### export design design signature (275): route=1336662587 fixed_route=1336662587 flt_obj=0 vio=1970474377 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:17:07   2074s] ### import design signature (276): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:17:07   2074s] #Start Inst Signature in MT(0)
[12/17 20:17:07   2074s] #Start Net Signature in MT(29549193)
[12/17 20:17:07   2074s] #Calculate SNet Signature in MT (42488760)
[12/17 20:17:07   2074s] #Run time and memory report for RC extraction:
[12/17 20:17:07   2074s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:17:07   2074s] #Run Statistics for snet signature:
[12/17 20:17:07   2074s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.50/8, scale score = 0.19.
[12/17 20:17:07   2074s] #    Increased memory =     0.02 (MB), total memory =  3821.36 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:07   2074s] #Run Statistics for Net Final Signature:
[12/17 20:17:07   2074s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:17:07   2074s] #   Increased memory =     0.00 (MB), total memory =  3821.34 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:07   2074s] #Run Statistics for Net launch:
[12/17 20:17:07   2074s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.61/8, scale score = 0.83.
[12/17 20:17:07   2074s] #    Increased memory =     0.09 (MB), total memory =  3821.34 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:07   2074s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:17:07   2074s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:17:07   2074s] #   Increased memory =     0.00 (MB), total memory =  3821.25 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:07   2074s] #Run Statistics for net signature:
[12/17 20:17:07   2074s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.39/8, scale score = 0.67.
[12/17 20:17:07   2074s] #    Increased memory =     0.09 (MB), total memory =  3821.34 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:07   2074s] #Run Statistics for inst signature:
[12/17 20:17:07   2074s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.07/8, scale score = 0.51.
[12/17 20:17:07   2074s] #    Increased memory =    -0.34 (MB), total memory =  3821.25 (MB), peak memory =  4217.92 (MB)
[12/17 20:17:07   2074s] Starting delay calculation for Setup views
[12/17 20:17:07   2074s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:17:07   2074s] #################################################################################
[12/17 20:17:07   2074s] # Design Stage: PostRoute
[12/17 20:17:07   2074s] # Design Name: fpga_top
[12/17 20:17:07   2074s] # Design Mode: 130nm
[12/17 20:17:07   2074s] # Analysis Mode: MMMC OCV 
[12/17 20:17:07   2074s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:17:07   2074s] # Signoff Settings: SI Off 
[12/17 20:17:07   2074s] #################################################################################
[12/17 20:17:07   2075s] Topological Sorting (REAL = 0:00:00.0, MEM = 5502.5M, InitMEM = 5502.5M)
[12/17 20:17:08   2075s] Calculate early delays in OCV mode...
[12/17 20:17:08   2075s] Calculate late delays in OCV mode...
[12/17 20:17:08   2075s] Start delay calculation (fullDC) (8 T). (MEM=5507.49)
[12/17 20:17:08   2075s] eee: Trim Metal Layers: { }
[12/17 20:17:08   2075s] eee: RC Grid Memory allocated=37500
[12/17 20:17:08   2075s] eee: LayerId=1 widthSet size=1
[12/17 20:17:08   2075s] eee: LayerId=2 widthSet size=1
[12/17 20:17:08   2075s] eee: LayerId=3 widthSet size=1
[12/17 20:17:08   2075s] eee: LayerId=4 widthSet size=1
[12/17 20:17:08   2075s] eee: LayerId=5 widthSet size=1
[12/17 20:17:08   2075s] eee: Total RC Grid memory=37500
[12/17 20:17:08   2075s] eee: Metal Layers Info:
[12/17 20:17:08   2075s] eee: L: met1 met2 met3 met4 met5
[12/17 20:17:08   2075s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:17:08   2075s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:17:08   2075s] eee: pegSigSF=1.070000
[12/17 20:17:08   2075s] Initializing multi-corner resistance tables ...
[12/17 20:17:08   2075s] eee: l=1 avDens=0.104789 usedTrk=2880.586789 availTrk=27489.464425 sigTrk=2880.586789
[12/17 20:17:08   2075s] eee: l=2 avDens=0.095944 usedTrk=2618.288362 availTrk=27289.773118 sigTrk=2618.288362
[12/17 20:17:08   2075s] eee: l=3 avDens=0.067516 usedTrk=1214.063886 availTrk=17981.931896 sigTrk=1214.063886
[12/17 20:17:08   2075s] eee: l=4 avDens=0.048683 usedTrk=871.126233 availTrk=17893.738915 sigTrk=871.126233
[12/17 20:17:08   2075s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 20:17:08   2075s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 20:17:08   2075s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 20:17:08   2075s] eee: NetCapCache creation started. (Current Mem: 5507.488M) 
[12/17 20:17:08   2075s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5507.488M) 
[12/17 20:17:08   2075s] End AAE Lib Interpolated Model. (MEM=5527.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:17:08   2075s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_cXIJCO.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5527.215M)
[12/17 20:17:08   2075s] Reading RCDB with compressed RC data.
[12/17 20:17:08   2075s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5527.2M)
[12/17 20:17:08   2075s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:17:08   2078s] Total number of fetched objects 14095
[12/17 20:17:08   2078s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:17:08   2078s] End delay calculation. (MEM=5956.78 CPU=0:00:03.3 REAL=0:00:00.0)
[12/17 20:17:08   2078s] End delay calculation (fullDC). (MEM=5956.78 CPU=0:00:03.6 REAL=0:00:00.0)
[12/17 20:17:08   2078s] *** CDM Built up (cpu=0:00:04.2  real=0:00:01.0  mem= 5956.8M) ***
[12/17 20:17:08   2079s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:01.0 totSessionCpu=0:34:39 mem=5956.8M)
[12/17 20:17:08   2079s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5956.8M, EPOCH TIME: 1734463028.867686
[12/17 20:17:08   2079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:08   2079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:08   2079s] 
[12/17 20:17:08   2079s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:17:08   2079s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5956.8M, EPOCH TIME: 1734463028.872671
[12/17 20:17:08   2079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:08   2079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:09   2079s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:17:09   2079s] **optDesign ... cpu = 0:00:48, real = 0:00:29, mem = 4014.7M, totSessionCpu=0:34:40 **
[12/17 20:17:09   2079s] Executing marking Critical Nets1
[12/17 20:17:09   2079s] **INFO: flowCheckPoint #55 OptimizationRecovery
[12/17 20:17:09   2079s] *** Timing Is met
[12/17 20:17:09   2079s] *** Check timing (0:00:00.0)
[12/17 20:17:09   2079s] **INFO: flowCheckPoint #56 FinalSummary
[12/17 20:17:09   2079s] OPTC: user 20.0
[12/17 20:17:09   2079s] Reported timing to dir ./timingReports
[12/17 20:17:09   2079s] **optDesign ... cpu = 0:00:48, real = 0:00:29, mem = 4010.3M, totSessionCpu=0:34:40 **
[12/17 20:17:09   2079s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5534.8M, EPOCH TIME: 1734463029.221909
[12/17 20:17:09   2079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:09   2079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:09   2079s] 
[12/17 20:17:09   2079s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:17:09   2079s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5534.8M, EPOCH TIME: 1734463029.227245
[12/17 20:17:09   2079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:09   2079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:11   2080s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:17:11   2080s] **optDesign ... cpu = 0:00:49, real = 0:00:31, mem = 4015.9M, totSessionCpu=0:34:41 **
[12/17 20:17:11   2080s] *** Finished optDesign ***
[12/17 20:17:15   2080s] Info: final physical memory for 9 CRR processes is 445.65MB.
[12/17 20:17:16   2080s] Info: Summary of CRR changes:
[12/17 20:17:16   2080s]       - Timing transform commits:       0
[12/17 20:17:16   2080s] Deleting Lib Analyzer.
[12/17 20:17:16   2080s] Info: Destroy the CCOpt slew target map.
[12/17 20:17:16   2080s] clean pInstBBox. size 0
[12/17 20:17:16   2080s] Cell fpga_top LLGs are deleted
[12/17 20:17:16   2080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:16   2080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:17:16   2080s] Info: pop threads available for lower-level modules during optimization.
[12/17 20:17:16   2080s] *** optDesign #9 [finish] : cpu/real = 0:00:49.2/0:00:35.8 (1.4), totSession cpu/real = 0:34:40.8/4:09:34.5 (0.1), mem = 5536.9M
[12/17 20:17:16   2080s] 
[12/17 20:17:16   2080s] =============================================================================================
[12/17 20:17:16   2080s]  Final TAT Report : optDesign #9                                                22.33-s094_1
[12/17 20:17:16   2080s] =============================================================================================
[12/17 20:17:16   2080s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:17:16   2080s] ---------------------------------------------------------------------------------------------
[12/17 20:17:16   2080s] [ InitOpt                ]      1   0:00:08.9  (  24.8 % )     0:00:09.1 /  0:00:02.1    0.2
[12/17 20:17:16   2080s] [ DrvOpt                 ]      1   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:01.1    1.2
[12/17 20:17:16   2080s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 20:17:16   2080s] [ LayerAssignment        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 20:17:16   2080s] [ BuildHoldData          ]      1   0:00:00.6  (   1.8 % )     0:00:02.5 /  0:00:10.7    4.3
[12/17 20:17:16   2080s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.2 % )     0:00:03.1 /  0:00:02.3    0.7
[12/17 20:17:16   2080s] [ DrvReport              ]      8   0:00:02.4  (   6.7 % )     0:00:02.4 /  0:00:01.2    0.5
[12/17 20:17:16   2080s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/17 20:17:16   2080s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.4
[12/17 20:17:16   2080s] [ RefinePlace            ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.7    1.8
[12/17 20:17:16   2080s] [ ClockDrv               ]      1   0:00:00.7  (   1.9 % )     0:00:00.7 /  0:00:00.8    1.1
[12/17 20:17:16   2080s] [ EcoRoute               ]      1   0:00:04.6  (  12.9 % )     0:00:04.6 /  0:00:08.2    1.8
[12/17 20:17:16   2080s] [ ExtractRC              ]      2   0:00:07.8  (  21.9 % )     0:00:07.8 /  0:00:17.6    2.2
[12/17 20:17:16   2080s] [ FullDelayCalc          ]      3   0:00:02.2  (   6.0 % )     0:00:02.2 /  0:00:12.1    5.6
[12/17 20:17:16   2080s] [ TimingUpdate           ]     17   0:00:01.0  (   2.8 % )     0:00:03.2 /  0:00:14.9    4.7
[12/17 20:17:16   2080s] [ TimingReport           ]      5   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.7    1.3
[12/17 20:17:16   2080s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/17 20:17:16   2080s] [ MISC                   ]          0:00:05.2  (  14.7 % )     0:00:05.2 /  0:00:00.4    0.1
[12/17 20:17:16   2080s] ---------------------------------------------------------------------------------------------
[12/17 20:17:16   2080s]  optDesign #9 TOTAL                 0:00:35.8  ( 100.0 % )     0:00:35.8 /  0:00:49.2    1.4
[12/17 20:17:16   2080s] ---------------------------------------------------------------------------------------------
[12/17 20:17:16   2080s] 
[12/17 20:17:16   2080s] 
[12/17 20:17:16   2080s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:17:16   2080s] 
[12/17 20:17:16   2080s] TimeStamp Deleting Cell Server End ...
[12/17 20:17:16   2080s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:17:22   2081s] <CMD> uiSetTool select
[12/17 20:17:23   2081s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:17:24   2081s] <CMD> zoomBox 684.62800 526.76800 691.10700 532.56800
[12/17 20:17:25   2081s] <CMD> zoomBox 684.17700 526.39400 691.79900 533.21700
[12/17 20:17:25   2081s] <CMD> zoomBox 683.02200 525.43600 693.57100 534.88000
[12/17 20:17:26   2081s] <CMD> zoomBox 682.28800 524.82700 694.69800 535.93700
[12/17 20:17:27   2082s] <CMD> zoomBox 682.63900 525.40700 693.18800 534.85100
[12/17 20:17:27   2082s] <CMD> zoomBox 682.93700 525.90000 691.90500 533.92800
[12/17 20:17:28   2082s] <CMD> zoomBox 683.19100 526.31900 690.81400 533.14300
[12/17 20:17:29   2082s] <CMD> deselectAll
[12/17 20:17:29   2082s] <CMD> selectWire 683.8500 529.8100 693.0400 529.9500 1 {prog_clk[0]}
[12/17 20:17:30   2082s] <CMD> deselectAll
[12/17 20:17:30   2082s] <CMD> selectWire 683.8500 529.8100 693.0400 529.9500 1 {prog_clk[0]}
[12/17 20:17:33   2082s] <CMD> zoomBox 544.15 822.35 545.29 823.49
[12/17 20:17:36   2082s] <CMD> zoomBox 687.615 529.31 688.785 530.45
[12/17 20:17:39   2083s] <CMD> zoomBox 686.755 529.31 687.925 530.45
[12/17 20:17:41   2083s] <CMD> zoomBox 686.02900 528.97100 688.47000 531.15600
[12/17 20:17:41   2083s] <CMD> zoomBox 685.78000 528.84600 688.65200 531.41700
[12/17 20:17:42   2083s] <CMD> zoomBox 685.48700 528.69900 688.86600 531.72400
[12/17 20:17:55   2084s] <CMD> zoomBox 685.17100 528.54200 689.14700 532.10100
[12/17 20:17:55   2084s] <CMD> zoomBox 684.80000 528.35800 689.47700 532.54500
[12/17 20:17:56   2084s] <CMD> zoomBox 683.84900 527.88500 690.32300 533.68100
[12/17 20:17:56   2084s] <CMD> zoomBox 680.71200 526.32800 693.11500 537.43100
[12/17 20:18:12   2086s] <CMD> deselectAll
[12/17 20:18:12   2086s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:18:13   2086s] <CMD> fit
[12/17 20:18:19   2087s] <CMD> zoomBox 1073.97600 950.85300 1123.68800 851.42900
[12/17 20:18:20   2087s] <CMD> zoomBox 1059.00900 865.46300 1139.25200 937.29800
[12/17 20:18:20   2087s] <CMD> zoomBox 1065.14400 870.94400 1133.35100 932.00400
[12/17 20:18:21   2087s] <CMD> zoomBox 1081.76100 885.79000 1117.36600 917.66400
[12/17 20:18:21   2087s] <CMD> zoomBox 1091.85600 894.80900 1107.65400 908.95200
[12/17 20:18:22   2087s] <CMD> zoomBox 1095.70300 898.24800 1103.95000 905.63100
[12/17 20:18:22   2087s] <CMD> zoomBox 1097.71100 900.04200 1102.01700 903.89700
[12/17 20:18:23   2087s] <CMD> zoomBox 1098.08000 900.43000 1101.74100 903.70700
[12/17 20:18:29   2088s] <CMD> deselectAll
[12/17 20:18:29   2088s] <CMD> selectMarker 1100.0100 902.7700 1100.1500 902.9100 1 1 6
[12/17 20:18:56   2090s] <CMD> zoomBox 1097.67100 900.13400 1101.97800 903.99000
[12/17 20:19:00   2091s] <CMD> zoomBox 1098.03000 900.50300 1101.69200 903.78100
[12/17 20:19:00   2091s] <CMD> zoomBox 1098.33600 900.81600 1101.44900 903.60300
[12/17 20:19:52   2095s] <CMD> deselectAll
[12/17 20:19:52   2095s] <CMD> selectWire 1098.5700 902.7700 1106.3200 902.9100 1 {prog_clk[0]}
[12/17 20:19:56   2095s] <CMD> uiSetTool addWire
[12/17 20:19:58   2096s] **ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -type regular
[12/17 20:20:19   2098s] <CMD> setEditMode -status ROUTED -nets {prog_clk[0]} -layer_horizontal met1 -width_horizontal 0.140 -width_vertical 0.140 -shape None
[12/17 20:20:32   2099s] <CMD> setEditMode -spacing_horizontal 0.140
[12/17 20:20:32   2099s] <CMD> setEditMode -spacing_vertical 0.140
[12/17 20:20:32   2099s] <CMD> setEditMode -spacing 0.140
[12/17 20:20:48   2101s] <CMD> editAddRoute 1099.48 902.854
[12/17 20:21:19   2104s] <CMD> editAddRoute 1099.32 902.906
[12/17 20:21:25   2105s] <CMD> editAddRoute 1099.63 902.882
[12/17 20:21:32   2106s] <CMD> editAddRoute 1099.67 902.089
[12/17 20:21:48   2108s] <CMD> uiSetTool select
[12/17 20:21:49   2108s] <CMD> zoomBox 1098.09600 900.50300 1101.75800 903.78100
[12/17 20:21:50   2108s] <CMD> zoomBox 1097.81300 900.13400 1102.12200 903.99100
[12/17 20:21:50   2108s] <CMD> zoomBox 1096.63000 898.59000 1103.64500 904.87000
[12/17 20:21:52   2108s] <CMD> zoomBox 1096.08900 897.88400 1104.34200 905.27200
[12/17 20:21:54   2108s] <CMD> zoomBox 1095.32800 897.06600 1105.03700 905.75800
[12/17 20:21:55   2108s] <CMD> zoomBox 1093.37800 894.97200 1106.81700 907.00300
[12/17 20:21:55   2108s] <CMD> zoomBox 1092.13800 893.64100 1107.94900 907.79500
[12/17 20:21:56   2108s] <CMD> zoomBox 1094.43800 896.09900 1105.86200 906.32600
[12/17 20:21:57   2109s] <CMD> zoomBox 1096.34400 897.87800 1104.59900 905.26800
[12/17 20:21:58   2109s] <CMD> zoomBox 1097.12900 898.61600 1104.14600 904.89800
[12/17 20:21:59   2109s] <CMD> uiSetTool move
[12/17 20:22:03   2109s] <CMD> editMove -dx 0.036 -dy -0.871
[12/17 20:22:04   2109s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:22:04   2109s] <CMD> zoomBox 687.615 529.31 688.785 530.45
[12/17 20:22:04   2109s] <CMD> zoomBox 687.615 529.31 688.785 530.45
[12/17 20:22:09   2110s] <CMD> optDesign -postRoute
[12/17 20:22:09   2110s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4016.9M, totSessionCpu=0:35:11 **
[12/17 20:22:09   2110s] 
[12/17 20:22:09   2110s] Active Setup views: VIEW_SETUP 
[12/17 20:22:09   2110s] *** optDesign #10 [begin] : totSession cpu/real = 0:35:10.5/4:14:27.9 (0.1), mem = 5579.0M
[12/17 20:22:09   2110s] Info: 8 threads available for lower-level modules during optimization.
[12/17 20:22:09   2110s] GigaOpt running with 8 threads.
[12/17 20:22:09   2110s] *** InitOpt #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:10.5/4:14:27.9 (0.1), mem = 5579.0M
[12/17 20:22:09   2110s] **INFO: User settings:
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_antenna_factor                                             1
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
[12/17 20:22:09   2110s] setNanoRouteMode -drouteStartIteration                                                    0
[12/17 20:22:09   2110s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/17 20:22:09   2110s] setNanoRouteMode -extract_design_signature                                                85446604
[12/17 20:22:09   2110s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/17 20:22:09   2110s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/17 20:22:09   2110s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                71.1
[12/17 20:22:09   2110s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/17 20:22:09   2110s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/17 20:22:09   2110s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/17 20:22:09   2110s] setNanoRouteMode -route_selected_net_only                                                 false
[12/17 20:22:09   2110s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/17 20:22:09   2110s] setNanoRouteMode -route_with_eco                                                          false
[12/17 20:22:09   2110s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/17 20:22:09   2110s] setNanoRouteMode -route_with_si_driven                                                    false
[12/17 20:22:09   2110s] setNanoRouteMode -route_with_timing_driven                                                false
[12/17 20:22:09   2110s] setDesignMode -process                                                                    130
[12/17 20:22:09   2110s] setExtractRCMode -coupled                                                                 false
[12/17 20:22:09   2110s] setExtractRCMode -coupling_c_th                                                           0.4
[12/17 20:22:09   2110s] setExtractRCMode -engine                                                                  postRoute
[12/17 20:22:09   2110s] setExtractRCMode -relative_c_th                                                           1
[12/17 20:22:09   2110s] setExtractRCMode -total_c_th                                                              0
[12/17 20:22:09   2110s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/17 20:22:09   2110s] setDelayCalMode -enable_high_fanout                                                       true
[12/17 20:22:09   2110s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/17 20:22:09   2110s] setDelayCalMode -engine                                                                   aae
[12/17 20:22:09   2110s] setDelayCalMode -ignoreNetLoad                                                            false
[12/17 20:22:09   2110s] setDelayCalMode -SIAware                                                                  false
[12/17 20:22:09   2110s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/17 20:22:09   2110s] setOptMode -opt_view_pruning_hold_views_active_list                                       { VIEW_HOLD }
[12/17 20:22:09   2110s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/17 20:22:09   2110s] setOptMode -opt_view_pruning_hold_views_persistent_list                                   { VIEW_HOLD}
[12/17 20:22:09   2110s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/17 20:22:09   2110s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/17 20:22:09   2110s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
[12/17 20:22:09   2110s] setOptMode -opt_drv_margin                                                                0
[12/17 20:22:09   2110s] setOptMode -opt_drv                                                                       true
[12/17 20:22:09   2110s] setOptMode -opt_resize_flip_flops                                                         true
[12/17 20:22:09   2110s] setOptMode -opt_preserve_all_sequential                                                   false
[12/17 20:22:09   2110s] setOptMode -opt_setup_target_slack                                                        0
[12/17 20:22:09   2110s] setSIMode -separate_delta_delay_on_data                                                   true
[12/17 20:22:09   2110s] setPlaceMode -maxRouteLayer                                                               5
[12/17 20:22:09   2110s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/17 20:22:09   2110s] setPlaceMode -place_detail_check_route                                                    false
[12/17 20:22:09   2110s] setPlaceMode -place_detail_preserve_routing                                               true
[12/17 20:22:09   2110s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/17 20:22:09   2110s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/17 20:22:09   2110s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/17 20:22:09   2110s] setPlaceMode -place_global_cong_effort                                                    auto
[12/17 20:22:09   2110s] setPlaceMode -place_global_ignore_scan                                                    true
[12/17 20:22:09   2110s] setPlaceMode -place_global_ignore_spare                                                   false
[12/17 20:22:09   2110s] setPlaceMode -place_global_module_aware_spare                                             false
[12/17 20:22:09   2110s] setPlaceMode -place_global_place_io_pins                                                  false
[12/17 20:22:09   2110s] setPlaceMode -place_global_reorder_scan                                                   false
[12/17 20:22:09   2110s] setPlaceMode -powerDriven                                                                 false
[12/17 20:22:09   2110s] setPlaceMode -timingDriven                                                                true
[12/17 20:22:09   2110s] setAnalysisMode -analysisType                                                             onChipVariation
[12/17 20:22:09   2110s] setAnalysisMode -checkType                                                                setup
[12/17 20:22:09   2110s] setAnalysisMode -clkSrcPath                                                               true
[12/17 20:22:09   2110s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/17 20:22:09   2110s] setAnalysisMode -skew                                                                     true
[12/17 20:22:09   2110s] setAnalysisMode -usefulSkew                                                               true
[12/17 20:22:09   2110s] setAnalysisMode -virtualIPO                                                               false
[12/17 20:22:09   2110s] 
[12/17 20:22:09   2110s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/17 20:22:09   2110s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/17 20:22:10   2110s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/17 20:22:10   2110s] 
[12/17 20:22:10   2110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:22:10   2110s] Summary for sequential cells identification: 
[12/17 20:22:10   2110s]   Identified SBFF number: 8
[12/17 20:22:10   2110s]   Identified MBFF number: 0
[12/17 20:22:10   2110s]   Identified SB Latch number: 0
[12/17 20:22:10   2110s]   Identified MB Latch number: 0
[12/17 20:22:10   2110s]   Not identified SBFF number: 0
[12/17 20:22:10   2110s]   Not identified MBFF number: 0
[12/17 20:22:10   2110s]   Not identified SB Latch number: 0
[12/17 20:22:10   2110s]   Not identified MB Latch number: 0
[12/17 20:22:10   2110s]   Number of sequential cells which are not FFs: 0
[12/17 20:22:10   2110s]  Visiting view : VIEW_SETUP
[12/17 20:22:10   2110s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:22:10   2110s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:22:10   2110s]  Visiting view : VIEW_HOLD
[12/17 20:22:10   2110s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:22:10   2110s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:22:10   2110s] TLC MultiMap info (StdDelay):
[12/17 20:22:10   2110s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:22:10   2110s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:22:10   2110s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:22:10   2110s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:22:10   2110s]  Setting StdDelay to: 71.1ps
[12/17 20:22:10   2110s] 
[12/17 20:22:10   2110s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:22:10   2110s] Need call spDPlaceInit before registerPrioInstLoc.
[12/17 20:22:10   2110s] OPERPROF: Starting DPlace-Init at level 1, MEM:5581.0M, EPOCH TIME: 1734463330.018487
[12/17 20:22:10   2110s] Processing tracks to init pin-track alignment.
[12/17 20:22:10   2110s] z: 2, totalTracks: 1
[12/17 20:22:10   2110s] z: 4, totalTracks: 1
[12/17 20:22:10   2110s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:22:10   2110s] Cell fpga_top LLGs are deleted
[12/17 20:22:10   2110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] # Building fpga_top llgBox search-tree.
[12/17 20:22:10   2110s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5581.0M, EPOCH TIME: 1734463330.023227
[12/17 20:22:10   2110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5581.0M, EPOCH TIME: 1734463330.023563
[12/17 20:22:10   2110s] Max number of tech site patterns supported in site array is 256.
[12/17 20:22:10   2110s] Core basic site is 18T
[12/17 20:22:10   2110s] After signature check, allow fast init is true, keep pre-filter is true.
[12/17 20:22:10   2110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/17 20:22:10   2110s] Fast DP-INIT is on for default
[12/17 20:22:10   2110s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:22:10   2110s] Atter site array init, number of instance map data is 0.
[12/17 20:22:10   2110s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.059, REAL:0.020, MEM:5613.0M, EPOCH TIME: 1734463330.043268
[12/17 20:22:10   2110s] 
[12/17 20:22:10   2110s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:10   2110s] OPERPROF:     Starting CMU at level 3, MEM:5613.0M, EPOCH TIME: 1734463330.044935
[12/17 20:22:10   2110s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:5613.0M, EPOCH TIME: 1734463330.045752
[12/17 20:22:10   2110s] 
[12/17 20:22:10   2110s] Bad Lib Cell Checking (CMU) is done! (0)
[12/17 20:22:10   2110s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.065, REAL:0.024, MEM:5613.0M, EPOCH TIME: 1734463330.046745
[12/17 20:22:10   2110s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5613.0M, EPOCH TIME: 1734463330.046786
[12/17 20:22:10   2110s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5613.0M, EPOCH TIME: 1734463330.046922
[12/17 20:22:10   2110s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5613.0MB).
[12/17 20:22:10   2110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.074, REAL:0.032, MEM:5613.0M, EPOCH TIME: 1734463330.050773
[12/17 20:22:10   2110s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5613.0M, EPOCH TIME: 1734463330.050821
[12/17 20:22:10   2110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:10   2110s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.039, REAL:0.010, MEM:5611.0M, EPOCH TIME: 1734463330.061246
[12/17 20:22:10   2110s] 
[12/17 20:22:10   2110s] Creating Lib Analyzer ...
[12/17 20:22:10   2110s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:22:10   2110s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:22:10   2110s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:22:10   2110s] 
[12/17 20:22:10   2110s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:22:10   2111s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:11 mem=5617.0M
[12/17 20:22:10   2111s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:11 mem=5617.0M
[12/17 20:22:10   2111s] Creating Lib Analyzer, finished. 
[12/17 20:22:10   2111s] Effort level <high> specified for reg2reg path_group
[12/17 20:22:10   2112s] Info: IPO magic value 0x8841BEEF.
[12/17 20:22:10   2112s] Info: Using Genus executable '/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus'.
[12/17 20:22:10   2112s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2023-24/RHELx86/DDIEXPORT_22.33.000/bin/genus')
[12/17 20:22:10   2112s]       Genus workers will not check out additional licenses.
[12/17 20:22:10   2112s] -lefTechFileMap {}                         # string, default=""
[12/17 20:22:18   2112s] **optDesign ... cpu = 0:00:02, real = 0:00:09, mem = 4030.6M, totSessionCpu=0:35:12 **
[12/17 20:22:18   2112s] Existing Dirty Nets : 1
[12/17 20:22:18   2112s] New Signature Flow (optDesignCheckOptions) ....
[12/17 20:22:18   2112s] #Taking db snapshot
[12/17 20:22:18   2112s] #Taking db snapshot ... done
[12/17 20:22:18   2112s] OPERPROF: Starting checkPlace at level 1, MEM:5539.0M, EPOCH TIME: 1734463338.606151
[12/17 20:22:18   2112s] Processing tracks to init pin-track alignment.
[12/17 20:22:18   2112s] z: 2, totalTracks: 1
[12/17 20:22:18   2112s] z: 4, totalTracks: 1
[12/17 20:22:18   2112s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:22:18   2112s] Cell fpga_top LLGs are deleted
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] # Building fpga_top llgBox search-tree.
[12/17 20:22:18   2112s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5539.0M, EPOCH TIME: 1734463338.610556
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5539.0M, EPOCH TIME: 1734463338.610905
[12/17 20:22:18   2112s] Max number of tech site patterns supported in site array is 256.
[12/17 20:22:18   2112s] Core basic site is 18T
[12/17 20:22:18   2112s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:22:18   2112s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:22:18   2112s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:22:18   2112s] SiteArray: use 2,650,112 bytes
[12/17 20:22:18   2112s] SiteArray: current memory after site array memory allocation 5539.0M
[12/17 20:22:18   2112s] SiteArray: FP blocked sites are writable
[12/17 20:22:18   2112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/17 20:22:18   2112s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5539.0M, EPOCH TIME: 1734463338.634384
[12/17 20:22:18   2112s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:22:18   2112s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.007, REAL:0.003, MEM:5539.0M, EPOCH TIME: 1734463338.637837
[12/17 20:22:18   2112s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:22:18   2112s] Atter site array init, number of instance map data is 0.
[12/17 20:22:18   2112s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.110, REAL:0.036, MEM:5539.0M, EPOCH TIME: 1734463338.647254
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:18   2112s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.112, REAL:0.038, MEM:5539.0M, EPOCH TIME: 1734463338.648969
[12/17 20:22:18   2112s] Begin checking placement ... (start mem=5539.0M, init mem=5539.0M)
[12/17 20:22:18   2112s] Begin checking exclusive groups violation ...
[12/17 20:22:18   2112s] There are 0 groups to check, max #box is 0, total #box is 0
[12/17 20:22:18   2112s] Finished checking exclusive groups violations. Found 0 Vio.
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] Running CheckPlace using 8 threads!...
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] ...checkPlace MT is done!
[12/17 20:22:18   2112s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5507.0M, EPOCH TIME: 1734463338.688164
[12/17 20:22:18   2112s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:5507.0M, EPOCH TIME: 1734463338.694036
[12/17 20:22:18   2112s] *info: Placed = 12267         
[12/17 20:22:18   2112s] *info: Unplaced = 0           
[12/17 20:22:18   2112s] Placement Density:61.88%(234662/379186)
[12/17 20:22:18   2112s] Placement Density (including fixed std cells):61.88%(234662/379186)
[12/17 20:22:18   2112s] Cell fpga_top LLGs are deleted
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] # Resetting pin-track-align track data.
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5507.0M)
[12/17 20:22:18   2112s] OPERPROF: Finished checkPlace at level 1, CPU:0.244, REAL:0.092, MEM:5507.0M, EPOCH TIME: 1734463338.698450
[12/17 20:22:18   2112s] #optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
[12/17 20:22:18   2112s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/17 20:22:18   2112s] *** optDesign -postRoute ***
[12/17 20:22:18   2112s] DRC Margin: user margin 0.0; extra margin 0
[12/17 20:22:18   2112s] Setup Target Slack: user slack 0
[12/17 20:22:18   2112s] Hold Target Slack: user slack 0
[12/17 20:22:18   2112s] Cell fpga_top LLGs are deleted
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5507.0M, EPOCH TIME: 1734463338.711801
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5507.0M, EPOCH TIME: 1734463338.712112
[12/17 20:22:18   2112s] Max number of tech site patterns supported in site array is 256.
[12/17 20:22:18   2112s] Core basic site is 18T
[12/17 20:22:18   2112s] After signature check, allow fast init is false, keep pre-filter is true.
[12/17 20:22:18   2112s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/17 20:22:18   2112s] SiteArray: non-trimmed site array dimensions = 90 x 5751
[12/17 20:22:18   2112s] SiteArray: use 2,650,112 bytes
[12/17 20:22:18   2112s] SiteArray: current memory after site array memory allocation 5539.0M
[12/17 20:22:18   2112s] SiteArray: FP blocked sites are writable
[12/17 20:22:18   2112s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5539.0M, EPOCH TIME: 1734463338.722119
[12/17 20:22:18   2112s] Process 1648 wires and vias for routing blockage analysis
[12/17 20:22:18   2112s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.007, REAL:0.003, MEM:5539.0M, EPOCH TIME: 1734463338.725513
[12/17 20:22:18   2112s] SiteArray: number of non floorplan blocked sites for llg default is 517590
[12/17 20:22:18   2112s] Atter site array init, number of instance map data is 0.
[12/17 20:22:18   2112s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.090, REAL:0.023, MEM:5539.0M, EPOCH TIME: 1734463338.734745
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:18   2112s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.094, REAL:0.026, MEM:5539.0M, EPOCH TIME: 1734463338.737619
[12/17 20:22:18   2112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:22:18   2112s] Deleting Lib Analyzer.
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] TimeStamp Deleting Cell Server End ...
[12/17 20:22:18   2112s] Multi-VT timing optimization disabled based on library information.
[12/17 20:22:18   2112s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:22:18   2112s] Summary for sequential cells identification: 
[12/17 20:22:18   2112s]   Identified SBFF number: 8
[12/17 20:22:18   2112s]   Identified MBFF number: 0
[12/17 20:22:18   2112s]   Identified SB Latch number: 0
[12/17 20:22:18   2112s]   Identified MB Latch number: 0
[12/17 20:22:18   2112s]   Not identified SBFF number: 0
[12/17 20:22:18   2112s]   Not identified MBFF number: 0
[12/17 20:22:18   2112s]   Not identified SB Latch number: 0
[12/17 20:22:18   2112s]   Not identified MB Latch number: 0
[12/17 20:22:18   2112s]   Number of sequential cells which are not FFs: 0
[12/17 20:22:18   2112s]  Visiting view : VIEW_SETUP
[12/17 20:22:18   2112s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:22:18   2112s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:22:18   2112s]  Visiting view : VIEW_HOLD
[12/17 20:22:18   2112s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:22:18   2112s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:22:18   2112s] TLC MultiMap info (StdDelay):
[12/17 20:22:18   2112s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:22:18   2112s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:22:18   2112s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:22:18   2112s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:22:18   2112s]  Setting StdDelay to: 71.1ps
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] TimeStamp Deleting Cell Server End ...
[12/17 20:22:18   2112s] *** InitOpt #1 [finish] (optDesign #10) : cpu/real = 0:00:01.9/0:00:08.9 (0.2), totSession cpu/real = 0:35:12.5/4:14:36.8 (0.1), mem = 5539.0M
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] =============================================================================================
[12/17 20:22:18   2112s]  Step TAT Report : InitOpt #1 / optDesign #10                                   22.33-s094_1
[12/17 20:22:18   2112s] =============================================================================================
[12/17 20:22:18   2112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:22:18   2112s] ---------------------------------------------------------------------------------------------
[12/17 20:22:18   2112s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:18   2112s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:22:18   2112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:18   2112s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:18   2112s] [ CheckPlace             ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.3    2.7
[12/17 20:22:18   2112s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.4
[12/17 20:22:18   2112s] [ TimingUpdate           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.6    4.7
[12/17 20:22:18   2112s] [ MISC                   ]          0:00:08.5  (  95.7 % )     0:00:08.5 /  0:00:00.9    0.1
[12/17 20:22:18   2112s] ---------------------------------------------------------------------------------------------
[12/17 20:22:18   2112s]  InitOpt #1 TOTAL                   0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:01.9    0.2
[12/17 20:22:18   2112s] ---------------------------------------------------------------------------------------------
[12/17 20:22:18   2112s] 
[12/17 20:22:18   2112s] ** INFO : this run is activating 'postRoute' automaton
[12/17 20:22:18   2112s] **INFO: flowCheckPoint #57 InitialSummary
[12/17 20:22:18   2112s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_cXIJCO.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5538.973M)
[12/17 20:22:18   2112s] tQuantus: Use design signature to decide re-extraction is ON
[12/17 20:22:18   2112s] #Start Inst Signature in MT(0)
[12/17 20:22:18   2112s] #Start Net Signature in MT(29549193)
[12/17 20:22:18   2112s] #Calculate SNet Signature in MT (49017632)
[12/17 20:22:18   2112s] #Run time and memory report for RC extraction:
[12/17 20:22:18   2112s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:22:18   2112s] #Run Statistics for snet signature:
[12/17 20:22:18   2112s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/8, scale score = 0.18.
[12/17 20:22:18   2112s] #    Increased memory =     0.03 (MB), total memory =  4007.65 (MB), peak memory =  4217.92 (MB)
[12/17 20:22:18   2112s] #Run Statistics for Net Final Signature:
[12/17 20:22:18   2112s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:22:18   2112s] #   Increased memory =     0.00 (MB), total memory =  4007.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:22:18   2112s] #Run Statistics for Net launch:
[12/17 20:22:18   2112s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.71/8, scale score = 0.84.
[12/17 20:22:18   2112s] #    Increased memory =     0.08 (MB), total memory =  4007.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:22:18   2112s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:22:18   2112s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:22:18   2112s] #   Increased memory =     0.00 (MB), total memory =  4007.54 (MB), peak memory =  4217.92 (MB)
[12/17 20:22:18   2112s] #Run Statistics for net signature:
[12/17 20:22:18   2112s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.30/8, scale score = 0.66.
[12/17 20:22:18   2112s] #    Increased memory =     0.08 (MB), total memory =  4007.62 (MB), peak memory =  4217.92 (MB)
[12/17 20:22:18   2112s] #Run Statistics for inst signature:
[12/17 20:22:18   2112s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.57/8, scale score = 0.45.
[12/17 20:22:18   2112s] #    Increased memory =   -16.05 (MB), total memory =  4007.54 (MB), peak memory =  4217.92 (MB)
[12/17 20:22:18   2112s] tQuantus: Original signature = 85446604, new signature = 91975476
[12/17 20:22:18   2112s] tQuantus: Design is dirty by design signature
[12/17 20:22:18   2112s] tQuantus: Need to rerun tQuantus because design is dirty.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:18   2112s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:22:18   2112s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:22:18   2112s] ### Net info: total nets: 15080
[12/17 20:22:18   2112s] ### Net info: dirty nets: 1
[12/17 20:22:18   2112s] ### Net info: marked as disconnected nets: 0
[12/17 20:22:18   2112s] #num needed restored net=0
[12/17 20:22:18   2112s] #need_extraction net=0 (total=15080)
[12/17 20:22:18   2112s] ### Net info: fully routed nets: 12351
[12/17 20:22:18   2112s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:22:18   2112s] ### Net info: unrouted nets: 32
[12/17 20:22:18   2112s] ### Net info: re-extraction nets: 0
[12/17 20:22:18   2112s] ### Net info: ignored nets: 0
[12/17 20:22:18   2112s] ### Net info: skip routing nets: 0
[12/17 20:22:19   2113s] ### import design signature (277): route=589693287 fixed_route=589693287 flt_obj=0 vio=1812290371 swire=1694458791 shield_wire=1 net_attr=2094378495 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:19   2113s] #Extract in post route mode
[12/17 20:22:19   2113s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:22:19   2113s] #Fast data preparation for tQuantus.
[12/17 20:22:19   2113s] #Start routing data preparation on Tue Dec 17 20:22:19 2024
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:22:19   2113s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:22:19   2113s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:22:19   2113s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:22:19   2113s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:22:19   2113s] #Regenerating Ggrids automatically.
[12/17 20:22:19   2113s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:22:19   2113s] #Using automatically generated G-grids.
[12/17 20:22:19   2113s] #Done routing data preparation.
[12/17 20:22:19   2113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4023.38 (MB), peak = 4217.92 (MB)
[12/17 20:22:19   2113s] #Start routing data preparation on Tue Dec 17 20:22:19 2024
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:19   2113s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:19   2113s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:19   2113s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:19   2113s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:19   2113s] #Build and mark too close pins for the same net.
[12/17 20:22:19   2113s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:22:19   2113s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:22:19   2113s] #pin_access_rlayer=2(met2)
[12/17 20:22:19   2113s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:22:19   2113s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:22:19   2113s] #enable_dpt_layer_shield=F
[12/17 20:22:19   2113s] #has_line_end_grid=F
[12/17 20:22:19   2113s] #Regenerating Ggrids automatically.
[12/17 20:22:19   2113s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:22:19   2113s] #Using automatically generated G-grids.
[12/17 20:22:19   2113s] #Done routing data preparation.
[12/17 20:22:19   2113s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4029.43 (MB), peak = 4217.92 (MB)
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #Start tQuantus RC extraction...
[12/17 20:22:19   2113s] #Start building rc corner(s)...
[12/17 20:22:19   2113s] #Number of RC Corner = 1
[12/17 20:22:19   2113s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:22:19   2113s] #(i=6, n=5 1000)
[12/17 20:22:19   2113s] #Layer met5 does not exist in nanoroute.
[12/17 20:22:19   2113s] #li1 -> met1 (1)
[12/17 20:22:19   2113s] #met1 -> met2 (2)
[12/17 20:22:19   2113s] #met2 -> met3 (3)
[12/17 20:22:19   2113s] #met3 -> met4 (4)
[12/17 20:22:19   2113s] #met4 -> met5 (5)
[12/17 20:22:19   2113s] #SADV-On
[12/17 20:22:19   2113s] # Corner(s) : 
[12/17 20:22:19   2113s] #RC_CORNER [25.00]
[12/17 20:22:19   2113s] # Corner id: 0
[12/17 20:22:19   2113s] # Layout Scale: 1.000000
[12/17 20:22:19   2113s] # Has Metal Fill model: yes
[12/17 20:22:19   2113s] # Temperature was set
[12/17 20:22:19   2113s] # Temperature : 25.000000
[12/17 20:22:19   2113s] # Ref. Temp   : 30.000000
[12/17 20:22:19   2113s] #SADV-Off
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:22:19   2113s] #total pattern=56 [6, 147]
[12/17 20:22:19   2113s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:22:19   2113s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:22:19   2113s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:22:19   2113s] #number model r/c [1,1] [6,147] read
[12/17 20:22:19   2113s] #0 rcmodel(s) requires rebuild
[12/17 20:22:19   2113s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.26 (MB), peak = 4217.92 (MB)
[12/17 20:22:19   2113s] #Finish check_net_pin_list step Enter extract
[12/17 20:22:19   2113s] #Start init net ripin tree building
[12/17 20:22:19   2113s] #Finish init net ripin tree building
[12/17 20:22:19   2113s] #Cpu time = 00:00:00
[12/17 20:22:19   2113s] #Elapsed time = 00:00:00
[12/17 20:22:19   2113s] #Increased memory = 0.07 (MB)
[12/17 20:22:19   2113s] #Total memory = 4030.32 (MB)
[12/17 20:22:19   2113s] #Peak memory = 4217.92 (MB)
[12/17 20:22:19   2113s] #Using multithreading with 8 threads.
[12/17 20:22:19   2113s] #begin processing metal fill model file
[12/17 20:22:19   2113s] #end processing metal fill model file
[12/17 20:22:19   2113s] #Length limit = 200 pitches
[12/17 20:22:19   2113s] #opt mode = 2
[12/17 20:22:19   2113s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:22:19   2113s] #Start generate extraction boxes.
[12/17 20:22:19   2113s] #
[12/17 20:22:19   2113s] #Extract using 30 x 30 Hboxes
[12/17 20:22:19   2113s] #6x6 initial hboxes
[12/17 20:22:19   2113s] #Use area based hbox pruning.
[12/17 20:22:19   2113s] #0/0 hboxes pruned.
[12/17 20:22:19   2113s] #Complete generating extraction boxes.
[12/17 20:22:19   2113s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:22:19   2113s] #Process 0 special clock nets for rc extraction
[12/17 20:22:19   2113s] #WARNING (NREX-82) Net prog_clk[0] has incomplete routes. This will cause inaccurate RC extraction.
[12/17 20:22:19   2113s] #Net 1 (prog_clk[0]) 3 initial clusters
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:22:19   2113s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:22:19   2114s] #Total 12351 nets were built. 411 nodes added to break long wires. 1 net(s) have incomplete routes.
[12/17 20:22:21   2119s] #Run Statistics for Extraction:
[12/17 20:22:21   2119s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[12/17 20:22:21   2119s] #   Increased memory =   245.12 (MB), total memory =  4275.50 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:21   2119s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d
[12/17 20:22:21   2119s] #Finish registering nets and terms for rcdb.
[12/17 20:22:21   2119s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4059.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:21   2119s] #RC Statistics: 49041 Res, 27020 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:22:21   2120s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5032.42 (24241), Avg L-Edge Length: 10339.11 (14444)
[12/17 20:22:21   2120s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d.
[12/17 20:22:21   2120s] #Start writing RC data.
[12/17 20:22:21   2120s] #Finish writing RC data
[12/17 20:22:21   2120s] #Finish writing rcdb with 64014 nodes, 51663 edges, and 0 xcaps
[12/17 20:22:21   2120s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4055.36 (MB), peak = 4281.20 (MB)
[12/17 20:22:21   2120s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d' ...
[12/17 20:22:21   2120s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d' for reading (mem: 5627.090M)
[12/17 20:22:21   2120s] Reading RCDB with compressed RC data.
[12/17 20:22:21   2120s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d' for content verification (mem: 5627.090M)
[12/17 20:22:21   2120s] Reading RCDB with compressed RC data.
[12/17 20:22:21   2120s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d': 0 access done (mem: 5627.090M)
[12/17 20:22:21   2120s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d': 0 access done (mem: 5627.090M)
[12/17 20:22:21   2120s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5627.090M)
[12/17 20:22:21   2120s] Following multi-corner parasitics specified:
[12/17 20:22:21   2120s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d (rcdb)
[12/17 20:22:21   2120s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d' for reading (mem: 5627.090M)
[12/17 20:22:21   2120s] Reading RCDB with compressed RC data.
[12/17 20:22:21   2120s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d specified
[12/17 20:22:21   2120s] Cell fpga_top, hinst 
[12/17 20:22:21   2120s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:22:21   2120s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_ODnW29.rcdb.d': 0 access done (mem: 5627.090M)
[12/17 20:22:21   2120s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5627.090M)
[12/17 20:22:21   2120s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_POjPfm.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5627.090M)
[12/17 20:22:21   2120s] Reading RCDB with compressed RC data.
[12/17 20:22:22   2120s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_POjPfm.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5627.090M)
[12/17 20:22:22   2120s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=5627.090M)
[12/17 20:22:22   2120s] Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5627.090M)
[12/17 20:22:22   2120s] #
[12/17 20:22:22   2120s] #Restore RCDB.
[12/17 20:22:22   2120s] #
[12/17 20:22:22   2120s] #Complete tQuantus RC extraction.
[12/17 20:22:22   2120s] #Cpu time = 00:00:07
[12/17 20:22:22   2120s] #Elapsed time = 00:00:03
[12/17 20:22:22   2120s] #Increased memory = 25.94 (MB)
[12/17 20:22:22   2120s] #Total memory = 4055.36 (MB)
[12/17 20:22:22   2120s] #Peak memory = 4281.20 (MB)
[12/17 20:22:22   2120s] #
[12/17 20:22:22   2120s] #411 inserted nodes are removed
[12/17 20:22:22   2120s] #Restored 0 tie nets, 0 tie snets, 1 partial nets
[12/17 20:22:22   2120s] ### export design design signature (279): route=1798102907 fixed_route=1798102907 flt_obj=0 vio=1812290371 swire=1694458791 shield_wire=1 net_attr=1393476882 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:22   2121s] ### import design signature (280): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:22   2121s] #Start Inst Signature in MT(0)
[12/17 20:22:22   2121s] #Start Net Signature in MT(29549193)
[12/17 20:22:22   2121s] #Calculate SNet Signature in MT (49017632)
[12/17 20:22:22   2121s] #Run time and memory report for RC extraction:
[12/17 20:22:22   2121s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:22:22   2121s] #Run Statistics for snet signature:
[12/17 20:22:22   2121s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.63/8, scale score = 0.20.
[12/17 20:22:22   2121s] #    Increased memory =    -0.02 (MB), total memory =  3845.23 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:22   2121s] #Run Statistics for Net Final Signature:
[12/17 20:22:22   2121s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:22:22   2121s] #   Increased memory =     0.00 (MB), total memory =  3845.25 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:22   2121s] #Run Statistics for Net launch:
[12/17 20:22:22   2121s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.37/8, scale score = 0.80.
[12/17 20:22:22   2121s] #    Increased memory =     0.12 (MB), total memory =  3845.25 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:22   2121s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:22:22   2121s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:22:22   2121s] #   Increased memory =     0.00 (MB), total memory =  3845.12 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:22   2121s] #Run Statistics for net signature:
[12/17 20:22:22   2121s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.98/8, scale score = 0.62.
[12/17 20:22:22   2121s] #    Increased memory =     0.12 (MB), total memory =  3845.25 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:22   2121s] #Run Statistics for inst signature:
[12/17 20:22:22   2121s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.87/8, scale score = 0.48.
[12/17 20:22:22   2121s] #    Increased memory =    -0.81 (MB), total memory =  3845.12 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:22   2121s] *** BuildHoldData #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:21.4/4:14:40.7 (0.1), mem = 5429.4M
[12/17 20:22:22   2121s] OPTC: user 20.0
[12/17 20:22:22   2122s] Starting delay calculation for Hold views
[12/17 20:22:22   2122s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:22:22   2122s] #################################################################################
[12/17 20:22:22   2122s] # Design Stage: PostRoute
[12/17 20:22:22   2122s] # Design Name: fpga_top
[12/17 20:22:22   2122s] # Design Mode: 130nm
[12/17 20:22:22   2122s] # Analysis Mode: MMMC OCV 
[12/17 20:22:22   2122s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:22:22   2122s] # Signoff Settings: SI Off 
[12/17 20:22:22   2122s] #################################################################################
[12/17 20:22:23   2122s] Topological Sorting (REAL = 0:00:01.0, MEM = 5518.6M, InitMEM = 5518.6M)
[12/17 20:22:23   2122s] Calculate late delays in OCV mode...
[12/17 20:22:23   2122s] Calculate early delays in OCV mode...
[12/17 20:22:23   2122s] Start delay calculation (fullDC) (8 T). (MEM=5518.64)
[12/17 20:22:23   2122s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/17 20:22:23   2122s] End AAE Lib Interpolated Model. (MEM=5538.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:22:23   2122s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_POjPfm.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5538.363M)
[12/17 20:22:23   2122s] Reading RCDB with compressed RC data.
[12/17 20:22:23   2122s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5538.4M)
[12/17 20:22:23   2122s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:22:23   2126s] Total number of fetched objects 14095
[12/17 20:22:23   2126s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:22:23   2126s] End delay calculation. (MEM=5957.93 CPU=0:00:04.1 REAL=0:00:00.0)
[12/17 20:22:23   2126s] End delay calculation (fullDC). (MEM=5957.93 CPU=0:00:04.3 REAL=0:00:00.0)
[12/17 20:22:23   2126s] *** CDM Built up (cpu=0:00:04.3  real=0:00:01.0  mem= 5957.9M) ***
[12/17 20:22:23   2126s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:01.0 totSessionCpu=0:35:27 mem=5957.9M)
[12/17 20:22:23   2126s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.4 real=0:00:01.0 totSessionCpu=0:35:27 mem=5957.9M ***
[12/17 20:22:23   2126s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/17 20:22:24   2127s] Starting delay calculation for Setup views
[12/17 20:22:24   2127s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:22:24   2127s] #################################################################################
[12/17 20:22:24   2127s] # Design Stage: PostRoute
[12/17 20:22:24   2127s] # Design Name: fpga_top
[12/17 20:22:24   2127s] # Design Mode: 130nm
[12/17 20:22:24   2127s] # Analysis Mode: MMMC OCV 
[12/17 20:22:24   2127s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:22:24   2127s] # Signoff Settings: SI Off 
[12/17 20:22:24   2127s] #################################################################################
[12/17 20:22:24   2127s] Topological Sorting (REAL = 0:00:00.0, MEM = 5970.2M, InitMEM = 5970.2M)
[12/17 20:22:24   2127s] Calculate early delays in OCV mode...
[12/17 20:22:24   2127s] Calculate late delays in OCV mode...
[12/17 20:22:24   2127s] Start delay calculation (fullDC) (8 T). (MEM=5970.2)
[12/17 20:22:24   2127s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/17 20:22:24   2127s] End AAE Lib Interpolated Model. (MEM=5989.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:22:24   2130s] Total number of fetched objects 14095
[12/17 20:22:24   2130s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:22:24   2130s] End delay calculation. (MEM=5957.93 CPU=0:00:02.7 REAL=0:00:00.0)
[12/17 20:22:24   2130s] End delay calculation (fullDC). (MEM=5957.93 CPU=0:00:03.0 REAL=0:00:00.0)
[12/17 20:22:24   2130s] *** CDM Built up (cpu=0:00:03.0  real=0:00:00.0  mem= 5957.9M) ***
[12/17 20:22:24   2131s] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:00.0 totSessionCpu=0:35:31 mem=5957.9M)
[12/17 20:22:24   2131s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5957.9M, EPOCH TIME: 1734463344.955243
[12/17 20:22:24   2131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:24   2131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:24   2131s] 
[12/17 20:22:24   2131s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:24   2131s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.006, MEM:5957.9M, EPOCH TIME: 1734463344.961086
[12/17 20:22:24   2131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:24   2131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:25   2131s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:22:25   2131s] *** BuildHoldData #1 [finish] (optDesign #10) : cpu/real = 0:00:10.0/0:00:02.6 (3.9), totSession cpu/real = 0:35:31.5/4:14:43.3 (0.1), mem = 5989.9M
[12/17 20:22:25   2131s] 
[12/17 20:22:25   2131s] =============================================================================================
[12/17 20:22:25   2131s]  Step TAT Report : BuildHoldData #1 / optDesign #10                             22.33-s094_1
[12/17 20:22:25   2131s] =============================================================================================
[12/17 20:22:25   2131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:22:25   2131s] ---------------------------------------------------------------------------------------------
[12/17 20:22:25   2131s] [ ViewPruning            ]     10   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 20:22:25   2131s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.4    1.3
[12/17 20:22:25   2131s] [ DrvReport              ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.3    1.3
[12/17 20:22:25   2131s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/17 20:22:25   2131s] [ HoldTimerInit          ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:22:25   2131s] [ FullDelayCalc          ]      2   0:00:01.2  (  47.7 % )     0:00:01.2 /  0:00:07.3    5.9
[12/17 20:22:25   2131s] [ TimingUpdate           ]      4   0:00:00.3  (  12.8 % )     0:00:01.6 /  0:00:08.0    5.1
[12/17 20:22:25   2131s] [ TimingReport           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.4
[12/17 20:22:25   2131s] [ MISC                   ]          0:00:00.5  (  20.8 % )     0:00:00.5 /  0:00:01.4    2.6
[12/17 20:22:25   2131s] ---------------------------------------------------------------------------------------------
[12/17 20:22:25   2131s]  BuildHoldData #1 TOTAL             0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:10.0    3.9
[12/17 20:22:25   2131s] ---------------------------------------------------------------------------------------------
[12/17 20:22:25   2131s] 
[12/17 20:22:25   2131s] **optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 4043.3M, totSessionCpu=0:35:31 **
[12/17 20:22:25   2131s] OPTC: m4 20.0 50.0
[12/17 20:22:25   2131s] OPTC: view 50.0
[12/17 20:22:25   2131s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/17 20:22:25   2132s] Info: Done creating the CCOpt slew target map.
[12/17 20:22:25   2132s] **INFO: flowCheckPoint #58 OptimizationPass1
[12/17 20:22:25   2132s] *** ClockDrv #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:32.1/4:14:43.5 (0.1), mem = 5531.9M
[12/17 20:22:25   2132s] Running CCOpt-PRO on entire clock network
[12/17 20:22:25   2132s] Net route status summary:
[12/17 20:22:25   2132s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:22:25   2132s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:22:25   2132s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/17 20:22:25   2132s] Clock tree cells fixed by user: 0 out of 0
[12/17 20:22:25   2132s] PRO...
[12/17 20:22:25   2132s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/17 20:22:25   2132s] Initializing clock structures...
[12/17 20:22:25   2132s]   Creating own balancer
[12/17 20:22:25   2132s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/17 20:22:25   2132s]   Removing CTS place status from clock tree and sinks.
[12/17 20:22:25   2132s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/17 20:22:25   2132s]   Initializing legalizer
[12/17 20:22:25   2132s]   Using cell based legalization.
[12/17 20:22:25   2132s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:22:25   2132s]   Leaving CCOpt scope - Initializing placement interface...
[12/17 20:22:25   2132s] OPERPROF: Starting DPlace-Init at level 1, MEM:5531.9M, EPOCH TIME: 1734463345.507554
[12/17 20:22:25   2132s] Processing tracks to init pin-track alignment.
[12/17 20:22:25   2132s] z: 2, totalTracks: 1
[12/17 20:22:25   2132s] z: 4, totalTracks: 1
[12/17 20:22:25   2132s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:22:25   2132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5531.9M, EPOCH TIME: 1734463345.512133
[12/17 20:22:25   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:25   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:25   2132s] 
[12/17 20:22:25   2132s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:25   2132s] 
[12/17 20:22:25   2132s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:22:25   2132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.008, MEM:5531.9M, EPOCH TIME: 1734463345.519682
[12/17 20:22:25   2132s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5531.9M, EPOCH TIME: 1734463345.519730
[12/17 20:22:25   2132s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5531.9M, EPOCH TIME: 1734463345.519881
[12/17 20:22:25   2132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5531.9MB).
[12/17 20:22:25   2132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.013, MEM:5531.9M, EPOCH TIME: 1734463345.520942
[12/17 20:22:25   2132s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:22:25   2132s] Set min layer with nano route mode ( 1 )
[12/17 20:22:25   2132s] Set max layer with nano route mode ( 5 )
[12/17 20:22:25   2132s] (I)      Load db... (mem=5274.4M)
[12/17 20:22:25   2132s] (I)      Read data from FE... (mem=5274.4M)
[12/17 20:22:25   2132s] (I)      Number of ignored instance 0
[12/17 20:22:25   2132s] (I)      Number of inbound cells 0
[12/17 20:22:25   2132s] (I)      Number of opened ILM blockages 0
[12/17 20:22:25   2132s] (I)      Number of instances temporarily fixed by detailed placement 1530
[12/17 20:22:25   2132s] (I)      numMoveCells=10789, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/17 20:22:25   2132s] (I)      cell height: 6660, count: 12267
[12/17 20:22:25   2132s] (I)      Read rows... (mem=5276.9M)
[12/17 20:22:25   2132s] (I)      rowRegion is not equal to core box, resetting core box
[12/17 20:22:25   2132s] (I)      rowRegion : (480640, 480670) - (1113250, 1080070)
[12/17 20:22:25   2132s] (I)      coreBox   : (480640, 480670) - (1113345, 1080070)
[12/17 20:22:25   2132s] (I)      Done Read rows (cpu=0.000s, mem=5276.9M)
[12/17 20:22:25   2132s] (I)      Done Read data from FE (cpu=0.010s, mem=5276.9M)
[12/17 20:22:25   2132s] (I)      Done Load db (cpu=0.010s, mem=5276.9M)
[12/17 20:22:25   2132s] (I)      Constructing placeable region... (mem=5276.9M)
[12/17 20:22:25   2132s] (I)      Constructing bin map
[12/17 20:22:25   2132s] (I)      Initialize bin information with width=66600 height=66600
[12/17 20:22:25   2132s] (I)      Done constructing bin map
[12/17 20:22:25   2132s] (I)      Compute region effective width... (mem=5276.9M)
[12/17 20:22:25   2132s] (I)      Done Compute region effective width (cpu=0.000s, mem=5276.9M)
[12/17 20:22:25   2132s] (I)      Done Constructing placeable region (cpu=0.002s, mem=5276.9M)
[12/17 20:22:25   2132s]   Legalizer reserving space for clock trees
[12/17 20:22:25   2132s]   Reconstructing clock tree datastructures, skew aware...
[12/17 20:22:25   2132s]     Validating CTS configuration...
[12/17 20:22:25   2132s]     Checking module port directions...
[12/17 20:22:25   2132s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]     Non-default CCOpt properties:
[12/17 20:22:25   2132s]       Public non-default CCOpt properties:
[12/17 20:22:25   2132s]         adjacent_rows_legal: true (default: false)
[12/17 20:22:25   2132s]         buffer_cells is set for at least one object
[12/17 20:22:25   2132s]         cell_density is set for at least one object
[12/17 20:22:25   2132s]         cell_halo_rows: 0 (default: 1)
[12/17 20:22:25   2132s]         cell_halo_sites: 0 (default: 4)
[12/17 20:22:25   2132s]         route_type is set for at least one object
[12/17 20:22:25   2132s]         target_insertion_delay is set for at least one object
[12/17 20:22:25   2132s]         target_skew is set for at least one object
[12/17 20:22:25   2132s]       Private non-default CCOpt properties:
[12/17 20:22:25   2132s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/17 20:22:25   2132s]         clock_nets_detailed_routed: 1 (default: false)
[12/17 20:22:25   2132s]         force_design_routing_status: 1 (default: auto)
[12/17 20:22:25   2132s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/17 20:22:25   2132s]     Route type trimming info:
[12/17 20:22:25   2132s]       No route type modifications were made.
[12/17 20:22:25   2132s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {clk[0]} -power_domain auto-default.
[12/17 20:22:25   2132s] End AAE Lib Interpolated Model. (MEM=5534.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:22:25   2132s]     Accumulated time to calculate placeable region: 0.00415
[12/17 20:22:25   2132s]     Accumulated time to calculate placeable region: 0.00416
[12/17 20:22:25   2132s]     Accumulated time to calculate placeable region: 0.00417
[12/17 20:22:25   2132s]     Accumulated time to calculate placeable region: 0.00418
[12/17 20:22:25   2132s]     Accumulated time to calculate placeable region: 0.0042
[12/17 20:22:25   2132s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 0 of 5 cells
[12/17 20:22:25   2132s]     Original list had 5 cells:
[12/17 20:22:25   2132s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:22:25   2132s]     Library trimming was not able to trim any cells:
[12/17 20:22:25   2132s]     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:22:25   2132s]     Accumulated time to calculate placeable region: 0.00428
[12/17 20:22:25   2132s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:22:25   2132s] **WARN: (IMPCCOPT-1285):	The lib cell 'sky130_osu_sc_18T_hs__buf_6' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree {prog_clk[0]} -power_domain auto-default.
[12/17 20:22:25   2132s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/17 20:22:25   2132s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/17 20:22:25   2132s]     Non-default CCOpt properties:
[12/17 20:22:25   2132s]       Public non-default CCOpt properties:
[12/17 20:22:25   2132s]         cell_density: 1 (default: 0.75)
[12/17 20:22:25   2132s]         route_type (leaf): default_route_type_leaf (default: default)
[12/17 20:22:25   2132s]         route_type (top): default_route_type_nonleaf (default: default)
[12/17 20:22:25   2132s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/17 20:22:25   2132s]       No private non-default CCOpt properties
[12/17 20:22:25   2132s]     For power domain auto-default:
[12/17 20:22:25   2132s]       Buffers:     sky130_osu_sc_18T_hs__buf_8 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_l 
[12/17 20:22:25   2132s]       Inverters:   sky130_osu_sc_18T_hs__inv_l 
[12/17 20:22:25   2132s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 379186.434um^2
[12/17 20:22:25   2132s]     Top Routing info:
[12/17 20:22:25   2132s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:22:25   2132s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:22:25   2132s]     Trunk Routing info:
[12/17 20:22:25   2132s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:22:25   2132s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:22:25   2132s]     Leaf Routing info:
[12/17 20:22:25   2132s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:22:25   2132s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:22:25   2132s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/17 20:22:25   2132s]       Slew time target (leaf):    0.171ns
[12/17 20:22:25   2132s]       Slew time target (trunk):   0.171ns
[12/17 20:22:25   2132s]       Slew time target (top):     0.171ns (Note: no nets are considered top nets in this clock tree)
[12/17 20:22:25   2132s]       Buffer unit delay: 0.221ns
[12/17 20:22:25   2132s]       Buffer max distance: 655.802um
[12/17 20:22:25   2132s]     Fastest wire driving cells and distances:
[12/17 20:22:25   2132s]       Buffer    : {lib_cell:sky130_osu_sc_18T_hs__buf_8, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=655.802um, saturatedSlew=0.137ns, speed=1811.107um per ns, cellArea=45.801um^2 per 1000um}
[12/17 20:22:25   2132s]       Inverter  : {lib_cell:sky130_osu_sc_18T_hs__inv_l, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=73.232um, saturatedSlew=0.132ns, speed=524.021um per ns, cellArea=90.034um^2 per 1000um}
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Logic Sizing Table:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     ----------------------------------------------------------
[12/17 20:22:25   2132s]     Cell    Instance count    Source    Eligible library cells
[12/17 20:22:25   2132s]     ----------------------------------------------------------
[12/17 20:22:25   2132s]       (empty table)
[12/17 20:22:25   2132s]     ----------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/17 20:22:25   2132s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:22:25   2132s]       Sources:                     pin clk[0]
[12/17 20:22:25   2132s]       Total number of sinks:       20
[12/17 20:22:25   2132s]       Delay constrained sinks:     20
[12/17 20:22:25   2132s]       Constrains:                  default
[12/17 20:22:25   2132s]       Non-leaf sinks:              0
[12/17 20:22:25   2132s]       Ignore pins:                 0
[12/17 20:22:25   2132s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:22:25   2132s]       Skew target:                 0.221ns
[12/17 20:22:25   2132s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/17 20:22:25   2132s]      Created from constraint modes: {[CONSTRAINTS]}
[12/17 20:22:25   2132s]       Sources:                     pin prog_clk[0]
[12/17 20:22:25   2132s]       Total number of sinks:       1458
[12/17 20:22:25   2132s]       Delay constrained sinks:     1458
[12/17 20:22:25   2132s]       Constrains:                  default
[12/17 20:22:25   2132s]       Non-leaf sinks:              0
[12/17 20:22:25   2132s]       Ignore pins:                 0
[12/17 20:22:25   2132s]      Timing corner MAX_DELAY:setup.late:
[12/17 20:22:25   2132s]       Skew target:                 0.221ns
[12/17 20:22:25   2132s]     Primary reporting skew groups are:
[12/17 20:22:25   2132s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Constraint summary
[12/17 20:22:25   2132s]     ==================
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Transition constraints are active in the following delay corners:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     MAX_DELAY:setup.late
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Cap constraints are active in the following delay corners:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     MAX_DELAY:setup.late
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Transition constraint summary:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     MAX_DELAY:setup.late (primary)         -            -              -                -
[12/17 20:22:25   2132s]                   -                      0.171         1482      auto computed    all
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Capacitance constraint summary:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     ------------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/17 20:22:25   2132s]     ------------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/17 20:22:25   2132s]                   -                     1.424          2        library_or_sdc_constraint    all
[12/17 20:22:25   2132s]     ------------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Clock DAG hash initial state: 12649790731240892195 281256534138166629
[12/17 20:22:25   2132s]     CTS services accumulated run-time stats initial state:
[12/17 20:22:25   2132s]       delay calculator: calls=15251, total_wall_time=0.383s, mean_wall_time=0.025ms
[12/17 20:22:25   2132s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:22:25   2132s]       steiner router: calls=15228, total_wall_time=0.105s, mean_wall_time=0.007ms
[12/17 20:22:25   2132s]     Clock DAG stats initial state:
[12/17 20:22:25   2132s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:22:25   2132s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:22:25   2132s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:22:25   2132s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:22:25   2132s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:22:25   2132s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Layer information for route type default_route_type_leaf:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:22:25   2132s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     met1     N            H          81.281        0.153        12.429
[12/17 20:22:25   2132s]     met2     N            V           1.218        0.193         0.235
[12/17 20:22:25   2132s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:22:25   2132s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:22:25   2132s]     met5     N            H           0.029        0.265         0.008
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:22:25   2132s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:22:25   2132s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     met1     N            H          81.281        0.193        15.676
[12/17 20:22:25   2132s]     met2     N            V           1.218        0.252         0.307
[12/17 20:22:25   2132s]     met3     Y            H           0.471        0.241         0.113
[12/17 20:22:25   2132s]     met4     Y            V           0.168        0.336         0.056
[12/17 20:22:25   2132s]     met5     N            H           0.029        0.277         0.008
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/17 20:22:25   2132s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Layer information for route type default_route_type_nonleaf:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/17 20:22:25   2132s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     met1     N            H          81.281        0.153        12.429
[12/17 20:22:25   2132s]     met2     N            V           1.218        0.193         0.235
[12/17 20:22:25   2132s]     met3     Y            H           0.471        0.222         0.104
[12/17 20:22:25   2132s]     met4     Y            V           0.168        0.273         0.046
[12/17 20:22:25   2132s]     met5     N            H           0.029        0.265         0.008
[12/17 20:22:25   2132s]     --------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Via selection for estimated routes (rule default):
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     ----------------------------------------------------------------
[12/17 20:22:25   2132s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/17 20:22:25   2132s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/17 20:22:25   2132s]     ----------------------------------------------------------------
[12/17 20:22:25   2132s]     met1-met2    M1M2_PR     9.249    0.048    0.444    false
[12/17 20:22:25   2132s]     met2-met3    M2M3_PR     4.476    0.052    0.231    false
[12/17 20:22:25   2132s]     met3-met4    M3M4_PR     3.369    0.043    0.144    false
[12/17 20:22:25   2132s]     met4-met5    M4M5_PR     3.369    0.228    0.769    false
[12/17 20:22:25   2132s]     ----------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/17 20:22:25   2132s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/17 20:22:25   2132s] Type 'man IMPCCOPT-2314' for more detail.
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Ideal and dont_touch net fanout counts:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     -----------------------------------------------------------
[12/17 20:22:25   2132s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/17 20:22:25   2132s]     -----------------------------------------------------------
[12/17 20:22:25   2132s]           1            10                      0
[12/17 20:22:25   2132s]          11           100                      1
[12/17 20:22:25   2132s]         101          1000                      0
[12/17 20:22:25   2132s]        1001         10000                      1
[12/17 20:22:25   2132s]       10001           +                        0
[12/17 20:22:25   2132s]     -----------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Top ideal and dont_touch nets by fanout:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     ------------------------
[12/17 20:22:25   2132s]     Net name       Fanout ()
[12/17 20:22:25   2132s]     ------------------------
[12/17 20:22:25   2132s]     prog_clk[0]      1458
[12/17 20:22:25   2132s]     clk[0]             20
[12/17 20:22:25   2132s]     ------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     No dont_touch hnets found in the clock tree
[12/17 20:22:25   2132s]     No dont_touch hpins found in the clock network.
[12/17 20:22:25   2132s]     Checking for illegal sizes of clock logic instances...
[12/17 20:22:25   2132s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Filtering reasons for cell type: inverter
[12/17 20:22:25   2132s]     =========================================
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     Clock trees    Power domain    Reason                         Library cells
[12/17 20:22:25   2132s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     all            auto-default    Unbalanced rise/fall delays    { sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_10 sky130_osu_sc_18T_hs__inv_2
[12/17 20:22:25   2132s]                                                                     sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6
[12/17 20:22:25   2132s]                                                                     sky130_osu_sc_18T_hs__inv_8 }
[12/17 20:22:25   2132s]     ----------------------------------------------------------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/17 20:22:25   2132s]     CCOpt configuration status: all checks passed.
[12/17 20:22:25   2132s]   Reconstructing clock tree datastructures, skew aware done.
[12/17 20:22:25   2132s] Initializing clock structures done.
[12/17 20:22:25   2132s] PRO...
[12/17 20:22:25   2132s]   PRO active optimizations:
[12/17 20:22:25   2132s]    - DRV fixing with sizing
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Detected clock skew data from CTS
[12/17 20:22:25   2132s]   ProEngine running partially connected to DB
[12/17 20:22:25   2132s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:22:25   2132s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]   Clock DAG hash PRO initial state: 12649790731240892195 281256534138166629
[12/17 20:22:25   2132s]   CTS services accumulated run-time stats PRO initial state:
[12/17 20:22:25   2132s]     delay calculator: calls=15253, total_wall_time=0.383s, mean_wall_time=0.025ms
[12/17 20:22:25   2132s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:22:25   2132s]     steiner router: calls=15228, total_wall_time=0.105s, mean_wall_time=0.007ms
[12/17 20:22:25   2132s]   Clock DAG stats PRO initial state:
[12/17 20:22:25   2132s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:22:25   2132s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:22:25   2132s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:22:25   2132s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:22:25   2132s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:22:25   2132s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:22:25   2132s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:22:25   2132s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]   Clock DAG net violations PRO initial state:
[12/17 20:22:25   2132s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:22:25   2132s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/17 20:22:25   2132s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:22:25   2132s]   Primary reporting skew groups PRO initial state:
[12/17 20:22:25   2132s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:22:25   2132s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:22:25   2132s]   Skew group summary PRO initial state:
[12/17 20:22:25   2132s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:22:25   2132s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:22:25   2132s]   Recomputing CTS skew targets...
[12/17 20:22:25   2132s]   Resolving skew group constraints...
[12/17 20:22:25   2132s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/17 20:22:25   2132s]   Resolving skew group constraints done.
[12/17 20:22:25   2132s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]   PRO Fixing DRVs...
[12/17 20:22:25   2132s]     Clock DAG hash before 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:22:25   2132s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]       delay calculator: calls=15253, total_wall_time=0.383s, mean_wall_time=0.025ms
[12/17 20:22:25   2132s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:22:25   2132s]       steiner router: calls=15228, total_wall_time=0.105s, mean_wall_time=0.007ms
[12/17 20:22:25   2132s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/17 20:22:25   2132s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Statistics: Fix DRVs (cell sizing):
[12/17 20:22:25   2132s]     ===================================
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Cell changes by Net Type:
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     top                0            0           0            0                    0                0
[12/17 20:22:25   2132s]     trunk              0            0           0            0                    0                0
[12/17 20:22:25   2132s]     leaf               0            0           0            0                    0                0
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     Total              0            0           0            0                    0                0
[12/17 20:22:25   2132s]     -------------------------------------------------------------------------------------------------
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/17 20:22:25   2132s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/17 20:22:25   2132s]     
[12/17 20:22:25   2132s]     Clock DAG hash after 'PRO Fixing DRVs': 12649790731240892195 281256534138166629
[12/17 20:22:25   2132s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]       delay calculator: calls=15253, total_wall_time=0.383s, mean_wall_time=0.025ms
[12/17 20:22:25   2132s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:22:25   2132s]       steiner router: calls=15228, total_wall_time=0.105s, mean_wall_time=0.007ms
[12/17 20:22:25   2132s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:22:25   2132s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:22:25   2132s]       misc counts      : r=2, pp=0, mci=0
[12/17 20:22:25   2132s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:22:25   2132s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:22:25   2132s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:22:25   2132s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:22:25   2132s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:22:25   2132s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]       Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:22:25   2132s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]           min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:22:25   2132s]           max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:22:25   2132s]     Skew group summary after 'PRO Fixing DRVs':
[12/17 20:22:25   2132s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:22:25   2132s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.221]
[12/17 20:22:25   2132s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/17 20:22:25   2132s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Slew Diagnostics: After DRV fixing
[12/17 20:22:25   2132s]   ==================================
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Global Causes:
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   -------------------------------------
[12/17 20:22:25   2132s]   Cause
[12/17 20:22:25   2132s]   -------------------------------------
[12/17 20:22:25   2132s]   DRV fixing with buffering is disabled
[12/17 20:22:25   2132s]   -------------------------------------
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Top 5 overslews:
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   ---------------------------------
[12/17 20:22:25   2132s]   Overslew    Causes    Driving Pin
[12/17 20:22:25   2132s]   ---------------------------------
[12/17 20:22:25   2132s]     (empty table)
[12/17 20:22:25   2132s]   ---------------------------------
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   -------------------
[12/17 20:22:25   2132s]   Cause    Occurences
[12/17 20:22:25   2132s]   -------------------
[12/17 20:22:25   2132s]     (empty table)
[12/17 20:22:25   2132s]   -------------------
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   -------------------
[12/17 20:22:25   2132s]   Cause    Occurences
[12/17 20:22:25   2132s]   -------------------
[12/17 20:22:25   2132s]     (empty table)
[12/17 20:22:25   2132s]   -------------------
[12/17 20:22:25   2132s]   
[12/17 20:22:25   2132s]   Reconnecting optimized routes...
[12/17 20:22:25   2132s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]   Set dirty flag on 0 instances, 0 nets
[12/17 20:22:25   2132s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/17 20:22:25   2132s] End AAE Lib Interpolated Model. (MEM=7445 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:22:25   2132s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s]   Clock DAG hash PRO final: 12649790731240892195 281256534138166629
[12/17 20:22:25   2132s]   CTS services accumulated run-time stats PRO final:
[12/17 20:22:25   2132s]     delay calculator: calls=15255, total_wall_time=0.384s, mean_wall_time=0.025ms
[12/17 20:22:25   2132s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/17 20:22:25   2132s]     steiner router: calls=15228, total_wall_time=0.105s, mean_wall_time=0.007ms
[12/17 20:22:25   2132s]   Clock DAG stats PRO final:
[12/17 20:22:25   2132s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/17 20:22:25   2132s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/17 20:22:25   2132s]     misc counts      : r=2, pp=0, mci=0
[12/17 20:22:25   2132s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/17 20:22:25   2132s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/17 20:22:25   2132s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/17 20:22:25   2132s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/17 20:22:25   2132s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/17 20:22:25   2132s]   Clock DAG net violations PRO final:
[12/17 20:22:25   2132s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/17 20:22:25   2132s]   Clock DAG primary half-corner transition distribution PRO final:
[12/17 20:22:25   2132s]     Leaf : target=0.171ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.103ns, 0 <= 0.137ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}
[12/17 20:22:25   2132s]   Primary reporting skew groups PRO final:
[12/17 20:22:25   2132s]         min path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:22:25   2132s]         max path sink: cby_1__1_/mem_right_ipin_9/sky130_osu_sc_18T_hs__dffr_1_1_/CK
[12/17 20:22:25   2132s]   Skew group summary PRO final:
[12/17 20:22:25   2132s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:22:25   2132s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.221], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/17 20:22:25   2132s] PRO done.
[12/17 20:22:25   2132s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/17 20:22:25   2132s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/17 20:22:25   2132s] Net route status summary:
[12/17 20:22:25   2132s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:22:25   2132s]   Non-clock: 15078 (unrouted=2729, trialRouted=0, noStatus=0, routed=12349, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2697, (crossesIlmBoundary AND tooFewTerms=0)])
[12/17 20:22:25   2132s] Updating delays...
[12/17 20:22:25   2132s] Updating delays done.
[12/17 20:22:25   2132s] PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/17 20:22:25   2132s] Leaving CCOpt scope - Cleaning up placement interface...
[12/17 20:22:25   2132s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7722.7M, EPOCH TIME: 1734463345.978365
[12/17 20:22:25   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/17 20:22:25   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:25   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:25   2132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:25   2132s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.043, REAL:0.013, MEM:7361.7M, EPOCH TIME: 1734463345.991024
[12/17 20:22:25   2132s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/17 20:22:25   2132s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/17 20:22:26   2132s] *** ClockDrv #1 [finish] (optDesign #10) : cpu/real = 0:00:00.6/0:00:00.5 (1.1), totSession cpu/real = 0:35:32.6/4:14:44.0 (0.1), mem = 7361.7M
[12/17 20:22:26   2132s] 
[12/17 20:22:26   2132s] =============================================================================================
[12/17 20:22:26   2132s]  Step TAT Report : ClockDrv #1 / optDesign #10                                  22.33-s094_1
[12/17 20:22:26   2132s] =============================================================================================
[12/17 20:22:26   2132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:22:26   2132s] ---------------------------------------------------------------------------------------------
[12/17 20:22:26   2132s] [ OptimizationStep       ]      1   0:00:00.5  (  97.2 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:22:26   2132s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2132s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/17 20:22:26   2132s] [ MISC                   ]          0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2132s] ---------------------------------------------------------------------------------------------
[12/17 20:22:26   2132s]  ClockDrv #1 TOTAL                  0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:22:26   2132s] ---------------------------------------------------------------------------------------------
[12/17 20:22:26   2132s] 
[12/17 20:22:26   2132s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/17 20:22:26   2132s] **INFO: Start fixing DRV (Mem = 5791.71M) ...
[12/17 20:22:26   2132s] Begin: GigaOpt DRV Optimization
[12/17 20:22:26   2132s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/17 20:22:26   2132s] *** DrvOpt #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:32.7/4:14:44.0 (0.1), mem = 5791.7M
[12/17 20:22:26   2132s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[12/17 20:22:26   2132s] Info: 39 io nets excluded
[12/17 20:22:26   2132s] Info: 2 clock nets excluded from IPO operation.
[12/17 20:22:26   2132s] End AAE Lib Interpolated Model. (MEM=5791.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:22:26   2132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.432164.32
[12/17 20:22:26   2132s] 
[12/17 20:22:26   2132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/17 20:22:26   2132s] Summary for sequential cells identification: 
[12/17 20:22:26   2132s]   Identified SBFF number: 8
[12/17 20:22:26   2132s]   Identified MBFF number: 0
[12/17 20:22:26   2132s]   Identified SB Latch number: 0
[12/17 20:22:26   2132s]   Identified MB Latch number: 0
[12/17 20:22:26   2132s]   Not identified SBFF number: 0
[12/17 20:22:26   2132s]   Not identified MBFF number: 0
[12/17 20:22:26   2132s]   Not identified SB Latch number: 0
[12/17 20:22:26   2132s]   Not identified MB Latch number: 0
[12/17 20:22:26   2132s]   Number of sequential cells which are not FFs: 0
[12/17 20:22:26   2132s]  Visiting view : VIEW_SETUP
[12/17 20:22:26   2132s]    : PowerDomain = none : Weighted F : unweighted  = 71.10 (1.000) with rcCorner = 0
[12/17 20:22:26   2132s]    : PowerDomain = none : Weighted F : unweighted  = 52.00 (1.000) with rcCorner = -1
[12/17 20:22:26   2132s]  Visiting view : VIEW_HOLD
[12/17 20:22:26   2132s]    : PowerDomain = none : Weighted F : unweighted  = 33.50 (1.000) with rcCorner = 0
[12/17 20:22:26   2132s]    : PowerDomain = none : Weighted F : unweighted  = 23.90 (1.000) with rcCorner = -1
[12/17 20:22:26   2132s] TLC MultiMap info (StdDelay):
[12/17 20:22:26   2132s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 33.5ps
[12/17 20:22:26   2132s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 23.9ps
[12/17 20:22:26   2132s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 52ps
[12/17 20:22:26   2132s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 71.1ps
[12/17 20:22:26   2132s]  Setting StdDelay to: 71.1ps
[12/17 20:22:26   2132s] 
[12/17 20:22:26   2132s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/17 20:22:26   2132s] 
[12/17 20:22:26   2132s] Creating Lib Analyzer ...
[12/17 20:22:26   2132s] Total number of usable buffers from Lib Analyzer: 5 ( sky130_osu_sc_18T_hs__buf_l sky130_osu_sc_18T_hs__buf_1 sky130_osu_sc_18T_hs__buf_2 sky130_osu_sc_18T_hs__buf_4 sky130_osu_sc_18T_hs__buf_8)
[12/17 20:22:26   2132s] Total number of usable inverters from Lib Analyzer: 8 ( sky130_osu_sc_18T_hs__inv_l sky130_osu_sc_18T_hs__inv_1 sky130_osu_sc_18T_hs__inv_2 sky130_osu_sc_18T_hs__inv_3 sky130_osu_sc_18T_hs__inv_4 sky130_osu_sc_18T_hs__inv_6 sky130_osu_sc_18T_hs__inv_8 sky130_osu_sc_18T_hs__inv_10)
[12/17 20:22:26   2132s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/17 20:22:26   2132s] 
[12/17 20:22:26   2132s] {RT RC_CORNER 0 5 5 {4 0} 1}
[12/17 20:22:26   2132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:33 mem=5797.7M
[12/17 20:22:26   2132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:33 mem=5797.7M
[12/17 20:22:26   2132s] Creating Lib Analyzer, finished. 
[12/17 20:22:26   2132s] #optDebug: Start CG creation (mem=5797.7M)
[12/17 20:22:26   2132s]  ...initializing CG ToF 4343.1650um
[12/17 20:22:26   2133s] (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgPrt (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgEgp (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgPbk (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgNrb(cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgObs (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgCon (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s]  ...processing cgPdm (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5889.9M)
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s] Active Setup views: VIEW_SETUP 
[12/17 20:22:26   2133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5889.9M, EPOCH TIME: 1734463346.464181
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:26   2133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.005, MEM:5889.9M, EPOCH TIME: 1734463346.469601
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] [oiPhyDebug] optDemand 1727526769000.00, spDemand 234662769000.00.
[12/17 20:22:26   2133s] [LDM::Info] TotalInstCnt at InitDesignMc1: 12319
[12/17 20:22:26   2133s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/17 20:22:26   2133s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:35:33 mem=5889.9M
[12/17 20:22:26   2133s] OPERPROF: Starting DPlace-Init at level 1, MEM:5889.9M, EPOCH TIME: 1734463346.473866
[12/17 20:22:26   2133s] Processing tracks to init pin-track alignment.
[12/17 20:22:26   2133s] z: 2, totalTracks: 1
[12/17 20:22:26   2133s] z: 4, totalTracks: 1
[12/17 20:22:26   2133s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:22:26   2133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5889.9M, EPOCH TIME: 1734463346.478095
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:22:26   2133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5889.9M, EPOCH TIME: 1734463346.482904
[12/17 20:22:26   2133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5889.9M, EPOCH TIME: 1734463346.482950
[12/17 20:22:26   2133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5889.9M, EPOCH TIME: 1734463346.483145
[12/17 20:22:26   2133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5889.9MB).
[12/17 20:22:26   2133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.010, MEM:5889.9M, EPOCH TIME: 1734463346.484232
[12/17 20:22:26   2133s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/17 20:22:26   2133s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 12319
[12/17 20:22:26   2133s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:35:33 mem=5665.9M
[12/17 20:22:26   2133s] ### Creating RouteCongInterface, started
[12/17 20:22:26   2133s] {MMLU 0 1 13900}
[12/17 20:22:26   2133s] ### Creating LA Mngr. totSessionCpu=0:35:33 mem=5665.9M
[12/17 20:22:26   2133s] ### Creating LA Mngr, finished. totSessionCpu=0:35:33 mem=5665.9M
[12/17 20:22:26   2133s] ### Creating RouteCongInterface, finished
[12/17 20:22:26   2133s] AoF 9812.4550um
[12/17 20:22:26   2133s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/17 20:22:26   2133s] [GPS-DRV] Optimizer inputs ============================= 
[12/17 20:22:26   2133s] [GPS-DRV] drvFixingStage: Small Scale
[12/17 20:22:26   2133s] [GPS-DRV] costLowerBound: 0.1
[12/17 20:22:26   2133s] [GPS-DRV] setupTNSCost  : 0.3
[12/17 20:22:26   2133s] [GPS-DRV] maxIter       : 10
[12/17 20:22:26   2133s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/17 20:22:26   2133s] [GPS-DRV] Optimizer parameters ============================= 
[12/17 20:22:26   2133s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/17 20:22:26   2133s] [GPS-DRV] maxDensity (design): 0.95
[12/17 20:22:26   2133s] [GPS-DRV] maxLocalDensity: 0.96
[12/17 20:22:26   2133s] [GPS-DRV] MaxBufDistForPlaceBlk: 247um
[12/17 20:22:26   2133s] [GPS-DRV] Dflt RT Characteristic Length 8125.02um AoF 9812.45um x 1
[12/17 20:22:26   2133s] [GPS-DRV] MaintainWNS: 1
[12/17 20:22:26   2133s] [GPS-DRV] All active and enabled setup views
[12/17 20:22:26   2133s] [GPS-DRV]     VIEW_SETUP
[12/17 20:22:26   2133s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:22:26   2133s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/17 20:22:26   2133s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/17 20:22:26   2133s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/17 20:22:26   2133s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6026.5M, EPOCH TIME: 1734463346.717509
[12/17 20:22:26   2133s] Found 0 hard placement blockage before merging.
[12/17 20:22:26   2133s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6026.5M, EPOCH TIME: 1734463346.717655
[12/17 20:22:26   2133s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/17 20:22:26   2133s] [GPS-DRV] ROI - unit(Area: 6.5934e+06; LeakageP: 1.74706e-10; DynamicP: 6.5934e+06)DBU
[12/17 20:22:26   2133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:22:26   2133s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/17 20:22:26   2133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:22:26   2133s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/17 20:22:26   2133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:22:26   2133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:22:26   2133s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%|          |         |
[12/17 20:22:26   2133s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/17 20:22:26   2133s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.10|     0.00|       0|       0|       0| 61.89%| 0:00:00.0|  6026.5M|
[12/17 20:22:26   2133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/17 20:22:26   2133s] Bottom Preferred Layer:
[12/17 20:22:26   2133s] +-------------+------------+----------+
[12/17 20:22:26   2133s] |    Layer    |    CLK     |   Rule   |
[12/17 20:22:26   2133s] +-------------+------------+----------+
[12/17 20:22:26   2133s] | met3 (z=3)  |          1 | default  |
[12/17 20:22:26   2133s] +-------------+------------+----------+
[12/17 20:22:26   2133s] Via Pillar Rule:
[12/17 20:22:26   2133s]     None
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=6026.5M) ***
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s] Deleting 0 temporary hard placement blockage(s).
[12/17 20:22:26   2133s] Total-nets :: 12383, Stn-nets :: 33, ratio :: 0.266494 %, Total-len 418404, Stn-len 15003.2
[12/17 20:22:26   2133s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 12319
[12/17 20:22:26   2133s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5898.5M, EPOCH TIME: 1734463346.870023
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.041, REAL:0.012, MEM:5620.5M, EPOCH TIME: 1734463346.881979
[12/17 20:22:26   2133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.432164.32
[12/17 20:22:26   2133s] *** DrvOpt #1 [finish] (optDesign #10) : cpu/real = 0:00:01.0/0:00:00.9 (1.2), totSession cpu/real = 0:35:33.7/4:14:44.9 (0.1), mem = 5620.5M
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s] =============================================================================================
[12/17 20:22:26   2133s]  Step TAT Report : DrvOpt #1 / optDesign #10                                    22.33-s094_1
[12/17 20:22:26   2133s] =============================================================================================
[12/17 20:22:26   2133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:22:26   2133s] ---------------------------------------------------------------------------------------------
[12/17 20:22:26   2133s] [ SlackTraversorInit     ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/17 20:22:26   2133s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2133s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  15.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/17 20:22:26   2133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2133s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    2.0
[12/17 20:22:26   2133s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/17 20:22:26   2133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.6
[12/17 20:22:26   2133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2133s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    4.3
[12/17 20:22:26   2133s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    5.5
[12/17 20:22:26   2133s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2133s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/17 20:22:26   2133s] [ MISC                   ]          0:00:00.5  (  60.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:22:26   2133s] ---------------------------------------------------------------------------------------------
[12/17 20:22:26   2133s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.1    1.2
[12/17 20:22:26   2133s] ---------------------------------------------------------------------------------------------
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s] drv optimizer changes nothing and skips refinePlace
[12/17 20:22:26   2133s] End: GigaOpt DRV Optimization
[12/17 20:22:26   2133s] *info:
[12/17 20:22:26   2133s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 5620.54M).
[12/17 20:22:26   2133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5620.5M, EPOCH TIME: 1734463346.888085
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] 
[12/17 20:22:26   2133s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:26   2133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5620.5M, EPOCH TIME: 1734463346.893097
[12/17 20:22:26   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:26   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:27   2134s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.02min real=0.00min mem=5620.5M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:22:27   2134s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 4095.7M, totSessionCpu=0:35:34 **
[12/17 20:22:27   2134s]   DRV Snapshot: (REF)
[12/17 20:22:27   2134s]          Tran DRV: 0 (0)
[12/17 20:22:27   2134s]           Cap DRV: 0 (0)
[12/17 20:22:27   2134s]        Fanout DRV: 0 (0)
[12/17 20:22:27   2134s]            Glitch: 0 (0)
[12/17 20:22:27   2134s] *** Timing Is met
[12/17 20:22:27   2134s] *** Check timing (0:00:00.0)
[12/17 20:22:27   2134s] *** Setup timing is met (target slack 0ns)
[12/17 20:22:27   2134s]   Timing Snapshot: (REF)
[12/17 20:22:27   2134s]      Weighted WNS: 0.000
[12/17 20:22:27   2134s]       All  PG WNS: 0.000
[12/17 20:22:27   2134s]       High PG WNS: 0.000
[12/17 20:22:27   2134s]       All  PG TNS: 0.000
[12/17 20:22:27   2134s]       High PG TNS: 0.000
[12/17 20:22:27   2134s]       Low  PG TNS: 0.000
[12/17 20:22:27   2134s]    Category Slack: { [L, 1.099] }
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s] **INFO: flowCheckPoint #59 OptimizationPreEco
[12/17 20:22:27   2134s] Running postRoute recovery in preEcoRoute mode
[12/17 20:22:27   2134s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 4095.7M, totSessionCpu=0:35:34 **
[12/17 20:22:27   2134s]   DRV Snapshot: (TGT)
[12/17 20:22:27   2134s]          Tran DRV: 0 (0)
[12/17 20:22:27   2134s]           Cap DRV: 0 (0)
[12/17 20:22:27   2134s]        Fanout DRV: 0 (0)
[12/17 20:22:27   2134s]            Glitch: 0 (0)
[12/17 20:22:27   2134s] Checking DRV degradation...
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s] Recovery Manager:
[12/17 20:22:27   2134s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:22:27   2134s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:22:27   2134s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:22:27   2134s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/17 20:22:27   2134s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5622.00M, totSessionCpu=0:35:35).
[12/17 20:22:27   2134s] **optDesign ... cpu = 0:00:24, real = 0:00:18, mem = 4095.7M, totSessionCpu=0:35:35 **
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s]   DRV Snapshot: (REF)
[12/17 20:22:27   2134s]          Tran DRV: 0 (0)
[12/17 20:22:27   2134s]           Cap DRV: 0 (0)
[12/17 20:22:27   2134s]        Fanout DRV: 0 (0)
[12/17 20:22:27   2134s]            Glitch: 0 (0)
[12/17 20:22:27   2134s] Skipping pre eco harden opt
[12/17 20:22:27   2134s] Running refinePlace -preserveRouting true -hardFence false
[12/17 20:22:27   2134s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5883.7M, EPOCH TIME: 1734463347.405256
[12/17 20:22:27   2134s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5883.7M, EPOCH TIME: 1734463347.405303
[12/17 20:22:27   2134s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5883.7M, EPOCH TIME: 1734463347.405351
[12/17 20:22:27   2134s] Processing tracks to init pin-track alignment.
[12/17 20:22:27   2134s] z: 2, totalTracks: 1
[12/17 20:22:27   2134s] z: 4, totalTracks: 1
[12/17 20:22:27   2134s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/17 20:22:27   2134s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5883.7M, EPOCH TIME: 1734463347.410095
[12/17 20:22:27   2134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:27   2134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s]  Skipping Bad Lib Cell Checking (CMU) !
[12/17 20:22:27   2134s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.006, REAL:0.005, MEM:5883.7M, EPOCH TIME: 1734463347.415307
[12/17 20:22:27   2134s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5883.7M, EPOCH TIME: 1734463347.415355
[12/17 20:22:27   2134s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5883.7M, EPOCH TIME: 1734463347.415504
[12/17 20:22:27   2134s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5883.7MB).
[12/17 20:22:27   2134s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.011, MEM:5883.7M, EPOCH TIME: 1734463347.416657
[12/17 20:22:27   2134s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.013, REAL:0.011, MEM:5883.7M, EPOCH TIME: 1734463347.416684
[12/17 20:22:27   2134s] TDRefine: refinePlace mode is spiral
[12/17 20:22:27   2134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.432164.22
[12/17 20:22:27   2134s] OPERPROF:   Starting Refine-Place at level 2, MEM:5883.7M, EPOCH TIME: 1734463347.416733
[12/17 20:22:27   2134s] *** Starting refinePlace (0:35:35 mem=5883.7M) ***
[12/17 20:22:27   2134s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:27   2134s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:22:27   2134s] Set min layer with nano route mode ( 1 )
[12/17 20:22:27   2134s] Set max layer with nano route mode ( 5 )
[12/17 20:22:27   2134s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:22:27   2134s] Set min layer with nano route mode ( 1 )
[12/17 20:22:27   2134s] Set max layer with nano route mode ( 5 )
[12/17 20:22:27   2134s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5883.7M, EPOCH TIME: 1734463347.430802
[12/17 20:22:27   2134s] Starting refinePlace ...
[12/17 20:22:27   2134s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:22:27   2134s] Set min layer with nano route mode ( 1 )
[12/17 20:22:27   2134s] Set max layer with nano route mode ( 5 )
[12/17 20:22:27   2134s] One DDP V2 for no tweak run.
[12/17 20:22:27   2134s] (I)      Default pattern map key = fpga_top_default.
[12/17 20:22:27   2134s] Set min layer with nano route mode ( 1 )
[12/17 20:22:27   2134s] Set max layer with nano route mode ( 5 )
[12/17 20:22:27   2134s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:5979.7M, EPOCH TIME: 1734463347.450313
[12/17 20:22:27   2134s] DDP initSite1 nrRow 90 nrJob 90
[12/17 20:22:27   2134s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:5979.7M, EPOCH TIME: 1734463347.450374
[12/17 20:22:27   2134s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:5979.7M, EPOCH TIME: 1734463347.450632
[12/17 20:22:27   2134s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:5979.7M, EPOCH TIME: 1734463347.450697
[12/17 20:22:27   2134s] DDP markSite nrRow 90 nrJob 90
[12/17 20:22:27   2134s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:5979.7M, EPOCH TIME: 1734463347.450945
[12/17 20:22:27   2134s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.002, REAL:0.001, MEM:5979.7M, EPOCH TIME: 1734463347.451005
[12/17 20:22:27   2134s]   Spread Effort: high, post-route mode, useDDP on.
[12/17 20:22:27   2134s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5883.7MB) @(0:35:35 - 0:35:35).
[12/17 20:22:27   2134s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:22:27   2134s] wireLenOptFixPriorityInst 1478 inst fixed
[12/17 20:22:27   2134s] 
[12/17 20:22:27   2134s] Running Spiral MT with 8 threads  fetchWidth=16 
[12/17 20:22:27   2135s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/17 20:22:27   2135s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/17 20:22:27   2135s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/17 20:22:27   2135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=5851.7MB) @(0:35:35 - 0:35:35).
[12/17 20:22:27   2135s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/17 20:22:27   2135s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5851.7MB
[12/17 20:22:27   2135s] Statistics of distance of Instance movement in refine placement:
[12/17 20:22:27   2135s]   maximum (X+Y) =         0.00 um
[12/17 20:22:27   2135s]   mean    (X+Y) =         0.00 um
[12/17 20:22:27   2135s] Summary Report:
[12/17 20:22:27   2135s] Instances move: 0 (out of 12267 movable)
[12/17 20:22:27   2135s] Instances flipped: 0
[12/17 20:22:27   2135s] Mean displacement: 0.00 um
[12/17 20:22:27   2135s] Max displacement: 0.00 um 
[12/17 20:22:27   2135s] Total instances moved : 0
[12/17 20:22:27   2135s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.664, REAL:0.370, MEM:5851.7M, EPOCH TIME: 1734463347.801289
[12/17 20:22:27   2135s] Total net bbox length = 3.037e+05 (1.528e+05 1.509e+05) (ext = 5.212e+04)
[12/17 20:22:27   2135s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5851.7MB
[12/17 20:22:27   2135s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=5851.7MB) @(0:35:35 - 0:35:35).
[12/17 20:22:27   2135s] *** Finished refinePlace (0:35:35 mem=5851.7M) ***
[12/17 20:22:27   2135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.432164.22
[12/17 20:22:27   2135s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.682, REAL:0.389, MEM:5851.7M, EPOCH TIME: 1734463347.805320
[12/17 20:22:27   2135s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5851.7M, EPOCH TIME: 1734463347.805356
[12/17 20:22:27   2135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12267).
[12/17 20:22:27   2135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:27   2135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:27   2135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:27   2135s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.042, REAL:0.013, MEM:5622.7M, EPOCH TIME: 1734463347.818055
[12/17 20:22:27   2135s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.737, REAL:0.413, MEM:5622.7M, EPOCH TIME: 1734463347.818109
[12/17 20:22:27   2135s] {MMLU 0 1 13900}
[12/17 20:22:27   2135s] ### Creating LA Mngr. totSessionCpu=0:35:35 mem=5622.7M
[12/17 20:22:27   2135s] ### Creating LA Mngr, finished. totSessionCpu=0:35:35 mem=5622.7M
[12/17 20:22:27   2135s] Default Rule : ""
[12/17 20:22:27   2135s] Non Default Rules :
[12/17 20:22:27   2135s] Worst Slack : 214748.365 ns
[12/17 20:22:27   2135s] 
[12/17 20:22:27   2135s] Start Layer Assignment ...
[12/17 20:22:27   2135s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:22:27   2135s] 
[12/17 20:22:27   2135s] Select 0 cadidates out of 15080.
[12/17 20:22:27   2135s] No critical nets selected. Skipped !
[12/17 20:22:27   2135s] 
[12/17 20:22:27   2135s] Start Assign Priority Nets ...
[12/17 20:22:27   2135s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:22:27   2135s] Existing Priority Nets 0 (0.0%)
[12/17 20:22:27   2135s] Assigned Priority Nets 0 (0.0%)
[12/17 20:22:27   2135s] 
[12/17 20:22:27   2135s] Set Prefer Layer Routing Effort ...
[12/17 20:22:27   2135s] Total Net(15064) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/17 20:22:27   2135s] 
[12/17 20:22:27   2135s] {MMLU 0 1 13900}
[12/17 20:22:27   2135s] #optDebug: Start CG creation (mem=5651.8M)
[12/17 20:22:27   2135s]  ...initializing CG (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgPrt (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgEgp (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgPbk (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgNrb(cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgObs (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgCon (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s]  ...processing cgPdm (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5689.3M)
[12/17 20:22:27   2135s] ### Creating LA Mngr. totSessionCpu=0:35:36 mem=5689.3M
[12/17 20:22:27   2135s] ### Creating LA Mngr, finished. totSessionCpu=0:35:36 mem=5689.3M
[12/17 20:22:28   2135s] Default Rule : ""
[12/17 20:22:28   2135s] Non Default Rules :
[12/17 20:22:28   2135s] Worst Slack : 1.099 ns
[12/17 20:22:28   2135s] 
[12/17 20:22:28   2135s] Start Layer Assignment ...
[12/17 20:22:28   2135s] WNS(1.099ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/17 20:22:28   2135s] 
[12/17 20:22:28   2135s] Select 0 cadidates out of 15080.
[12/17 20:22:28   2135s] No critical nets selected. Skipped !
[12/17 20:22:28   2135s] 
[12/17 20:22:28   2135s] Start Assign Priority Nets ...
[12/17 20:22:28   2135s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/17 20:22:28   2135s] Existing Priority Nets 0 (0.0%)
[12/17 20:22:28   2135s] Assigned Priority Nets 0 (0.0%)
[12/17 20:22:28   2135s] {MMLU 0 1 13900}
[12/17 20:22:28   2135s] ### Creating LA Mngr. totSessionCpu=0:35:36 mem=5689.3M
[12/17 20:22:28   2135s] ### Creating LA Mngr, finished. totSessionCpu=0:35:36 mem=5689.3M
[12/17 20:22:28   2135s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5689.3M, EPOCH TIME: 1734463348.059508
[12/17 20:22:28   2135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:28   2135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:28   2135s] 
[12/17 20:22:28   2135s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:28   2135s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5689.3M, EPOCH TIME: 1734463348.064694
[12/17 20:22:28   2135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:28   2135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:28   2136s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:22:28   2136s] **optDesign ... cpu = 0:00:26, real = 0:00:19, mem = 4043.0M, totSessionCpu=0:35:36 **
[12/17 20:22:28   2136s] **INFO: flowCheckPoint #60 GlobalDetailRoute
[12/17 20:22:28   2136s] -route_with_eco false                     # bool, default=false, user setting
[12/17 20:22:28   2136s] -route_selected_net_only false            # bool, default=false, user setting
[12/17 20:22:28   2136s] -route_with_timing_driven false           # bool, default=false, user setting
[12/17 20:22:28   2136s] -route_with_si_driven false               # bool, default=false, user setting
[12/17 20:22:28   2136s] Existing Dirty Nets : 1
[12/17 20:22:28   2136s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/17 20:22:28   2136s] Reset Dirty Nets : 1
[12/17 20:22:28   2136s] *** EcoRoute #1 [begin] (optDesign #10) : totSession cpu/real = 0:35:36.2/4:14:46.4 (0.1), mem = 5583.3M
[12/17 20:22:28   2136s] 
[12/17 20:22:28   2136s] globalDetailRoute
[12/17 20:22:28   2136s] 
[12/17 20:22:28   2136s] #Start globalDetailRoute on Tue Dec 17 20:22:28 2024
[12/17 20:22:28   2136s] #
[12/17 20:22:28   2136s] ### Time Record (globalDetailRoute) is installed.
[12/17 20:22:28   2136s] ### Time Record (Pre Callback) is installed.
[12/17 20:22:28   2136s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_POjPfm.rcdb.d/fpga_top.rcdb.d': 12349 access done (mem: 5631.270M)
[12/17 20:22:28   2136s] eee: RC Grid Memory freed=37500
[12/17 20:22:28   2136s] ### Time Record (Pre Callback) is uninstalled.
[12/17 20:22:28   2136s] ### Time Record (DB Import) is installed.
[12/17 20:22:28   2136s] ### Time Record (Timing Data Generation) is installed.
[12/17 20:22:28   2136s] ### Time Record (Timing Data Generation) is uninstalled.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:28   2136s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:22:28   2136s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:22:28   2136s] ### Net info: total nets: 15080
[12/17 20:22:28   2136s] ### Net info: dirty nets: 0
[12/17 20:22:28   2136s] ### Net info: marked as disconnected nets: 0
[12/17 20:22:28   2136s] #num needed restored net=0
[12/17 20:22:28   2136s] #need_extraction net=0 (total=15080)
[12/17 20:22:28   2136s] ### Net info: fully routed nets: 12351
[12/17 20:22:28   2136s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:22:28   2136s] ### Net info: unrouted nets: 32
[12/17 20:22:28   2136s] ### Net info: re-extraction nets: 0
[12/17 20:22:28   2136s] ### Net info: ignored nets: 0
[12/17 20:22:28   2136s] ### Net info: skip routing nets: 0
[12/17 20:22:28   2136s] ### import design signature (281): route=1207371985 fixed_route=662217276 flt_obj=0 vio=1812290371 swire=1694458791 shield_wire=1 net_attr=1602770025 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:28   2136s] ### Time Record (DB Import) is uninstalled.
[12/17 20:22:28   2136s] #NanoRoute Version 22.33-s094_1 NR230808-0153/22_13-UB
[12/17 20:22:28   2136s] #RTESIG:78da95943d4fc330108699f915a7b44390dae03bc75f2b122ba00a58abb471ab48a92325
[12/17 20:22:28   2136s] #       cec0bfc720068a4aaef1eac7e7f7bdafc5f2fd7103195121e57a10aedc223c6d480a2bec
[12/17 20:22:28   2136s] #       5aa092f7445b94ebb787ec76b17c7e79950487aa1d3ce4bbae6b57507f84ead4eca1f687
[12/17 20:22:28   2136s] #       6a6c230c3ec6261cef7e683987366e0e8dd20216e2fb407e68bb2aae601c7cff972bd579
[12/17 20:22:28   2136s] #       d80b0c950210f226447ff4fd654429c8623ffa0cf221f6e98213484acf7c2105cec980d6
[12/17 20:22:28   2136s] #       06bee24f1833c49b375240568db1fba5f312a625f79b43090e9d51a5d1d3d9747a5ead05
[12/17 20:22:28   2136s] #       9690f5fbeda9ab7d5bec9a30ad15452a28e71b51db33478c06b4721e6ee6e03a39345820
[12/17 20:22:28   2136s] #       dfcfba44de9b5686870c3a1eb212b9d94097063d1b6215eaaaaf53697c184fff91692842
[12/17 20:22:28   2136s] #       173c4339aed74890e519c3f62c611a53763fa0251ea2e44d315b844a5e35a96b3e53f60a
[12/17 20:22:28   2136s] #       484fb6cacd27af25de08
[12/17 20:22:28   2136s] #
[12/17 20:22:28   2136s] #Skip comparing routing design signature in db-snapshot flow
[12/17 20:22:28   2136s] ### Time Record (Data Preparation) is installed.
[12/17 20:22:28   2136s] #RTESIG:78da95944f4fc3300cc539f329ac6c87226d25769a7f5724ae8026e03a756b3655ea5aa9
[12/17 20:22:28   2136s] #       4d0f7c7bc2c481a151d35efb8bf39efd9cc5f2fd71038228576a3d485f6c119e36a4a493
[12/17 20:22:28   2136s] #       6e2d51ab7ba22daaf5db83b85d2c9f5f5e15c1a16c8600d9aeeb9a15541f6d79aaf75085
[12/17 20:22:28   2136s] #       43393611861063dd1eefbe693587b67e0e8dca01e6f2fc417668ba32ae601c42ff9b2bf4
[12/17 20:22:28   2136s] #       65d92b0c151210b2ba8de118faeb88d620623f0601d910fbf4831348dacc3ca124cee980
[12/17 20:22:28   2136s] #       3116beea4f18b3c49bb74a8228c7d8fdd0790d338abbcda3028fdeeac29ae96e7a336fd6
[12/17 20:22:28   2136s] #       120b10fd7e7beaaad0e4bbba9dd68a320d94f38d68dc852346033a350fb77370931c5acc
[12/17 20:22:28   2136s] #       91cfb32990f766b4e5218b9e879c426e37d0a74517432cdbaaecab349ad08ea7bfc8b414
[12/17 20:22:28   2136s] #       6dd70686f25cd6d0a77188b3fae92c9024c7152369d97013a67d661f1274c443949aa099
[12/17 20:22:28   2136s] #       e7860a5e35e9ff5ca6dd3f203399a99b4f4419eac1
[12/17 20:22:28   2136s] #
[12/17 20:22:28   2136s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:22:28   2136s] ### Time Record (Global Routing) is installed.
[12/17 20:22:28   2136s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:22:28   2136s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:22:28   2136s] #Total number of routable nets = 12351.
[12/17 20:22:28   2136s] #Total number of nets in the design = 15080.
[12/17 20:22:28   2136s] #1 routable net do not has any wires.
[12/17 20:22:28   2136s] #12350 routable nets have routed wires.
[12/17 20:22:28   2136s] #1 net will be global routed.
[12/17 20:22:28   2136s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:22:28   2136s] #Using multithreading with 8 threads.
[12/17 20:22:28   2136s] ### Time Record (Data Preparation) is installed.
[12/17 20:22:28   2136s] #Start routing data preparation on Tue Dec 17 20:22:28 2024
[12/17 20:22:28   2136s] #
[12/17 20:22:28   2136s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:28   2136s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:28   2136s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:28   2136s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:28   2136s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:28   2136s] #Build and mark too close pins for the same net.
[12/17 20:22:28   2136s] ### Time Record (Cell Pin Access) is installed.
[12/17 20:22:28   2136s] #Initial pin access analysis.
[12/17 20:22:28   2136s] #Detail pin access analysis.
[12/17 20:22:28   2136s] ### Time Record (Cell Pin Access) is uninstalled.
[12/17 20:22:28   2136s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:22:28   2136s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:22:28   2136s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:22:28   2136s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:22:28   2136s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:22:28   2136s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:22:28   2136s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:22:28   2136s] #pin_access_rlayer=2(met2)
[12/17 20:22:28   2136s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:22:28   2136s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:22:28   2136s] #enable_dpt_layer_shield=F
[12/17 20:22:28   2136s] #has_line_end_grid=F
[12/17 20:22:28   2136s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/17 20:22:28   2136s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4058.20 (MB), peak = 4281.20 (MB)
[12/17 20:22:28   2137s] #Regenerating Ggrids automatically.
[12/17 20:22:28   2137s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:22:28   2137s] #Using automatically generated G-grids.
[12/17 20:22:28   2137s] #Done routing data preparation.
[12/17 20:22:28   2137s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4060.25 (MB), peak = 4281.20 (MB)
[12/17 20:22:28   2137s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:28   2137s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:28   2137s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:28   2137s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:28   2137s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:28   2137s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #Finished routing data preparation on Tue Dec 17 20:22:28 2024
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #Cpu time = 00:00:00
[12/17 20:22:28   2137s] #Elapsed time = 00:00:00
[12/17 20:22:28   2137s] #Increased memory = 11.01 (MB)
[12/17 20:22:28   2137s] #Total memory = 4060.25 (MB)
[12/17 20:22:28   2137s] #Peak memory = 4281.20 (MB)
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:22:28   2137s] ### Time Record (Global Routing) is installed.
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #Start global routing on Tue Dec 17 20:22:28 2024
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #Start global routing initialization on Tue Dec 17 20:22:28 2024
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #WARNING (NRGR-269) Net prog_clk[0] has fanout > 1000, this may cause long routing runtime.
[12/17 20:22:28   2137s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[12/17 20:22:28   2137s] #Number of eco nets is 1
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] #Start global routing data preparation on Tue Dec 17 20:22:28 2024
[12/17 20:22:28   2137s] #
[12/17 20:22:28   2137s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 17 20:22:28 2024 with memory = 4060.25 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:29   2137s] #Start routing resource analysis on Tue Dec 17 20:22:29 2024
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] ### init_is_bin_blocked starts on Tue Dec 17 20:22:29 2024 with memory = 4060.25 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:29   2137s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 17 20:22:29 2024 with memory = 4062.57 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --5.93 [8]--
[12/17 20:22:29   2137s] ### adjust_flow_cap starts on Tue Dec 17 20:22:29 2024 with memory = 4062.02 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:29   2137s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:22:29 2024 with memory = 4062.75 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --0.99 [8]--
[12/17 20:22:29   2137s] ### set_via_blocked starts on Tue Dec 17 20:22:29 2024 with memory = 4062.75 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.02 [8]--
[12/17 20:22:29   2137s] ### copy_flow starts on Tue Dec 17 20:22:29 2024 with memory = 4253.03 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB --1.56 [8]--
[12/17 20:22:29   2137s] #Routing resource analysis is done on Tue Dec 17 20:22:29 2024
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] ### report_flow_cap starts on Tue Dec 17 20:22:29 2024 with memory = 4062.87 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] #  Resource Analysis:
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/17 20:22:29   2137s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/17 20:22:29   2137s] #  --------------------------------------------------------------
[12/17 20:22:29   2137s] #  met1           H        1759        2467       29237    46.56%
[12/17 20:22:29   2137s] #  met2           V        1407        1913       29237    46.57%
[12/17 20:22:29   2137s] #  met3           H        1174        1368       29237    46.94%
[12/17 20:22:29   2137s] #  met4           V        1066        1525       29237    52.95%
[12/17 20:22:29   2137s] #  met5           H         181         246       29237    55.62%
[12/17 20:22:29   2137s] #  --------------------------------------------------------------
[12/17 20:22:29   2137s] #  Total                   5589      57.22%      146185    49.73%
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:29   2137s] ### analyze_m2_tracks starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:29   2137s] ### report_initial_resource starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:29   2137s] ### mark_pg_pins_accessibility starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --0.99 [8]--
[12/17 20:22:29   2137s] ### set_net_region starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] #Global routing data preparation is done on Tue Dec 17 20:22:29 2024
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] #
[12/17 20:22:29   2137s] ### prepare_level starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### init level 1 starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2137s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --0.99 [8]--
[12/17 20:22:29   2137s] ### Level 1 hgrid = 173 X 169
[12/17 20:22:29   2137s] ### init level 2 starts on Tue Dec 17 20:22:29 2024 with memory = 4062.85 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2138s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.03 [8]--
[12/17 20:22:29   2138s] ### Level 2 hgrid = 44 X 43  (large_net only)
[12/17 20:22:29   2138s] ### init level 3 starts on Tue Dec 17 20:22:29 2024 with memory = 4063.60 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2138s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:29   2138s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/17 20:22:29   2138s] ### prepare_level_flow starts on Tue Dec 17 20:22:29 2024 with memory = 4063.80 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2138s] ### init_flow_edge starts on Tue Dec 17 20:22:29 2024 with memory = 4063.80 (MB), peak = 4281.20 (MB)
[12/17 20:22:29   2138s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:29   2138s] ### init_flow_edge starts on Tue Dec 17 20:22:29 2024 with memory = 4063.82 (MB), peak = 4281.20 (MB)
[12/17 20:22:30   2138s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.03 [8]--
[12/17 20:22:30   2138s] ### init_flow_edge starts on Tue Dec 17 20:22:30 2024 with memory = 4063.80 (MB), peak = 4281.20 (MB)
[12/17 20:22:30   2138s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:30   2138s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.02 [8]--
[12/17 20:22:30   2138s] ### prepare_level cpu:00:00:01, real:00:00:01, mem:4.0 GB, peak:4.2 GB --1.02 [8]--
[12/17 20:22:30   2138s] #
[12/17 20:22:30   2138s] #Global routing initialization is done on Tue Dec 17 20:22:30 2024
[12/17 20:22:30   2138s] #
[12/17 20:22:30   2138s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4063.82 (MB), peak = 4281.20 (MB)
[12/17 20:22:30   2138s] #
[12/17 20:22:30   2138s] ### routing large nets 
[12/17 20:22:30   2138s] #start global routing iteration 1...
[12/17 20:22:30   2138s] ### init_flow_edge starts on Tue Dec 17 20:22:30 2024 with memory = 4063.82 (MB), peak = 4281.20 (MB)
[12/17 20:22:30   2138s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:30   2138s] ### routing at level 3 (topmost level) iter 0
[12/17 20:22:30   2138s] ### Uniform Hboxes (3x3)
[12/17 20:22:30   2138s] ### routing at level 2 iter 0 for 0 hboxes
[12/17 20:22:30   2139s] ### Uniform Hboxes (11x11)
[12/17 20:22:30   2139s] ### routing at level 1 iter 0 for 0 hboxes
[12/17 20:22:30   2139s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4066.23 (MB), peak = 4281.20 (MB)
[12/17 20:22:30   2139s] #
[12/17 20:22:30   2139s] #start global routing iteration 2...
[12/17 20:22:30   2139s] ### init_flow_edge starts on Tue Dec 17 20:22:30 2024 with memory = 4066.23 (MB), peak = 4281.20 (MB)
[12/17 20:22:30   2139s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:30   2139s] ### cal_flow starts on Tue Dec 17 20:22:30 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2139s] ### routing at level 1 (topmost level) iter 0
[12/17 20:22:31   2139s] ### measure_qor starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### measure_congestion starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2139s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --2.61 [8]--
[12/17 20:22:31   2139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #start global routing iteration 3...
[12/17 20:22:31   2139s] ### routing at level 1 (topmost level) iter 1
[12/17 20:22:31   2139s] ### measure_qor starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### measure_congestion starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2139s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --2.77 [8]--
[12/17 20:22:31   2139s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] ### route_end starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #Total number of trivial nets (e.g. < 2 pins) = 2729 (skipped).
[12/17 20:22:31   2139s] #Total number of routable nets = 12351.
[12/17 20:22:31   2139s] #Total number of nets in the design = 15080.
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #12351 routable nets have routed wires.
[12/17 20:22:31   2139s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #Routed net constraints summary:
[12/17 20:22:31   2139s] #-----------------------------
[12/17 20:22:31   2139s] #        Rules   Unconstrained  
[12/17 20:22:31   2139s] #-----------------------------
[12/17 20:22:31   2139s] #      Default               1  
[12/17 20:22:31   2139s] #-----------------------------
[12/17 20:22:31   2139s] #        Total               1  
[12/17 20:22:31   2139s] #-----------------------------
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #Routing constraints summary of the whole design:
[12/17 20:22:31   2139s] #------------------------------------------------
[12/17 20:22:31   2139s] #        Rules   Pref Extra Space   Unconstrained  
[12/17 20:22:31   2139s] #------------------------------------------------
[12/17 20:22:31   2139s] #      Default                  1           12350  
[12/17 20:22:31   2139s] #------------------------------------------------
[12/17 20:22:31   2139s] #        Total                  1           12350  
[12/17 20:22:31   2139s] #------------------------------------------------
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] ### adjust_flow_per_partial_route_obs starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2139s] ### cal_base_flow starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### init_flow_edge starts on Tue Dec 17 20:22:31 2024 with memory = 4066.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.02 [8]--
[12/17 20:22:31   2139s] ### cal_flow starts on Tue Dec 17 20:22:31 2024 with memory = 4066.50 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2139s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:31   2139s] ### report_overcon starts on Tue Dec 17 20:22:31 2024 with memory = 4066.50 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #                 OverCon          
[12/17 20:22:31   2139s] #                  #Gcell    %Gcell
[12/17 20:22:31   2139s] #     Layer           (1)   OverCon  Flow/Cap
[12/17 20:22:31   2139s] #  ----------------------------------------------
[12/17 20:22:31   2139s] #  met1          0(0.00%)   (0.00%)     0.19  
[12/17 20:22:31   2139s] #  met2          0(0.00%)   (0.00%)     0.17  
[12/17 20:22:31   2139s] #  met3          0(0.00%)   (0.00%)     0.12  
[12/17 20:22:31   2139s] #  met4          0(0.00%)   (0.00%)     0.04  
[12/17 20:22:31   2139s] #  met5          0(0.00%)   (0.00%)     0.02  
[12/17 20:22:31   2139s] #  ----------------------------------------------
[12/17 20:22:31   2139s] #     Total      0(0.00%)   (0.00%)
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/17 20:22:31   2139s] #  Overflow after GR: 0.00% H + 0.00% V
[12/17 20:22:31   2139s] #
[12/17 20:22:31   2139s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2139s] ### cal_base_flow starts on Tue Dec 17 20:22:31 2024 with memory = 4066.50 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2139s] ### init_flow_edge starts on Tue Dec 17 20:22:31 2024 with memory = 4066.50 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.02 [8]--
[12/17 20:22:31   2140s] ### cal_flow starts on Tue Dec 17 20:22:31 2024 with memory = 4066.34 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2140s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.01 [8]--
[12/17 20:22:31   2140s] ### generate_cong_map_content starts on Tue Dec 17 20:22:31 2024 with memory = 4066.34 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.03 [8]--
[12/17 20:22:31   2140s] ### update starts on Tue Dec 17 20:22:31 2024 with memory = 4066.37 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] #Complete Global Routing.
[12/17 20:22:31   2140s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:22:31   2140s] #Total wire length = 418397 um.
[12/17 20:22:31   2140s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met1 = 131004 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:22:31   2140s] #Total number of vias = 32437
[12/17 20:22:31   2140s] #Up-Via Summary (total 32437):
[12/17 20:22:31   2140s] #           
[12/17 20:22:31   2140s] #-----------------------
[12/17 20:22:31   2140s] # met1            26461
[12/17 20:22:31   2140s] # met2             4840
[12/17 20:22:31   2140s] # met3             1065
[12/17 20:22:31   2140s] # met4               71
[12/17 20:22:31   2140s] #-----------------------
[12/17 20:22:31   2140s] #                 32437 
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] ### update cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --2.58 [8]--
[12/17 20:22:31   2140s] ### report_overcon starts on Tue Dec 17 20:22:31 2024 with memory = 4066.37 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --0.99 [8]--
[12/17 20:22:31   2140s] ### report_overcon starts on Tue Dec 17 20:22:31 2024 with memory = 4066.37 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] #Max overcon = 0 track.
[12/17 20:22:31   2140s] #Total overcon = 0.00%.
[12/17 20:22:31   2140s] #Worst layer Gcell overcon rate = 0.00%.
[12/17 20:22:31   2140s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.00 [8]--
[12/17 20:22:31   2140s] ### route_end cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.08 [8]--
[12/17 20:22:31   2140s] ### global_route design signature (284): route=1233314 net_attr=1839176165
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] #Global routing statistics:
[12/17 20:22:31   2140s] #Cpu time = 00:00:03
[12/17 20:22:31   2140s] #Elapsed time = 00:00:03
[12/17 20:22:31   2140s] #Increased memory = 5.93 (MB)
[12/17 20:22:31   2140s] #Total memory = 4066.19 (MB)
[12/17 20:22:31   2140s] #Peak memory = 4281.20 (MB)
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] #Finished global routing on Tue Dec 17 20:22:31 2024
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] ### Time Record (Global Routing) is uninstalled.
[12/17 20:22:31   2140s] ### Time Record (Data Preparation) is installed.
[12/17 20:22:31   2140s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:22:31   2140s] ### track-assign external-init starts on Tue Dec 17 20:22:31 2024 with memory = 4063.90 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### Time Record (Track Assignment) is installed.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] ### Time Record (Data Preparation) is installed.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:22:31   2140s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:22:31   2140s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.20 [8]--
[12/17 20:22:31   2140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4063.90 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### track-assign engine-init starts on Tue Dec 17 20:22:31 2024 with memory = 4063.90 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] ### Time Record (Track Assignment) is installed.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.12 [8]--
[12/17 20:22:31   2140s] ### track-assign core-engine starts on Tue Dec 17 20:22:31 2024 with memory = 4063.90 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] #Start Track Assignment.
[12/17 20:22:31   2140s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:22:31   2140s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[12/17 20:22:31   2140s] #Complete Track Assignment.
[12/17 20:22:31   2140s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:22:31   2140s] #Total wire length = 418397 um.
[12/17 20:22:31   2140s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met1 = 131004 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met2 = 174378 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met3 = 80344 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:22:31   2140s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:22:31   2140s] #Total number of vias = 32437
[12/17 20:22:31   2140s] #Up-Via Summary (total 32437):
[12/17 20:22:31   2140s] #           
[12/17 20:22:31   2140s] #-----------------------
[12/17 20:22:31   2140s] # met1            26461
[12/17 20:22:31   2140s] # met2             4840
[12/17 20:22:31   2140s] # met3             1065
[12/17 20:22:31   2140s] # met4               71
[12/17 20:22:31   2140s] #-----------------------
[12/17 20:22:31   2140s] #                 32437 
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] ### track_assign design signature (287): route=1233314
[12/17 20:22:31   2140s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.2 GB --1.47 [8]--
[12/17 20:22:31   2140s] ### Time Record (Track Assignment) is uninstalled.
[12/17 20:22:31   2140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4061.55 (MB), peak = 4281.20 (MB)
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] #number of short segments in preferred routing layers
[12/17 20:22:31   2140s] #	
[12/17 20:22:31   2140s] #	
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/17 20:22:31   2140s] #Cpu time = 00:00:04
[12/17 20:22:31   2140s] #Elapsed time = 00:00:03
[12/17 20:22:31   2140s] #Increased memory = 12.56 (MB)
[12/17 20:22:31   2140s] #Total memory = 4061.80 (MB)
[12/17 20:22:31   2140s] #Peak memory = 4281.20 (MB)
[12/17 20:22:31   2140s] #Using multithreading with 8 threads.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] ### Time Record (Detail Routing) is installed.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] ### Time Record (Data Preparation) is installed.
[12/17 20:22:31   2140s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:31   2140s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:31   2140s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:31   2140s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:31   2140s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:22:31   2140s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:22:31   2140s] #
[12/17 20:22:31   2140s] #Start Detail Routing..
[12/17 20:22:31   2140s] #start initial detail routing ...
[12/17 20:22:31   2140s] ### Design has 0 dirty nets, 1 dirty-area)
[12/17 20:22:32   2141s] # ECO: 0.00% of the total area was rechecked for DRC, and 0.12% required routing.
[12/17 20:22:32   2141s] #   number of violations = 40
[12/17 20:22:32   2141s] #
[12/17 20:22:32   2141s] #    By Layer and Type :
[12/17 20:22:32   2141s] #	         MetSpc    Short   Totals
[12/17 20:22:32   2141s] #	met1          3       37       40
[12/17 20:22:32   2141s] #	Totals        3       37       40
[12/17 20:22:32   2141s] #0 out of 12319 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/17 20:22:32   2141s] #0.00% of the total area is being checked for drcs
[12/17 20:22:32   2141s] #0.0% of the total area was checked
[12/17 20:22:32   2141s] ### Gcell dirty-map stats: routing = 0.17%, dirty-area = 0.00%
[12/17 20:22:32   2141s] #   number of violations = 40
[12/17 20:22:32   2141s] #
[12/17 20:22:32   2141s] #    By Layer and Type :
[12/17 20:22:32   2141s] #	         MetSpc    Short   Totals
[12/17 20:22:32   2141s] #	met1          3       37       40
[12/17 20:22:32   2141s] #	Totals        3       37       40
[12/17 20:22:32   2141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4061.38 (MB), peak = 4281.20 (MB)
[12/17 20:22:32   2141s] #start 1st optimization iteration ...
[12/17 20:22:32   2142s] ### Gcell dirty-map stats: routing = 0.94%, dirty-area = 0.00%
[12/17 20:22:32   2142s] #   number of violations = 37
[12/17 20:22:32   2142s] #
[12/17 20:22:32   2142s] #    By Layer and Type :
[12/17 20:22:32   2142s] #	         MetSpc    Short   Totals
[12/17 20:22:32   2142s] #	met1          3       34       37
[12/17 20:22:32   2142s] #	Totals        3       34       37
[12/17 20:22:32   2142s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4080.99 (MB), peak = 4281.20 (MB)
[12/17 20:22:32   2142s] #Complete Detail Routing.
[12/17 20:22:32   2142s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:22:32   2142s] #Total wire length = 418404 um.
[12/17 20:22:32   2142s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:22:32   2142s] #Total wire length on LAYER met1 = 131004 um.
[12/17 20:22:32   2142s] #Total wire length on LAYER met2 = 174376 um.
[12/17 20:22:32   2142s] #Total wire length on LAYER met3 = 80352 um.
[12/17 20:22:32   2142s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:22:32   2142s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:22:32   2142s] #Total number of vias = 32437
[12/17 20:22:32   2142s] #Up-Via Summary (total 32437):
[12/17 20:22:32   2142s] #           
[12/17 20:22:32   2142s] #-----------------------
[12/17 20:22:32   2142s] # met1            26459
[12/17 20:22:32   2142s] # met2             4842
[12/17 20:22:32   2142s] # met3             1065
[12/17 20:22:32   2142s] # met4               71
[12/17 20:22:32   2142s] #-----------------------
[12/17 20:22:32   2142s] #                 32437 
[12/17 20:22:32   2142s] #
[12/17 20:22:32   2142s] #Total number of DRC violations = 37
[12/17 20:22:32   2142s] #Total number of violations on LAYER met1 = 37
[12/17 20:22:32   2142s] #Total number of violations on LAYER met2 = 0
[12/17 20:22:32   2142s] #Total number of violations on LAYER met3 = 0
[12/17 20:22:32   2142s] #Total number of violations on LAYER met4 = 0
[12/17 20:22:32   2142s] #Total number of violations on LAYER met5 = 0
[12/17 20:22:32   2142s] ### Time Record (Detail Routing) is uninstalled.
[12/17 20:22:32   2142s] #Cpu time = 00:00:02
[12/17 20:22:32   2142s] #Elapsed time = 00:00:00
[12/17 20:22:32   2142s] #Increased memory = 19.19 (MB)
[12/17 20:22:32   2142s] #Total memory = 4080.99 (MB)
[12/17 20:22:32   2142s] #Peak memory = 4281.20 (MB)
[12/17 20:22:32   2142s] ### Time Record (Antenna Fixing) is installed.
[12/17 20:22:32   2142s] #
[12/17 20:22:32   2142s] #start routing for process antenna violation fix ...
[12/17 20:22:32   2142s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:32   2142s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:32   2142s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:32   2142s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:32   2142s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:32   2142s] ### Time Record (Data Preparation) is installed.
[12/17 20:22:32   2142s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:32   2142s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:32   2142s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:32   2142s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:32   2142s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:32   2142s] ### Time Record (Data Preparation) is uninstalled.
[12/17 20:22:32   2142s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 9280 (  9.2800 um) top_route_layer = 5 top_pin_layer = 5
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] #    By Layer and Type :
[12/17 20:22:32   2143s] #	         MetSpc    Short   Totals
[12/17 20:22:32   2143s] #	met1          3       34       37
[12/17 20:22:32   2143s] #	Totals        3       34       37
[12/17 20:22:32   2143s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4107.43 (MB), peak = 4281.20 (MB)
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:22:32   2143s] #Total wire length = 418404 um.
[12/17 20:22:32   2143s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met1 = 131004 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met2 = 174376 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met3 = 80352 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:22:32   2143s] #Total number of vias = 32437
[12/17 20:22:32   2143s] #Up-Via Summary (total 32437):
[12/17 20:22:32   2143s] #           
[12/17 20:22:32   2143s] #-----------------------
[12/17 20:22:32   2143s] # met1            26459
[12/17 20:22:32   2143s] # met2             4842
[12/17 20:22:32   2143s] # met3             1065
[12/17 20:22:32   2143s] # met4               71
[12/17 20:22:32   2143s] #-----------------------
[12/17 20:22:32   2143s] #                 32437 
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] #Total number of DRC violations = 37
[12/17 20:22:32   2143s] #Total number of process antenna violations = 0
[12/17 20:22:32   2143s] #Total number of net violated process antenna rule = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met1 = 37
[12/17 20:22:32   2143s] #Total number of violations on LAYER met2 = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met3 = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met4 = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met5 = 0
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] #Total number of nets with non-default rule or having extra spacing = 1
[12/17 20:22:32   2143s] #Total wire length = 418404 um.
[12/17 20:22:32   2143s] #Total half perimeter of net bounding box = 316179 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met1 = 131004 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met2 = 174376 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met3 = 80352 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met4 = 30418 um.
[12/17 20:22:32   2143s] #Total wire length on LAYER met5 = 2253 um.
[12/17 20:22:32   2143s] #Total number of vias = 32437
[12/17 20:22:32   2143s] #Up-Via Summary (total 32437):
[12/17 20:22:32   2143s] #           
[12/17 20:22:32   2143s] #-----------------------
[12/17 20:22:32   2143s] # met1            26459
[12/17 20:22:32   2143s] # met2             4842
[12/17 20:22:32   2143s] # met3             1065
[12/17 20:22:32   2143s] # met4               71
[12/17 20:22:32   2143s] #-----------------------
[12/17 20:22:32   2143s] #                 32437 
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] #Total number of DRC violations = 37
[12/17 20:22:32   2143s] #Total number of process antenna violations = 0
[12/17 20:22:32   2143s] #Total number of net violated process antenna rule = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met1 = 37
[12/17 20:22:32   2143s] #Total number of violations on LAYER met2 = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met3 = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met4 = 0
[12/17 20:22:32   2143s] #Total number of violations on LAYER met5 = 0
[12/17 20:22:32   2143s] #
[12/17 20:22:32   2143s] ### Gcell dirty-map stats: routing = 0.94%, dirty-area = 0.00%
[12/17 20:22:32   2143s] ### Time Record (Antenna Fixing) is uninstalled.
[12/17 20:22:32   2143s] #detailRoute Statistics:
[12/17 20:22:32   2143s] #Cpu time = 00:00:03
[12/17 20:22:32   2143s] #Elapsed time = 00:00:01
[12/17 20:22:32   2143s] #Increased memory = 50.40 (MB)
[12/17 20:22:32   2143s] #Total memory = 4112.20 (MB)
[12/17 20:22:32   2143s] #Peak memory = 4281.20 (MB)
[12/17 20:22:32   2143s] #Skip updating routing design signature in db-snapshot flow
[12/17 20:22:32   2143s] ### global_detail_route design signature (298): route=120174873 flt_obj=0 vio=1305163325 shield_wire=1
[12/17 20:22:32   2143s] ### Time Record (DB Export) is installed.
[12/17 20:22:32   2143s] ### export design design signature (299): route=120174873 fixed_route=662217276 flt_obj=0 vio=1305163325 swire=1694458791 shield_wire=1 net_attr=2102555763 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:32   2144s] ### Time Record (DB Export) is uninstalled.
[12/17 20:22:32   2144s] ### Time Record (Post Callback) is installed.
[12/17 20:22:32   2144s] ### Time Record (Post Callback) is uninstalled.
[12/17 20:22:32   2144s] #
[12/17 20:22:32   2144s] #globalDetailRoute statistics:
[12/17 20:22:32   2144s] #Cpu time = 00:00:08
[12/17 20:22:32   2144s] #Elapsed time = 00:00:04
[12/17 20:22:32   2144s] #Increased memory = -123.59 (MB)
[12/17 20:22:32   2144s] #Total memory = 3919.39 (MB)
[12/17 20:22:32   2144s] #Peak memory = 4281.20 (MB)
[12/17 20:22:32   2144s] #Number of warnings = 24
[12/17 20:22:32   2144s] #Total number of warnings = 603
[12/17 20:22:32   2144s] #Number of fails = 0
[12/17 20:22:32   2144s] #Total number of fails = 0
[12/17 20:22:32   2144s] #Complete globalDetailRoute on Tue Dec 17 20:22:32 2024
[12/17 20:22:32   2144s] #
[12/17 20:22:32   2144s] ### import design signature (300): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:32   2144s] ### Time Record (globalDetailRoute) is uninstalled.
[12/17 20:22:32   2144s] ### 
[12/17 20:22:32   2144s] ###   Scalability Statistics
[12/17 20:22:32   2144s] ### 
[12/17 20:22:32   2144s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:22:32   2144s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/17 20:22:32   2144s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:22:32   2144s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Global Routing                |        00:00:03|        00:00:03|             1.2|
[12/17 20:22:32   2144s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Detail Routing                |        00:00:02|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[12/17 20:22:32   2144s] ###   Entire Command                |        00:00:08|        00:00:05|             1.8|
[12/17 20:22:32   2144s] ### --------------------------------+----------------+----------------+----------------+
[12/17 20:22:32   2144s] ### 
[12/17 20:22:32   2144s] *** EcoRoute #1 [finish] (optDesign #10) : cpu/real = 0:00:08.0/0:00:04.5 (1.8), totSession cpu/real = 0:35:44.2/4:14:50.9 (0.1), mem = 5490.4M
[12/17 20:22:32   2144s] 
[12/17 20:22:32   2144s] =============================================================================================
[12/17 20:22:32   2144s]  Step TAT Report : EcoRoute #1 / optDesign #10                                  22.33-s094_1
[12/17 20:22:32   2144s] =============================================================================================
[12/17 20:22:32   2144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:22:32   2144s] ---------------------------------------------------------------------------------------------
[12/17 20:22:32   2144s] [ GlobalRoute            ]      1   0:00:02.5  (  56.5 % )     0:00:02.5 /  0:00:03.1    1.2
[12/17 20:22:32   2144s] [ DetailRoute            ]      1   0:00:00.4  (   9.5 % )     0:00:00.4 /  0:00:01.6    3.8
[12/17 20:22:32   2144s] [ MISC                   ]          0:00:01.5  (  34.0 % )     0:00:01.5 /  0:00:03.3    2.2
[12/17 20:22:32   2144s] ---------------------------------------------------------------------------------------------
[12/17 20:22:32   2144s]  EcoRoute #1 TOTAL                  0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:08.0    1.8
[12/17 20:22:32   2144s] ---------------------------------------------------------------------------------------------
[12/17 20:22:32   2144s] 
[12/17 20:22:32   2144s] **optDesign ... cpu = 0:00:34, real = 0:00:23, mem = 3898.5M, totSessionCpu=0:35:44 **
[12/17 20:22:32   2144s] New Signature Flow (restoreNanoRouteOptions) ....
[12/17 20:22:32   2144s] **INFO: flowCheckPoint #61 PostEcoSummary
[12/17 20:22:32   2144s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_top_1__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin VDD of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (NRIG-34) Power/Ground pin GND of instance grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_sky130_osu_sc_18T_hs__dffr_1_mem/sky130_osu_sc_18T_hs__dffr_1_0_ is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/17 20:22:32   2144s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[12/17 20:22:32   2144s] #To increase the message display limit, refer to the product command reference manual.
[12/17 20:22:32   2144s] ### Net info: total nets: 15080
[12/17 20:22:32   2144s] ### Net info: dirty nets: 0
[12/17 20:22:32   2144s] ### Net info: marked as disconnected nets: 0
[12/17 20:22:33   2144s] #num needed restored net=0
[12/17 20:22:33   2144s] #need_extraction net=0 (total=15080)
[12/17 20:22:33   2144s] ### Net info: fully routed nets: 12351
[12/17 20:22:33   2144s] ### Net info: trivial (< 2 pins) nets: 2697
[12/17 20:22:33   2144s] ### Net info: unrouted nets: 32
[12/17 20:22:33   2144s] ### Net info: re-extraction nets: 0
[12/17 20:22:33   2144s] ### Net info: ignored nets: 0
[12/17 20:22:33   2144s] ### Net info: skip routing nets: 0
[12/17 20:22:33   2144s] ### import design signature (301): route=2071350751 fixed_route=2071350751 flt_obj=0 vio=1460861533 swire=1694458791 shield_wire=1 net_attr=1402999959 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:33   2144s] #Extract in post route mode
[12/17 20:22:33   2144s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/17 20:22:33   2144s] #Fast data preparation for tQuantus.
[12/17 20:22:33   2144s] #Start routing data preparation on Tue Dec 17 20:22:33 2024
[12/17 20:22:33   2144s] #
[12/17 20:22:33   2144s] # met1         H   Track-Pitch = 0.3700    Line-2-Via Pitch = 0.3400
[12/17 20:22:33   2144s] # met2         V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3400
[12/17 20:22:33   2144s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/17 20:22:33   2144s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/17 20:22:33   2144s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/17 20:22:33   2144s] #Regenerating Ggrids automatically.
[12/17 20:22:33   2144s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:22:33   2144s] #Using automatically generated G-grids.
[12/17 20:22:33   2144s] #Done routing data preparation.
[12/17 20:22:33   2144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3916.64 (MB), peak = 4281.20 (MB)
[12/17 20:22:33   2144s] #Start routing data preparation on Tue Dec 17 20:22:33 2024
[12/17 20:22:33   2144s] #
[12/17 20:22:33   2144s] #Minimum voltage of a net in the design = 0.000.
[12/17 20:22:33   2144s] #Maximum voltage of a net in the design = 1.950.
[12/17 20:22:33   2144s] #Voltage range [0.000 - 1.950] has 14744 nets.
[12/17 20:22:33   2144s] #Voltage range [1.600 - 1.950] has 106 nets.
[12/17 20:22:33   2144s] #Voltage range [0.000 - 0.000] has 230 nets.
[12/17 20:22:33   2144s] #Build and mark too close pins for the same net.
[12/17 20:22:33   2144s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/17 20:22:33   2144s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/17 20:22:33   2144s] #pin_access_rlayer=2(met2)
[12/17 20:22:33   2144s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/17 20:22:33   2144s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/17 20:22:33   2144s] #enable_dpt_layer_shield=F
[12/17 20:22:33   2144s] #has_line_end_grid=F
[12/17 20:22:33   2144s] #Regenerating Ggrids automatically.
[12/17 20:22:33   2144s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/17 20:22:33   2144s] #Using automatically generated G-grids.
[12/17 20:22:33   2145s] #Done routing data preparation.
[12/17 20:22:33   2145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3922.65 (MB), peak = 4281.20 (MB)
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #Start tQuantus RC extraction...
[12/17 20:22:33   2145s] #Start building rc corner(s)...
[12/17 20:22:33   2145s] #Number of RC Corner = 1
[12/17 20:22:33   2145s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 (real) 
[12/17 20:22:33   2145s] #(i=6, n=5 1000)
[12/17 20:22:33   2145s] #Layer met5 does not exist in nanoroute.
[12/17 20:22:33   2145s] #li1 -> met1 (1)
[12/17 20:22:33   2145s] #met1 -> met2 (2)
[12/17 20:22:33   2145s] #met2 -> met3 (3)
[12/17 20:22:33   2145s] #met3 -> met4 (4)
[12/17 20:22:33   2145s] #met4 -> met5 (5)
[12/17 20:22:33   2145s] #SADV-On
[12/17 20:22:33   2145s] # Corner(s) : 
[12/17 20:22:33   2145s] #RC_CORNER [25.00]
[12/17 20:22:33   2145s] # Corner id: 0
[12/17 20:22:33   2145s] # Layout Scale: 1.000000
[12/17 20:22:33   2145s] # Has Metal Fill model: yes
[12/17 20:22:33   2145s] # Temperature was set
[12/17 20:22:33   2145s] # Temperature : 25.000000
[12/17 20:22:33   2145s] # Ref. Temp   : 30.000000
[12/17 20:22:33   2145s] #SADV-Off
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #layer[1] tech width 140 != ict width 170.0
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #layer[1] tech spc 140 != ict spc 170.0
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #layer[3] tech width 300 != ict width 140.0
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #layer[3] tech spc 300 != ict spc 140.0
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #layer[5] tech width 1600 != ict width 300.0
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #layer[5] tech spc 1600 != ict spc 300.0
[12/17 20:22:33   2145s] #total pattern=56 [6, 147]
[12/17 20:22:33   2145s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/17 20:22:33   2145s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile
[12/17 20:22:33   2145s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_osu/techlef/qrcTechFile 25.000000 
[12/17 20:22:33   2145s] #number model r/c [1,1] [6,147] read
[12/17 20:22:33   2145s] #0 rcmodel(s) requires rebuild
[12/17 20:22:33   2145s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3924.95 (MB), peak = 4281.20 (MB)
[12/17 20:22:33   2145s] #Finish check_net_pin_list step Enter extract
[12/17 20:22:33   2145s] #Start init net ripin tree building
[12/17 20:22:33   2145s] #Finish init net ripin tree building
[12/17 20:22:33   2145s] #Cpu time = 00:00:00
[12/17 20:22:33   2145s] #Elapsed time = 00:00:00
[12/17 20:22:33   2145s] #Increased memory = 0.00 (MB)
[12/17 20:22:33   2145s] #Total memory = 3924.95 (MB)
[12/17 20:22:33   2145s] #Peak memory = 4281.20 (MB)
[12/17 20:22:33   2145s] #Using multithreading with 8 threads.
[12/17 20:22:33   2145s] #begin processing metal fill model file
[12/17 20:22:33   2145s] #end processing metal fill model file
[12/17 20:22:33   2145s] #Length limit = 200 pitches
[12/17 20:22:33   2145s] #opt mode = 2
[12/17 20:22:33   2145s] #Finish check_net_pin_list step Fix net pin list
[12/17 20:22:33   2145s] #Start generate extraction boxes.
[12/17 20:22:33   2145s] #
[12/17 20:22:33   2145s] #Extract using 30 x 30 Hboxes
[12/17 20:22:33   2145s] #6x6 initial hboxes
[12/17 20:22:33   2145s] #Use area based hbox pruning.
[12/17 20:22:33   2145s] #0/0 hboxes pruned.
[12/17 20:22:33   2145s] #Complete generating extraction boxes.
[12/17 20:22:33   2145s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/17 20:22:33   2145s] #Process 0 special clock nets for rc extraction
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:set[0] of net 134(set[0]) into rc tree
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:reset[0] of net 136(reset[0]) into rc tree
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:clk[0] of net 137(clk[0]) into rc tree
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 487(ccff_tail[0]) into rc tree
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:ccff_head[0] of net 699(ccff_head[0]) into rc tree
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/17 20:22:33   2145s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/17 20:22:33   2145s] #Total 12351 nets were built. 411 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/17 20:22:35   2150s] #Run Statistics for Extraction:
[12/17 20:22:35   2150s] #   Cpu time = 00:00:06, elapsed time = 00:00:02 .
[12/17 20:22:35   2150s] #   Increased memory =   266.19 (MB), total memory =  4191.23 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:35   2150s] #Register nets and terms for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d
[12/17 20:22:35   2151s] #Finish registering nets and terms for rcdb.
[12/17 20:22:35   2151s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3935.82 (MB), peak = 4281.20 (MB)
[12/17 20:22:35   2151s] #RC Statistics: 49038 Res, 27018 Ground Cap, 0 XCap (Edge to Edge)
[12/17 20:22:35   2151s] #RC V/H edge ratio: 0.45, Avg V/H Edge Length: 5032.66 (24238), Avg L-Edge Length: 10339.62 (14444)
[12/17 20:22:35   2151s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d.
[12/17 20:22:35   2151s] #Start writing RC data.
[12/17 20:22:35   2151s] #Finish writing RC data
[12/17 20:22:35   2151s] #Finish writing rcdb with 64012 nodes, 51661 edges, and 0 xcaps
[12/17 20:22:35   2151s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3931.57 (MB), peak = 4281.20 (MB)
[12/17 20:22:35   2151s] Restoring parasitic data from file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d' ...
[12/17 20:22:35   2151s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d' for reading (mem: 5590.957M)
[12/17 20:22:35   2151s] Reading RCDB with compressed RC data.
[12/17 20:22:35   2151s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d' for content verification (mem: 5590.957M)
[12/17 20:22:35   2151s] Reading RCDB with compressed RC data.
[12/17 20:22:35   2151s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d': 0 access done (mem: 5590.957M)
[12/17 20:22:35   2151s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d': 0 access done (mem: 5590.957M)
[12/17 20:22:35   2151s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5590.957M)
[12/17 20:22:35   2151s] Following multi-corner parasitics specified:
[12/17 20:22:35   2151s] 	/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d (rcdb)
[12/17 20:22:35   2151s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d' for reading (mem: 5590.957M)
[12/17 20:22:35   2151s] Reading RCDB with compressed RC data.
[12/17 20:22:35   2151s] 		Cell fpga_top has rcdb /tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d specified
[12/17 20:22:35   2151s] Cell fpga_top, hinst 
[12/17 20:22:35   2151s] processing rcdb (/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d) for hinst (top) of cell (fpga_top);
[12/17 20:22:35   2151s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/nr432164_4moocr.rcdb.d': 0 access done (mem: 5590.957M)
[12/17 20:22:35   2151s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5590.957M)
[12/17 20:22:35   2151s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_598TOD.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5590.957M)
[12/17 20:22:35   2151s] Reading RCDB with compressed RC data.
[12/17 20:22:36   2152s] Closing parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_598TOD.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 5590.957M)
[12/17 20:22:36   2152s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=5590.957M)
[12/17 20:22:36   2152s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 5590.957M)
[12/17 20:22:36   2152s] #
[12/17 20:22:36   2152s] #Restore RCDB.
[12/17 20:22:36   2152s] #
[12/17 20:22:36   2152s] #Complete tQuantus RC extraction.
[12/17 20:22:36   2152s] #Cpu time = 00:00:07
[12/17 20:22:36   2152s] #Elapsed time = 00:00:03
[12/17 20:22:36   2152s] #Increased memory = 8.94 (MB)
[12/17 20:22:36   2152s] #Total memory = 3931.59 (MB)
[12/17 20:22:36   2152s] #Peak memory = 4281.20 (MB)
[12/17 20:22:36   2152s] #
[12/17 20:22:36   2152s] #411 inserted nodes are removed
[12/17 20:22:36   2152s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/17 20:22:36   2152s] ### export design design signature (303): route=1705413287 fixed_route=1705413287 flt_obj=0 vio=1460861533 swire=1694458791 shield_wire=1 net_attr=1754610689 dirty_area=0 del_dirty_area=0 cell=1411571756 placement=1941259628 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:36   2152s] ### import design signature (304): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1683321121 inst_pattern=1 inst_orient=1 via=1482772860 routing_via=1532259910
[12/17 20:22:36   2152s] #Start Inst Signature in MT(0)
[12/17 20:22:36   2152s] #Start Net Signature in MT(29549193)
[12/17 20:22:36   2152s] #Calculate SNet Signature in MT (79686590)
[12/17 20:22:36   2152s] #Run time and memory report for RC extraction:
[12/17 20:22:36   2152s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/17 20:22:36   2152s] #Run Statistics for snet signature:
[12/17 20:22:36   2152s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.59/8, scale score = 0.20.
[12/17 20:22:36   2152s] #    Increased memory =     0.02 (MB), total memory =  3904.81 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:36   2152s] #Run Statistics for Net Final Signature:
[12/17 20:22:36   2152s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:22:36   2152s] #   Increased memory =     0.00 (MB), total memory =  3904.79 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:36   2152s] #Run Statistics for Net launch:
[12/17 20:22:36   2152s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.58/8, scale score = 0.82.
[12/17 20:22:36   2152s] #    Increased memory =     0.09 (MB), total memory =  3904.79 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:36   2152s] #Run Statistics for Net init_dbsNet_slist:
[12/17 20:22:36   2152s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/17 20:22:36   2152s] #   Increased memory =     0.00 (MB), total memory =  3904.70 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:36   2152s] #Run Statistics for net signature:
[12/17 20:22:36   2152s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.42/8, scale score = 0.68.
[12/17 20:22:36   2152s] #    Increased memory =     0.09 (MB), total memory =  3904.79 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:36   2152s] #Run Statistics for inst signature:
[12/17 20:22:36   2152s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.96/8, scale score = 0.50.
[12/17 20:22:36   2152s] #    Increased memory =     0.13 (MB), total memory =  3904.70 (MB), peak memory =  4281.20 (MB)
[12/17 20:22:36   2152s] Starting delay calculation for Setup views
[12/17 20:22:36   2152s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/17 20:22:36   2152s] #################################################################################
[12/17 20:22:36   2152s] # Design Stage: PostRoute
[12/17 20:22:36   2152s] # Design Name: fpga_top
[12/17 20:22:36   2152s] # Design Mode: 130nm
[12/17 20:22:36   2152s] # Analysis Mode: MMMC OCV 
[12/17 20:22:36   2152s] # Parasitics Mode: SPEF/RCDB 
[12/17 20:22:36   2152s] # Signoff Settings: SI Off 
[12/17 20:22:36   2152s] #################################################################################
[12/17 20:22:36   2153s] Topological Sorting (REAL = 0:00:00.0, MEM = 5623.3M, InitMEM = 5623.3M)
[12/17 20:22:36   2153s] Calculate early delays in OCV mode...
[12/17 20:22:36   2153s] Calculate late delays in OCV mode...
[12/17 20:22:36   2153s] Start delay calculation (fullDC) (8 T). (MEM=5628.29)
[12/17 20:22:36   2153s] eee: Trim Metal Layers: { }
[12/17 20:22:36   2153s] eee: RC Grid Memory allocated=37500
[12/17 20:22:36   2153s] eee: LayerId=1 widthSet size=1
[12/17 20:22:36   2153s] eee: LayerId=2 widthSet size=1
[12/17 20:22:36   2153s] eee: LayerId=3 widthSet size=1
[12/17 20:22:36   2153s] eee: LayerId=4 widthSet size=1
[12/17 20:22:36   2153s] eee: LayerId=5 widthSet size=1
[12/17 20:22:36   2153s] eee: Total RC Grid memory=37500
[12/17 20:22:36   2153s] eee: Metal Layers Info:
[12/17 20:22:36   2153s] eee: L: met1 met2 met3 met4 met5
[12/17 20:22:36   2153s] eee: W: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:22:36   2153s] eee: S: 0.140000 0.140000 0.300000 0.300000 1.600000
[12/17 20:22:36   2153s] eee: pegSigSF=1.070000
[12/17 20:22:36   2153s] Initializing multi-corner resistance tables ...
[12/17 20:22:36   2153s] eee: l=1 avDens=0.104785 usedTrk=2880.475379 availTrk=27489.464425 sigTrk=2880.475379
[12/17 20:22:36   2153s] eee: l=2 avDens=0.095943 usedTrk=2618.265691 availTrk=27289.773118 sigTrk=2618.265691
[12/17 20:22:36   2153s] eee: l=3 avDens=0.067523 usedTrk=1214.186409 availTrk=17981.931896 sigTrk=1214.186409
[12/17 20:22:36   2153s] eee: l=4 avDens=0.048683 usedTrk=871.126233 availTrk=17893.738915 sigTrk=871.126233
[12/17 20:22:36   2153s] eee: l=5 avDens=0.090045 usedTrk=286.843363 availTrk=3185.550690 sigTrk=286.843363
[12/17 20:22:36   2153s] eee: LAM-FP: thresh=1 ; dimX=4307.202703 ; dimY=4226.121622 ; multX=1.000000 ; multY=1.000000 ; minP=370 ; fpMult=1.000000 ;
[12/17 20:22:36   2153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.371033 uaWl=1.000000 uaWlH=0.077900 aWlH=0.000000 lMod=0 pMax=0.829400 pMod=82 pModAss=50 wcR=0.337800 newSi=0.001600 wHLS=1.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[12/17 20:22:36   2153s] eee: NetCapCache creation started. (Current Mem: 5628.285M) 
[12/17 20:22:36   2153s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5628.285M) 
[12/17 20:22:36   2153s] End AAE Lib Interpolated Model. (MEM=5648.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/17 20:22:36   2153s] Opening parasitic data file '/tmp/innovus_temp_432164_ei-vm-011_cae1_GHOp3C/fpga_top_432164_598TOD.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5648.012M)
[12/17 20:22:36   2153s] Reading RCDB with compressed RC data.
[12/17 20:22:36   2153s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5648.0M)
[12/17 20:22:36   2153s] AAE_INFO: 8 threads acquired from CTE.
[12/17 20:22:37   2156s] Total number of fetched objects 14095
[12/17 20:22:37   2156s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/17 20:22:37   2156s] End delay calculation. (MEM=6048.5 CPU=0:00:02.8 REAL=0:00:01.0)
[12/17 20:22:37   2156s] End delay calculation (fullDC). (MEM=6048.5 CPU=0:00:03.1 REAL=0:00:01.0)
[12/17 20:22:37   2156s] *** CDM Built up (cpu=0:00:03.8  real=0:00:01.0  mem= 6048.5M) ***
[12/17 20:22:37   2157s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:01.0 totSessionCpu=0:35:57 mem=6048.5M)
[12/17 20:22:37   2157s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6048.5M, EPOCH TIME: 1734463357.456362
[12/17 20:22:37   2157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] 
[12/17 20:22:37   2157s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:37   2157s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.008, MEM:6048.5M, EPOCH TIME: 1734463357.464530
[12/17 20:22:37   2157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:22:37   2157s] **optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 4097.9M, totSessionCpu=0:35:57 **
[12/17 20:22:37   2157s] Executing marking Critical Nets1
[12/17 20:22:37   2157s] **INFO: flowCheckPoint #62 OptimizationRecovery
[12/17 20:22:37   2157s] *** Timing Is met
[12/17 20:22:37   2157s] *** Check timing (0:00:00.0)
[12/17 20:22:37   2157s] **INFO: flowCheckPoint #63 FinalSummary
[12/17 20:22:37   2157s] OPTC: user 20.0
[12/17 20:22:37   2157s] Reported timing to dir ./timingReports
[12/17 20:22:37   2157s] **optDesign ... cpu = 0:00:47, real = 0:00:28, mem = 4093.6M, totSessionCpu=0:35:57 **
[12/17 20:22:37   2157s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5649.5M, EPOCH TIME: 1734463357.690988
[12/17 20:22:37   2157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] 
[12/17 20:22:37   2157s]  Pre_CCE_Colorizing is not ON! (0:0:132:0)
[12/17 20:22:37   2157s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.005, MEM:5649.5M, EPOCH TIME: 1734463357.695918
[12/17 20:22:37   2157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:37   2157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:39   2158s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.886%
------------------------------------------------------------------

[12/17 20:22:39   2158s] **optDesign ... cpu = 0:00:48, real = 0:00:30, mem = 4101.0M, totSessionCpu=0:35:58 **
[12/17 20:22:39   2158s] *** Finished optDesign ***
[12/17 20:22:44   2158s] Info: final physical memory for 9 CRR processes is 426.70MB.
[12/17 20:22:45   2158s] Info: Summary of CRR changes:
[12/17 20:22:45   2158s]       - Timing transform commits:       0
[12/17 20:22:45   2158s] Deleting Lib Analyzer.
[12/17 20:22:45   2158s] Info: Destroy the CCOpt slew target map.
[12/17 20:22:45   2158s] clean pInstBBox. size 0
[12/17 20:22:45   2158s] Cell fpga_top LLGs are deleted
[12/17 20:22:45   2158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:45   2158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/17 20:22:45   2158s] Info: pop threads available for lower-level modules during optimization.
[12/17 20:22:45   2158s] *** optDesign #10 [finish] : cpu/real = 0:00:48.1/0:00:35.5 (1.4), totSession cpu/real = 0:35:58.7/4:15:03.4 (0.1), mem = 5650.6M
[12/17 20:22:45   2158s] 
[12/17 20:22:45   2158s] =============================================================================================
[12/17 20:22:45   2158s]  Final TAT Report : optDesign #10                                               22.33-s094_1
[12/17 20:22:45   2158s] =============================================================================================
[12/17 20:22:45   2158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/17 20:22:45   2158s] ---------------------------------------------------------------------------------------------
[12/17 20:22:45   2158s] [ InitOpt                ]      1   0:00:08.7  (  24.4 % )     0:00:08.9 /  0:00:01.9    0.2
[12/17 20:22:45   2158s] [ DrvOpt                 ]      1   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:01.1    1.2
[12/17 20:22:45   2158s] [ ViewPruning            ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.5
[12/17 20:22:45   2158s] [ LayerAssignment        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/17 20:22:45   2158s] [ BuildHoldData          ]      1   0:00:00.7  (   1.9 % )     0:00:02.6 /  0:00:10.0    3.9
[12/17 20:22:45   2158s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.3 % )     0:00:03.3 /  0:00:02.8    0.8
[12/17 20:22:45   2158s] [ DrvReport              ]      8   0:00:02.9  (   8.3 % )     0:00:02.9 /  0:00:02.0    0.7
[12/17 20:22:45   2158s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[12/17 20:22:45   2158s] [ CheckPlace             ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.7
[12/17 20:22:45   2158s] [ RefinePlace            ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.7    1.8
[12/17 20:22:45   2158s] [ ClockDrv               ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.6    1.1
[12/17 20:22:45   2158s] [ EcoRoute               ]      1   0:00:04.5  (  12.7 % )     0:00:04.5 /  0:00:08.0    1.8
[12/17 20:22:45   2158s] [ ExtractRC              ]      2   0:00:07.5  (  21.1 % )     0:00:07.5 /  0:00:17.7    2.3
[12/17 20:22:45   2158s] [ FullDelayCalc          ]      3   0:00:02.0  (   5.5 % )     0:00:02.0 /  0:00:11.1    5.7
[12/17 20:22:45   2158s] [ TimingUpdate           ]     17   0:00:00.9  (   2.6 % )     0:00:02.9 /  0:00:13.9    4.8
[12/17 20:22:45   2158s] [ TimingReport           ]      5   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.6
[12/17 20:22:45   2158s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/17 20:22:45   2158s] [ MISC                   ]          0:00:05.7  (  16.2 % )     0:00:05.7 /  0:00:00.5    0.1
[12/17 20:22:45   2158s] ---------------------------------------------------------------------------------------------
[12/17 20:22:45   2158s]  optDesign #10 TOTAL                0:00:35.5  ( 100.0 % )     0:00:35.5 /  0:00:48.1    1.4
[12/17 20:22:45   2158s] ---------------------------------------------------------------------------------------------
[12/17 20:22:45   2158s] 
[12/17 20:22:45   2158s] 
[12/17 20:22:45   2158s] TimeStamp Deleting Cell Server Begin ...
[12/17 20:22:45   2158s] 
[12/17 20:22:45   2158s] TimeStamp Deleting Cell Server End ...
[12/17 20:22:45   2158s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/17 20:22:51   2159s] <CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
[12/17 20:22:53   2159s] <CMD> uiSetTool select
[12/17 20:22:54   2159s] <CMD> zoomBox 687.46700 529.20500 688.96600 530.54700
[12/17 20:22:55   2159s] <CMD> zoomBox 687.35400 529.08200 689.11800 530.66100
[12/17 20:22:55   2159s] <CMD> zoomBox 687.22200 528.93700 689.29700 530.79500
[12/17 20:22:55   2159s] <CMD> zoomBox 686.41400 528.05100 690.39100 531.61100
[12/17 20:22:56   2159s] <CMD> zoomBox 685.76500 527.33700 691.27100 532.26600
[12/17 20:22:56   2159s] <CMD> zoomBox 684.29500 525.72100 693.26200 533.74800
[12/17 20:22:58   2160s] <CMD> zoomBox 683.01900 524.14700 695.43200 535.25900
[12/17 20:23:22   2162s] <CMD> zoomBox 683.34200 525.00700 693.89300 534.45200
[12/17 20:23:22   2162s] <CMD> zoomBox 683.61600 525.73700 692.58500 533.76600
[12/17 20:23:23   2162s] <CMD> zoomBox 684.04700 526.88200 690.52800 532.68400
[12/17 20:23:23   2162s] <CMD> zoomBox 684.35900 527.71100 689.04100 531.90200
[12/17 20:23:24   2162s] <CMD> deselectAll
[12/17 20:23:24   2162s] <CMD> selectMarker 685.4750 529.8100 688.3450 529.9500 1 1 6
[12/17 20:30:08   2198s] <CMD> deselectAll
[12/17 20:30:08   2198s] <CMD> selectInst grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/mux_frac_logic_out_0/g1
[12/17 20:30:09   2198s] <CMD> zoomBox 683.30300 527.08500 689.78300 532.88600
[12/17 20:30:09   2198s] <CMD> zoomBox 682.63100 526.68700 690.25500 533.51200
[12/17 20:30:10   2198s] <CMD> zoomBox 681.84100 526.21900 690.81000 534.24800
[12/17 20:30:11   2198s] <CMD> zoomBox 682.36800 526.69600 689.99200 533.52100
[12/17 20:30:12   2198s] <CMD> zoomBox 682.81600 527.10100 689.29700 532.90300
[12/17 20:30:12   2198s] <CMD> zoomBox 683.19700 527.44700 688.70600 532.37900
[12/17 20:30:22   2199s] <CMD> deselectAll
[12/17 20:30:22   2199s] <CMD> selectWire 683.8500 529.8100 693.0400 529.9500 1 {prog_clk[0]}
[12/17 20:30:23   2199s] <CMD> zoomBox 682.82500 527.02400 689.30700 532.82700
[12/17 20:30:23   2199s] <CMD> zoomBox 682.38800 526.52700 690.01400 533.35400
[12/17 20:30:23   2199s] <CMD> zoomBox 680.55900 524.44400 692.97700 535.56100
[12/17 20:30:24   2199s] <CMD> zoomBox 677.58100 521.05200 697.80200 539.15400
[12/17 20:30:25   2199s] <CMD> zoomBox 679.72200 523.49100 694.33200 536.57000
[12/17 20:30:25   2200s] <CMD> zoomBox 680.55800 524.44300 692.97700 535.56100
[12/17 20:30:26   2200s] <CMD> zoomBox 682.38700 526.52600 690.01400 533.35400
[12/17 20:30:27   2200s] <CMD> zoomBox 683.19500 527.44500 688.70600 532.37900
[12/17 20:30:40   2201s] <CMD> zoomBox 681.50100 526.87900 689.13000 533.70900
[12/17 20:30:40   2201s] <CMD> zoomBox 680.42400 526.52000 689.40100 534.55600
[12/17 20:30:40   2201s] <CMD> zoomBox 675.91400 525.01600 690.53300 538.10300
[12/17 20:30:41   2201s] <CMD> zoomBox 668.58100 522.54200 692.38800 543.85400
[12/17 20:30:42   2201s] <CMD> zoomBox 665.22800 521.41100 693.23600 546.48400
[12/17 20:30:42   2201s] <CMD> zoomBox 661.28200 520.08100 694.23300 549.57900
[12/17 20:30:48   2202s] <CMD> zoomBox 669.58700 522.59800 689.82400 540.71400
[12/17 20:30:49   2202s] <CMD> zoomBox 674.68900 524.14300 687.11700 535.26900
[12/17 20:30:56   2202s] <CMD> zoomBox 673.31800 523.61200 687.94000 536.70200
[12/17 20:30:56   2202s] <CMD> zoomBox 671.70500 522.98800 688.90800 538.38800
[12/17 20:30:56   2202s] <CMD> zoomBox 661.86000 519.17500 694.81800 548.67900
[12/17 20:30:57   2202s] <CMD> zoomBox 648.92100 514.16500 702.58700 562.20800
[12/17 20:30:58   2203s] <CMD> zoomBox 643.00200 511.87300 706.14000 568.39500
[12/17 20:30:58   2203s] <CMD> zoomBox 636.04000 509.17800 710.32000 575.67400
[12/17 20:31:03   2203s] <CMD> zoomBox 627.86600 505.92100 715.25500 584.15300
[12/17 20:31:03   2203s] <CMD> zoomBox 618.25000 502.09000 721.06100 594.12800
[12/17 20:31:04   2203s] <CMD> zoomBox 593.62700 492.28100 735.92700 619.67000
[12/17 20:31:04   2203s] <CMD> zoomBox 577.96900 486.04400 745.38100 635.91300
[12/17 20:31:05   2204s] <CMD> zoomBox 559.54700 478.55200 756.50300 654.87000
[12/17 20:31:05   2204s] <CMD> zoomBox 537.87400 469.73900 769.58700 677.17200
[12/17 20:31:06   2204s] <CMD> zoomBox 447.08900 432.82300 824.39600 770.59300
[12/17 20:31:07   2204s] <CMD> zoomBox 299.26200 372.40400 913.64400 922.40700
[12/17 20:31:08   2205s] <CMD> zoomBox 58.55100 274.02100 1058.96900 1169.60900
[12/17 20:31:09   2205s] <CMD> zoomBox -181.04300 176.09500 1203.62000 1415.66400
[12/17 20:31:10   2205s] <CMD> zoomBox 13.49000 236.01300 1190.45400 1289.64700
[12/17 20:31:10   2205s] <CMD> zoomBox 178.84300 286.94400 1179.26300 1182.53300
[12/17 20:31:11   2206s] <CMD> zoomBox 319.39400 330.23500 1169.75100 1091.48600
[12/17 20:31:12   2206s] <CMD> zoomBox 438.86100 367.03200 1161.66500 1014.09600
[12/17 20:33:37   2219s] <CMD> zoomBox 344.80400 336.01000 1195.16200 1097.26200
[12/17 20:33:38   2219s] <CMD> zoomBox -49.18900 206.06100 1335.47900 1445.63400
[12/17 20:33:38   2219s] <CMD> zoomBox -441.35300 76.71500 1475.14400 1792.38900
[12/17 20:33:39   2219s] <CMD> zoomBox -984.14000 -102.30900 1668.45200 2272.32700
[12/17 20:33:41   2219s] <CMD> deselectAll
[12/17 20:33:42   2219s] <CMD> fit
[12/17 20:34:00   2221s] 
[12/17 20:34:00   2221s] *** Memory Usage v#1 (Current mem = 5644.676M, initial mem = 635.109M) ***
[12/17 20:34:00   2221s] 
[12/17 20:34:00   2221s] *** Summary of all messages that are not suppressed in this session:
[12/17 20:34:00   2221s] Severity  ID               Count  Summary                                  
[12/17 20:34:00   2221s] WARNING   IMPLF-200          229  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/17 20:34:00   2221s] WARNING   IMPLF-201          168  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/17 20:34:00   2221s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[12/17 20:34:00   2221s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[12/17 20:34:00   2221s] WARNING   IMPFP-4011          12  There are more than one of space, offset...
[12/17 20:34:00   2221s] WARNING   IMPFP-4008          12  The ring number '%d' is specified at sid...
[12/17 20:34:00   2221s] WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
[12/17 20:34:00   2221s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[12/17 20:34:00   2221s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[12/17 20:34:00   2221s] WARNING   IMPVL-159          110  Pin '%s' of cell '%s' is defined in LEF ...
[12/17 20:34:00   2221s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[12/17 20:34:00   2221s] ERROR     IMPSPR-55            1  <e> to open Edit Route form to input net...
[12/17 20:34:00   2221s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/17 20:34:00   2221s] ERROR     IMPESI-2221         96  No driver %s is found in the delay stage...
[12/17 20:34:00   2221s] WARNING   IMPSR-4302           3  Cap-table/qrcTechFile is found in the de...
[12/17 20:34:00   2221s] WARNING   IMPSR-4058           7  Sroute option: %s should be used in conj...
[12/17 20:34:00   2221s] WARNING   IMPSP-105           57  'setPlaceMode -maxRouteLayer' will becom...
[12/17 20:34:00   2221s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[12/17 20:34:00   2221s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[12/17 20:34:00   2221s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[12/17 20:34:00   2221s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/17 20:34:00   2221s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/17 20:34:00   2221s] WARNING   IMPOPT-7075         12  Timing data-to-data checks are present a...
[12/17 20:34:00   2221s] WARNING   IMPOPT-7098         96  WARNING: %s is an undriven net with %d f...
[12/17 20:34:00   2221s] WARNING   IMPOPT-7139         10  'setExtractRCMode -coupled false' has be...
[12/17 20:34:00   2221s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[12/17 20:34:00   2221s] WARNING   IMPCCOPT-1182       20  The clock_gating_cells property has no u...
[12/17 20:34:00   2221s] WARNING   IMPCCOPT-1285       20  The lib cell '%s' specified in %s %s. %s...
[12/17 20:34:00   2221s] WARNING   IMPCCOPT-2314       10  CCOpt found %u clock tree nets marked as...
[12/17 20:34:00   2221s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[12/17 20:34:00   2221s] WARNING   NRDB-2054            1  %s %s %s %s has an illegal 0 width or he...
[12/17 20:34:00   2221s] WARNING   NRDB-733           110  %s %s in %s %s does not have a physical ...
[12/17 20:34:00   2221s] WARNING   NRIG-34            500  Power/Ground pin %s of instance %s is no...
[12/17 20:34:00   2221s] WARNING   IMPUDM-33            1  Global variable "%s" is obsolete and wil...
[12/17 20:34:00   2221s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[12/17 20:34:00   2221s] WARNING   TCLCMD-513         924  The software could not find a matching o...
[12/17 20:34:00   2221s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/17 20:34:00   2221s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[12/17 20:34:00   2221s] WARNING   TECHLIB-1279        95  For cell '%s', in group '%s', voltage sw...
[12/17 20:34:00   2221s] WARNING   TECHLIB-1398       300  The '%s' waveform specified in cell '%s'...
[12/17 20:34:00   2221s] *** Message Summary: 2723 warning(s), 97 error(s)
[12/17 20:34:00   2221s] 
[12/17 20:34:00   2221s] --- Ending "Innovus" (totcpu=0:37:02, real=4:26:20, mem=5644.7M) ---
