
Loading design for application trce from file LedTest_impl1.ncd.
Design name: test
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Sun Dec 23 22:41:07 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            1167 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 69.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i20  (from clk +)
   Destination:    FF         Data in        char_a_i0_i11  (to clk +)
                   FF                        char_a_i0_i3

   Delay:              12.938ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.938ns physical path delay SLICE_0 to SLICE_26 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.527ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q1 SLICE_0 (from clk)
ROUTE         2     1.640     R17C30C.Q1 to     R16C29B.B0 count_20
CTOF_DEL    ---     0.452     R16C29B.B0 to     R16C29B.F0 SLICE_33
ROUTE         1     0.384     R16C29B.F0 to     R16C29B.C1 n42
CTOF_DEL    ---     0.452     R16C29B.C1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29C.LSR n3666 (to clk)
                  --------
                   12.938   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i20  (from clk +)
   Destination:    FF         Data in        char_a_i0_i15  (to clk +)
                   FF                        char_a_i0_i13

   Delay:              12.938ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.938ns physical path delay SLICE_0 to SLICE_32 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.527ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q1 SLICE_0 (from clk)
ROUTE         2     1.640     R17C30C.Q1 to     R16C29B.B0 count_20
CTOF_DEL    ---     0.452     R16C29B.B0 to     R16C29B.F0 SLICE_33
ROUTE         1     0.384     R16C29B.F0 to     R16C29B.C1 n42
CTOF_DEL    ---     0.452     R16C29B.C1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29A.LSR n3666 (to clk)
                  --------
                   12.938   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i20  (from clk +)
   Destination:    FF         Data in        char_a_i0_i7  (to clk +)
                   FF                        char_a_i0_i5

   Delay:              12.938ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.938ns physical path delay SLICE_0 to SLICE_33 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.527ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q1 SLICE_0 (from clk)
ROUTE         2     1.640     R17C30C.Q1 to     R16C29B.B0 count_20
CTOF_DEL    ---     0.452     R16C29B.B0 to     R16C29B.F0 SLICE_33
ROUTE         1     0.384     R16C29B.F0 to     R16C29B.C1 n42
CTOF_DEL    ---     0.452     R16C29B.C1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29B.LSR n3666 (to clk)
                  --------
                   12.938   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i20  (from clk +)
   Destination:    FF         Data in        char_a_i0_i9  (to clk +)

   Delay:              12.938ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.938ns physical path delay SLICE_0 to SLICE_36 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.527ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q1 SLICE_0 (from clk)
ROUTE         2     1.640     R17C30C.Q1 to     R16C29B.B0 count_20
CTOF_DEL    ---     0.452     R16C29B.B0 to     R16C29B.F0 SLICE_33
ROUTE         1     0.384     R16C29B.F0 to     R16C29B.C1 n42
CTOF_DEL    ---     0.452     R16C29B.C1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29D.LSR n3666 (to clk)
                  --------
                   12.938   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i22  (from clk +)
   Destination:    FF         Data in        char_a_i0_i11  (to clk +)
                   FF                        char_a_i0_i3

   Delay:              12.924ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.924ns physical path delay SLICE_12 to SLICE_26 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.541ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q1 SLICE_12 (from clk)
ROUTE         2     1.156     R17C30D.Q1 to     R16C29C.A0 count_22
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_26
ROUTE         1     0.854     R16C29C.F0 to     R16C29B.A1 n32
CTOF_DEL    ---     0.452     R16C29B.A1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29C.LSR n3666 (to clk)
                  --------
                   12.924   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i22  (from clk +)
   Destination:    FF         Data in        char_a_i0_i15  (to clk +)
                   FF                        char_a_i0_i13

   Delay:              12.924ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.924ns physical path delay SLICE_12 to SLICE_32 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.541ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q1 SLICE_12 (from clk)
ROUTE         2     1.156     R17C30D.Q1 to     R16C29C.A0 count_22
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_26
ROUTE         1     0.854     R16C29C.F0 to     R16C29B.A1 n32
CTOF_DEL    ---     0.452     R16C29B.A1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29A.LSR n3666 (to clk)
                  --------
                   12.924   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i22  (from clk +)
   Destination:    FF         Data in        char_a_i0_i7  (to clk +)
                   FF                        char_a_i0_i5

   Delay:              12.924ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.924ns physical path delay SLICE_12 to SLICE_33 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.541ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q1 SLICE_12 (from clk)
ROUTE         2     1.156     R17C30D.Q1 to     R16C29C.A0 count_22
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_26
ROUTE         1     0.854     R16C29C.F0 to     R16C29B.A1 n32
CTOF_DEL    ---     0.452     R16C29B.A1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29B.LSR n3666 (to clk)
                  --------
                   12.924   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i22  (from clk +)
   Destination:    FF         Data in        char_a_i0_i9  (to clk +)

   Delay:              12.924ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.924ns physical path delay SLICE_12 to SLICE_36 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.541ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30D.CLK to     R17C30D.Q1 SLICE_12 (from clk)
ROUTE         2     1.156     R17C30D.Q1 to     R16C29C.A0 count_22
CTOF_DEL    ---     0.452     R16C29C.A0 to     R16C29C.F0 SLICE_26
ROUTE         1     0.854     R16C29C.F0 to     R16C29B.A1 n32
CTOF_DEL    ---     0.452     R16C29B.A1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29D.LSR n3666 (to clk)
                  --------
                   12.924   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.661ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i23  (from clk +)
   Destination:    FF         Data in        char_a_i0_i11  (to clk +)
                   FF                        char_a_i0_i3

   Delay:              12.804ns  (24.4% logic, 75.6% route), 7 logic levels.

 Constraint Details:

     12.804ns physical path delay SLICE_9 to SLICE_26 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.661ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31A.CLK to     R17C31A.Q0 SLICE_9 (from clk)
ROUTE         2     1.506     R17C31A.Q0 to     R16C29B.A0 count_23
CTOF_DEL    ---     0.452     R16C29B.A0 to     R16C29B.F0 SLICE_33
ROUTE         1     0.384     R16C29B.F0 to     R16C29B.C1 n42
CTOF_DEL    ---     0.452     R16C29B.C1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29C.LSR n3666 (to clk)
                  --------
                   12.804   (24.4% logic, 75.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29C.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 69.661ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i23  (from clk +)
   Destination:    FF         Data in        char_a_i0_i15  (to clk +)
                   FF                        char_a_i0_i13

   Delay:              12.804ns  (24.4% logic, 75.6% route), 7 logic levels.

 Constraint Details:

     12.804ns physical path delay SLICE_9 to SLICE_32 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 69.661ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31A.CLK to     R17C31A.Q0 SLICE_9 (from clk)
ROUTE         2     1.506     R17C31A.Q0 to     R16C29B.A0 count_23
CTOF_DEL    ---     0.452     R16C29B.A0 to     R16C29B.F0 SLICE_33
ROUTE         1     0.384     R16C29B.F0 to     R16C29B.C1 n42
CTOF_DEL    ---     0.452     R16C29B.C1 to     R16C29B.F1 SLICE_33
ROUTE         1     0.851     R16C29B.F1 to     R16C30B.A0 n46
CTOF_DEL    ---     0.452     R16C30B.A0 to     R16C30B.F0 SLICE_31
ROUTE         1     0.882     R16C30B.F0 to     R16C29A.B1 n48
CTOF_DEL    ---     0.452     R16C29A.B1 to     R16C29A.F1 SLICE_32
ROUTE         4     2.134     R16C29A.F1 to     R14C20C.B1 clk_enable_18
CTOF_DEL    ---     0.452     R14C20C.B1 to     R14C20C.F1 SLICE_34
ROUTE        14     2.947     R14C20C.F1 to     R16C27A.D1 clk_enable_21
CTOF_DEL    ---     0.452     R16C27A.D1 to     R16C27A.F1 SLICE_25
ROUTE         4     0.979     R16C27A.F1 to    R16C29A.LSR n3666 (to clk)
                  --------
                   12.804   (24.4% logic, 75.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R17C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     3.765        OSC.OSC to    R16C29A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   75.838MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |   12.090 MHz|   75.838 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 28
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1167 paths, 1 nets, and 294 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Sun Dec 23 22:41:07 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            1167 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i20  (from clk +)
   Destination:    FF         Data in        count_489__i20  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30C.CLK to     R17C30C.Q1 SLICE_0 (from clk)
ROUTE         2     0.132     R17C30C.Q1 to     R17C30C.A1 count_20
CTOF_DEL    ---     0.101     R17C30C.A1 to     R17C30C.F1 SLICE_0
ROUTE         1     0.000     R17C30C.F1 to    R17C30C.DI1 n110 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i19  (from clk +)
   Destination:    FF         Data in        count_489__i19  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30C.CLK to     R17C30C.Q0 SLICE_0 (from clk)
ROUTE         2     0.132     R17C30C.Q0 to     R17C30C.A0 count_19
CTOF_DEL    ---     0.101     R17C30C.A0 to     R17C30C.F0 SLICE_0
ROUTE         1     0.000     R17C30C.F0 to    R17C30C.DI0 n111 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i7  (from clk +)
   Destination:    FF         Data in        count_489__i7  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29A.CLK to     R17C29A.Q0 SLICE_1 (from clk)
ROUTE         2     0.132     R17C29A.Q0 to     R17C29A.A0 count_7
CTOF_DEL    ---     0.101     R17C29A.A0 to     R17C29A.F0 SLICE_1
ROUTE         1     0.000     R17C29A.F0 to    R17C29A.DI0 n123 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C29A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C29A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i8  (from clk +)
   Destination:    FF         Data in        count_489__i8  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29A.CLK to     R17C29A.Q1 SLICE_1 (from clk)
ROUTE         2     0.132     R17C29A.Q1 to     R17C29A.A1 count_8
CTOF_DEL    ---     0.101     R17C29A.A1 to     R17C29A.F1 SLICE_1
ROUTE         1     0.000     R17C29A.F1 to    R17C29A.DI1 n122 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C29A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C29A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i4  (from clk +)
   Destination:    FF         Data in        count_489__i4  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R17C28C.Q1 to     R17C28C.A1 count_4
CTOF_DEL    ---     0.101     R17C28C.A1 to     R17C28C.F1 SLICE_10
ROUTE         1     0.000     R17C28C.F1 to    R17C28C.DI1 n126 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i3  (from clk +)
   Destination:    FF         Data in        count_489__i3  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28C.CLK to     R17C28C.Q0 SLICE_10 (from clk)
ROUTE         2     0.132     R17C28C.Q0 to     R17C28C.A0 count_3
CTOF_DEL    ---     0.101     R17C28C.A0 to     R17C28C.F0 SLICE_10
ROUTE         1     0.000     R17C28C.F0 to    R17C28C.DI0 n127 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i1  (from clk +)
   Destination:    FF         Data in        count_489__i1  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q0 SLICE_11 (from clk)
ROUTE         2     0.132     R17C28B.Q0 to     R17C28B.A0 count_1
CTOF_DEL    ---     0.101     R17C28B.A0 to     R17C28B.F0 SLICE_11
ROUTE         1     0.000     R17C28B.F0 to    R17C28B.DI0 n129 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i2  (from clk +)
   Destination:    FF         Data in        count_489__i2  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q1 SLICE_11 (from clk)
ROUTE         2     0.132     R17C28B.Q1 to     R17C28B.A1 count_2
CTOF_DEL    ---     0.101     R17C28B.A1 to     R17C28B.F1 SLICE_11
ROUTE         1     0.000     R17C28B.F1 to    R17C28B.DI1 n128 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C28B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i21  (from clk +)
   Destination:    FF         Data in        count_489__i21  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30D.CLK to     R17C30D.Q0 SLICE_12 (from clk)
ROUTE         2     0.132     R17C30D.Q0 to     R17C30D.A0 count_21
CTOF_DEL    ---     0.101     R17C30D.A0 to     R17C30D.F0 SLICE_12
ROUTE         1     0.000     R17C30D.F0 to    R17C30D.DI0 n109 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_489__i22  (from clk +)
   Destination:    FF         Data in        count_489__i22  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30D.CLK to     R17C30D.Q1 SLICE_12 (from clk)
ROUTE         2     0.132     R17C30D.Q1 to     R17C30D.A1 count_22
CTOF_DEL    ---     0.101     R17C30D.A1 to     R17C30D.F1 SLICE_12
ROUTE         1     0.000     R17C30D.F1 to    R17C30D.DI1 n108 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     1.443        OSC.OSC to    R17C30D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 28
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1167 paths, 1 nets, and 294 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

