# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.864    0.007/*         0.062/*         clock_divider_TX/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.863    0.017/*         0.063/*         clock_divider_RX/flag_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.923    0.046/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.922    0.047/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.922    0.047/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.922    0.047/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.921    0.065/*         0.054/*         pulse_gen/pls_flop_reg/D    1
ALU_CLK(R)->REF_CLK(R)	0.350    0.082/*         0.053/*         U_system_control/\store_ALU_OUT_reg[13] /D    1
ALU_CLK(R)->REF_CLK(R)	0.350    0.083/*         0.053/*         U_system_control/\store_ALU_OUT_reg[9] /D    1
ALU_CLK(R)->REF_CLK(R)	0.350    0.084/*         0.053/*         U_system_control/\store_ALU_OUT_reg[12] /D    1
ALU_CLK(R)->REF_CLK(R)	0.345    0.087/*         0.053/*         U_system_control/\store_ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.088/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.345    0.089/*         0.053/*         U_system_control/\store_ALU_OUT_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.090/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.345    0.091/*         0.053/*         U_system_control/\store_ALU_OUT_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.092/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.344    0.093/*         0.053/*         U_system_control/\store_ALU_OUT_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.093/*         0.053/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	1.035    0.093/*         -0.054/*        REGISTER/\Reg_File_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.096/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.097/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.909    0.097/*         0.062/*         pulse_gen/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.097/*         0.060/*         FIFO/WR/\w_binary_reg[0] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.342    0.098/*         0.054/*         U_system_control/\store_ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.099/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.099/*         0.052/*         Data_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.102/*         0.052/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.102/*         0.056/*         RSTSYNC1/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.103/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.104/*         0.059/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /SI    1
@(R)->UART_CLK(R)	0.831    0.106/*         0.073/*         RSTSYNC2/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.106/*         0.059/*         FIFO/WR/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.106/*         0.059/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.107/*         0.060/*         FIFO/RD/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.107/*         0.059/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.107/*         0.060/*         Data_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.107/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.107/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.107/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.108/*         0.060/*         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.101    0.108/*         0.060/*         ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.109/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.109/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.109/*         0.060/*         ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.109/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.109/*         0.060/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.109/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.110/*         0.063/*         RSTSYNC1/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.110/*         0.060/*         ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.910    0.110/*         0.060/*         FIFO/RD/\rptr_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.111/*         0.060/*         ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.111/*         0.060/*         ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.102    0.111/*         0.060/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.910    0.111/*         0.060/*         FIFO/RD/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.111/*         0.061/*         REGISTER/\Reg_File_reg[15][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.111/*         0.060/*         ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.112/*         0.060/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.112/*         0.060/*         Data_sync/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.112/*         0.060/*         U_system_control/\store_ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.112/*         0.052/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.112/*         0.060/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.113/*         0.060/*         FIFO/WR/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.113/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.113/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.113/*         0.060/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.114/*         0.060/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.104    0.114/*         0.060/*         ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.115/*         0.060/*         U_system_control/\store_ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.115/*         0.060/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.115/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.115/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.115/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.115/*         0.061/*         REGISTER/\Reg_File_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.115/*         0.048/*         FIFO/RD/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.116/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.116/*         0.060/*         FIFO/WR/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.116/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.908    0.116/*         0.052/*         RX/DUT3/\majority_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.117/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.117/*         0.060/*         TX/DUT1/SER_DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.117/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.118/*         0.061/*         REGISTER/\Reg_File_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.908    0.118/*         0.062/*         TX/DUT1/\COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.118/*         0.061/*         U_system_control/\store_ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.118/*         0.061/*         U_system_control/RX_D_VLD_delayed_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.118/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.118/*         0.061/*         REGISTER/\Reg_File_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.119/*         0.060/*         TX/DUT1/\S_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.119/*         0.061/*         U_system_control/\storeadd_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.119/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.119/*         0.061/*         REGISTER/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.119/*         0.060/*         pulse_gen/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.119/*         0.061/*         TX/DUT1/\S_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.120/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.120/*         0.053/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.120/*         0.061/*         REGISTER/\Reg_File_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.120/*         0.061/*         REGISTER/\Reg_File_reg[9][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.103    0.120/*         0.061/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.120/*         0.061/*         REGISTER/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.120/*         0.061/*         REGISTER/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.899    0.120/*         0.061/*         RX/DUT3/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.120/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.120/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.120/*         0.061/*         TX/DUT1/\S_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.121/*         0.060/*         U_system_control/\store_ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.121/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.121/*         0.061/*         REGISTER/\Reg_File_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.121/*         0.061/*         REGISTER/\Reg_File_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.121/*         0.060/*         U_system_control/\store_ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.100    0.121/*         0.060/*         ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.121/*         0.061/*         REGISTER/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.121/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.121/*         0.061/*         REGISTER/\Reg_File_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.121/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.910    0.121/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.121/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.121/*         0.061/*         U_system_control/\store_ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.121/*         0.061/*         REGISTER/\Reg_File_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.122/*         0.061/*         REGISTER/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.122/*         0.061/*         REGISTER/\Reg_File_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.926    0.122/*         0.052/*         TX/DUT1/\S_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.122/*         0.061/*         TX/DUT1/\S_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.122/*         0.061/*         REGISTER/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.122/*         0.061/*         REGISTER/\Reg_File_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.122/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.122/*         0.055/*         U_system_control/\storeadd_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.122/*         0.061/*         TX/DUT1/\S_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.123/*         0.061/*         REGISTER/\Reg_File_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.123/*         0.061/*         REGISTER/\Reg_File_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.123/*         0.061/*         REGISTER/\Reg_File_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.123/*         0.061/*         REGISTER/\Reg_File_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.123/*         0.061/*         REGISTER/\Reg_File_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.123/*         0.061/*         REGISTER/\Reg_File_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.123/*         0.061/*         REGISTER/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.910    0.123/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.123/*         0.061/*         REGISTER/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.123/*         0.061/*         REGISTER/\Reg_File_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.123/*         0.060/*         U_system_control/\store_ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.123/*         0.061/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.123/*         0.061/*         REGISTER/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.123/*         0.061/*         REGISTER/\Reg_File_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.123/*         0.061/*         REGISTER/\Reg_File_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.123/*         0.061/*         REGISTER/\Reg_File_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.123/*         0.061/*         REGISTER/\Reg_File_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.123/*         0.061/*         REGISTER/\Reg_File_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.863    0.123/*         0.061/*         clock_divider_RX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.123/*         0.061/*         REGISTER/\Reg_File_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.123/*         0.061/*         REGISTER/\Reg_File_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.123/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.124/*         0.061/*         REGISTER/\Reg_File_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.124/*         0.061/*         REGISTER/\Reg_File_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.910    0.124/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.124/*         0.061/*         REGISTER/\Reg_File_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.124/*         0.061/*         REGISTER/\Reg_File_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.124/*         0.061/*         REGISTER/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.124/*         0.061/*         REGISTER/\Reg_File_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.124/*         0.061/*         REGISTER/\Reg_File_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.124/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.124/*         0.061/*         REGISTER/\Reg_File_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.124/*         0.061/*         REGISTER/\Reg_File_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.909    0.124/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.124/*         0.061/*         REGISTER/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.125/*         0.061/*         REGISTER/\Reg_File_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.913    0.125/*         0.061/*         TX/DUT1/\S_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.125/*         0.061/*         REGISTER/\Reg_File_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.125/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][3] /SI    1
@(R)->SCAN_CLK(R)	1.036    0.125/*         -0.056/*        REGISTER/\Reg_File_reg[2][0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.125/*         0.061/*         REGISTER/\Reg_File_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.125/*         0.061/*         REGISTER/\Reg_File_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.125/*         0.061/*         REGISTER/\Reg_File_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.125/*         0.061/*         REGISTER/\Reg_File_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.125/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.125/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.125/*         0.061/*         REGISTER/\Reg_File_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.125/*         0.061/*         REGISTER/\Reg_File_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.125/*         0.061/*         REGISTER/\Reg_File_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.125/*         0.061/*         REGISTER/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.125/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.125/*         0.061/*         REGISTER/\Reg_File_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.125/*         0.061/*         REGISTER/\Reg_File_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.125/*         0.061/*         REGISTER/\Reg_File_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.126/*         0.061/*         REGISTER/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.126/*         0.061/*         REGISTER/\Reg_File_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.126/*         0.061/*         REGISTER/\Reg_File_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.863    0.126/*         0.061/*         clock_divider_RX/\counter_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.925    0.126/*         0.052/*         TX/DUT3/par_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.126/*         0.061/*         REGISTER/\Reg_File_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.126/*         0.063/*         U_system_control/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.866    0.126/*         0.061/*         clock_divider_TX/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.126/*         0.061/*         REGISTER/\Reg_File_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.126/*         0.061/*         REGISTER/\Reg_File_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.126/*         0.061/*         REGISTER/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.126/*         0.061/*         FIFO/WR/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.126/*         0.061/*         REGISTER/\Reg_File_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.126/*         0.061/*         REGISTER/\Reg_File_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.126/*         0.055/*         U_system_control/\storeadd_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.126/*         0.061/*         REGISTER/\Reg_File_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.126/*         0.061/*         TX/DUT2/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.126/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.127/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.127/*         0.061/*         REGISTER/\Reg_File_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.127/*         0.061/*         REGISTER/\Reg_File_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.127/*         0.061/*         REGISTER/\Reg_File_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.127/*         0.061/*         REGISTER/\Reg_File_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.127/*         0.060/*         FIFO/MEM/\Reg_File_reg[3][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.902    0.127/*         0.052/*         RX/DUT6/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.127/*         0.061/*         REGISTER/\Reg_File_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.127/*         0.061/*         REGISTER/\Reg_File_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.127/*         0.061/*         REGISTER/\Reg_File_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.127/*         0.061/*         REGISTER/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.127/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.909    0.127/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.128/*         0.061/*         REGISTER/\Reg_File_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.128/*         0.061/*         REGISTER/\Reg_File_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.128/*         0.061/*         REGISTER/\Reg_File_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.128/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.128/*         0.060/*         FIFO/MEM/\Reg_File_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.128/*         0.061/*         REGISTER/\Reg_File_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.909    0.128/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.128/*         0.061/*         Data_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.128/*         0.061/*         FIFO/MEM/\Reg_File_reg[1][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.903    0.128/*         0.052/*         RX/DUT5/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.128/*         0.061/*         REGISTER/\Reg_File_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.129/*         0.061/*         REGISTER/\Reg_File_reg[11][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.903    0.129/*         0.052/*         RX/DUT5/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.129/*         0.061/*         REGISTER/\Reg_File_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.129/*         0.061/*         REGISTER/\Reg_File_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.129/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.129/*         0.061/*         REGISTER/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.909    0.129/*         0.069/*         U_system_control/\TX_P_DATA_store_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.926    0.129/*         0.052/*         TX/DUT1/\S_DATA_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.904    0.130/*         0.052/*         RX/DUT5/\P_DATA_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.908    0.130/*         0.052/*         RX/DUT3/\majority_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.130/*         0.061/*         REGISTER/\Reg_File_reg[12][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.901    0.130/*         0.052/*         RX/DUT5/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.130/*         0.061/*         RX/DUT5/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.130/*         0.061/*         REGISTER/\Reg_File_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.130/*         0.061/*         REGISTER/\Reg_File_reg[13][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.926    0.130/*         0.052/*         TX/DUT1/\S_DATA_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.927    0.130/*         0.052/*         TX/DUT1/\S_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.130/*         0.061/*         REGISTER/\Reg_File_reg[5][0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.901    0.130/*         0.052/*         RX/DUT5/\P_DATA_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.927    0.130/*         0.052/*         TX/DUT1/\S_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.131/*         0.061/*         REGISTER/\Reg_File_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.131/*         0.062/*         REGISTER/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.131/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.131/*         0.061/*         RX/DUT5/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.131/*         0.061/*         Data_sync/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.888    0.131/*         0.061/*         RX/DUT4/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.131/*         0.061/*         REGISTER/\Reg_File_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.132/*         0.061/*         REGISTER/\Reg_File_reg[7][6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.886    */0.132         */0.087         TX/DUT1/\COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.132/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.132/*         0.061/*         REGISTER/\Reg_File_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.898    0.132/*         0.061/*         RX/DUT3/\majority_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.132/*         0.061/*         REGISTER/\Reg_File_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.897    0.132/*         0.061/*         RX/DUT2/\edge_cnt_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.927    0.132/*         0.052/*         TX/DUT1/\S_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.133/*         0.061/*         RX/DUT5/\P_DATA_reg[5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.903    0.133/*         0.052/*         RX/DUT5/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.134/*         0.062/*         Data_sync/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.134/*         0.062/*         REGISTER/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.891    0.134/*         0.062/*         RX/DUT5/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.134/*         0.062/*         REGISTER/\Reg_File_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.134/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.135/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.904    0.135/*         0.052/*         RX/DUT5/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.865    0.135/*         0.062/*         clock_divider_TX/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.865    0.135/*         0.062/*         clock_divider_TX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.135/*         0.062/*         RX/DUT5/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.135/*         0.062/*         REGISTER/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.135/*         0.061/*         FIFO/MEM/\Reg_File_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.135/*         0.056/*         Data_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.135/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.863    0.135/*         0.062/*         clock_divider_TX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.864    0.136/*         0.062/*         clock_divider_TX/\counter_reg[7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.888    */0.136         */0.086         TX/DUT2/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.863    0.136/*         0.062/*         clock_divider_RX/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.136/*         0.062/*         FIFO/MEM/\Reg_File_reg[0][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.923    0.136/*         0.053/*         TX/DUT1/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.910    0.137/*         0.061/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.137/*         0.057/*         U_system_control/\storeadd_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.137/*         0.061/*         FIFO/MEM/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.137/*         0.061/*         REGISTER/\Reg_File_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.138/*         0.062/*         REGISTER/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.138/*         0.062/*         TX/DUT1/\S_DATA_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.897    0.138/*         0.053/*         RX/DUT4/expected_parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.138/*         0.062/*         Data_sync/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.139/*         0.062/*         RSTSYNC1/\sync_reg_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.924    0.139/*         0.052/*         TX/DUT1/SER_DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.139/*         0.062/*         REGISTER/\Reg_File_reg[11][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.919    0.139/*         0.055/*         TX/DUT1/\COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.892    0.139/*         0.062/*         RX/DUT5/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.139/*         0.062/*         RX/DUT5/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.139/*         0.066/*         U_system_control/\TX_P_DATA_store_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.139/*         0.061/*         FIFO/MEM/\Reg_File_reg[0][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.904    0.140/*         0.052/*         RX/DUT5/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.140/*         0.062/*         REGISTER/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.862    0.140/*         0.062/*         clock_divider_RX/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.140/*         0.062/*         FIFO/RD/\r_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.141/*         0.062/*         REGISTER/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.864    0.141/*         0.062/*         clock_divider_TX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.142/*         0.051/*         REGISTER/\Reg_File_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.861    0.142/*         0.062/*         clock_divider_RX/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.143/*         0.062/*         TX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.862    0.143/*         0.062/*         clock_divider_RX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.864    0.143/*         0.062/*         clock_divider_TX/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.144/*         0.062/*         Data_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.145/*         0.062/*         REGISTER/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.145/*         0.062/*         RX/DUT5/\i_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.889    0.145/*         0.061/*         RX/DUT7/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.895    0.145/*         0.062/*         RX/DUT2/\bit_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.908    0.146/*         0.062/*         FIFO/RD/\r_binary_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.897    0.146/*         0.053/*         RX/DUT4/par_err_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.885    */0.148         */0.089         TX/DUT1/\COUNT_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.926    0.148/*         0.051/*         TX/DUT1/\S_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.149/*         0.063/*         FIFO/WR/\w_binary_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.890    */0.150         */0.086         TX/DUT2/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.907    0.153/*         0.062/*         FIFO/RD/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.153/*         0.063/*         U_system_control/\storeadd_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.154/*         0.052/*         Data_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.155/*         0.052/*         Data_sync/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.155/*         0.063/*         U_system_control/\storeadd_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.887    0.156/*         0.063/*         RX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.156/*         0.064/*         REGISTER/\Reg_File_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.907    0.160/*         0.064/*         TX/DUT2/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.161/*         0.063/*         REGISTER/\Reg_File_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.162/*         0.052/*         Data_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.918    0.162/*         0.064/*         U_system_control/\storeadd_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.870    */0.162         */0.087         RX/DUT5/\i_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.162/*         0.064/*         REGISTER/\Reg_File_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.162/*         0.052/*         Data_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.164/*         0.053/*         Data_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.164/*         0.064/*         Data_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.164/*         0.064/*         REGISTER/\Reg_File_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.165/*         0.052/*         Data_sync/\sync_bus_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.886    */0.165         */0.092         FIFO/RD/\r_binary_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.905    0.166/*         0.053/*         RX/DUT2/\bit_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.168/*         0.064/*         REGISTER/\Reg_File_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.168/*         0.065/*         REGISTER/\Reg_File_reg[3][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.883    */0.168         */0.092         FIFO/RD/\rptr_reg[3] /D    1
RX_CLK(R)->RX_CLK(R)	0.906    0.168/*         0.052/*         RX/DUT5/\i_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.170/*         0.052/*         Data_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.171/*         0.052/*         REGISTER/\Reg_File_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.171/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.171/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.172/*         0.053/*         Data_sync/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.172/*         0.052/*         REGISTER/\Reg_File_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.172/*         0.064/*         REGISTER/\Reg_File_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.172/*         0.052/*         REGISTER/\Reg_File_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.172/*         0.052/*         REGISTER/\Reg_File_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.172/*         0.052/*         REGISTER/\Reg_File_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.172/*         0.052/*         REGISTER/\Reg_File_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.172/*         0.052/*         REGISTER/\Reg_File_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.172/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.173/*         0.052/*         REGISTER/\Reg_File_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.173/*         0.052/*         REGISTER/\Reg_File_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.173/*         0.052/*         REGISTER/\Reg_File_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.173/*         0.052/*         REGISTER/\Reg_File_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.173/*         0.052/*         REGISTER/\Reg_File_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.173/*         0.052/*         REGISTER/\Reg_File_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.173/*         0.052/*         REGISTER/\Reg_File_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.173/*         0.052/*         REGISTER/\Reg_File_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.173/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.174/*         0.052/*         REGISTER/\Reg_File_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.174/*         0.052/*         REGISTER/\Reg_File_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.174/*         0.052/*         REGISTER/\Reg_File_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.174/*         0.052/*         REGISTER/\Reg_File_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.174/*         0.052/*         REGISTER/\Reg_File_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.174/*         0.052/*         REGISTER/\Reg_File_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.174/*         0.052/*         REGISTER/\Reg_File_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.174/*         0.052/*         REGISTER/\Reg_File_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.174/*         0.052/*         REGISTER/\Reg_File_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.174/*         0.052/*         REGISTER/\Reg_File_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.174/*         0.052/*         REGISTER/\Reg_File_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.174/*         0.052/*         REGISTER/\Reg_File_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.174/*         0.065/*         Data_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.174/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.908    0.175/*         0.052/*         RX/DUT3/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.175/*         0.052/*         REGISTER/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.175/*         0.052/*         REGISTER/\Reg_File_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.175/*         0.052/*         REGISTER/\Reg_File_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.175/*         0.053/*         FIFO/MEM/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.175/*         0.052/*         REGISTER/\Reg_File_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.175/*         0.052/*         REGISTER/\Reg_File_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.175/*         0.052/*         REGISTER/\Reg_File_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.175/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.175/*         0.052/*         REGISTER/\Reg_File_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.175/*         0.052/*         REGISTER/\Reg_File_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.175/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.176/*         0.053/*         REGISTER/\Reg_File_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.176/*         0.053/*         REGISTER/\Reg_File_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.176/*         0.052/*         REGISTER/\Reg_File_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.176/*         0.053/*         REGISTER/\Reg_File_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.176/*         0.052/*         REGISTER/\Reg_File_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.176/*         0.052/*         REGISTER/\Reg_File_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.176/*         0.052/*         REGISTER/\Reg_File_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.176/*         0.052/*         REGISTER/\Reg_File_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.176/*         0.052/*         REGISTER/\Reg_File_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.176/*         0.052/*         REGISTER/\Reg_File_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.176/*         0.052/*         REGISTER/\Reg_File_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.176/*         0.052/*         REGISTER/\Reg_File_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.176/*         0.052/*         REGISTER/\Reg_File_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.176/*         0.053/*         REGISTER/\Reg_File_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.176/*         0.052/*         REGISTER/\Reg_File_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.176/*         0.052/*         REGISTER/\Reg_File_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.176/*         0.052/*         REGISTER/\Reg_File_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.176/*         0.052/*         REGISTER/\Reg_File_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.176/*         0.052/*         FIFO/MEM/\Reg_File_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.177/*         0.053/*         REGISTER/\Reg_File_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.177/*         0.052/*         REGISTER/\Reg_File_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.177/*         0.052/*         REGISTER/\Reg_File_reg[9][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.873    */0.177         */0.087         RX/DUT2/\bit_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.177/*         0.052/*         REGISTER/\Reg_File_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.177/*         0.052/*         REGISTER/\Reg_File_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.177/*         0.053/*         REGISTER/\Reg_File_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.177/*         0.052/*         REGISTER/\Reg_File_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.177/*         0.052/*         REGISTER/\Reg_File_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.177/*         0.052/*         REGISTER/\Reg_File_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.177/*         0.052/*         REGISTER/\Reg_File_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.177/*         0.052/*         REGISTER/\Reg_File_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.177/*         0.065/*         REGISTER/\Reg_File_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.177/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.178/*         0.052/*         REGISTER/\Reg_File_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.178/*         0.052/*         REGISTER/\Reg_File_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.178/*         0.052/*         REGISTER/\Reg_File_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.178/*         0.052/*         REGISTER/\Reg_File_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.178/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.178/*         0.053/*         REGISTER/\Reg_File_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.178/*         0.053/*         REGISTER/\Reg_File_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.936    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.178/*         0.052/*         REGISTER/\Reg_File_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.178/*         0.052/*         REGISTER/\Reg_File_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.178/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.179/*         0.052/*         REGISTER/\Reg_File_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.179/*         0.053/*         REGISTER/\Reg_File_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.179/*         0.052/*         REGISTER/\Reg_File_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.179/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[0][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.923    0.179/*         0.052/*         TX/DUT2/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.179/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.179/*         0.053/*         REGISTER/\Reg_File_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.180/*         0.052/*         REGISTER/\Reg_File_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.180/*         0.053/*         FIFO/MEM/\Reg_File_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.180/*         0.052/*         REGISTER/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.180/*         0.052/*         FIFO/MEM/\Reg_File_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.180/*         0.053/*         FIFO/MEM/\Reg_File_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.180/*         0.053/*         FIFO/MEM/\Reg_File_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.181/*         0.053/*         REGISTER/\Reg_File_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.937    0.181/*         0.052/*         REGISTER/\Reg_File_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.181/*         0.052/*         REGISTER/\Reg_File_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.181/*         0.053/*         REGISTER/\Reg_File_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.181/*         0.053/*         REGISTER/\Reg_File_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.181/*         0.052/*         REGISTER/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.181/*         0.062/*         U_system_control/RX_D_VLD_delayed_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.182/*         0.052/*         REGISTER/\Reg_File_reg[12][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.902    0.182/*         0.055/*         RX/DUT5/\i_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.182/*         0.053/*         FIFO/MEM/\Reg_File_reg[1][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.921    0.182/*         0.053/*         FIFO/RD/\r_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.182/*         0.053/*         REGISTER/\Reg_File_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.183/*         0.053/*         REGISTER/\Reg_File_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.183/*         0.052/*         REGISTER/\Reg_File_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.183/*         0.052/*         REGISTER/\Reg_File_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.183/*         0.052/*         REGISTER/\Reg_File_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.184/*         0.053/*         REGISTER/\Reg_File_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.184/*         0.066/*         FIFO/WR/\w_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.184/*         0.052/*         REGISTER/\Reg_File_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.184/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.184/*         0.053/*         FIFO/MEM/\Reg_File_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.185/*         0.066/*         FIFO/WR/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.186/*         0.053/*         REGISTER/\Reg_File_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.186/*         0.066/*         Data_sync/\sync_bus_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.902    0.186/*         0.056/*         RX/DUT2/\bit_cnt_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.921    0.186/*         0.054/*         pulse_gen/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.188/*         0.052/*         REGISTER/\Reg_File_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.935    0.189/*         0.053/*         REGISTER/\Reg_File_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.911    0.189/*         0.061/*         TX/DUT1/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.190/*         0.062/*         U_system_control/\storeadd_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.190/*         0.052/*         REGISTER/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.191/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.191/*         0.052/*         REGISTER/\RdData_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.872    */0.194         */0.087         RX/DUT2/\edge_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.194/*         0.052/*         REGISTER/\RdData_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.864    */0.194         */0.087         RX/DUT7/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.194/*         0.052/*         REGISTER/\Reg_File_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.195/*         0.052/*         REGISTER/\Reg_File_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.859    0.195/*         0.061/*         RSTSYNC2/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.195/*         0.066/*         RX/DUT3/\majority_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.884    0.196/*         0.066/*         RX/DUT4/expected_parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.196/*         0.066/*         Data_sync/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.196/*         0.052/*         REGISTER/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.198/*         0.066/*         FIFO/WR/\w_binary_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.863    */0.199         */0.087         RX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.199/*         0.052/*         REGISTER/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.201/*         0.066/*         RX/DUT2/\edge_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.201/*         0.052/*         REGISTER/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.202/*         0.066/*         RX/DUT2/\edge_cnt_reg[4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.869    */0.202         */0.104         FIFO/RD/rempty_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.900    0.203/*         0.052/*         RX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.203/*         0.052/*         REGISTER/\Reg_File_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    0.203/*         0.066/*         RX/DUT2/\edge_cnt_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.920    0.204/*         0.064/*         REGISTER/\Reg_File_reg[2][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.908    0.207/*         0.062/*         TX/DUT1/\COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.913    0.207/*         0.065/*         REGISTER/\Reg_File_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.917    0.208/*         0.066/*         REGISTER/\Reg_File_reg[2][1] /SI    1
@(R)->SCAN_CLK(R)	0.917    0.210/*         0.064/*         REGISTER/\Reg_File_reg[2][6] /RN    1
RX_CLK(R)->RX_CLK(R)	0.874    */0.211         */0.084         RX/DUT2/\bit_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.938    0.211/*         0.052/*         REGISTER/\Reg_File_reg[3][3] /D    1
@(R)->SCAN_CLK(R)	0.917    0.211/*         0.064/*         REGISTER/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.212/*         0.064/*         REGISTER/\Reg_File_reg[5][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.212/*         0.052/*         REGISTER/\Reg_File_reg[3][6] /D    1
@(R)->SCAN_CLK(R)	0.916    0.212/*         0.064/*         REGISTER/\Reg_File_reg[3][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.212/*         0.052/*         REGISTER/\Reg_File_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.213/*         0.052/*         REGISTER/\Reg_File_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.862    0.213/*         0.061/*         clock_divider_RX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.214/*         0.065/*         REGISTER/\Reg_File_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.215/*         0.051/*         REGISTER/\Reg_File_reg[3][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.907    0.216/*         0.053/*         RX/DUT2/\edge_cnt_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.216/*         0.065/*         RX/DUT2/\edge_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.865    0.216/*         0.062/*         clock_divider_TX/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.896    0.216/*         0.061/*         RX/DUT2/\bit_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.216/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    */0.216         */0.091         FIFO/WR/\w_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.909    0.217/*         0.061/*         TX/DUT2/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.219/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.887    0.219/*         0.063/*         RX/DUT1/\current_state_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.921    0.219/*         0.063/*         REGISTER/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.220/*         0.063/*         REGISTER/\Reg_File_reg[2][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.856    */0.220         */0.113         TX/DUT1/\COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.220/*         0.053/*         REGISTER/\Reg_File_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.221/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.918    0.221/*         0.064/*         REGISTER/\Reg_File_reg[7][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.890    */0.221         */0.092         FIFO/WR/\wptr_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.918    0.221/*         0.064/*         REGISTER/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.222/*         0.064/*         REGISTER/\Reg_File_reg[6][5] /RN    1
TX_CLK(R)->TX_CLK(R)	0.921    0.222/*         0.053/*         FIFO/RD/\rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.918    0.223/*         0.064/*         REGISTER/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.223/*         0.064/*         REGISTER/\Reg_File_reg[5][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.223/*         0.052/*         REGISTER/\Reg_File_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.223/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.918    0.223/*         0.063/*         REGISTER/\Reg_File_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.223/*         0.063/*         REGISTER/\Reg_File_reg[4][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.224/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.917    0.224/*         0.063/*         REGISTER/\Reg_File_reg[4][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.897    0.225/*         0.061/*         RX/DUT2/\bit_cnt_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.916    0.225/*         0.063/*         REGISTER/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.225/*         0.063/*         REGISTER/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.225/*         0.063/*         REGISTER/\Reg_File_reg[4][3] /RN    1
RX_CLK(R)->RX_CLK(R)	0.865    */0.226         */0.085         RX/DUT1/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.916    0.226/*         0.063/*         REGISTER/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.226/*         0.063/*         REGISTER/\Reg_File_reg[7][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.226/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.227/*         0.058/*         U_system_control/\TX_P_DATA_store_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.227/*         0.057/*         U_system_control/\TX_P_DATA_store_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.888    0.228/*         0.063/*         RX/DUT1/\current_state_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.913    0.228/*         0.063/*         REGISTER/\Reg_File_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.914    0.228/*         0.064/*         REGISTER/\Reg_File_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.229/*         0.052/*         REGISTER/\Reg_File_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.870    0.229/*         0.054/*         clock_divider_RX/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.230/*         0.059/*         FIFO/WR/wfull_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.473    0.231/*         0.053/*         clock_divider_TX/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.921    0.231/*         0.063/*         REGISTER/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.232/*         0.063/*         REGISTER/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.232/*         0.064/*         REGISTER/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.232/*         0.063/*         REGISTER/\Reg_File_reg[7][3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.472    0.232/*         0.054/*         clock_divider_RX/div_clk_reg/D    1
@(R)->SCAN_CLK(R)	0.916    0.233/*         0.063/*         REGISTER/\Reg_File_reg[7][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.897    */0.234         */0.088         FIFO/WR/\w_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.857    0.236/*         0.065/*         clock_divider_RX/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.913    0.238/*         0.064/*         REGISTER/\Reg_File_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.238/*         0.064/*         REGISTER/\Reg_File_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.872    0.238/*         0.054/*         clock_divider_TX/\counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.920    0.238/*         0.063/*         REGISTER/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.239/*         0.062/*         REGISTER/\Reg_File_reg[5][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.239/*         0.064/*         REGISTER/\Reg_File_reg[1][6] /SI    1
@(R)->SCAN_CLK(R)	0.920    0.240/*         0.062/*         REGISTER/\Reg_File_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.839    */0.240         */0.114         RX/DUT6/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.840    */0.242         */0.085         clock_divider_RX/flag_reg/D    1
@(R)->SCAN_CLK(R)	0.919    0.243/*         0.062/*         U_system_control/\storeadd_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.243/*         0.062/*         REGISTER/\Reg_File_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.244/*         0.062/*         U_system_control/\storeadd_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.244/*         0.062/*         REGISTER/\Reg_File_reg[4][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.894    0.244/*         0.062/*         RX/DUT5/\i_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.917    0.244/*         0.062/*         REGISTER/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.245/*         0.062/*         REGISTER/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.245/*         0.062/*         REGISTER/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.246/*         0.062/*         Data_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.247/*         0.062/*         REGISTER/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.247/*         0.062/*         REGISTER/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.248/*         0.062/*         Data_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.248/*         0.062/*         U_system_control/\storeadd_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.248/*         0.062/*         U_system_control/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.248/*         0.063/*         REGISTER/\Reg_File_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.248/*         0.048/*         REGISTER/\Reg_File_reg[2][7] /SI    1
@(R)->SCAN_CLK(R)	0.921    0.248/*         0.062/*         Data_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.248/*         0.062/*         U_system_control/\storeadd_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.249/*         0.062/*         Data_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.249/*         0.062/*         Data_sync/\sync_bus_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.913    0.251/*         0.063/*         REGISTER/\Reg_File_reg[1][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.923    0.252/*         0.055/*         FIFO/RD/\r_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.913    0.253/*         0.063/*         REGISTER/\Reg_File_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.934    0.253/*         0.046/*         REGISTER/\Reg_File_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.870    0.254/*         0.054/*         clock_divider_RX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.840    */0.254         */0.086         clock_divider_TX/flag_reg/D    1
@(R)->SCAN_CLK(R)	0.917    0.255/*         0.062/*         Data_sync/enable_pulse_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.873    0.256/*         0.054/*         clock_divider_TX/\counter_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.917    0.256/*         0.062/*         Data_sync/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.256/*         0.062/*         Data_sync/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.256/*         0.062/*         Data_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.918    0.256/*         0.062/*         Data_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.257/*         0.062/*         Data_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.257/*         0.062/*         Data_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.257/*         0.062/*         FIFO/sync_r2w/\sync_reg_reg[0][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.891    0.257/*         0.062/*         RX/DUT5/\P_DATA_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.919    0.257/*         0.062/*         FIFO/WR/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.257/*         0.062/*         FIFO/WR/\wptr_reg[3] /RN    1
RX_CLK(R)->RX_CLK(R)	0.874    */0.258         */0.085         RX/DUT2/\edge_cnt_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.920    0.258/*         0.062/*         FIFO/WR/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.258/*         0.062/*         FIFO/sync_r2w/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.258/*         0.062/*         FIFO/WR/\wptr_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.258/*         0.053/*         U_system_control/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.919    0.258/*         0.062/*         FIFO/sync_r2w/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.258/*         0.062/*         FIFO/sync_r2w/\sync_reg_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.893    */0.258         */0.087         Data_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.872    0.258/*         0.054/*         clock_divider_TX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.259/*         0.053/*         REGISTER/\Reg_File_reg[1][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.919    0.259/*         0.059/*         FIFO/RD/\r_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.261/*         0.062/*         REGISTER/\Reg_File_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.873    0.261/*         0.054/*         clock_divider_TX/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.870    0.262/*         0.054/*         clock_divider_RX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.873    0.263/*         0.054/*         clock_divider_TX/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.926    0.263/*         0.052/*         REGISTER/\Reg_File_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.264/*         0.062/*         REGISTER/\Reg_File_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.892    0.265/*         0.064/*         RX/DUT5/\i_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.265/*         0.060/*         U_system_control/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.265/*         0.052/*         REGISTER/\Reg_File_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.869    0.265/*         0.054/*         clock_divider_RX/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.870    0.266/*         0.054/*         clock_divider_RX/\counter_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.907    0.266/*         0.053/*         RX/DUT2/\edge_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.873    0.267/*         0.054/*         clock_divider_TX/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.270/*         0.062/*         REGISTER/\Reg_File_reg[0][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.906    0.270/*         0.053/*         RX/DUT2/\edge_cnt_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.912    0.272/*         0.062/*         FIFO/RD/\r_binary_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.921    0.272/*         0.053/*         FIFO/RD/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.913    0.275/*         0.061/*         FIFO/RD/\r_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.872    0.275/*         0.054/*         clock_divider_TX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.836    */0.275         */0.088         clock_divider_RX/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.867    0.276/*         0.055/*         clock_divider_RX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.276/*         0.061/*         REGISTER/\Reg_File_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.278/*         0.062/*         REGISTER/\Reg_File_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.916    0.280/*         0.061/*         REGISTER/\Reg_File_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.280/*         0.052/*         U_system_control/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.933    0.280/*         0.053/*         FIFO/WR/\w_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.281/*         0.053/*         REGISTER/\Reg_File_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.282/*         0.061/*         REGISTER/\Reg_File_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.282/*         0.054/*         FIFO/WR/\wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.282/*         0.057/*         Data_sync/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.285/*         0.053/*         REGISTER/\Reg_File_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.285/*         0.052/*         REGISTER/\Reg_File_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.920    0.287/*         0.061/*         REGISTER/\Reg_File_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.289/*         0.053/*         REGISTER/\Reg_File_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.290/*         0.061/*         REGISTER/\Reg_File_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.919    0.290/*         0.061/*         REGISTER/\Reg_File_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    0.291/*         0.061/*         REGISTER/\Reg_File_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.292/*         0.053/*         FIFO/WR/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.870    0.294/*         0.055/*         clock_divider_RX/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.300/*         0.052/*         REGISTER/\Reg_File_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.301/*         0.052/*         REGISTER/\Reg_File_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    0.301/*         0.062/*         U_system_control/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.303/*         0.053/*         REGISTER/\Reg_File_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.304/*         0.053/*         REGISTER/\Reg_File_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.871    0.306/*         0.055/*         clock_divider_TX/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.306/*         0.052/*         REGISTER/\Reg_File_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.307/*         0.052/*         U_system_control/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.311/*         0.052/*         REGISTER/\Reg_File_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.925    0.316/*         0.052/*         REGISTER/\Reg_File_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.317/*         0.055/*         FIFO/WR/\w_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.321/*         0.052/*         REGISTER/\Reg_File_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.931    0.322/*         0.052/*         REGISTER/\Reg_File_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.323/*         0.052/*         REGISTER/\Reg_File_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.923    0.331/*         0.053/*         REGISTER/\Reg_File_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.332/*         0.052/*         REGISTER/\Reg_File_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.932    0.332/*         0.052/*         U_system_control/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.334/*         0.054/*         REGISTER/\Reg_File_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.335/*         0.053/*         REGISTER/\Reg_File_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.927    0.335/*         0.052/*         REGISTER/\Reg_File_reg[0][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.920    0.336/*         0.053/*         FIFO/RD/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.924    0.337/*         0.059/*         U_system_control/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.928    0.339/*         0.053/*         REGISTER/\Reg_File_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.342/*         0.052/*         FIFO/MEM/\Reg_File_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.930    0.342/*         0.052/*         REGISTER/\Reg_File_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.922    0.354/*         0.057/*         U_system_control/\store_ALU_OUT_reg[8] /SI    1
@(R)->SCAN_CLK(R)	0.911    0.363/*         0.073/*         RSTSYNC1/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.907    0.366/*         0.077/*         RSTSYNC1/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.929    0.378/*         0.053/*         FIFO/WR/\wptr_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.295    */0.382         */0.087         ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.329    0.390/*         0.053/*         ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	0.329    0.407/*         0.053/*         ALU/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	0.325    0.417/*         0.054/*         ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.329    0.426/*         0.054/*         ALU/\ALU_OUT_reg[5] /D    1
@(R)->SCAN_CLK(R)	1.037    0.428/*         -0.058/*        REGISTER/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->ALU_CLK(R)	0.326    0.429/*         0.054/*         ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	0.326    0.434/*         0.054/*         ALU/OUT_VALID_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.837    0.441/*         0.071/*         clock_divider_RX/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.837    0.442/*         0.071/*         clock_divider_RX/\counter_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.329    0.442/*         0.054/*         ALU/\ALU_OUT_reg[4] /D    1
UART_CLK(R)->UART_CLK(R)	0.837    0.442/*         0.071/*         clock_divider_RX/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.838    0.443/*         0.071/*         clock_divider_RX/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.838    0.443/*         0.071/*         clock_divider_TX/flag_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.839    0.443/*         0.071/*         clock_divider_TX/\counter_reg[7] /RN    1
UART_CLK(R)->UART_CLK(R)	0.839    0.443/*         0.071/*         clock_divider_TX/\counter_reg[6] /RN    1
UART_CLK(R)->UART_CLK(R)	0.839    0.443/*         0.071/*         clock_divider_TX/\counter_reg[5] /RN    1
UART_CLK(R)->UART_CLK(R)	0.838    0.443/*         0.071/*         clock_divider_TX/\counter_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.839    0.443/*         0.071/*         clock_divider_TX/\counter_reg[4] /RN    1
UART_CLK(R)->UART_CLK(R)	0.839    0.443/*         0.071/*         clock_divider_TX/\counter_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.840    0.443/*         0.071/*         clock_divider_TX/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.840    0.443/*         0.071/*         clock_divider_TX/\counter_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.326    0.465/*         0.055/*         ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.327    0.465/*         0.054/*         ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	0.289    */0.482         */-0.038        CLK_GATE/U0_TLATNCAX12M/E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.481    0.518/*         0.062/*         clock_divider_RX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.481    0.518/*         0.062/*         clock_divider_TX/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.886    */0.521         */0.092         REGISTER/RdData_Valid_reg/D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.526         */0.086         ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.526         */0.086         ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.527         */0.086         ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.527         */0.086         ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.297    */0.528         */0.087         ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.296    */0.531         */0.087         ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.296    */0.533         */0.087         ALU/\ALU_OUT_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.919    0.546/*         0.061/*         REGISTER/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.546/*         0.061/*         REGISTER/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.546/*         0.061/*         REGISTER/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.548/*         0.061/*         REGISTER/\Reg_File_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.548/*         0.061/*         REGISTER/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.551/*         0.061/*         REGISTER/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.552/*         0.061/*         REGISTER/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.552/*         0.061/*         REGISTER/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.922    0.553/*         0.061/*         REGISTER/\Reg_File_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.558/*         0.061/*         REGISTER/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.924    0.559/*         0.061/*         REGISTER/\Reg_File_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.560/*         0.061/*         REGISTER/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.926    0.560/*         0.061/*         REGISTER/\Reg_File_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.563/*         0.061/*         REGISTER/\Reg_File_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.563/*         0.061/*         REGISTER/\Reg_File_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.926    0.564/*         0.061/*         REGISTER/\Reg_File_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.564/*         0.061/*         REGISTER/\Reg_File_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.564/*         0.061/*         REGISTER/\Reg_File_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.924    0.565/*         0.061/*         REGISTER/\Reg_File_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.927    0.566/*         0.061/*         REGISTER/\Reg_File_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.927    0.567/*         0.061/*         REGISTER/\Reg_File_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.568/*         0.061/*         REGISTER/\Reg_File_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.568/*         0.061/*         REGISTER/\Reg_File_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.568/*         0.061/*         REGISTER/\Reg_File_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.927    0.570/*         0.061/*         REGISTER/\Reg_File_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.571/*         0.061/*         REGISTER/\Reg_File_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.572/*         0.061/*         REGISTER/\Reg_File_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.927    0.572/*         0.061/*         REGISTER/\Reg_File_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.930    0.572/*         0.061/*         REGISTER/\Reg_File_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.572/*         0.061/*         REGISTER/\Reg_File_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.930    0.573/*         0.061/*         REGISTER/\Reg_File_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.574/*         0.061/*         REGISTER/\Reg_File_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.930    0.574/*         0.061/*         REGISTER/\Reg_File_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.575/*         0.061/*         REGISTER/\Reg_File_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.930    0.575/*         0.061/*         REGISTER/\Reg_File_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.576/*         0.061/*         REGISTER/\Reg_File_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.576/*         0.061/*         REGISTER/\Reg_File_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.576/*         0.061/*         REGISTER/\Reg_File_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.930    0.576/*         0.061/*         REGISTER/\Reg_File_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.930    0.576/*         0.061/*         REGISTER/\Reg_File_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.578/*         0.061/*         REGISTER/\Reg_File_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.579/*         0.061/*         REGISTER/\Reg_File_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.579/*         0.061/*         REGISTER/\Reg_File_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.580/*         0.061/*         REGISTER/\Reg_File_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.929    0.581/*         0.061/*         REGISTER/\Reg_File_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.582/*         0.061/*         REGISTER/\Reg_File_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.928    0.583/*         0.061/*         REGISTER/\Reg_File_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.924    0.583/*         0.061/*         REGISTER/\Reg_File_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.927    0.584/*         0.061/*         REGISTER/\Reg_File_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.584/*         0.061/*         REGISTER/\Reg_File_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.927    0.585/*         0.061/*         REGISTER/\Reg_File_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.922    0.587/*         0.061/*         REGISTER/\Reg_File_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.926    0.587/*         0.061/*         REGISTER/\Reg_File_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.926    0.587/*         0.061/*         REGISTER/\Reg_File_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.587/*         0.061/*         REGISTER/\Reg_File_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.926    0.588/*         0.061/*         REGISTER/\Reg_File_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.926    0.588/*         0.061/*         REGISTER/\Reg_File_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.589/*         0.061/*         REGISTER/\Reg_File_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.589/*         0.061/*         REGISTER/\Reg_File_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.589/*         0.061/*         REGISTER/\Reg_File_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.924    0.590/*         0.061/*         REGISTER/\Reg_File_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.591/*         0.061/*         REGISTER/\Reg_File_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.592/*         0.061/*         REGISTER/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.592/*         0.061/*         REGISTER/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.594/*         0.061/*         REGISTER/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.594/*         0.061/*         REGISTER/\Reg_File_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.594/*         0.061/*         REGISTER/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.594/*         0.061/*         REGISTER/\Reg_File_reg[1][6] /RN    1
UART_CLK(R)->TX_CLK(R)	1.033    0.663/*         -0.059/*        FIFO/RD/rempty_reg/SN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.718/*         0.061/*         RX/DUT3/sampled_bit_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.721/*         0.061/*         RX/DUT3/\majority_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.722/*         0.061/*         RX/DUT2/\edge_cnt_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.723/*         0.061/*         RX/DUT3/\majority_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.733/*         0.061/*         RX/DUT2/\edge_cnt_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.735/*         0.061/*         RX/DUT2/\edge_cnt_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.735/*         0.061/*         RX/DUT2/\edge_cnt_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.738/*         0.060/*         RX/DUT2/\bit_cnt_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.898    0.747/*         0.060/*         RX/DUT2/\bit_cnt_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.899    0.749/*         0.060/*         RX/DUT2/\edge_cnt_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.898    0.757/*         0.060/*         RX/DUT2/\bit_cnt_reg[3] /RN    1
UART_CLK(R)->UART_CLK(R)	0.843    0.759/*         0.063/*         clock_divider_RX/\counter_reg[0] /RN    1
UART_CLK(R)->UART_CLK(R)	0.844    0.759/*         0.062/*         clock_divider_RX/\counter_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.898    0.760/*         0.060/*         RX/DUT2/\bit_cnt_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.845    0.765/*         0.062/*         clock_divider_RX/\counter_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.897    0.767/*         0.060/*         RX/DUT5/\i_reg[1] /RN    1
UART_CLK(R)->UART_CLK(R)	0.846    0.769/*         0.062/*         clock_divider_RX/\counter_reg[2] /RN    1
UART_CLK(R)->UART_CLK(R)	0.846    0.770/*         0.062/*         clock_divider_RX/\counter_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.772/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[2][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.194    0.773/*         0.056/*         RSTSYNC2/\sync_reg_reg[1] /D    1
UART_CLK(R)->TX_CLK(R)	0.914    0.774/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[1][1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.774/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[2][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.774/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[3][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.776/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[3][1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.897    0.777/*         0.060/*         RX/DUT5/\i_reg[2] /RN    1
@(R)->UART_CLK(R)	0.157    0.780/*         0.077/*         RSTSYNC2/\sync_reg_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.916    0.780/*         0.060/*         TX/DUT1/SER_DATA_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.187    0.781/*         0.064/*         RSTSYNC2/\sync_reg_reg[1] /SI    1
UART_CLK(R)->TX_CLK(R)	0.915    0.781/*         0.060/*         pulse_gen/pls_flop_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.913    0.781/*         0.060/*         TX/DUT1/\COUNT_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.915    0.781/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[1][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.781/*         0.060/*         FIFO/RD/\rptr_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.915    0.782/*         0.060/*         pulse_gen/rcv_flop_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.913    0.782/*         0.060/*         TX/DUT1/\COUNT_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.913    0.782/*         0.060/*         FIFO/RD/\rptr_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.915    0.782/*         0.060/*         TX/DUT2/\current_state_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.782/*         0.060/*         TX/DUT2/\current_state_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.896    0.783/*         0.060/*         RX/DUT5/\i_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.783/*         0.060/*         TX/DUT1/\COUNT_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.914    0.784/*         0.060/*         FIFO/RD/\rptr_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.784/*         0.060/*         FIFO/RD/\r_binary_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.915    0.786/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[0][1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.915    0.786/*         0.060/*         FIFO/sync_w2r/\sync_reg_reg[0][0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.786/*         0.060/*         TX/DUT1/\S_DATA_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.917    0.786/*         0.061/*         FIFO/RD/\r_binary_reg[1] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.786/*         0.060/*         FIFO/RD/\r_binary_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.896    0.786/*         0.060/*         RX/DUT5/\P_DATA_reg[7] /RN    1
UART_CLK(R)->TX_CLK(R)	0.915    0.786/*         0.060/*         FIFO/RD/\rptr_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.787/*         0.060/*         TX/DUT1/\S_DATA_reg[2] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.788/*         0.060/*         TX/DUT1/\S_DATA_reg[3] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.788/*         0.060/*         TX/DUT1/\S_DATA_reg[4] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.790/*         0.060/*         TX/DUT1/\S_DATA_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.918    0.790/*         0.060/*         TX/DUT1/\S_DATA_reg[5] /RN    1
UART_CLK(R)->TX_CLK(R)	0.917    0.790/*         0.060/*         TX/DUT1/\S_DATA_reg[6] /RN    1
UART_CLK(R)->TX_CLK(R)	0.913    0.790/*         0.060/*         FIFO/RD/\r_binary_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.917    0.791/*         0.060/*         TX/DUT3/par_bit_reg/RN    1
UART_CLK(R)->TX_CLK(R)	0.917    0.791/*         0.060/*         TX/DUT2/\current_state_reg[0] /RN    1
UART_CLK(R)->TX_CLK(R)	0.916    0.792/*         0.060/*         TX/DUT1/SER_DONE_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.896    0.792/*         0.060/*         RX/DUT5/\P_DATA_reg[6] /RN    1
UART_CLK(R)->RX_CLK(R)	0.896    0.794/*         0.060/*         RX/DUT5/\P_DATA_reg[5] /RN    1
UART_CLK(R)->RX_CLK(R)	0.896    0.794/*         0.060/*         RX/DUT5/\P_DATA_reg[4] /RN    1
UART_CLK(R)->RX_CLK(R)	0.895    0.794/*         0.060/*         RX/DUT5/\P_DATA_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.895    0.796/*         0.060/*         RX/DUT5/\P_DATA_reg[3] /RN    1
UART_CLK(R)->RX_CLK(R)	0.894    0.798/*         0.060/*         RX/DUT6/strt_glitch_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.894    0.799/*         0.060/*         RX/DUT5/\P_DATA_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.893    0.799/*         0.060/*         RX/DUT5/\P_DATA_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.892    0.803/*         0.060/*         RX/DUT1/\current_state_reg[1] /RN    1
UART_CLK(R)->RX_CLK(R)	0.890    0.805/*         0.061/*         RX/DUT1/\current_state_reg[2] /RN    1
UART_CLK(R)->RX_CLK(R)	0.890    0.806/*         0.060/*         RX/DUT1/\current_state_reg[0] /RN    1
UART_CLK(R)->RX_CLK(R)	0.890    0.806/*         0.060/*         RX/DUT4/expected_parity_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.890    0.806/*         0.061/*         RX/DUT7/stp_err_reg/RN    1
UART_CLK(R)->RX_CLK(R)	0.889    0.807/*         0.061/*         RX/DUT4/par_err_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.455    0.826/*         0.071/*         clock_divider_RX/div_clk_reg/RN    1
UART_CLK(R)->UART_CLK(R)	0.455    0.826/*         0.071/*         clock_divider_TX/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.924    0.879/*         0.061/*         REGISTER/\Reg_File_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.924    0.879/*         0.061/*         REGISTER/\Reg_File_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.924    0.879/*         0.061/*         REGISTER/\Reg_File_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.879/*         0.061/*         REGISTER/\Reg_File_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.885/*         0.061/*         REGISTER/\Reg_File_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.922    0.891/*         0.061/*         REGISTER/\Reg_File_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.892/*         0.061/*         REGISTER/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.922    0.897/*         0.061/*         REGISTER/\Reg_File_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.922    0.898/*         0.061/*         REGISTER/\Reg_File_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.898/*         0.061/*         REGISTER/\Reg_File_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.908/*         0.061/*         REGISTER/\Reg_File_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.909/*         0.061/*         REGISTER/\Reg_File_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.921    0.909/*         0.061/*         REGISTER/\Reg_File_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.912/*         0.061/*         REGISTER/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.920    0.917/*         0.061/*         REGISTER/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.920/*         0.061/*         REGISTER/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.924/*         0.061/*         REGISTER/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.928/*         0.061/*         REGISTER/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.929/*         0.061/*         REGISTER/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.934/*         0.061/*         REGISTER/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.937/*         0.061/*         REGISTER/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.937/*         0.061/*         REGISTER/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.939/*         0.061/*         REGISTER/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.915    0.939/*         0.061/*         REGISTER/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.941/*         0.061/*         REGISTER/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.945/*         0.061/*         REGISTER/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.948/*         0.061/*         REGISTER/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.950/*         0.061/*         U_system_control/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.918    0.953/*         0.061/*         REGISTER/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.918    0.953/*         0.061/*         REGISTER/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.953/*         0.061/*         REGISTER/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.960/*         0.061/*         U_system_control/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.923    0.960/*         0.061/*         U_system_control/RX_D_VLD_delayed_reg/RN    1
@(R)->SCAN_CLK(R)	0.923    0.961/*         0.061/*         U_system_control/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.916    0.974/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.917    0.974/*         0.060/*         U_system_control/\store_ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.910    0.980/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.909    0.980/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.990/*         0.060/*         U_system_control/\store_ALU_OUT_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.925    0.990/*         0.060/*         U_system_control/\store_ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.995/*         0.060/*         U_system_control/\store_ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.997/*         0.060/*         U_system_control/\store_ALU_OUT_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.997/*         0.060/*         U_system_control/\store_ALU_OUT_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.998/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.998/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.917    1.002/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.916    1.002/*         0.060/*         FIFO/MEM/\Reg_File_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.911    1.005/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.911    1.005/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.909    1.009/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.909    1.009/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.909    1.010/*         0.068/*         U_system_control/\TX_P_DATA_store_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.320    1.228/*         0.061/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.318    1.228/*         0.061/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.319    1.229/*         0.061/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.237/*         0.061/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.321    1.242/*         0.061/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.322    1.243/*         0.061/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.322    1.244/*         0.061/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.322    1.244/*         0.061/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.322    1.247/*         0.061/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.322    1.250/*         0.061/*         ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.322    1.252/*         0.061/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.253/*         0.061/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.254/*         0.061/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.255/*         0.061/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.255/*         0.061/*         ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.255/*         0.061/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.323    1.255/*         0.061/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.922    1.307/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.308/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.308/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.308/*         0.061/*         FIFO/MEM/\Reg_File_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.312/*         0.061/*         FIFO/MEM/\Reg_File_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.918    1.317/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.919    1.319/*         0.061/*         FIFO/MEM/\Reg_File_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.929    1.321/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.929    1.321/*         0.060/*         FIFO/MEM/\Reg_File_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.323/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.926    1.324/*         0.060/*         FIFO/MEM/\Reg_File_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.926    1.324/*         0.060/*         FIFO/MEM/\Reg_File_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.325/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.925    1.325/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.918    1.325/*         0.061/*         FIFO/MEM/\Reg_File_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.924    1.327/*         0.060/*         U_system_control/\store_ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.926    1.334/*         0.060/*         FIFO/MEM/\Reg_File_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.926    1.334/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.929    1.335/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.929    1.337/*         0.059/*         FIFO/MEM/\Reg_File_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.339/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.340/*         0.060/*         FIFO/MEM/\Reg_File_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.340/*         0.060/*         U_system_control/\store_ALU_OUT_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.929    1.341/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.346/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.353/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.922    1.354/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.354/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.355/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.923    1.357/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.358/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.924    1.358/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.358/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.359/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.359/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.360/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.931    1.361/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.924    1.363/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.924    1.365/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.925    1.365/*         0.059/*         FIFO/MEM/\Reg_File_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.926    1.367/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.369/*         0.058/*         FIFO/WR/\w_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.369/*         0.058/*         FIFO/WR/\w_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.369/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.369/*         0.058/*         FIFO/MEM/\Reg_File_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.926    1.369/*         0.058/*         FIFO/WR/\w_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.369/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.925    1.369/*         0.058/*         FIFO/MEM/\Reg_File_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.370/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.370/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.927    1.370/*         0.058/*         FIFO/WR/\w_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.371/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.372/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.921    1.373/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.919    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.923    1.374/*         0.058/*         FIFO/WR/wfull_reg/RN    1
@(R)->SCAN_CLK(R)	0.920    1.374/*         0.059/*         FIFO/MEM/\Reg_File_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.923    1.374/*         0.058/*         FIFO/sync_r2w/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.375/*         0.059/*         FIFO/MEM/\Reg_File_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.920    1.375/*         0.059/*         FIFO/MEM/\Reg_File_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.919    1.376/*         0.059/*         FIFO/MEM/\Reg_File_reg[7][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.921    19.108/*        0.061/*         REGISTER/\Reg_File_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.899    19.114/*        0.060/*         RX/DUT2/\bit_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.915    19.129/*        0.062/*         FIFO/MEM/\Reg_File_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.051        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.055        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.081        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */21.108        */20.000        SO[3]    1
RX_CLK(R)->RX_CLK(R)	-53.484  */54.584        */54.259        parity_error    1
RX_CLK(R)->RX_CLK(R)	-53.484  */54.812        */54.259        framing_error    1
TX_CLK(R)->TX_CLK(R)	-1735.521 */1736.663      */1736.300      UART_TX_O    1
