{
  "Defaults": {},
  "FMPadding_Batch_0": {
    "SIMD": 2
  },
  "ConvolutionInputGenerator_0": {
    "SIMD": 4,
    "ram_style": "distributed"
  },
  "MatrixVectorActivation_0": {
    "PE": 8,
    "SIMD": 9,
    "ram_style": "auto",
    "resType": "lut",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_0": {
    "PE": 2,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_1": {
    "PE": 2,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "FMPadding_Batch_1": {
    "SIMD": 4
  },
  "ConvolutionInputGenerator_1": {
    "SIMD": 8,
    "ram_style": "distributed"
  },
  "MatrixVectorActivation_1": {
    "PE": 4,
    "SIMD": 9,
    "ram_style": "auto",
    "resType": "lut",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_2": {
    "PE": 1,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_3": {
    "PE": 1,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "FMPadding_Batch_2": {
    "SIMD": 1
  },
  "ConvolutionInputGenerator_2": {
    "SIMD": 1,
    "ram_style": "distributed"
  },
  "MatrixVectorActivation_2": {
    "PE": 1,
    "SIMD": 8,
    "ram_style": "auto",
    "resType": "lut",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_4": {
    "PE": 1,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_5": {
    "PE": 1,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "FMPadding_Batch_3": {
    "SIMD": 1
  },
  "ConvolutionInputGenerator_3": {
    "SIMD": 1,
    "ram_style": "distributed"
  },
  "MatrixVectorActivation_3": {
    "PE": 1,
    "SIMD": 2,
    "ram_style": "auto",
    "resType": "lut",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "Thresholding_Batch_6": {
    "PE": 1,
    "ram_style": "distributed",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  },
  "MatrixVectorActivation_4": {
    "PE": 1,
    "SIMD": 1,
    "ram_style": "auto",
    "resType": "lut",
    "mem_mode": "const",
    "runtime_writeable_weights": 0
  }
}