# RTL Design And Synthesis Workshop Using Sky130

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSDIAT-Program-orange?style=for-the-badge)
<br>
![Week](https://img.shields.io/badge/Week-1-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge)


</div>
Welcome to the **5-Day RTL Design and Synthesis Workshop**. This repository contains all the labs, source code, and documentation for a hands-on learning series focused on Verilog RTL design, simulation, synthesis, and digital circuit optimization using open-source EDA tools and the SKY130 PDK.

## üéØ About This Workshop

This workshop is designed for students and engineers who want to gain practical experience in the complete RTL-to-GDSII flow. The key learning objectives include:

- **Verilog RTL Design**: Writing clean, synthesizable Verilog code for digital circuits.
- **Simulation & Verification**: Creating testbenches and analyzing waveforms using Icarus Verilog and GTKWave.
- **Logic Synthesis**: Converting RTL code into a gate-level netlist using Yosys.
- **Open-Source PDKs**: Working with the SKY130 Process Design Kit for synthesis.
- **Core Digital Design Concepts**: Understanding timing libraries, synthesis strategies (flat vs. hierarchical), efficient coding styles, and handling synthesis-simulation mismatches.
- **Optimization**: Applying combinational and sequential optimization techniques to improve circuit performance.

---

## üìà Daily Progress Tracker

This table provides a high-level overview of my progress through the program. Each day's entry contains a link to a detailed log of the tasks, learnings, and challenges encountered.

| Day | Focus Topic | Status |
| :--- | :--- | :--- |
| **Day 1** | [Introduction to Verilog RTL design and Synthesis](./Day%201) | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 2** | [Timing Libs, Hierarchical vs Flat Synthesis and Efficient Flop Coding Styles](./Day%202) | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 3** | [Combinational and Sequential Optimizations](./Day%203) | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 4** | [Gate Level Simulation and Synthesis-Simulation Mismatch](./Day%204) | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 5** | [Optimization in Synthesis](./Day%205) | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |

---
## üôè Acknowledgment

#### üèÜ Program Leadership & Support

I am sincerely grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and the entire  **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this incredible opportunity to participate in the RISC-V SoC Tapeout Program and contribute to this nationwide initiative.

---
<div align="center">

**üìÇ Repository:** [RISCV Reference SoC Tapeout VSD](https://github.com/dhyey-hingarajiya/RISCV-Reference-SoC-Tapeout-VSD) <br>
**üë®‚Äçüíª Author:** [Dhyey Hingarajiya](https://github.com/dhyey-hingarajiya)  <br>
**üìö Program By:** VLSI System Design (VSD)

</div>
