<stg><name>input_layer_Pipeline_NEURON_LEAK_LOOP</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %membrane_leak_accumulator = alloca i32 1

]]></Node>
<StgValue><ssdm name="membrane_leak_accumulator"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %yf = alloca i32 1

]]></Node>
<StgValue><ssdm name="yf"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln170_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln170

]]></Node>
<StgValue><ssdm name="sext_ln170_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln170_cast = sext i16 %sext_ln170_read

]]></Node>
<StgValue><ssdm name="sext_ln170_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i2 1, i2 %yf

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %membrane_leak_accumulator

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc.i:0 %beta_index = load i2 %yf

]]></Node>
<StgValue><ssdm name="beta_index"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:2 %icmp_ln169 = icmp_eq  i2 %beta_index, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln169 = br i1 %icmp_ln169, void %for.inc.i.split, void %_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="67" op_0_bw="2">
<![CDATA[
for.inc.i.split:2 %zext_ln119 = zext i2 %beta_index

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
for.inc.i.split:3 %mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639

]]></Node>
<StgValue><ssdm name="mul_y_ln"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i.split:9 %add_ln169 = add i2 %beta_index, i2 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:10 %store_ln169 = store i2 %add_ln169, i2 %yf

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
for.inc.i.split:3 %mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639

]]></Node>
<StgValue><ssdm name="mul_y_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="70" st_id="3" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
for.inc.i.split:3 %mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639

]]></Node>
<StgValue><ssdm name="mul_y_ln"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
for.inc.i.split:3 %mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639

]]></Node>
<StgValue><ssdm name="mul_y_ln"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="72" st_id="5" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
for.inc.i.split:3 %mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639

]]></Node>
<StgValue><ssdm name="mul_y_ln"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="35" op_0_bw="35" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:4 %mul_y_ln_s = partselect i35 @_ssdm_op_PartSelect.i35.i67.i32.i32, i67 %mul_y_ln, i32 32, i32 66

]]></Node>
<StgValue><ssdm name="mul_y_ln_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="74" st_id="6" stage="24" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="75" st_id="7" stage="23" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="76" st_id="8" stage="22" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="77" st_id="9" stage="21" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="78" st_id="10" stage="20" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="19" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="80" st_id="12" stage="18" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="81" st_id="13" stage="17" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="82" st_id="14" stage="16" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="83" st_id="15" stage="15" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="84" st_id="16" stage="14" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="85" st_id="17" stage="13" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="86" st_id="18" stage="12" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="87" st_id="19" stage="11" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="88" st_id="20" stage="10" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="89" st_id="21" stage="9" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="90" st_id="22" stage="8" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="91" st_id="23" stage="7" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="92" st_id="24" stage="6" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="93" st_id="25" stage="5" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="94" st_id="26" stage="4" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="95" st_id="27" stage="3" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="96" st_id="28" stage="2" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="97" st_id="29" stage="1" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="35" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
for.inc.i.split:5 %exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table

]]></Node>
<StgValue><ssdm name="exp_r"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="21" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="99" st_id="30" stage="20" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="100" st_id="31" stage="19" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="101" st_id="32" stage="18" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="102" st_id="33" stage="17" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="103" st_id="34" stage="16" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="104" st_id="35" stage="15" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="105" st_id="36" stage="14" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="106" st_id="37" stage="13" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="107" st_id="38" stage="12" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="108" st_id="39" stage="11" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="109" st_id="40" stage="10" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="110" st_id="41" stage="9" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="111" st_id="42" stage="8" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="112" st_id="43" stage="7" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="113" st_id="44" stage="6" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="114" st_id="45" stage="5" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="115" st_id="46" stage="4" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="116" st_id="47" stage="3" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="117" st_id="48" stage="2" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="118" st_id="49" stage="1" lat="21">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.split:6 %sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r

]]></Node>
<StgValue><ssdm name="sdiv_ln170"/></StgValue>
</operation>

<operation id="125" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub:0 %membrane_leak_accumulator_load_1 = load i16 %membrane_leak_accumulator

]]></Node>
<StgValue><ssdm name="membrane_leak_accumulator_load_1"/></StgValue>
</operation>

<operation id="126" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %membrane_leak_accumulator_out, i16 %membrane_leak_accumulator_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="127" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="119" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %membrane_leak_accumulator_load = load i16 %membrane_leak_accumulator

]]></Node>
<StgValue><ssdm name="membrane_leak_accumulator_load"/></StgValue>
</operation>

<operation id="120" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="121" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
for.inc.i.split:7 %trunc_ln170 = trunc i16 %sdiv_ln170

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="122" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split:8 %membrane_leak_accumulator_1 = add i16 %trunc_ln170, i16 %membrane_leak_accumulator_load

]]></Node>
<StgValue><ssdm name="membrane_leak_accumulator_1"/></StgValue>
</operation>

<operation id="123" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:11 %store_ln169 = store i16 %membrane_leak_accumulator_1, i16 %membrane_leak_accumulator

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="124" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:12 %br_ln169 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
