
TesteI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000792c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040792c  0040792c  0001792c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20000000  00407934  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004e0  200009d8  0040830c  000209d8  2**2
                  ALLOC
  4 .stack        00003000  20000eb8  004087ec  000209d8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a02  2**0
                  CONTENTS, READONLY
  7 .debug_info   000167bc  00000000  00000000  00020a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003147  00000000  00000000  00037217  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b58  00000000  00000000  0003a35e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b70  00000000  00000000  0003aeb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000151ad  00000000  00000000  0003ba26  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000de1c  00000000  00000000  00050bd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005a21a  00000000  00000000  0005e9ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002ac0  00000000  00000000  000b8c0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000068cc  00000000  00000000  000bb6cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 3e 00 20 e5 13 40 00 e1 13 40 00 e1 13 40 00     .>. ..@...@...@.
  400010:	e1 13 40 00 e1 13 40 00 e1 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e1 13 40 00 e1 13 40 00 00 00 00 00 e1 13 40 00     ..@...@.......@.
  40003c:	e1 13 40 00 e1 13 40 00 e1 13 40 00 e1 13 40 00     ..@...@...@...@.
  40004c:	e1 13 40 00 e1 13 40 00 e1 13 40 00 e1 13 40 00     ..@...@...@...@.
  40005c:	e1 13 40 00 e1 13 40 00 e1 13 40 00 00 00 00 00     ..@...@...@.....
  40006c:	e5 11 40 00 f9 11 40 00 0d 12 40 00 e1 13 40 00     ..@...@...@...@.
  40007c:	e1 13 40 00 00 00 00 00 00 00 00 00 e1 13 40 00     ..@...........@.
  40008c:	e1 13 40 00 e1 13 40 00 e1 13 40 00 e1 13 40 00     ..@...@...@...@.
  40009c:	e1 13 40 00 e1 13 40 00 e1 13 40 00 e1 13 40 00     ..@...@...@...@.
  4000ac:	e1 13 40 00 e1 13 40 00 e1 13 40 00 e1 13 40 00     ..@...@...@...@.
  4000bc:	e1 13 40 00 e1 13 40 00 e1 13 40 00 e1 13 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009d8 	.word	0x200009d8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407934 	.word	0x00407934

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407934 	.word	0x00407934
  40012c:	200009dc 	.word	0x200009dc
  400130:	00407934 	.word	0x00407934
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e6c 	.word	0x20000e6c
  400170:	20000e64 	.word	0x20000e64

00400174 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400174:	3801      	subs	r0, #1
  400176:	2802      	cmp	r0, #2
  400178:	d815      	bhi.n	4001a6 <_write+0x32>
{
  40017a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40017e:	460e      	mov	r6, r1
  400180:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400182:	b19a      	cbz	r2, 4001ac <_write+0x38>
  400184:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400186:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001c0 <_write+0x4c>
  40018a:	4f0c      	ldr	r7, [pc, #48]	; (4001bc <_write+0x48>)
  40018c:	f8d8 0000 	ldr.w	r0, [r8]
  400190:	f815 1b01 	ldrb.w	r1, [r5], #1
  400194:	683b      	ldr	r3, [r7, #0]
  400196:	4798      	blx	r3
  400198:	2800      	cmp	r0, #0
  40019a:	db0a      	blt.n	4001b2 <_write+0x3e>
  40019c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40019e:	3c01      	subs	r4, #1
  4001a0:	d1f4      	bne.n	40018c <_write+0x18>
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001a6:	f04f 30ff 	mov.w	r0, #4294967295
  4001aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4001ac:	4610      	mov	r0, r2
  4001ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ba:	bf00      	nop
  4001bc:	20000e68 	.word	0x20000e68
  4001c0:	20000e6c 	.word	0x20000e6c

004001c4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4001c4:	b4f0      	push	{r4, r5, r6, r7}
  4001c6:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4001c8:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4001cc:	2810      	cmp	r0, #16
  4001ce:	bf28      	it	cs
  4001d0:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4001d2:	2800      	cmp	r0, #0
  4001d4:	bf08      	it	eq
  4001d6:	2001      	moveq	r0, #1
{
  4001d8:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001da:	4d10      	ldr	r5, [pc, #64]	; (40021c <aat31xx_set_backlight+0x58>)
  4001dc:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  4001e0:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4001e2:	2418      	movs	r4, #24
  4001e4:	636f      	str	r7, [r5, #52]	; 0x34
  4001e6:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001e8:	9b01      	ldr	r3, [sp, #4]
  4001ea:	1e5a      	subs	r2, r3, #1
  4001ec:	9201      	str	r2, [sp, #4]
  4001ee:	2b00      	cmp	r3, #0
  4001f0:	d1fa      	bne.n	4001e8 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001f2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001f4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001f6:	9b01      	ldr	r3, [sp, #4]
  4001f8:	1e5a      	subs	r2, r3, #1
  4001fa:	9201      	str	r2, [sp, #4]
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	d1fa      	bne.n	4001f6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400200:	3101      	adds	r1, #1
  400202:	4281      	cmp	r1, r0
  400204:	d3ee      	bcc.n	4001e4 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400206:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40020a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40020c:	9b01      	ldr	r3, [sp, #4]
  40020e:	1e5a      	subs	r2, r3, #1
  400210:	9201      	str	r2, [sp, #4]
  400212:	2b00      	cmp	r3, #0
  400214:	d1fa      	bne.n	40020c <aat31xx_set_backlight+0x48>
	}
}
  400216:	b002      	add	sp, #8
  400218:	bcf0      	pop	{r4, r5, r6, r7}
  40021a:	4770      	bx	lr
  40021c:	400e1200 	.word	0x400e1200

00400220 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400220:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400226:	4b06      	ldr	r3, [pc, #24]	; (400240 <aat31xx_disable_backlight+0x20>)
  400228:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40022a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40022e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400230:	9b01      	ldr	r3, [sp, #4]
  400232:	1e5a      	subs	r2, r3, #1
  400234:	9201      	str	r2, [sp, #4]
  400236:	2b00      	cmp	r3, #0
  400238:	d1fa      	bne.n	400230 <aat31xx_disable_backlight+0x10>
	}
}
  40023a:	b002      	add	sp, #8
  40023c:	4770      	bx	lr
  40023e:	bf00      	nop
  400240:	400e1200 	.word	0x400e1200

00400244 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400244:	4b0b      	ldr	r3, [pc, #44]	; (400274 <ili93xx_write_ram_prepare+0x30>)
  400246:	781b      	ldrb	r3, [r3, #0]
  400248:	2b01      	cmp	r3, #1
  40024a:	d002      	beq.n	400252 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40024c:	2b02      	cmp	r3, #2
  40024e:	d007      	beq.n	400260 <ili93xx_write_ram_prepare+0x1c>
  400250:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400252:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400256:	2200      	movs	r2, #0
  400258:	701a      	strb	r2, [r3, #0]
  40025a:	2222      	movs	r2, #34	; 0x22
  40025c:	701a      	strb	r2, [r3, #0]
  40025e:	4770      	bx	lr
  400260:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400264:	222c      	movs	r2, #44	; 0x2c
  400266:	701a      	strb	r2, [r3, #0]
  400268:	2200      	movs	r2, #0
  40026a:	701a      	strb	r2, [r3, #0]
  40026c:	223c      	movs	r2, #60	; 0x3c
  40026e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400270:	e7ee      	b.n	400250 <ili93xx_write_ram_prepare+0xc>
  400272:	bf00      	nop
  400274:	200009f4 	.word	0x200009f4

00400278 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400278:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40027c:	4b03      	ldr	r3, [pc, #12]	; (40028c <ili93xx_write_ram+0x14>)
  40027e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400280:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400284:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400286:	b2c0      	uxtb	r0, r0
  400288:	7018      	strb	r0, [r3, #0]
  40028a:	4770      	bx	lr
  40028c:	61000002 	.word	0x61000002

00400290 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400294:	4607      	mov	r7, r0
  400296:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400298:	f031 0907 	bics.w	r9, r1, #7
  40029c:	d023      	beq.n	4002e6 <ili93xx_write_ram_buffer+0x56>
  40029e:	4604      	mov	r4, r0
  4002a0:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002a2:	4d12      	ldr	r5, [pc, #72]	; (4002ec <ili93xx_write_ram_buffer+0x5c>)
  4002a4:	6820      	ldr	r0, [r4, #0]
  4002a6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4002a8:	6860      	ldr	r0, [r4, #4]
  4002aa:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4002ac:	68a0      	ldr	r0, [r4, #8]
  4002ae:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4002b0:	68e0      	ldr	r0, [r4, #12]
  4002b2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4002b4:	6920      	ldr	r0, [r4, #16]
  4002b6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4002b8:	6960      	ldr	r0, [r4, #20]
  4002ba:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4002bc:	69a0      	ldr	r0, [r4, #24]
  4002be:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4002c0:	69e0      	ldr	r0, [r4, #28]
  4002c2:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002c4:	3608      	adds	r6, #8
  4002c6:	3420      	adds	r4, #32
  4002c8:	454e      	cmp	r6, r9
  4002ca:	d3eb      	bcc.n	4002a4 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4002cc:	4546      	cmp	r6, r8
  4002ce:	d208      	bcs.n	4002e2 <ili93xx_write_ram_buffer+0x52>
  4002d0:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002d4:	4d05      	ldr	r5, [pc, #20]	; (4002ec <ili93xx_write_ram_buffer+0x5c>)
  4002d6:	f857 0b04 	ldr.w	r0, [r7], #4
  4002da:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  4002dc:	3601      	adds	r6, #1
  4002de:	45b0      	cmp	r8, r6
  4002e0:	d1f9      	bne.n	4002d6 <ili93xx_write_ram_buffer+0x46>
  4002e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002e6:	464e      	mov	r6, r9
  4002e8:	e7f0      	b.n	4002cc <ili93xx_write_ram_buffer+0x3c>
  4002ea:	bf00      	nop
  4002ec:	00400279 	.word	0x00400279

004002f0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002f0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002f4:	2200      	movs	r2, #0
  4002f6:	701a      	strb	r2, [r3, #0]
  4002f8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002fa:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002fc:	3302      	adds	r3, #2
  4002fe:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400300:	b2c9      	uxtb	r1, r1
  400302:	7019      	strb	r1, [r3, #0]
  400304:	4770      	bx	lr
	...

00400308 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400308:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40030a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40030e:	2400      	movs	r4, #0
  400310:	701c      	strb	r4, [r3, #0]
  400312:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400314:	b14a      	cbz	r2, 40032a <ili93xx_write_register+0x22>
  400316:	1e4b      	subs	r3, r1, #1
  400318:	1e50      	subs	r0, r2, #1
  40031a:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40031e:	4804      	ldr	r0, [pc, #16]	; (400330 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400320:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400324:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400326:	428b      	cmp	r3, r1
  400328:	d1fa      	bne.n	400320 <ili93xx_write_register+0x18>
	}
}
  40032a:	bc10      	pop	{r4}
  40032c:	4770      	bx	lr
  40032e:	bf00      	nop
  400330:	61000002 	.word	0x61000002

00400334 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400334:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400336:	2300      	movs	r3, #0
  400338:	9301      	str	r3, [sp, #4]
  40033a:	9b01      	ldr	r3, [sp, #4]
  40033c:	4298      	cmp	r0, r3
  40033e:	d911      	bls.n	400364 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400340:	2100      	movs	r1, #0
  400342:	4a09      	ldr	r2, [pc, #36]	; (400368 <ili93xx_delay+0x34>)
  400344:	9101      	str	r1, [sp, #4]
  400346:	9b01      	ldr	r3, [sp, #4]
  400348:	4293      	cmp	r3, r2
  40034a:	d805      	bhi.n	400358 <ili93xx_delay+0x24>
  40034c:	9b01      	ldr	r3, [sp, #4]
  40034e:	3301      	adds	r3, #1
  400350:	9301      	str	r3, [sp, #4]
  400352:	9b01      	ldr	r3, [sp, #4]
  400354:	4293      	cmp	r3, r2
  400356:	d9f9      	bls.n	40034c <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400358:	9b01      	ldr	r3, [sp, #4]
  40035a:	3301      	adds	r3, #1
  40035c:	9301      	str	r3, [sp, #4]
  40035e:	9b01      	ldr	r3, [sp, #4]
  400360:	4283      	cmp	r3, r0
  400362:	d3ef      	bcc.n	400344 <ili93xx_delay+0x10>
		}
	}
}
  400364:	b002      	add	sp, #8
  400366:	4770      	bx	lr
  400368:	0001869f 	.word	0x0001869f

0040036c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40036c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40036e:	4c15      	ldr	r4, [pc, #84]	; (4003c4 <ili93xx_check_box_coordinates+0x58>)
  400370:	6824      	ldr	r4, [r4, #0]
  400372:	6805      	ldr	r5, [r0, #0]
  400374:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400376:	bf24      	itt	cs
  400378:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40037c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40037e:	6815      	ldr	r5, [r2, #0]
  400380:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400382:	bf9c      	itt	ls
  400384:	f104 34ff 	addls.w	r4, r4, #4294967295
  400388:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40038a:	4c0f      	ldr	r4, [pc, #60]	; (4003c8 <ili93xx_check_box_coordinates+0x5c>)
  40038c:	6824      	ldr	r4, [r4, #0]
  40038e:	680d      	ldr	r5, [r1, #0]
  400390:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400392:	bf24      	itt	cs
  400394:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400398:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40039a:	681d      	ldr	r5, [r3, #0]
  40039c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40039e:	bf9c      	itt	ls
  4003a0:	f104 34ff 	addls.w	r4, r4, #4294967295
  4003a4:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4003a6:	6804      	ldr	r4, [r0, #0]
  4003a8:	6815      	ldr	r5, [r2, #0]
  4003aa:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4003ac:	bf84      	itt	hi
  4003ae:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4003b0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4003b2:	680a      	ldr	r2, [r1, #0]
  4003b4:	6818      	ldr	r0, [r3, #0]
  4003b6:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4003b8:	bf84      	itt	hi
  4003ba:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4003bc:	601a      	strhi	r2, [r3, #0]
	}
}
  4003be:	bc30      	pop	{r4, r5}
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop
  4003c4:	2000000c 	.word	0x2000000c
  4003c8:	20000010 	.word	0x20000010

004003cc <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  4003cc:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003ce:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003d2:	2200      	movs	r2, #0
  4003d4:	701a      	strb	r2, [r3, #0]
  4003d6:	22d3      	movs	r2, #211	; 0xd3
  4003d8:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003da:	491a      	ldr	r1, [pc, #104]	; (400444 <ili93xx_device_type_identify+0x78>)
  4003dc:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  4003de:	f88d 3000 	strb.w	r3, [sp]
  4003e2:	780b      	ldrb	r3, [r1, #0]
  4003e4:	f88d 3001 	strb.w	r3, [sp, #1]
  4003e8:	780b      	ldrb	r3, [r1, #0]
  4003ea:	b2da      	uxtb	r2, r3
  4003ec:	f88d 2002 	strb.w	r2, [sp, #2]
  4003f0:	780b      	ldrb	r3, [r1, #0]
  4003f2:	b2db      	uxtb	r3, r3
  4003f4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003fc:	b29b      	uxth	r3, r3
  4003fe:	f249 3241 	movw	r2, #37697	; 0x9341
  400402:	4293      	cmp	r3, r2
  400404:	d014      	beq.n	400430 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400406:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40040a:	2200      	movs	r2, #0
  40040c:	701a      	strb	r2, [r3, #0]
  40040e:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400410:	490c      	ldr	r1, [pc, #48]	; (400444 <ili93xx_device_type_identify+0x78>)
  400412:	780b      	ldrb	r3, [r1, #0]
  400414:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  400416:	f88d 2000 	strb.w	r2, [sp]
  40041a:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  40041c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400420:	b29b      	uxth	r3, r3
  400422:	f249 3225 	movw	r2, #37669	; 0x9325
  400426:	4293      	cmp	r3, r2
  400428:	d007      	beq.n	40043a <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40042a:	2001      	movs	r0, #1
}
  40042c:	b002      	add	sp, #8
  40042e:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400430:	2202      	movs	r2, #2
  400432:	4b05      	ldr	r3, [pc, #20]	; (400448 <ili93xx_device_type_identify+0x7c>)
  400434:	701a      	strb	r2, [r3, #0]
		return 0;
  400436:	2000      	movs	r0, #0
  400438:	e7f8      	b.n	40042c <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40043a:	2201      	movs	r2, #1
  40043c:	4b02      	ldr	r3, [pc, #8]	; (400448 <ili93xx_device_type_identify+0x7c>)
  40043e:	701a      	strb	r2, [r3, #0]
		return 0;
  400440:	2000      	movs	r0, #0
  400442:	e7f3      	b.n	40042c <ili93xx_device_type_identify+0x60>
  400444:	61000002 	.word	0x61000002
  400448:	200009f4 	.word	0x200009f4

0040044c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40044c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40044e:	4b09      	ldr	r3, [pc, #36]	; (400474 <ili93xx_display_on+0x28>)
  400450:	781b      	ldrb	r3, [r3, #0]
  400452:	2b01      	cmp	r3, #1
  400454:	d002      	beq.n	40045c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400456:	2b02      	cmp	r3, #2
  400458:	d006      	beq.n	400468 <ili93xx_display_on+0x1c>
  40045a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40045c:	f240 1133 	movw	r1, #307	; 0x133
  400460:	2007      	movs	r0, #7
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <ili93xx_display_on+0x2c>)
  400464:	4798      	blx	r3
  400466:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400468:	2200      	movs	r2, #0
  40046a:	4611      	mov	r1, r2
  40046c:	2029      	movs	r0, #41	; 0x29
  40046e:	4b03      	ldr	r3, [pc, #12]	; (40047c <ili93xx_display_on+0x30>)
  400470:	4798      	blx	r3
	}
}
  400472:	e7f2      	b.n	40045a <ili93xx_display_on+0xe>
  400474:	200009f4 	.word	0x200009f4
  400478:	004002f1 	.word	0x004002f1
  40047c:	00400309 	.word	0x00400309

00400480 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400480:	4a04      	ldr	r2, [pc, #16]	; (400494 <ili93xx_set_foreground_color+0x14>)
  400482:	1f13      	subs	r3, r2, #4
  400484:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400488:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d1fb      	bne.n	400488 <ili93xx_set_foreground_color+0x8>
	}
}
  400490:	4770      	bx	lr
  400492:	bf00      	nop
  400494:	200009f8 	.word	0x200009f8

00400498 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40049c:	b082      	sub	sp, #8
  40049e:	460c      	mov	r4, r1
  4004a0:	4617      	mov	r7, r2
  4004a2:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004a4:	4b23      	ldr	r3, [pc, #140]	; (400534 <ili93xx_set_window+0x9c>)
  4004a6:	781b      	ldrb	r3, [r3, #0]
  4004a8:	2b01      	cmp	r3, #1
  4004aa:	d004      	beq.n	4004b6 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004ac:	2b02      	cmp	r3, #2
  4004ae:	d017      	beq.n	4004e0 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  4004b0:	b002      	add	sp, #8
  4004b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4004b6:	b285      	uxth	r5, r0
  4004b8:	4629      	mov	r1, r5
  4004ba:	2050      	movs	r0, #80	; 0x50
  4004bc:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40053c <ili93xx_set_window+0xa4>
  4004c0:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4004c2:	1e78      	subs	r0, r7, #1
  4004c4:	4428      	add	r0, r5
  4004c6:	b281      	uxth	r1, r0
  4004c8:	2051      	movs	r0, #81	; 0x51
  4004ca:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4004cc:	b2a4      	uxth	r4, r4
  4004ce:	4621      	mov	r1, r4
  4004d0:	2052      	movs	r0, #82	; 0x52
  4004d2:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4004d4:	3e01      	subs	r6, #1
  4004d6:	4434      	add	r4, r6
  4004d8:	b2a1      	uxth	r1, r4
  4004da:	2053      	movs	r0, #83	; 0x53
  4004dc:	47c0      	blx	r8
  4004de:	e7e7      	b.n	4004b0 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  4004e0:	0a03      	lsrs	r3, r0, #8
  4004e2:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  4004e6:	b2c2      	uxtb	r2, r0
  4004e8:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  4004ec:	1e7b      	subs	r3, r7, #1
  4004ee:	4418      	add	r0, r3
  4004f0:	0a00      	lsrs	r0, r0, #8
  4004f2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004f6:	461f      	mov	r7, r3
  4004f8:	4417      	add	r7, r2
  4004fa:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004fe:	2204      	movs	r2, #4
  400500:	eb0d 0102 	add.w	r1, sp, r2
  400504:	202a      	movs	r0, #42	; 0x2a
  400506:	4d0c      	ldr	r5, [pc, #48]	; (400538 <ili93xx_set_window+0xa0>)
  400508:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40050a:	0a23      	lsrs	r3, r4, #8
  40050c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400510:	b2e2      	uxtb	r2, r4
  400512:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400516:	1e73      	subs	r3, r6, #1
  400518:	441c      	add	r4, r3
  40051a:	0a24      	lsrs	r4, r4, #8
  40051c:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400520:	461e      	mov	r6, r3
  400522:	4416      	add	r6, r2
  400524:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400528:	2204      	movs	r2, #4
  40052a:	eb0d 0102 	add.w	r1, sp, r2
  40052e:	202b      	movs	r0, #43	; 0x2b
  400530:	47a8      	blx	r5
}
  400532:	e7bd      	b.n	4004b0 <ili93xx_set_window+0x18>
  400534:	200009f4 	.word	0x200009f4
  400538:	00400309 	.word	0x00400309
  40053c:	004002f1 	.word	0x004002f1

00400540 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400540:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400542:	4b07      	ldr	r3, [pc, #28]	; (400560 <ili93xx_set_cursor_position+0x20>)
  400544:	781b      	ldrb	r3, [r3, #0]
  400546:	2b01      	cmp	r3, #1
  400548:	d000      	beq.n	40054c <ili93xx_set_cursor_position+0xc>
  40054a:	bd38      	pop	{r3, r4, r5, pc}
  40054c:	460c      	mov	r4, r1
  40054e:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400550:	2020      	movs	r0, #32
  400552:	4d04      	ldr	r5, [pc, #16]	; (400564 <ili93xx_set_cursor_position+0x24>)
  400554:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400556:	4621      	mov	r1, r4
  400558:	2021      	movs	r0, #33	; 0x21
  40055a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40055c:	e7f5      	b.n	40054a <ili93xx_set_cursor_position+0xa>
  40055e:	bf00      	nop
  400560:	200009f4 	.word	0x200009f4
  400564:	004002f1 	.word	0x004002f1

00400568 <ili93xx_init>:
{
  400568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40056c:	b083      	sub	sp, #12
  40056e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400570:	4bac      	ldr	r3, [pc, #688]	; (400824 <ili93xx_init+0x2bc>)
  400572:	4798      	blx	r3
  400574:	2800      	cmp	r0, #0
  400576:	f040 8152 	bne.w	40081e <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40057a:	22f0      	movs	r2, #240	; 0xf0
  40057c:	4baa      	ldr	r3, [pc, #680]	; (400828 <ili93xx_init+0x2c0>)
  40057e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400580:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400584:	4ba9      	ldr	r3, [pc, #676]	; (40082c <ili93xx_init+0x2c4>)
  400586:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400588:	4ba9      	ldr	r3, [pc, #676]	; (400830 <ili93xx_init+0x2c8>)
  40058a:	781b      	ldrb	r3, [r3, #0]
  40058c:	2b01      	cmp	r3, #1
  40058e:	d006      	beq.n	40059e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400590:	2b02      	cmp	r3, #2
  400592:	f000 80b5 	beq.w	400700 <ili93xx_init+0x198>
		return 1;
  400596:	2001      	movs	r0, #1
}
  400598:	b003      	add	sp, #12
  40059a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40059e:	2133      	movs	r1, #51	; 0x33
  4005a0:	2007      	movs	r0, #7
  4005a2:	4ca4      	ldr	r4, [pc, #656]	; (400834 <ili93xx_init+0x2cc>)
  4005a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005a6:	2100      	movs	r1, #0
  4005a8:	2010      	movs	r0, #16
  4005aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4005ac:	2101      	movs	r1, #1
  4005ae:	2000      	movs	r0, #0
  4005b0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4005b2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005b6:	2001      	movs	r0, #1
  4005b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4005ba:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4005be:	2002      	movs	r0, #2
  4005c0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4005c2:	2100      	movs	r1, #0
  4005c4:	2004      	movs	r0, #4
  4005c6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4005c8:	f240 2107 	movw	r1, #519	; 0x207
  4005cc:	2008      	movs	r0, #8
  4005ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4005d0:	2100      	movs	r1, #0
  4005d2:	2009      	movs	r0, #9
  4005d4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4005d6:	2100      	movs	r1, #0
  4005d8:	200a      	movs	r0, #10
  4005da:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  4005dc:	2100      	movs	r1, #0
  4005de:	200c      	movs	r0, #12
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  4005e2:	2100      	movs	r1, #0
  4005e4:	200d      	movs	r0, #13
  4005e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  4005e8:	2100      	movs	r1, #0
  4005ea:	200f      	movs	r0, #15
  4005ec:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005ee:	2100      	movs	r1, #0
  4005f0:	2010      	movs	r0, #16
  4005f2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005f4:	2100      	movs	r1, #0
  4005f6:	2011      	movs	r0, #17
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005fa:	2100      	movs	r1, #0
  4005fc:	2012      	movs	r0, #18
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400600:	2100      	movs	r1, #0
  400602:	2013      	movs	r0, #19
  400604:	47a0      	blx	r4
		ili93xx_delay(200);
  400606:	20c8      	movs	r0, #200	; 0xc8
  400608:	4d8b      	ldr	r5, [pc, #556]	; (400838 <ili93xx_init+0x2d0>)
  40060a:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  40060c:	f241 2190 	movw	r1, #4752	; 0x1290
  400610:	2010      	movs	r0, #16
  400612:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400614:	f240 2127 	movw	r1, #551	; 0x227
  400618:	2011      	movs	r0, #17
  40061a:	47a0      	blx	r4
		ili93xx_delay(50);
  40061c:	2032      	movs	r0, #50	; 0x32
  40061e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400620:	211b      	movs	r1, #27
  400622:	2012      	movs	r0, #18
  400624:	47a0      	blx	r4
		ili93xx_delay(50);
  400626:	2032      	movs	r0, #50	; 0x32
  400628:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40062a:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40062e:	2013      	movs	r0, #19
  400630:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400632:	2119      	movs	r1, #25
  400634:	2029      	movs	r0, #41	; 0x29
  400636:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400638:	210d      	movs	r1, #13
  40063a:	202b      	movs	r0, #43	; 0x2b
  40063c:	47a0      	blx	r4
		ili93xx_delay(50);
  40063e:	2032      	movs	r0, #50	; 0x32
  400640:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400642:	2100      	movs	r1, #0
  400644:	2030      	movs	r0, #48	; 0x30
  400646:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400648:	f44f 7101 	mov.w	r1, #516	; 0x204
  40064c:	2031      	movs	r0, #49	; 0x31
  40064e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400650:	f44f 7100 	mov.w	r1, #512	; 0x200
  400654:	2032      	movs	r0, #50	; 0x32
  400656:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400658:	2107      	movs	r1, #7
  40065a:	2035      	movs	r0, #53	; 0x35
  40065c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40065e:	f241 4104 	movw	r1, #5124	; 0x1404
  400662:	2036      	movs	r0, #54	; 0x36
  400664:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400666:	f240 7105 	movw	r1, #1797	; 0x705
  40066a:	2037      	movs	r0, #55	; 0x37
  40066c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40066e:	f240 3105 	movw	r1, #773	; 0x305
  400672:	2038      	movs	r0, #56	; 0x38
  400674:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400676:	f240 7107 	movw	r1, #1799	; 0x707
  40067a:	2039      	movs	r0, #57	; 0x39
  40067c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40067e:	f240 7101 	movw	r1, #1793	; 0x701
  400682:	203c      	movs	r0, #60	; 0x3c
  400684:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400686:	210e      	movs	r1, #14
  400688:	203d      	movs	r0, #61	; 0x3d
  40068a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40068c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400690:	2003      	movs	r0, #3
  400692:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400694:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400698:	2060      	movs	r0, #96	; 0x60
  40069a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40069c:	2101      	movs	r1, #1
  40069e:	2061      	movs	r0, #97	; 0x61
  4006a0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4006a2:	2100      	movs	r1, #0
  4006a4:	206a      	movs	r0, #106	; 0x6a
  4006a6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4006a8:	2100      	movs	r1, #0
  4006aa:	2080      	movs	r0, #128	; 0x80
  4006ac:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006ae:	2100      	movs	r1, #0
  4006b0:	2081      	movs	r0, #129	; 0x81
  4006b2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4006b4:	2100      	movs	r1, #0
  4006b6:	2082      	movs	r0, #130	; 0x82
  4006b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4006ba:	2100      	movs	r1, #0
  4006bc:	2083      	movs	r0, #131	; 0x83
  4006be:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006c0:	2100      	movs	r1, #0
  4006c2:	2084      	movs	r0, #132	; 0x84
  4006c4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4006c6:	2100      	movs	r1, #0
  4006c8:	2085      	movs	r0, #133	; 0x85
  4006ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4006cc:	2110      	movs	r1, #16
  4006ce:	2090      	movs	r0, #144	; 0x90
  4006d0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4006d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4006d6:	2092      	movs	r0, #146	; 0x92
  4006d8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4006da:	f44f 7188 	mov.w	r1, #272	; 0x110
  4006de:	2095      	movs	r0, #149	; 0x95
  4006e0:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4006e2:	6873      	ldr	r3, [r6, #4]
  4006e4:	6832      	ldr	r2, [r6, #0]
  4006e6:	2100      	movs	r1, #0
  4006e8:	4608      	mov	r0, r1
  4006ea:	4c54      	ldr	r4, [pc, #336]	; (40083c <ili93xx_init+0x2d4>)
  4006ec:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4006ee:	68b0      	ldr	r0, [r6, #8]
  4006f0:	4b53      	ldr	r3, [pc, #332]	; (400840 <ili93xx_init+0x2d8>)
  4006f2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006f4:	2100      	movs	r1, #0
  4006f6:	4608      	mov	r0, r1
  4006f8:	4b52      	ldr	r3, [pc, #328]	; (400844 <ili93xx_init+0x2dc>)
  4006fa:	4798      	blx	r3
	return 0;
  4006fc:	2000      	movs	r0, #0
  4006fe:	e74b      	b.n	400598 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400700:	2339      	movs	r3, #57	; 0x39
  400702:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400706:	232c      	movs	r3, #44	; 0x2c
  400708:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40070c:	2400      	movs	r4, #0
  40070e:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400712:	2334      	movs	r3, #52	; 0x34
  400714:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400718:	2702      	movs	r7, #2
  40071a:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  40071e:	2205      	movs	r2, #5
  400720:	4669      	mov	r1, sp
  400722:	20cb      	movs	r0, #203	; 0xcb
  400724:	4d48      	ldr	r5, [pc, #288]	; (400848 <ili93xx_init+0x2e0>)
  400726:	47a8      	blx	r5
		paratable[0] = 0;
  400728:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40072c:	23aa      	movs	r3, #170	; 0xaa
  40072e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400732:	23b0      	movs	r3, #176	; 0xb0
  400734:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400738:	2203      	movs	r2, #3
  40073a:	4669      	mov	r1, sp
  40073c:	20cf      	movs	r0, #207	; 0xcf
  40073e:	47a8      	blx	r5
		paratable[0] = 0x30;
  400740:	2330      	movs	r3, #48	; 0x30
  400742:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400746:	2201      	movs	r2, #1
  400748:	4669      	mov	r1, sp
  40074a:	20f7      	movs	r0, #247	; 0xf7
  40074c:	47a8      	blx	r5
		paratable[0] = 0x25;
  40074e:	2325      	movs	r3, #37	; 0x25
  400750:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400754:	2201      	movs	r2, #1
  400756:	4669      	mov	r1, sp
  400758:	20c0      	movs	r0, #192	; 0xc0
  40075a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40075c:	f04f 0911 	mov.w	r9, #17
  400760:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400764:	2201      	movs	r2, #1
  400766:	4669      	mov	r1, sp
  400768:	20c1      	movs	r0, #193	; 0xc1
  40076a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40076c:	235c      	movs	r3, #92	; 0x5c
  40076e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400772:	234c      	movs	r3, #76	; 0x4c
  400774:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400778:	463a      	mov	r2, r7
  40077a:	4669      	mov	r1, sp
  40077c:	20c5      	movs	r0, #197	; 0xc5
  40077e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400780:	2394      	movs	r3, #148	; 0x94
  400782:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400786:	2201      	movs	r2, #1
  400788:	4669      	mov	r1, sp
  40078a:	20c7      	movs	r0, #199	; 0xc7
  40078c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40078e:	2385      	movs	r3, #133	; 0x85
  400790:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400794:	f04f 0801 	mov.w	r8, #1
  400798:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40079c:	2378      	movs	r3, #120	; 0x78
  40079e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4007a2:	2203      	movs	r2, #3
  4007a4:	4669      	mov	r1, sp
  4007a6:	20e8      	movs	r0, #232	; 0xe8
  4007a8:	47a8      	blx	r5
		paratable[0] = 0x00;
  4007aa:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4007ae:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4007b2:	463a      	mov	r2, r7
  4007b4:	4669      	mov	r1, sp
  4007b6:	20ea      	movs	r0, #234	; 0xea
  4007b8:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4007ba:	2348      	movs	r3, #72	; 0x48
  4007bc:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4007c0:	4642      	mov	r2, r8
  4007c2:	4669      	mov	r1, sp
  4007c4:	2036      	movs	r0, #54	; 0x36
  4007c6:	47a8      	blx	r5
		paratable[0] = 0x06;
  4007c8:	2306      	movs	r3, #6
  4007ca:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  4007ce:	4642      	mov	r2, r8
  4007d0:	4669      	mov	r1, sp
  4007d2:	203a      	movs	r0, #58	; 0x3a
  4007d4:	47a8      	blx	r5
		paratable[0] = 0x02;
  4007d6:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  4007da:	2382      	movs	r3, #130	; 0x82
  4007dc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  4007e0:	2327      	movs	r3, #39	; 0x27
  4007e2:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  4007e6:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  4007ea:	2204      	movs	r2, #4
  4007ec:	4669      	mov	r1, sp
  4007ee:	20b6      	movs	r0, #182	; 0xb6
  4007f0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007f2:	6873      	ldr	r3, [r6, #4]
  4007f4:	6832      	ldr	r2, [r6, #0]
  4007f6:	4621      	mov	r1, r4
  4007f8:	4620      	mov	r0, r4
  4007fa:	4f10      	ldr	r7, [pc, #64]	; (40083c <ili93xx_init+0x2d4>)
  4007fc:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007fe:	68b0      	ldr	r0, [r6, #8]
  400800:	4b0f      	ldr	r3, [pc, #60]	; (400840 <ili93xx_init+0x2d8>)
  400802:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400804:	4622      	mov	r2, r4
  400806:	4669      	mov	r1, sp
  400808:	4648      	mov	r0, r9
  40080a:	47a8      	blx	r5
		ili93xx_delay(10);
  40080c:	200a      	movs	r0, #10
  40080e:	4b0a      	ldr	r3, [pc, #40]	; (400838 <ili93xx_init+0x2d0>)
  400810:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400812:	4622      	mov	r2, r4
  400814:	4669      	mov	r1, sp
  400816:	2029      	movs	r0, #41	; 0x29
  400818:	47a8      	blx	r5
	return 0;
  40081a:	4620      	mov	r0, r4
  40081c:	e6bc      	b.n	400598 <ili93xx_init+0x30>
		return 1;
  40081e:	2001      	movs	r0, #1
  400820:	e6ba      	b.n	400598 <ili93xx_init+0x30>
  400822:	bf00      	nop
  400824:	004003cd 	.word	0x004003cd
  400828:	2000000c 	.word	0x2000000c
  40082c:	20000010 	.word	0x20000010
  400830:	200009f4 	.word	0x200009f4
  400834:	004002f1 	.word	0x004002f1
  400838:	00400335 	.word	0x00400335
  40083c:	00400499 	.word	0x00400499
  400840:	00400481 	.word	0x00400481
  400844:	00400541 	.word	0x00400541
  400848:	00400309 	.word	0x00400309

0040084c <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40084c:	4b16      	ldr	r3, [pc, #88]	; (4008a8 <ili93xx_draw_pixel+0x5c>)
  40084e:	681b      	ldr	r3, [r3, #0]
  400850:	4283      	cmp	r3, r0
  400852:	d924      	bls.n	40089e <ili93xx_draw_pixel+0x52>
  400854:	4b15      	ldr	r3, [pc, #84]	; (4008ac <ili93xx_draw_pixel+0x60>)
  400856:	681b      	ldr	r3, [r3, #0]
  400858:	428b      	cmp	r3, r1
  40085a:	d922      	bls.n	4008a2 <ili93xx_draw_pixel+0x56>
{
  40085c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40085e:	4b14      	ldr	r3, [pc, #80]	; (4008b0 <ili93xx_draw_pixel+0x64>)
  400860:	781b      	ldrb	r3, [r3, #0]
  400862:	2b01      	cmp	r3, #1
  400864:	d003      	beq.n	40086e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400866:	2b02      	cmp	r3, #2
  400868:	d00d      	beq.n	400886 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40086a:	2000      	movs	r0, #0
}
  40086c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40086e:	b289      	uxth	r1, r1
  400870:	b280      	uxth	r0, r0
  400872:	4b10      	ldr	r3, [pc, #64]	; (4008b4 <ili93xx_draw_pixel+0x68>)
  400874:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400876:	4b10      	ldr	r3, [pc, #64]	; (4008b8 <ili93xx_draw_pixel+0x6c>)
  400878:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40087a:	4b10      	ldr	r3, [pc, #64]	; (4008bc <ili93xx_draw_pixel+0x70>)
  40087c:	6818      	ldr	r0, [r3, #0]
  40087e:	4b10      	ldr	r3, [pc, #64]	; (4008c0 <ili93xx_draw_pixel+0x74>)
  400880:	4798      	blx	r3
	return 0;
  400882:	2000      	movs	r0, #0
  400884:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400886:	2300      	movs	r3, #0
  400888:	461a      	mov	r2, r3
  40088a:	4c0e      	ldr	r4, [pc, #56]	; (4008c4 <ili93xx_draw_pixel+0x78>)
  40088c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40088e:	4b0a      	ldr	r3, [pc, #40]	; (4008b8 <ili93xx_draw_pixel+0x6c>)
  400890:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400892:	4b0a      	ldr	r3, [pc, #40]	; (4008bc <ili93xx_draw_pixel+0x70>)
  400894:	6818      	ldr	r0, [r3, #0]
  400896:	4b0a      	ldr	r3, [pc, #40]	; (4008c0 <ili93xx_draw_pixel+0x74>)
  400898:	4798      	blx	r3
	return 0;
  40089a:	2000      	movs	r0, #0
  40089c:	bd10      	pop	{r4, pc}
		return 1;
  40089e:	2001      	movs	r0, #1
  4008a0:	4770      	bx	lr
  4008a2:	2001      	movs	r0, #1
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	2000000c 	.word	0x2000000c
  4008ac:	20000010 	.word	0x20000010
  4008b0:	200009f4 	.word	0x200009f4
  4008b4:	00400541 	.word	0x00400541
  4008b8:	00400245 	.word	0x00400245
  4008bc:	200009f8 	.word	0x200009f8
  4008c0:	00400279 	.word	0x00400279
  4008c4:	00400499 	.word	0x00400499

004008c8 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4008c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008cc:	b084      	sub	sp, #16
  4008ce:	9003      	str	r0, [sp, #12]
  4008d0:	9102      	str	r1, [sp, #8]
  4008d2:	9201      	str	r2, [sp, #4]
  4008d4:	aa04      	add	r2, sp, #16
  4008d6:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4008da:	4613      	mov	r3, r2
  4008dc:	aa01      	add	r2, sp, #4
  4008de:	a902      	add	r1, sp, #8
  4008e0:	a803      	add	r0, sp, #12
  4008e2:	4c22      	ldr	r4, [pc, #136]	; (40096c <ili93xx_draw_filled_rectangle+0xa4>)
  4008e4:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4008e6:	9803      	ldr	r0, [sp, #12]
  4008e8:	9902      	ldr	r1, [sp, #8]
  4008ea:	9b00      	ldr	r3, [sp, #0]
  4008ec:	3301      	adds	r3, #1
  4008ee:	9a01      	ldr	r2, [sp, #4]
  4008f0:	3201      	adds	r2, #1
  4008f2:	1a5b      	subs	r3, r3, r1
  4008f4:	1a12      	subs	r2, r2, r0
  4008f6:	4c1e      	ldr	r4, [pc, #120]	; (400970 <ili93xx_draw_filled_rectangle+0xa8>)
  4008f8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008fa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008fe:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400902:	4b1c      	ldr	r3, [pc, #112]	; (400974 <ili93xx_draw_filled_rectangle+0xac>)
  400904:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400906:	4b1c      	ldr	r3, [pc, #112]	; (400978 <ili93xx_draw_filled_rectangle+0xb0>)
  400908:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40090a:	9a03      	ldr	r2, [sp, #12]
  40090c:	9b01      	ldr	r3, [sp, #4]
  40090e:	1a9a      	subs	r2, r3, r2
  400910:	9b00      	ldr	r3, [sp, #0]
  400912:	f103 0801 	add.w	r8, r3, #1
  400916:	9b02      	ldr	r3, [sp, #8]
  400918:	eba8 0803 	sub.w	r8, r8, r3
  40091c:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400920:	4b16      	ldr	r3, [pc, #88]	; (40097c <ili93xx_draw_filled_rectangle+0xb4>)
  400922:	fba3 2308 	umull	r2, r3, r3, r8
  400926:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  400928:	b153      	cbz	r3, 400940 <ili93xx_draw_filled_rectangle+0x78>
  40092a:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40092c:	4f14      	ldr	r7, [pc, #80]	; (400980 <ili93xx_draw_filled_rectangle+0xb8>)
  40092e:	26f0      	movs	r6, #240	; 0xf0
  400930:	4d14      	ldr	r5, [pc, #80]	; (400984 <ili93xx_draw_filled_rectangle+0xbc>)
  400932:	4631      	mov	r1, r6
  400934:	4638      	mov	r0, r7
  400936:	47a8      	blx	r5
	while (blocks--) {
  400938:	3c01      	subs	r4, #1
  40093a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40093e:	d1f8      	bne.n	400932 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400940:	490e      	ldr	r1, [pc, #56]	; (40097c <ili93xx_draw_filled_rectangle+0xb4>)
  400942:	fba1 3108 	umull	r3, r1, r1, r8
  400946:	09c9      	lsrs	r1, r1, #7
  400948:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  40094c:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400950:	480b      	ldr	r0, [pc, #44]	; (400980 <ili93xx_draw_filled_rectangle+0xb8>)
  400952:	4b0c      	ldr	r3, [pc, #48]	; (400984 <ili93xx_draw_filled_rectangle+0xbc>)
  400954:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400956:	4b0c      	ldr	r3, [pc, #48]	; (400988 <ili93xx_draw_filled_rectangle+0xc0>)
  400958:	681b      	ldr	r3, [r3, #0]
  40095a:	4a0c      	ldr	r2, [pc, #48]	; (40098c <ili93xx_draw_filled_rectangle+0xc4>)
  40095c:	6812      	ldr	r2, [r2, #0]
  40095e:	2100      	movs	r1, #0
  400960:	4608      	mov	r0, r1
  400962:	4c03      	ldr	r4, [pc, #12]	; (400970 <ili93xx_draw_filled_rectangle+0xa8>)
  400964:	47a0      	blx	r4
}
  400966:	b004      	add	sp, #16
  400968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40096c:	0040036d 	.word	0x0040036d
  400970:	00400499 	.word	0x00400499
  400974:	00400541 	.word	0x00400541
  400978:	00400245 	.word	0x00400245
  40097c:	88888889 	.word	0x88888889
  400980:	200009f8 	.word	0x200009f8
  400984:	00400291 	.word	0x00400291
  400988:	20000010 	.word	0x20000010
  40098c:	2000000c 	.word	0x2000000c

00400990 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400994:	b085      	sub	sp, #20
  400996:	9003      	str	r0, [sp, #12]
  400998:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40099a:	7813      	ldrb	r3, [r2, #0]
  40099c:	2b00      	cmp	r3, #0
  40099e:	d048      	beq.n	400a32 <ili93xx_draw_string+0xa2>
  4009a0:	468b      	mov	fp, r1
  4009a2:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009a4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400a3c <ili93xx_draw_string+0xac>
  4009a8:	e033      	b.n	400a12 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  4009aa:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  4009ae:	9b03      	ldr	r3, [sp, #12]
  4009b0:	9301      	str	r3, [sp, #4]
  4009b2:	e029      	b.n	400a08 <ili93xx_draw_string+0x78>
  4009b4:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  4009b6:	f1b4 3fff 	cmp.w	r4, #4294967295
  4009ba:	d009      	beq.n	4009d0 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4009bc:	782b      	ldrb	r3, [r5, #0]
  4009be:	4123      	asrs	r3, r4
  4009c0:	f013 0f01 	tst.w	r3, #1
  4009c4:	d0f6      	beq.n	4009b4 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009c6:	ebaa 0104 	sub.w	r1, sl, r4
  4009ca:	4630      	mov	r0, r6
  4009cc:	47c0      	blx	r8
  4009ce:	e7f1      	b.n	4009b4 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  4009d0:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009d2:	f10b 090f 	add.w	r9, fp, #15
  4009d6:	e002      	b.n	4009de <ili93xx_draw_string+0x4e>
  4009d8:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  4009da:	2c01      	cmp	r4, #1
  4009dc:	d009      	beq.n	4009f2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4009de:	787b      	ldrb	r3, [r7, #1]
  4009e0:	4123      	asrs	r3, r4
  4009e2:	f013 0f01 	tst.w	r3, #1
  4009e6:	d0f7      	beq.n	4009d8 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009e8:	eba9 0104 	sub.w	r1, r9, r4
  4009ec:	4630      	mov	r0, r6
  4009ee:	47c0      	blx	r8
  4009f0:	e7f2      	b.n	4009d8 <ili93xx_draw_string+0x48>
  4009f2:	3502      	adds	r5, #2
  4009f4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009f6:	9b00      	ldr	r3, [sp, #0]
  4009f8:	42b3      	cmp	r3, r6
  4009fa:	d002      	beq.n	400a02 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009fc:	2407      	movs	r4, #7
  4009fe:	462f      	mov	r7, r5
  400a00:	e7dc      	b.n	4009bc <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a02:	9b01      	ldr	r3, [sp, #4]
  400a04:	330c      	adds	r3, #12
  400a06:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400a08:	9a02      	ldr	r2, [sp, #8]
  400a0a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400a0e:	9202      	str	r2, [sp, #8]
  400a10:	b17b      	cbz	r3, 400a32 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400a12:	2b0a      	cmp	r3, #10
  400a14:	d0c9      	beq.n	4009aa <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400a1a:	4d07      	ldr	r5, [pc, #28]	; (400a38 <ili93xx_draw_string+0xa8>)
  400a1c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400a20:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400a24:	9e01      	ldr	r6, [sp, #4]
  400a26:	4633      	mov	r3, r6
  400a28:	330a      	adds	r3, #10
  400a2a:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a2c:	f10b 0a07 	add.w	sl, fp, #7
  400a30:	e7e4      	b.n	4009fc <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  400a32:	b005      	add	sp, #20
  400a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a38:	00406ee8 	.word	0x00406ee8
  400a3c:	0040084d 	.word	0x0040084d

00400a40 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400a40:	0109      	lsls	r1, r1, #4
  400a42:	5042      	str	r2, [r0, r1]
  400a44:	4770      	bx	lr

00400a46 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400a46:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a4a:	604a      	str	r2, [r1, #4]
  400a4c:	4770      	bx	lr

00400a4e <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400a4e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a52:	608a      	str	r2, [r1, #8]
  400a54:	4770      	bx	lr

00400a56 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400a56:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a5a:	60ca      	str	r2, [r1, #12]
  400a5c:	4770      	bx	lr

00400a5e <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400a5e:	2308      	movs	r3, #8
  400a60:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400a62:	2320      	movs	r3, #32
  400a64:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400a66:	2304      	movs	r3, #4
  400a68:	6003      	str	r3, [r0, #0]
  400a6a:	4770      	bx	lr

00400a6c <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400a6c:	4b2a      	ldr	r3, [pc, #168]	; (400b18 <twi_set_speed+0xac>)
  400a6e:	4299      	cmp	r1, r3
  400a70:	d849      	bhi.n	400b06 <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400a72:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  400a76:	4299      	cmp	r1, r3
  400a78:	d92b      	bls.n	400ad2 <twi_set_speed+0x66>
{
  400a7a:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400a7c:	4c27      	ldr	r4, [pc, #156]	; (400b1c <twi_set_speed+0xb0>)
  400a7e:	fba4 3402 	umull	r3, r4, r4, r2
  400a82:	0ba4      	lsrs	r4, r4, #14
  400a84:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400a86:	4b26      	ldr	r3, [pc, #152]	; (400b20 <twi_set_speed+0xb4>)
  400a88:	440b      	add	r3, r1
  400a8a:	009b      	lsls	r3, r3, #2
  400a8c:	fbb2 f2f3 	udiv	r2, r2, r3
  400a90:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a92:	2cff      	cmp	r4, #255	; 0xff
  400a94:	d939      	bls.n	400b0a <twi_set_speed+0x9e>
  400a96:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  400a98:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400a9a:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400a9c:	2cff      	cmp	r4, #255	; 0xff
  400a9e:	d90d      	bls.n	400abc <twi_set_speed+0x50>
  400aa0:	2907      	cmp	r1, #7
  400aa2:	d1f9      	bne.n	400a98 <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400aa4:	0213      	lsls	r3, r2, #8
  400aa6:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
  400aa8:	0409      	lsls	r1, r1, #16
  400aaa:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400aae:	430b      	orrs	r3, r1
  400ab0:	b2e4      	uxtb	r4, r4
  400ab2:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
  400ab4:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400ab6:	2000      	movs	r0, #0
}
  400ab8:	bc10      	pop	{r4}
  400aba:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400abc:	2aff      	cmp	r2, #255	; 0xff
  400abe:	d9f1      	bls.n	400aa4 <twi_set_speed+0x38>
  400ac0:	2906      	cmp	r1, #6
  400ac2:	d8ef      	bhi.n	400aa4 <twi_set_speed+0x38>
			ckdiv++;
  400ac4:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
  400ac6:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ac8:	2aff      	cmp	r2, #255	; 0xff
  400aca:	d9eb      	bls.n	400aa4 <twi_set_speed+0x38>
  400acc:	2906      	cmp	r1, #6
  400ace:	d9f9      	bls.n	400ac4 <twi_set_speed+0x58>
  400ad0:	e7e8      	b.n	400aa4 <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400ad2:	0049      	lsls	r1, r1, #1
  400ad4:	fbb2 f2f1 	udiv	r2, r2, r1
  400ad8:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ada:	2aff      	cmp	r2, #255	; 0xff
  400adc:	d911      	bls.n	400b02 <twi_set_speed+0x96>
  400ade:	2300      	movs	r3, #0
			ckdiv++;
  400ae0:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
  400ae2:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ae4:	2aff      	cmp	r2, #255	; 0xff
  400ae6:	d901      	bls.n	400aec <twi_set_speed+0x80>
  400ae8:	2b07      	cmp	r3, #7
  400aea:	d1f9      	bne.n	400ae0 <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400aec:	0211      	lsls	r1, r2, #8
  400aee:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
  400af0:	041b      	lsls	r3, r3, #16
  400af2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400af6:	430b      	orrs	r3, r1
  400af8:	b2d2      	uxtb	r2, r2
  400afa:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400afc:	6102      	str	r2, [r0, #16]
	return PASS;
  400afe:	2000      	movs	r0, #0
  400b00:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400b02:	2300      	movs	r3, #0
  400b04:	e7f2      	b.n	400aec <twi_set_speed+0x80>
		return FAIL;
  400b06:	2001      	movs	r0, #1
  400b08:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b0a:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
  400b0c:	bf88      	it	hi
  400b0e:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b10:	d8d8      	bhi.n	400ac4 <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
  400b12:	2100      	movs	r1, #0
  400b14:	e7c6      	b.n	400aa4 <twi_set_speed+0x38>
  400b16:	bf00      	nop
  400b18:	00061a80 	.word	0x00061a80
  400b1c:	057619f1 	.word	0x057619f1
  400b20:	3ffd1200 	.word	0x3ffd1200

00400b24 <twi_master_init>:
{
  400b24:	b538      	push	{r3, r4, r5, lr}
  400b26:	4604      	mov	r4, r0
  400b28:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
  400b2a:	f04f 33ff 	mov.w	r3, #4294967295
  400b2e:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
  400b30:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400b32:	2380      	movs	r3, #128	; 0x80
  400b34:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400b36:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400b38:	2308      	movs	r3, #8
  400b3a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400b3c:	2320      	movs	r3, #32
  400b3e:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
  400b40:	2304      	movs	r3, #4
  400b42:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400b44:	680a      	ldr	r2, [r1, #0]
  400b46:	6849      	ldr	r1, [r1, #4]
  400b48:	4b05      	ldr	r3, [pc, #20]	; (400b60 <twi_master_init+0x3c>)
  400b4a:	4798      	blx	r3
  400b4c:	2801      	cmp	r0, #1
  400b4e:	bf14      	ite	ne
  400b50:	2000      	movne	r0, #0
  400b52:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
  400b54:	7a6b      	ldrb	r3, [r5, #9]
  400b56:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400b58:	bf04      	itt	eq
  400b5a:	2340      	moveq	r3, #64	; 0x40
  400b5c:	6023      	streq	r3, [r4, #0]
}
  400b5e:	bd38      	pop	{r3, r4, r5, pc}
  400b60:	00400a6d 	.word	0x00400a6d

00400b64 <twi_mk_addr>:
	if (len == 0)
  400b64:	460a      	mov	r2, r1
  400b66:	b159      	cbz	r1, 400b80 <twi_mk_addr+0x1c>
	val = addr[0];
  400b68:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  400b6a:	2901      	cmp	r1, #1
		val |= addr[1];
  400b6c:	bfc4      	itt	gt
  400b6e:	7841      	ldrbgt	r1, [r0, #1]
  400b70:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
  400b74:	2a02      	cmp	r2, #2
  400b76:	dd04      	ble.n	400b82 <twi_mk_addr+0x1e>
		val |= addr[2];
  400b78:	7882      	ldrb	r2, [r0, #2]
  400b7a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  400b7e:	e000      	b.n	400b82 <twi_mk_addr+0x1e>
		return 0;
  400b80:	2300      	movs	r3, #0
}
  400b82:	4618      	mov	r0, r3
  400b84:	4770      	bx	lr
	...

00400b88 <twi_master_read>:
{
  400b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
  400b8a:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
  400b8c:	2c00      	cmp	r4, #0
  400b8e:	d04f      	beq.n	400c30 <twi_master_read+0xa8>
  400b90:	460b      	mov	r3, r1
  400b92:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
  400b94:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  400b96:	2000      	movs	r0, #0
  400b98:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400b9a:	684a      	ldr	r2, [r1, #4]
  400b9c:	0212      	lsls	r2, r2, #8
  400b9e:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400ba2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400ba6:	7c09      	ldrb	r1, [r1, #16]
  400ba8:	0409      	lsls	r1, r1, #16
  400baa:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  400bae:	430a      	orrs	r2, r1
  400bb0:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
  400bb2:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400bb4:	6859      	ldr	r1, [r3, #4]
  400bb6:	4618      	mov	r0, r3
  400bb8:	4b22      	ldr	r3, [pc, #136]	; (400c44 <twi_master_read+0xbc>)
  400bba:	4798      	blx	r3
  400bbc:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
  400bbe:	2c01      	cmp	r4, #1
  400bc0:	d00f      	beq.n	400be2 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
  400bc2:	2301      	movs	r3, #1
  400bc4:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  400bc6:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
  400bc8:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400bca:	f413 7f80 	tst.w	r3, #256	; 0x100
  400bce:	d136      	bne.n	400c3e <twi_master_read+0xb6>
  400bd0:	f643 2197 	movw	r1, #14999	; 0x3a97
		timeout = TWI_TIMEOUT;
  400bd4:	f643 2798 	movw	r7, #15000	; 0x3a98
		if (!(status & TWI_SR_RXRDY)) {
  400bd8:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
  400bdc:	f04f 0c02 	mov.w	ip, #2
  400be0:	e019      	b.n	400c16 <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400be2:	2303      	movs	r3, #3
  400be4:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  400be6:	2001      	movs	r0, #1
  400be8:	e7ee      	b.n	400bc8 <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
  400bea:	460a      	mov	r2, r1
  400bec:	4670      	mov	r0, lr
  400bee:	e00c      	b.n	400c0a <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
  400bf0:	b908      	cbnz	r0, 400bf6 <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
  400bf2:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
  400bf6:	f013 0f02 	tst.w	r3, #2
  400bfa:	d0f6      	beq.n	400bea <twi_master_read+0x62>
  400bfc:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
  400bfe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  400c00:	7033      	strb	r3, [r6, #0]
		cnt--;
  400c02:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
  400c04:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
  400c06:	463a      	mov	r2, r7
	while (cnt > 0) {
  400c08:	b164      	cbz	r4, 400c24 <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
  400c0a:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400c0c:	f413 7f80 	tst.w	r3, #256	; 0x100
  400c10:	d111      	bne.n	400c36 <twi_master_read+0xae>
		if (!timeout--) {
  400c12:	1e51      	subs	r1, r2, #1
  400c14:	b18a      	cbz	r2, 400c3a <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
  400c16:	2c01      	cmp	r4, #1
  400c18:	d0ea      	beq.n	400bf0 <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
  400c1a:	f013 0f02 	tst.w	r3, #2
  400c1e:	d1ee      	bne.n	400bfe <twi_master_read+0x76>
  400c20:	460a      	mov	r2, r1
  400c22:	e7f1      	b.n	400c08 <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400c24:	6a2b      	ldr	r3, [r5, #32]
  400c26:	f013 0f01 	tst.w	r3, #1
  400c2a:	d0fb      	beq.n	400c24 <twi_master_read+0x9c>
	p_twi->TWI_SR;
  400c2c:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
  400c2e:	e000      	b.n	400c32 <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
  400c30:	2401      	movs	r4, #1
}
  400c32:	4620      	mov	r0, r4
  400c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
  400c36:	2405      	movs	r4, #5
  400c38:	e7fb      	b.n	400c32 <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
  400c3a:	2409      	movs	r4, #9
  400c3c:	e7f9      	b.n	400c32 <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
  400c3e:	2405      	movs	r4, #5
  400c40:	e7f7      	b.n	400c32 <twi_master_read+0xaa>
  400c42:	bf00      	nop
  400c44:	00400b65 	.word	0x00400b65

00400c48 <twi_master_write>:
{
  400c48:	b570      	push	{r4, r5, r6, lr}
	uint32_t cnt = p_packet->length;
  400c4a:	68cd      	ldr	r5, [r1, #12]
	if (cnt == 0) {
  400c4c:	2d00      	cmp	r5, #0
  400c4e:	d035      	beq.n	400cbc <twi_master_write+0x74>
  400c50:	460b      	mov	r3, r1
  400c52:	4604      	mov	r4, r0
	uint8_t *buffer = p_packet->buffer;
  400c54:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  400c56:	2000      	movs	r0, #0
  400c58:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400c5a:	7c0a      	ldrb	r2, [r1, #16]
  400c5c:	0412      	lsls	r2, r2, #16
  400c5e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400c62:	6849      	ldr	r1, [r1, #4]
  400c64:	0209      	lsls	r1, r1, #8
  400c66:	f401 7140 	and.w	r1, r1, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400c6a:	430a      	orrs	r2, r1
  400c6c:	6062      	str	r2, [r4, #4]
	p_twi->TWI_IADR = 0;
  400c6e:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400c70:	6859      	ldr	r1, [r3, #4]
  400c72:	4618      	mov	r0, r3
  400c74:	4b15      	ldr	r3, [pc, #84]	; (400ccc <twi_master_write+0x84>)
  400c76:	4798      	blx	r3
  400c78:	60e0      	str	r0, [r4, #12]
		status = p_twi->TWI_SR;
  400c7a:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400c7c:	f413 7f80 	tst.w	r3, #256	; 0x100
  400c80:	d006      	beq.n	400c90 <twi_master_write+0x48>
			return TWI_RECEIVE_NACK;
  400c82:	2505      	movs	r5, #5
  400c84:	e01b      	b.n	400cbe <twi_master_write+0x76>
	while (cnt > 0) {
  400c86:	b15d      	cbz	r5, 400ca0 <twi_master_write+0x58>
		status = p_twi->TWI_SR;
  400c88:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400c8a:	f413 7f80 	tst.w	r3, #256	; 0x100
  400c8e:	d118      	bne.n	400cc2 <twi_master_write+0x7a>
		if (!(status & TWI_SR_TXRDY)) {
  400c90:	f013 0f04 	tst.w	r3, #4
  400c94:	d0f7      	beq.n	400c86 <twi_master_write+0x3e>
		p_twi->TWI_THR = *buffer++;
  400c96:	7833      	ldrb	r3, [r6, #0]
  400c98:	6363      	str	r3, [r4, #52]	; 0x34
		cnt--;
  400c9a:	3d01      	subs	r5, #1
		p_twi->TWI_THR = *buffer++;
  400c9c:	3601      	adds	r6, #1
  400c9e:	e7f2      	b.n	400c86 <twi_master_write+0x3e>
		status = p_twi->TWI_SR;
  400ca0:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  400ca2:	f413 7f80 	tst.w	r3, #256	; 0x100
  400ca6:	d10e      	bne.n	400cc6 <twi_master_write+0x7e>
		if (status & TWI_SR_TXRDY) {
  400ca8:	f013 0f04 	tst.w	r3, #4
  400cac:	d0f8      	beq.n	400ca0 <twi_master_write+0x58>
	p_twi->TWI_CR = TWI_CR_STOP;
  400cae:	2302      	movs	r3, #2
  400cb0:	6023      	str	r3, [r4, #0]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400cb2:	6a23      	ldr	r3, [r4, #32]
  400cb4:	f013 0f01 	tst.w	r3, #1
  400cb8:	d0fb      	beq.n	400cb2 <twi_master_write+0x6a>
  400cba:	e000      	b.n	400cbe <twi_master_write+0x76>
		return TWI_INVALID_ARGUMENT;
  400cbc:	2501      	movs	r5, #1
}
  400cbe:	4628      	mov	r0, r5
  400cc0:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
  400cc2:	2505      	movs	r5, #5
  400cc4:	e7fb      	b.n	400cbe <twi_master_write+0x76>
			return TWI_RECEIVE_NACK;
  400cc6:	2505      	movs	r5, #5
  400cc8:	e7f9      	b.n	400cbe <twi_master_write+0x76>
  400cca:	bf00      	nop
  400ccc:	00400b65 	.word	0x00400b65

00400cd0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400cd0:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400cd2:	480e      	ldr	r0, [pc, #56]	; (400d0c <sysclk_init+0x3c>)
  400cd4:	4b0e      	ldr	r3, [pc, #56]	; (400d10 <sysclk_init+0x40>)
  400cd6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400cd8:	213e      	movs	r1, #62	; 0x3e
  400cda:	2000      	movs	r0, #0
  400cdc:	4b0d      	ldr	r3, [pc, #52]	; (400d14 <sysclk_init+0x44>)
  400cde:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ce0:	4c0d      	ldr	r4, [pc, #52]	; (400d18 <sysclk_init+0x48>)
  400ce2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ce4:	2800      	cmp	r0, #0
  400ce6:	d0fc      	beq.n	400ce2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ce8:	4b0c      	ldr	r3, [pc, #48]	; (400d1c <sysclk_init+0x4c>)
  400cea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400cec:	4a0c      	ldr	r2, [pc, #48]	; (400d20 <sysclk_init+0x50>)
  400cee:	4b0d      	ldr	r3, [pc, #52]	; (400d24 <sysclk_init+0x54>)
  400cf0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400cf2:	4c0d      	ldr	r4, [pc, #52]	; (400d28 <sysclk_init+0x58>)
  400cf4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400cf6:	2800      	cmp	r0, #0
  400cf8:	d0fc      	beq.n	400cf4 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400cfa:	2010      	movs	r0, #16
  400cfc:	4b0b      	ldr	r3, [pc, #44]	; (400d2c <sysclk_init+0x5c>)
  400cfe:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d00:	4b0b      	ldr	r3, [pc, #44]	; (400d30 <sysclk_init+0x60>)
  400d02:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d04:	4801      	ldr	r0, [pc, #4]	; (400d0c <sysclk_init+0x3c>)
  400d06:	4b02      	ldr	r3, [pc, #8]	; (400d10 <sysclk_init+0x40>)
  400d08:	4798      	blx	r3
  400d0a:	bd10      	pop	{r4, pc}
  400d0c:	07270e00 	.word	0x07270e00
  400d10:	004015a1 	.word	0x004015a1
  400d14:	00401285 	.word	0x00401285
  400d18:	004012d9 	.word	0x004012d9
  400d1c:	004012e9 	.word	0x004012e9
  400d20:	20133f01 	.word	0x20133f01
  400d24:	400e0400 	.word	0x400e0400
  400d28:	004012f9 	.word	0x004012f9
  400d2c:	00401221 	.word	0x00401221
  400d30:	00401491 	.word	0x00401491

00400d34 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400d34:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d3a:	4b46      	ldr	r3, [pc, #280]	; (400e54 <board_init+0x120>)
  400d3c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400d3e:	200b      	movs	r0, #11
  400d40:	4c45      	ldr	r4, [pc, #276]	; (400e58 <board_init+0x124>)
  400d42:	47a0      	blx	r4
  400d44:	200c      	movs	r0, #12
  400d46:	47a0      	blx	r4
  400d48:	200d      	movs	r0, #13
  400d4a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400d4c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400d50:	2013      	movs	r0, #19
  400d52:	4c42      	ldr	r4, [pc, #264]	; (400e5c <board_init+0x128>)
  400d54:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400d56:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400d5a:	2014      	movs	r0, #20
  400d5c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400d5e:	4940      	ldr	r1, [pc, #256]	; (400e60 <board_init+0x12c>)
  400d60:	2023      	movs	r0, #35	; 0x23
  400d62:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400d64:	493f      	ldr	r1, [pc, #252]	; (400e64 <board_init+0x130>)
  400d66:	204c      	movs	r0, #76	; 0x4c
  400d68:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400d6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400d6e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400d72:	483d      	ldr	r0, [pc, #244]	; (400e68 <board_init+0x134>)
  400d74:	4b3d      	ldr	r3, [pc, #244]	; (400e6c <board_init+0x138>)
  400d76:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400d78:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d7c:	2000      	movs	r0, #0
  400d7e:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400d80:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d84:	2008      	movs	r0, #8
  400d86:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400d88:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d8c:	2052      	movs	r0, #82	; 0x52
  400d8e:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d90:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d94:	200c      	movs	r0, #12
  400d96:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d98:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d9c:	200d      	movs	r0, #13
  400d9e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400da0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400da4:	200e      	movs	r0, #14
  400da6:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400da8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dac:	200b      	movs	r0, #11
  400dae:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400db0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400db4:	2015      	movs	r0, #21
  400db6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400db8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dbc:	2016      	movs	r0, #22
  400dbe:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400dc0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400dc4:	2017      	movs	r0, #23
  400dc6:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400dc8:	2017      	movs	r0, #23
  400dca:	4b29      	ldr	r3, [pc, #164]	; (400e70 <board_init+0x13c>)
  400dcc:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400dce:	4d29      	ldr	r5, [pc, #164]	; (400e74 <board_init+0x140>)
  400dd0:	4629      	mov	r1, r5
  400dd2:	2040      	movs	r0, #64	; 0x40
  400dd4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400dd6:	4629      	mov	r1, r5
  400dd8:	2041      	movs	r0, #65	; 0x41
  400dda:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400ddc:	4629      	mov	r1, r5
  400dde:	2042      	movs	r0, #66	; 0x42
  400de0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400de2:	4629      	mov	r1, r5
  400de4:	2043      	movs	r0, #67	; 0x43
  400de6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400de8:	4629      	mov	r1, r5
  400dea:	2044      	movs	r0, #68	; 0x44
  400dec:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400dee:	4629      	mov	r1, r5
  400df0:	2045      	movs	r0, #69	; 0x45
  400df2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400df4:	4629      	mov	r1, r5
  400df6:	2046      	movs	r0, #70	; 0x46
  400df8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400dfa:	4629      	mov	r1, r5
  400dfc:	2047      	movs	r0, #71	; 0x47
  400dfe:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400e00:	4629      	mov	r1, r5
  400e02:	204b      	movs	r0, #75	; 0x4b
  400e04:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400e06:	4629      	mov	r1, r5
  400e08:	2048      	movs	r0, #72	; 0x48
  400e0a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400e0c:	4629      	mov	r1, r5
  400e0e:	204f      	movs	r0, #79	; 0x4f
  400e10:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400e12:	4629      	mov	r1, r5
  400e14:	2053      	movs	r0, #83	; 0x53
  400e16:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400e18:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400e1c:	204d      	movs	r0, #77	; 0x4d
  400e1e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400e20:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400e24:	4629      	mov	r1, r5
  400e26:	2010      	movs	r0, #16
  400e28:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400e2a:	4629      	mov	r1, r5
  400e2c:	2011      	movs	r0, #17
  400e2e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400e30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e34:	200c      	movs	r0, #12
  400e36:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400e38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e3c:	200d      	movs	r0, #13
  400e3e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400e40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e44:	200e      	movs	r0, #14
  400e46:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400e48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e4c:	200b      	movs	r0, #11
  400e4e:	47a0      	blx	r4
  400e50:	bd38      	pop	{r3, r4, r5, pc}
  400e52:	bf00      	nop
  400e54:	400e1450 	.word	0x400e1450
  400e58:	00401309 	.word	0x00401309
  400e5c:	00400f85 	.word	0x00400f85
  400e60:	28000079 	.word	0x28000079
  400e64:	28000059 	.word	0x28000059
  400e68:	400e0e00 	.word	0x400e0e00
  400e6c:	004010a5 	.word	0x004010a5
  400e70:	00400f69 	.word	0x00400f69
  400e74:	08000001 	.word	0x08000001

00400e78 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400e78:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400e7a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e7e:	d039      	beq.n	400ef4 <pio_set_peripheral+0x7c>
  400e80:	d813      	bhi.n	400eaa <pio_set_peripheral+0x32>
  400e82:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e86:	d025      	beq.n	400ed4 <pio_set_peripheral+0x5c>
  400e88:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e8c:	d10a      	bne.n	400ea4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e8e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e90:	4313      	orrs	r3, r2
  400e92:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400e94:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e96:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e98:	400b      	ands	r3, r1
  400e9a:	ea23 0302 	bic.w	r3, r3, r2
  400e9e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ea0:	6042      	str	r2, [r0, #4]
  400ea2:	4770      	bx	lr
	switch (ul_type) {
  400ea4:	2900      	cmp	r1, #0
  400ea6:	d1fb      	bne.n	400ea0 <pio_set_peripheral+0x28>
  400ea8:	4770      	bx	lr
  400eaa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400eae:	d020      	beq.n	400ef2 <pio_set_peripheral+0x7a>
  400eb0:	d809      	bhi.n	400ec6 <pio_set_peripheral+0x4e>
  400eb2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400eb6:	d1f3      	bne.n	400ea0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400eb8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400eba:	4313      	orrs	r3, r2
  400ebc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ebe:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ec0:	4313      	orrs	r3, r2
  400ec2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ec4:	e7ec      	b.n	400ea0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400ec6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400eca:	d012      	beq.n	400ef2 <pio_set_peripheral+0x7a>
  400ecc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ed0:	d00f      	beq.n	400ef2 <pio_set_peripheral+0x7a>
  400ed2:	e7e5      	b.n	400ea0 <pio_set_peripheral+0x28>
{
  400ed4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ed6:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ed8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400eda:	43d3      	mvns	r3, r2
  400edc:	4021      	ands	r1, r4
  400ede:	461c      	mov	r4, r3
  400ee0:	4019      	ands	r1, r3
  400ee2:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400ee4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ee6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ee8:	400b      	ands	r3, r1
  400eea:	4023      	ands	r3, r4
  400eec:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400eee:	6042      	str	r2, [r0, #4]
}
  400ef0:	bc10      	pop	{r4}
  400ef2:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ef4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ef6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ef8:	400b      	ands	r3, r1
  400efa:	ea23 0302 	bic.w	r3, r3, r2
  400efe:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400f00:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400f02:	4313      	orrs	r3, r2
  400f04:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400f06:	e7cb      	b.n	400ea0 <pio_set_peripheral+0x28>

00400f08 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400f08:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400f0a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400f0e:	bf14      	ite	ne
  400f10:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f12:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400f14:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400f18:	bf14      	ite	ne
  400f1a:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400f1c:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400f1e:	f012 0f02 	tst.w	r2, #2
  400f22:	d107      	bne.n	400f34 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400f24:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400f28:	bf18      	it	ne
  400f2a:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400f2e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400f30:	6001      	str	r1, [r0, #0]
  400f32:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400f34:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400f38:	e7f9      	b.n	400f2e <pio_set_input+0x26>

00400f3a <pio_set_output>:
{
  400f3a:	b410      	push	{r4}
  400f3c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400f3e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400f40:	b944      	cbnz	r4, 400f54 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400f42:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400f44:	b143      	cbz	r3, 400f58 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400f46:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400f48:	b942      	cbnz	r2, 400f5c <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400f4a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400f4c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400f4e:	6001      	str	r1, [r0, #0]
}
  400f50:	bc10      	pop	{r4}
  400f52:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400f54:	6641      	str	r1, [r0, #100]	; 0x64
  400f56:	e7f5      	b.n	400f44 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400f58:	6541      	str	r1, [r0, #84]	; 0x54
  400f5a:	e7f5      	b.n	400f48 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400f5c:	6301      	str	r1, [r0, #48]	; 0x30
  400f5e:	e7f5      	b.n	400f4c <pio_set_output+0x12>

00400f60 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400f60:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400f62:	4770      	bx	lr

00400f64 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400f64:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400f66:	4770      	bx	lr

00400f68 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f68:	0943      	lsrs	r3, r0, #5
  400f6a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f6e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f72:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400f74:	f000 001f 	and.w	r0, r0, #31
  400f78:	2201      	movs	r2, #1
  400f7a:	fa02 f000 	lsl.w	r0, r2, r0
  400f7e:	6358      	str	r0, [r3, #52]	; 0x34
  400f80:	4770      	bx	lr
	...

00400f84 <pio_configure_pin>:
{
  400f84:	b570      	push	{r4, r5, r6, lr}
  400f86:	b082      	sub	sp, #8
  400f88:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f8a:	0943      	lsrs	r3, r0, #5
  400f8c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f90:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f94:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400f96:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f9e:	d053      	beq.n	401048 <pio_configure_pin+0xc4>
  400fa0:	d80a      	bhi.n	400fb8 <pio_configure_pin+0x34>
  400fa2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400fa6:	d02d      	beq.n	401004 <pio_configure_pin+0x80>
  400fa8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400fac:	d03b      	beq.n	401026 <pio_configure_pin+0xa2>
  400fae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400fb2:	d015      	beq.n	400fe0 <pio_configure_pin+0x5c>
		return 0;
  400fb4:	2000      	movs	r0, #0
  400fb6:	e023      	b.n	401000 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400fb8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400fbc:	d055      	beq.n	40106a <pio_configure_pin+0xe6>
  400fbe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400fc2:	d052      	beq.n	40106a <pio_configure_pin+0xe6>
  400fc4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400fc8:	d1f4      	bne.n	400fb4 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400fca:	f000 011f 	and.w	r1, r0, #31
  400fce:	2601      	movs	r6, #1
  400fd0:	462a      	mov	r2, r5
  400fd2:	fa06 f101 	lsl.w	r1, r6, r1
  400fd6:	4620      	mov	r0, r4
  400fd8:	4b2f      	ldr	r3, [pc, #188]	; (401098 <pio_configure_pin+0x114>)
  400fda:	4798      	blx	r3
	return 1;
  400fdc:	4630      	mov	r0, r6
		break;
  400fde:	e00f      	b.n	401000 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400fe0:	f000 001f 	and.w	r0, r0, #31
  400fe4:	2601      	movs	r6, #1
  400fe6:	4086      	lsls	r6, r0
  400fe8:	4632      	mov	r2, r6
  400fea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fee:	4620      	mov	r0, r4
  400ff0:	4b2a      	ldr	r3, [pc, #168]	; (40109c <pio_configure_pin+0x118>)
  400ff2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ff4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ff8:	bf14      	ite	ne
  400ffa:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ffc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400ffe:	2001      	movs	r0, #1
}
  401000:	b002      	add	sp, #8
  401002:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401004:	f000 001f 	and.w	r0, r0, #31
  401008:	2601      	movs	r6, #1
  40100a:	4086      	lsls	r6, r0
  40100c:	4632      	mov	r2, r6
  40100e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401012:	4620      	mov	r0, r4
  401014:	4b21      	ldr	r3, [pc, #132]	; (40109c <pio_configure_pin+0x118>)
  401016:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401018:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40101c:	bf14      	ite	ne
  40101e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401020:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  401022:	2001      	movs	r0, #1
  401024:	e7ec      	b.n	401000 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401026:	f000 001f 	and.w	r0, r0, #31
  40102a:	2601      	movs	r6, #1
  40102c:	4086      	lsls	r6, r0
  40102e:	4632      	mov	r2, r6
  401030:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401034:	4620      	mov	r0, r4
  401036:	4b19      	ldr	r3, [pc, #100]	; (40109c <pio_configure_pin+0x118>)
  401038:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40103a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40103e:	bf14      	ite	ne
  401040:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401042:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  401044:	2001      	movs	r0, #1
  401046:	e7db      	b.n	401000 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401048:	f000 001f 	and.w	r0, r0, #31
  40104c:	2601      	movs	r6, #1
  40104e:	4086      	lsls	r6, r0
  401050:	4632      	mov	r2, r6
  401052:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401056:	4620      	mov	r0, r4
  401058:	4b10      	ldr	r3, [pc, #64]	; (40109c <pio_configure_pin+0x118>)
  40105a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40105c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401060:	bf14      	ite	ne
  401062:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401064:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  401066:	2001      	movs	r0, #1
  401068:	e7ca      	b.n	401000 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40106a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40106e:	f000 011f 	and.w	r1, r0, #31
  401072:	2601      	movs	r6, #1
  401074:	ea05 0306 	and.w	r3, r5, r6
  401078:	9300      	str	r3, [sp, #0]
  40107a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40107e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401082:	bf14      	ite	ne
  401084:	2200      	movne	r2, #0
  401086:	2201      	moveq	r2, #1
  401088:	fa06 f101 	lsl.w	r1, r6, r1
  40108c:	4620      	mov	r0, r4
  40108e:	4c04      	ldr	r4, [pc, #16]	; (4010a0 <pio_configure_pin+0x11c>)
  401090:	47a0      	blx	r4
	return 1;
  401092:	4630      	mov	r0, r6
		break;
  401094:	e7b4      	b.n	401000 <pio_configure_pin+0x7c>
  401096:	bf00      	nop
  401098:	00400f09 	.word	0x00400f09
  40109c:	00400e79 	.word	0x00400e79
  4010a0:	00400f3b 	.word	0x00400f3b

004010a4 <pio_configure_pin_group>:
{
  4010a4:	b570      	push	{r4, r5, r6, lr}
  4010a6:	b082      	sub	sp, #8
  4010a8:	4605      	mov	r5, r0
  4010aa:	460e      	mov	r6, r1
  4010ac:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  4010ae:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4010b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4010b6:	d03d      	beq.n	401134 <pio_configure_pin_group+0x90>
  4010b8:	d80a      	bhi.n	4010d0 <pio_configure_pin_group+0x2c>
  4010ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4010be:	d021      	beq.n	401104 <pio_configure_pin_group+0x60>
  4010c0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4010c4:	d02a      	beq.n	40111c <pio_configure_pin_group+0x78>
  4010c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4010ca:	d00e      	beq.n	4010ea <pio_configure_pin_group+0x46>
		return 0;
  4010cc:	2000      	movs	r0, #0
  4010ce:	e017      	b.n	401100 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4010d0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4010d4:	d03a      	beq.n	40114c <pio_configure_pin_group+0xa8>
  4010d6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4010da:	d037      	beq.n	40114c <pio_configure_pin_group+0xa8>
  4010dc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4010e0:	d1f4      	bne.n	4010cc <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4010e2:	4b23      	ldr	r3, [pc, #140]	; (401170 <pio_configure_pin_group+0xcc>)
  4010e4:	4798      	blx	r3
	return 1;
  4010e6:	2001      	movs	r0, #1
		break;
  4010e8:	e00a      	b.n	401100 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4010ea:	460a      	mov	r2, r1
  4010ec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010f0:	4b20      	ldr	r3, [pc, #128]	; (401174 <pio_configure_pin_group+0xd0>)
  4010f2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010f4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010f8:	bf14      	ite	ne
  4010fa:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010fc:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010fe:	2001      	movs	r0, #1
}
  401100:	b002      	add	sp, #8
  401102:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401104:	460a      	mov	r2, r1
  401106:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40110a:	4b1a      	ldr	r3, [pc, #104]	; (401174 <pio_configure_pin_group+0xd0>)
  40110c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40110e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401112:	bf14      	ite	ne
  401114:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401116:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401118:	2001      	movs	r0, #1
  40111a:	e7f1      	b.n	401100 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40111c:	460a      	mov	r2, r1
  40111e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401122:	4b14      	ldr	r3, [pc, #80]	; (401174 <pio_configure_pin_group+0xd0>)
  401124:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401126:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40112a:	bf14      	ite	ne
  40112c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40112e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401130:	2001      	movs	r0, #1
  401132:	e7e5      	b.n	401100 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401134:	460a      	mov	r2, r1
  401136:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40113a:	4b0e      	ldr	r3, [pc, #56]	; (401174 <pio_configure_pin_group+0xd0>)
  40113c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40113e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401142:	bf14      	ite	ne
  401144:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401146:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401148:	2001      	movs	r0, #1
  40114a:	e7d9      	b.n	401100 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40114c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  401150:	f004 0301 	and.w	r3, r4, #1
  401154:	9300      	str	r3, [sp, #0]
  401156:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40115a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40115e:	bf14      	ite	ne
  401160:	2200      	movne	r2, #0
  401162:	2201      	moveq	r2, #1
  401164:	4631      	mov	r1, r6
  401166:	4628      	mov	r0, r5
  401168:	4c03      	ldr	r4, [pc, #12]	; (401178 <pio_configure_pin_group+0xd4>)
  40116a:	47a0      	blx	r4
	return 1;
  40116c:	2001      	movs	r0, #1
		break;
  40116e:	e7c7      	b.n	401100 <pio_configure_pin_group+0x5c>
  401170:	00400f09 	.word	0x00400f09
  401174:	00400e79 	.word	0x00400e79
  401178:	00400f3b 	.word	0x00400f3b

0040117c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40117c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401180:	4681      	mov	r9, r0
  401182:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401184:	4b12      	ldr	r3, [pc, #72]	; (4011d0 <pio_handler_process+0x54>)
  401186:	4798      	blx	r3
  401188:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40118a:	4648      	mov	r0, r9
  40118c:	4b11      	ldr	r3, [pc, #68]	; (4011d4 <pio_handler_process+0x58>)
  40118e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401190:	4005      	ands	r5, r0
  401192:	d013      	beq.n	4011bc <pio_handler_process+0x40>
  401194:	4c10      	ldr	r4, [pc, #64]	; (4011d8 <pio_handler_process+0x5c>)
  401196:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40119a:	e003      	b.n	4011a4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40119c:	42b4      	cmp	r4, r6
  40119e:	d00d      	beq.n	4011bc <pio_handler_process+0x40>
  4011a0:	3410      	adds	r4, #16
		while (status != 0) {
  4011a2:	b15d      	cbz	r5, 4011bc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4011a4:	6820      	ldr	r0, [r4, #0]
  4011a6:	42b8      	cmp	r0, r7
  4011a8:	d1f8      	bne.n	40119c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4011aa:	6861      	ldr	r1, [r4, #4]
  4011ac:	4229      	tst	r1, r5
  4011ae:	d0f5      	beq.n	40119c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4011b0:	68e3      	ldr	r3, [r4, #12]
  4011b2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4011b4:	6863      	ldr	r3, [r4, #4]
  4011b6:	ea25 0503 	bic.w	r5, r5, r3
  4011ba:	e7ef      	b.n	40119c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4011bc:	4b07      	ldr	r3, [pc, #28]	; (4011dc <pio_handler_process+0x60>)
  4011be:	681b      	ldr	r3, [r3, #0]
  4011c0:	b123      	cbz	r3, 4011cc <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4011c2:	4b07      	ldr	r3, [pc, #28]	; (4011e0 <pio_handler_process+0x64>)
  4011c4:	681b      	ldr	r3, [r3, #0]
  4011c6:	b10b      	cbz	r3, 4011cc <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4011c8:	4648      	mov	r0, r9
  4011ca:	4798      	blx	r3
  4011cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4011d0:	00400f61 	.word	0x00400f61
  4011d4:	00400f65 	.word	0x00400f65
  4011d8:	20000db8 	.word	0x20000db8
  4011dc:	20000e70 	.word	0x20000e70
  4011e0:	20000e28 	.word	0x20000e28

004011e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4011e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4011e6:	210b      	movs	r1, #11
  4011e8:	4801      	ldr	r0, [pc, #4]	; (4011f0 <PIOA_Handler+0xc>)
  4011ea:	4b02      	ldr	r3, [pc, #8]	; (4011f4 <PIOA_Handler+0x10>)
  4011ec:	4798      	blx	r3
  4011ee:	bd08      	pop	{r3, pc}
  4011f0:	400e0e00 	.word	0x400e0e00
  4011f4:	0040117d 	.word	0x0040117d

004011f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4011f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4011fa:	210c      	movs	r1, #12
  4011fc:	4801      	ldr	r0, [pc, #4]	; (401204 <PIOB_Handler+0xc>)
  4011fe:	4b02      	ldr	r3, [pc, #8]	; (401208 <PIOB_Handler+0x10>)
  401200:	4798      	blx	r3
  401202:	bd08      	pop	{r3, pc}
  401204:	400e1000 	.word	0x400e1000
  401208:	0040117d 	.word	0x0040117d

0040120c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40120c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40120e:	210d      	movs	r1, #13
  401210:	4801      	ldr	r0, [pc, #4]	; (401218 <PIOC_Handler+0xc>)
  401212:	4b02      	ldr	r3, [pc, #8]	; (40121c <PIOC_Handler+0x10>)
  401214:	4798      	blx	r3
  401216:	bd08      	pop	{r3, pc}
  401218:	400e1200 	.word	0x400e1200
  40121c:	0040117d 	.word	0x0040117d

00401220 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401220:	4a17      	ldr	r2, [pc, #92]	; (401280 <pmc_switch_mck_to_pllack+0x60>)
  401222:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401228:	4318      	orrs	r0, r3
  40122a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40122c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122e:	f013 0f08 	tst.w	r3, #8
  401232:	d10a      	bne.n	40124a <pmc_switch_mck_to_pllack+0x2a>
  401234:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401238:	4911      	ldr	r1, [pc, #68]	; (401280 <pmc_switch_mck_to_pllack+0x60>)
  40123a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40123c:	f012 0f08 	tst.w	r2, #8
  401240:	d103      	bne.n	40124a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401242:	3b01      	subs	r3, #1
  401244:	d1f9      	bne.n	40123a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401246:	2001      	movs	r0, #1
  401248:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40124a:	4a0d      	ldr	r2, [pc, #52]	; (401280 <pmc_switch_mck_to_pllack+0x60>)
  40124c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40124e:	f023 0303 	bic.w	r3, r3, #3
  401252:	f043 0302 	orr.w	r3, r3, #2
  401256:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401258:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40125a:	f013 0f08 	tst.w	r3, #8
  40125e:	d10a      	bne.n	401276 <pmc_switch_mck_to_pllack+0x56>
  401260:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401264:	4906      	ldr	r1, [pc, #24]	; (401280 <pmc_switch_mck_to_pllack+0x60>)
  401266:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401268:	f012 0f08 	tst.w	r2, #8
  40126c:	d105      	bne.n	40127a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40126e:	3b01      	subs	r3, #1
  401270:	d1f9      	bne.n	401266 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401272:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401274:	4770      	bx	lr
	return 0;
  401276:	2000      	movs	r0, #0
  401278:	4770      	bx	lr
  40127a:	2000      	movs	r0, #0
  40127c:	4770      	bx	lr
  40127e:	bf00      	nop
  401280:	400e0400 	.word	0x400e0400

00401284 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401284:	b9c8      	cbnz	r0, 4012ba <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401286:	4a11      	ldr	r2, [pc, #68]	; (4012cc <pmc_switch_mainck_to_xtal+0x48>)
  401288:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40128a:	0209      	lsls	r1, r1, #8
  40128c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40128e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401292:	f023 0303 	bic.w	r3, r3, #3
  401296:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40129a:	f043 0301 	orr.w	r3, r3, #1
  40129e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012a0:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4012a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012a4:	f013 0f01 	tst.w	r3, #1
  4012a8:	d0fb      	beq.n	4012a2 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012aa:	4a08      	ldr	r2, [pc, #32]	; (4012cc <pmc_switch_mainck_to_xtal+0x48>)
  4012ac:	6a13      	ldr	r3, [r2, #32]
  4012ae:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4012b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4012b6:	6213      	str	r3, [r2, #32]
  4012b8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012ba:	4904      	ldr	r1, [pc, #16]	; (4012cc <pmc_switch_mainck_to_xtal+0x48>)
  4012bc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4012be:	4a04      	ldr	r2, [pc, #16]	; (4012d0 <pmc_switch_mainck_to_xtal+0x4c>)
  4012c0:	401a      	ands	r2, r3
  4012c2:	4b04      	ldr	r3, [pc, #16]	; (4012d4 <pmc_switch_mainck_to_xtal+0x50>)
  4012c4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012c6:	620b      	str	r3, [r1, #32]
  4012c8:	4770      	bx	lr
  4012ca:	bf00      	nop
  4012cc:	400e0400 	.word	0x400e0400
  4012d0:	fec8fffc 	.word	0xfec8fffc
  4012d4:	01370002 	.word	0x01370002

004012d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012d8:	4b02      	ldr	r3, [pc, #8]	; (4012e4 <pmc_osc_is_ready_mainck+0xc>)
  4012da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4012e0:	4770      	bx	lr
  4012e2:	bf00      	nop
  4012e4:	400e0400 	.word	0x400e0400

004012e8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012ec:	4b01      	ldr	r3, [pc, #4]	; (4012f4 <pmc_disable_pllack+0xc>)
  4012ee:	629a      	str	r2, [r3, #40]	; 0x28
  4012f0:	4770      	bx	lr
  4012f2:	bf00      	nop
  4012f4:	400e0400 	.word	0x400e0400

004012f8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012f8:	4b02      	ldr	r3, [pc, #8]	; (401304 <pmc_is_locked_pllack+0xc>)
  4012fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012fc:	f000 0002 	and.w	r0, r0, #2
  401300:	4770      	bx	lr
  401302:	bf00      	nop
  401304:	400e0400 	.word	0x400e0400

00401308 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401308:	2822      	cmp	r0, #34	; 0x22
  40130a:	d81e      	bhi.n	40134a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40130c:	281f      	cmp	r0, #31
  40130e:	d80c      	bhi.n	40132a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401310:	4b11      	ldr	r3, [pc, #68]	; (401358 <pmc_enable_periph_clk+0x50>)
  401312:	699a      	ldr	r2, [r3, #24]
  401314:	2301      	movs	r3, #1
  401316:	4083      	lsls	r3, r0
  401318:	4393      	bics	r3, r2
  40131a:	d018      	beq.n	40134e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40131c:	2301      	movs	r3, #1
  40131e:	fa03 f000 	lsl.w	r0, r3, r0
  401322:	4b0d      	ldr	r3, [pc, #52]	; (401358 <pmc_enable_periph_clk+0x50>)
  401324:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401326:	2000      	movs	r0, #0
  401328:	4770      	bx	lr
		ul_id -= 32;
  40132a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40132c:	4b0a      	ldr	r3, [pc, #40]	; (401358 <pmc_enable_periph_clk+0x50>)
  40132e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401332:	2301      	movs	r3, #1
  401334:	4083      	lsls	r3, r0
  401336:	4393      	bics	r3, r2
  401338:	d00b      	beq.n	401352 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40133a:	2301      	movs	r3, #1
  40133c:	fa03 f000 	lsl.w	r0, r3, r0
  401340:	4b05      	ldr	r3, [pc, #20]	; (401358 <pmc_enable_periph_clk+0x50>)
  401342:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401346:	2000      	movs	r0, #0
  401348:	4770      	bx	lr
		return 1;
  40134a:	2001      	movs	r0, #1
  40134c:	4770      	bx	lr
	return 0;
  40134e:	2000      	movs	r0, #0
  401350:	4770      	bx	lr
  401352:	2000      	movs	r0, #0
}
  401354:	4770      	bx	lr
  401356:	bf00      	nop
  401358:	400e0400 	.word	0x400e0400

0040135c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40135c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40135e:	23ac      	movs	r3, #172	; 0xac
  401360:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401362:	680b      	ldr	r3, [r1, #0]
  401364:	684a      	ldr	r2, [r1, #4]
  401366:	fbb3 f3f2 	udiv	r3, r3, r2
  40136a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40136c:	1e5c      	subs	r4, r3, #1
  40136e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401372:	4294      	cmp	r4, r2
  401374:	d80b      	bhi.n	40138e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  401376:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401378:	688b      	ldr	r3, [r1, #8]
  40137a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40137c:	f240 2302 	movw	r3, #514	; 0x202
  401380:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401384:	2350      	movs	r3, #80	; 0x50
  401386:	6003      	str	r3, [r0, #0]

	return 0;
  401388:	2000      	movs	r0, #0
}
  40138a:	bc10      	pop	{r4}
  40138c:	4770      	bx	lr
		return 1;
  40138e:	2001      	movs	r0, #1
  401390:	e7fb      	b.n	40138a <uart_init+0x2e>

00401392 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401392:	6943      	ldr	r3, [r0, #20]
  401394:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401398:	bf1a      	itte	ne
  40139a:	61c1      	strne	r1, [r0, #28]
	return 0;
  40139c:	2000      	movne	r0, #0
		return 1;
  40139e:	2001      	moveq	r0, #1
}
  4013a0:	4770      	bx	lr

004013a2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4013a2:	6943      	ldr	r3, [r0, #20]
  4013a4:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4013a8:	bf1d      	ittte	ne
  4013aa:	6983      	ldrne	r3, [r0, #24]
  4013ac:	700b      	strbne	r3, [r1, #0]
	return 0;
  4013ae:	2000      	movne	r0, #0
		return 1;
  4013b0:	2001      	moveq	r0, #1
}
  4013b2:	4770      	bx	lr

004013b4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4013b4:	6943      	ldr	r3, [r0, #20]
  4013b6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4013ba:	bf1d      	ittte	ne
  4013bc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4013c0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4013c2:	2000      	movne	r0, #0
		return 1;
  4013c4:	2001      	moveq	r0, #1
}
  4013c6:	4770      	bx	lr

004013c8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4013c8:	6943      	ldr	r3, [r0, #20]
  4013ca:	f013 0f01 	tst.w	r3, #1
  4013ce:	d005      	beq.n	4013dc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4013d0:	6983      	ldr	r3, [r0, #24]
  4013d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4013d6:	600b      	str	r3, [r1, #0]

	return 0;
  4013d8:	2000      	movs	r0, #0
  4013da:	4770      	bx	lr
		return 1;
  4013dc:	2001      	movs	r0, #1
}
  4013de:	4770      	bx	lr

004013e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013e0:	e7fe      	b.n	4013e0 <Dummy_Handler>
	...

004013e4 <Reset_Handler>:
{
  4013e4:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4013e6:	4b21      	ldr	r3, [pc, #132]	; (40146c <Reset_Handler+0x88>)
  4013e8:	4a21      	ldr	r2, [pc, #132]	; (401470 <Reset_Handler+0x8c>)
  4013ea:	429a      	cmp	r2, r3
  4013ec:	d928      	bls.n	401440 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4013ee:	4b21      	ldr	r3, [pc, #132]	; (401474 <Reset_Handler+0x90>)
  4013f0:	4a1e      	ldr	r2, [pc, #120]	; (40146c <Reset_Handler+0x88>)
  4013f2:	429a      	cmp	r2, r3
  4013f4:	d20c      	bcs.n	401410 <Reset_Handler+0x2c>
  4013f6:	3b01      	subs	r3, #1
  4013f8:	1a9b      	subs	r3, r3, r2
  4013fa:	f023 0303 	bic.w	r3, r3, #3
  4013fe:	3304      	adds	r3, #4
  401400:	4413      	add	r3, r2
  401402:	491b      	ldr	r1, [pc, #108]	; (401470 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  401404:	f851 0b04 	ldr.w	r0, [r1], #4
  401408:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40140c:	429a      	cmp	r2, r3
  40140e:	d1f9      	bne.n	401404 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401410:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  401412:	4b19      	ldr	r3, [pc, #100]	; (401478 <Reset_Handler+0x94>)
  401414:	4a19      	ldr	r2, [pc, #100]	; (40147c <Reset_Handler+0x98>)
  401416:	429a      	cmp	r2, r3
  401418:	d20a      	bcs.n	401430 <Reset_Handler+0x4c>
  40141a:	3b01      	subs	r3, #1
  40141c:	1a9b      	subs	r3, r3, r2
  40141e:	f023 0303 	bic.w	r3, r3, #3
  401422:	3304      	adds	r3, #4
  401424:	4413      	add	r3, r2
		*pDest++ = 0;
  401426:	2100      	movs	r1, #0
  401428:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  40142c:	429a      	cmp	r2, r3
  40142e:	d1fb      	bne.n	401428 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401430:	4b13      	ldr	r3, [pc, #76]	; (401480 <Reset_Handler+0x9c>)
  401432:	4a14      	ldr	r2, [pc, #80]	; (401484 <Reset_Handler+0xa0>)
  401434:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401436:	4b14      	ldr	r3, [pc, #80]	; (401488 <Reset_Handler+0xa4>)
  401438:	4798      	blx	r3
	main();
  40143a:	4b14      	ldr	r3, [pc, #80]	; (40148c <Reset_Handler+0xa8>)
  40143c:	4798      	blx	r3
  40143e:	e7fe      	b.n	40143e <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  401440:	4b0a      	ldr	r3, [pc, #40]	; (40146c <Reset_Handler+0x88>)
  401442:	4a0b      	ldr	r2, [pc, #44]	; (401470 <Reset_Handler+0x8c>)
  401444:	429a      	cmp	r2, r3
  401446:	d2e3      	bcs.n	401410 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401448:	4b0a      	ldr	r3, [pc, #40]	; (401474 <Reset_Handler+0x90>)
  40144a:	4808      	ldr	r0, [pc, #32]	; (40146c <Reset_Handler+0x88>)
  40144c:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40144e:	4611      	mov	r1, r2
  401450:	3a04      	subs	r2, #4
  401452:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401454:	2800      	cmp	r0, #0
  401456:	d0db      	beq.n	401410 <Reset_Handler+0x2c>
  401458:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  40145c:	f852 0904 	ldr.w	r0, [r2], #-4
  401460:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401464:	42ca      	cmn	r2, r1
  401466:	d1f9      	bne.n	40145c <Reset_Handler+0x78>
  401468:	e7d2      	b.n	401410 <Reset_Handler+0x2c>
  40146a:	bf00      	nop
  40146c:	20000000 	.word	0x20000000
  401470:	00407934 	.word	0x00407934
  401474:	200009d8 	.word	0x200009d8
  401478:	20000eb8 	.word	0x20000eb8
  40147c:	200009d8 	.word	0x200009d8
  401480:	e000ed00 	.word	0xe000ed00
  401484:	00400000 	.word	0x00400000
  401488:	004019f5 	.word	0x004019f5
  40148c:	004018f5 	.word	0x004018f5

00401490 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401490:	4b3c      	ldr	r3, [pc, #240]	; (401584 <SystemCoreClockUpdate+0xf4>)
  401492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401494:	f003 0303 	and.w	r3, r3, #3
  401498:	2b03      	cmp	r3, #3
  40149a:	d80e      	bhi.n	4014ba <SystemCoreClockUpdate+0x2a>
  40149c:	e8df f003 	tbb	[pc, r3]
  4014a0:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4014a4:	4b38      	ldr	r3, [pc, #224]	; (401588 <SystemCoreClockUpdate+0xf8>)
  4014a6:	695b      	ldr	r3, [r3, #20]
  4014a8:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4014ac:	bf14      	ite	ne
  4014ae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014b2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4014b6:	4b35      	ldr	r3, [pc, #212]	; (40158c <SystemCoreClockUpdate+0xfc>)
  4014b8:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4014ba:	4b32      	ldr	r3, [pc, #200]	; (401584 <SystemCoreClockUpdate+0xf4>)
  4014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014be:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014c2:	2b70      	cmp	r3, #112	; 0x70
  4014c4:	d055      	beq.n	401572 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014c6:	4b2f      	ldr	r3, [pc, #188]	; (401584 <SystemCoreClockUpdate+0xf4>)
  4014c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4014ca:	4930      	ldr	r1, [pc, #192]	; (40158c <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014cc:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4014d0:	680b      	ldr	r3, [r1, #0]
  4014d2:	40d3      	lsrs	r3, r2
  4014d4:	600b      	str	r3, [r1, #0]
  4014d6:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4014d8:	4b2a      	ldr	r3, [pc, #168]	; (401584 <SystemCoreClockUpdate+0xf4>)
  4014da:	6a1b      	ldr	r3, [r3, #32]
  4014dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014e0:	d003      	beq.n	4014ea <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4014e2:	4a2b      	ldr	r2, [pc, #172]	; (401590 <SystemCoreClockUpdate+0x100>)
  4014e4:	4b29      	ldr	r3, [pc, #164]	; (40158c <SystemCoreClockUpdate+0xfc>)
  4014e6:	601a      	str	r2, [r3, #0]
  4014e8:	e7e7      	b.n	4014ba <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014ea:	4a2a      	ldr	r2, [pc, #168]	; (401594 <SystemCoreClockUpdate+0x104>)
  4014ec:	4b27      	ldr	r3, [pc, #156]	; (40158c <SystemCoreClockUpdate+0xfc>)
  4014ee:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4014f0:	4b24      	ldr	r3, [pc, #144]	; (401584 <SystemCoreClockUpdate+0xf4>)
  4014f2:	6a1b      	ldr	r3, [r3, #32]
  4014f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f8:	2b10      	cmp	r3, #16
  4014fa:	d005      	beq.n	401508 <SystemCoreClockUpdate+0x78>
  4014fc:	2b20      	cmp	r3, #32
  4014fe:	d1dc      	bne.n	4014ba <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401500:	4a23      	ldr	r2, [pc, #140]	; (401590 <SystemCoreClockUpdate+0x100>)
  401502:	4b22      	ldr	r3, [pc, #136]	; (40158c <SystemCoreClockUpdate+0xfc>)
  401504:	601a      	str	r2, [r3, #0]
			break;
  401506:	e7d8      	b.n	4014ba <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401508:	4a23      	ldr	r2, [pc, #140]	; (401598 <SystemCoreClockUpdate+0x108>)
  40150a:	4b20      	ldr	r3, [pc, #128]	; (40158c <SystemCoreClockUpdate+0xfc>)
  40150c:	601a      	str	r2, [r3, #0]
			break;
  40150e:	e7d4      	b.n	4014ba <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401510:	4b1c      	ldr	r3, [pc, #112]	; (401584 <SystemCoreClockUpdate+0xf4>)
  401512:	6a1b      	ldr	r3, [r3, #32]
  401514:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401518:	d018      	beq.n	40154c <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40151a:	4a1d      	ldr	r2, [pc, #116]	; (401590 <SystemCoreClockUpdate+0x100>)
  40151c:	4b1b      	ldr	r3, [pc, #108]	; (40158c <SystemCoreClockUpdate+0xfc>)
  40151e:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401520:	4b18      	ldr	r3, [pc, #96]	; (401584 <SystemCoreClockUpdate+0xf4>)
  401522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401524:	f003 0303 	and.w	r3, r3, #3
  401528:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40152a:	4a16      	ldr	r2, [pc, #88]	; (401584 <SystemCoreClockUpdate+0xf4>)
  40152c:	bf07      	ittee	eq
  40152e:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401530:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401532:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401534:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401536:	4815      	ldr	r0, [pc, #84]	; (40158c <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401538:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40153c:	6803      	ldr	r3, [r0, #0]
  40153e:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  401542:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401544:	fbb3 f3f2 	udiv	r3, r3, r2
  401548:	6003      	str	r3, [r0, #0]
  40154a:	e7b6      	b.n	4014ba <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40154c:	4a11      	ldr	r2, [pc, #68]	; (401594 <SystemCoreClockUpdate+0x104>)
  40154e:	4b0f      	ldr	r3, [pc, #60]	; (40158c <SystemCoreClockUpdate+0xfc>)
  401550:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401552:	4b0c      	ldr	r3, [pc, #48]	; (401584 <SystemCoreClockUpdate+0xf4>)
  401554:	6a1b      	ldr	r3, [r3, #32]
  401556:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40155a:	2b10      	cmp	r3, #16
  40155c:	d005      	beq.n	40156a <SystemCoreClockUpdate+0xda>
  40155e:	2b20      	cmp	r3, #32
  401560:	d1de      	bne.n	401520 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401562:	4a0b      	ldr	r2, [pc, #44]	; (401590 <SystemCoreClockUpdate+0x100>)
  401564:	4b09      	ldr	r3, [pc, #36]	; (40158c <SystemCoreClockUpdate+0xfc>)
  401566:	601a      	str	r2, [r3, #0]
					break;
  401568:	e7da      	b.n	401520 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40156a:	4a0b      	ldr	r2, [pc, #44]	; (401598 <SystemCoreClockUpdate+0x108>)
  40156c:	4b07      	ldr	r3, [pc, #28]	; (40158c <SystemCoreClockUpdate+0xfc>)
  40156e:	601a      	str	r2, [r3, #0]
					break;
  401570:	e7d6      	b.n	401520 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401572:	4a06      	ldr	r2, [pc, #24]	; (40158c <SystemCoreClockUpdate+0xfc>)
  401574:	6813      	ldr	r3, [r2, #0]
  401576:	4909      	ldr	r1, [pc, #36]	; (40159c <SystemCoreClockUpdate+0x10c>)
  401578:	fba1 1303 	umull	r1, r3, r1, r3
  40157c:	085b      	lsrs	r3, r3, #1
  40157e:	6013      	str	r3, [r2, #0]
  401580:	4770      	bx	lr
  401582:	bf00      	nop
  401584:	400e0400 	.word	0x400e0400
  401588:	400e1410 	.word	0x400e1410
  40158c:	20000014 	.word	0x20000014
  401590:	00b71b00 	.word	0x00b71b00
  401594:	003d0900 	.word	0x003d0900
  401598:	007a1200 	.word	0x007a1200
  40159c:	aaaaaaab 	.word	0xaaaaaaab

004015a0 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4015a0:	4b1a      	ldr	r3, [pc, #104]	; (40160c <system_init_flash+0x6c>)
  4015a2:	4298      	cmp	r0, r3
  4015a4:	d914      	bls.n	4015d0 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4015a6:	4b1a      	ldr	r3, [pc, #104]	; (401610 <system_init_flash+0x70>)
  4015a8:	4298      	cmp	r0, r3
  4015aa:	d919      	bls.n	4015e0 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4015ac:	4b19      	ldr	r3, [pc, #100]	; (401614 <system_init_flash+0x74>)
  4015ae:	4298      	cmp	r0, r3
  4015b0:	d91d      	bls.n	4015ee <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4015b2:	4b19      	ldr	r3, [pc, #100]	; (401618 <system_init_flash+0x78>)
  4015b4:	4298      	cmp	r0, r3
  4015b6:	d921      	bls.n	4015fc <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4015b8:	4b18      	ldr	r3, [pc, #96]	; (40161c <system_init_flash+0x7c>)
  4015ba:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015bc:	bf94      	ite	ls
  4015be:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015c2:	4b17      	ldrhi	r3, [pc, #92]	; (401620 <system_init_flash+0x80>)
  4015c4:	4a17      	ldr	r2, [pc, #92]	; (401624 <system_init_flash+0x84>)
  4015c6:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015c8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015cc:	6013      	str	r3, [r2, #0]
  4015ce:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015d0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4015d4:	4a13      	ldr	r2, [pc, #76]	; (401624 <system_init_flash+0x84>)
  4015d6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015dc:	6013      	str	r3, [r2, #0]
  4015de:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015e0:	4b11      	ldr	r3, [pc, #68]	; (401628 <system_init_flash+0x88>)
  4015e2:	4a10      	ldr	r2, [pc, #64]	; (401624 <system_init_flash+0x84>)
  4015e4:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015e6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015ea:	6013      	str	r3, [r2, #0]
  4015ec:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015ee:	4b0f      	ldr	r3, [pc, #60]	; (40162c <system_init_flash+0x8c>)
  4015f0:	4a0c      	ldr	r2, [pc, #48]	; (401624 <system_init_flash+0x84>)
  4015f2:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015f4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015f8:	6013      	str	r3, [r2, #0]
  4015fa:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015fc:	4b0c      	ldr	r3, [pc, #48]	; (401630 <system_init_flash+0x90>)
  4015fe:	4a09      	ldr	r2, [pc, #36]	; (401624 <system_init_flash+0x84>)
  401600:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401602:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401606:	6013      	str	r3, [r2, #0]
  401608:	4770      	bx	lr
  40160a:	bf00      	nop
  40160c:	01312cff 	.word	0x01312cff
  401610:	026259ff 	.word	0x026259ff
  401614:	039386ff 	.word	0x039386ff
  401618:	04c4b3ff 	.word	0x04c4b3ff
  40161c:	05f5e0ff 	.word	0x05f5e0ff
  401620:	04000500 	.word	0x04000500
  401624:	400e0a00 	.word	0x400e0a00
  401628:	04000100 	.word	0x04000100
  40162c:	04000200 	.word	0x04000200
  401630:	04000300 	.word	0x04000300

00401634 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401634:	4b0a      	ldr	r3, [pc, #40]	; (401660 <_sbrk+0x2c>)
  401636:	681b      	ldr	r3, [r3, #0]
  401638:	b153      	cbz	r3, 401650 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40163a:	4b09      	ldr	r3, [pc, #36]	; (401660 <_sbrk+0x2c>)
  40163c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40163e:	181a      	adds	r2, r3, r0
  401640:	4908      	ldr	r1, [pc, #32]	; (401664 <_sbrk+0x30>)
  401642:	4291      	cmp	r1, r2
  401644:	db08      	blt.n	401658 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401646:	4610      	mov	r0, r2
  401648:	4a05      	ldr	r2, [pc, #20]	; (401660 <_sbrk+0x2c>)
  40164a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40164c:	4618      	mov	r0, r3
  40164e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401650:	4a05      	ldr	r2, [pc, #20]	; (401668 <_sbrk+0x34>)
  401652:	4b03      	ldr	r3, [pc, #12]	; (401660 <_sbrk+0x2c>)
  401654:	601a      	str	r2, [r3, #0]
  401656:	e7f0      	b.n	40163a <_sbrk+0x6>
		return (caddr_t) -1;	
  401658:	f04f 30ff 	mov.w	r0, #4294967295
}
  40165c:	4770      	bx	lr
  40165e:	bf00      	nop
  401660:	20000e2c 	.word	0x20000e2c
  401664:	20027ffc 	.word	0x20027ffc
  401668:	20003eb8 	.word	0x20003eb8

0040166c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40166c:	f04f 30ff 	mov.w	r0, #4294967295
  401670:	4770      	bx	lr

00401672 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401672:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401676:	604b      	str	r3, [r1, #4]

	return 0;
}
  401678:	2000      	movs	r0, #0
  40167a:	4770      	bx	lr

0040167c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40167c:	2001      	movs	r0, #1
  40167e:	4770      	bx	lr

00401680 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401680:	2000      	movs	r0, #0
  401682:	4770      	bx	lr

00401684 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401684:	b5f0      	push	{r4, r5, r6, r7, lr}
  401686:	b083      	sub	sp, #12
  401688:	4605      	mov	r5, r0
  40168a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40168c:	2300      	movs	r3, #0
  40168e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401690:	4b18      	ldr	r3, [pc, #96]	; (4016f4 <usart_serial_getchar+0x70>)
  401692:	4298      	cmp	r0, r3
  401694:	d00a      	beq.n	4016ac <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401696:	4b18      	ldr	r3, [pc, #96]	; (4016f8 <usart_serial_getchar+0x74>)
  401698:	4298      	cmp	r0, r3
  40169a:	d00f      	beq.n	4016bc <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40169c:	4b17      	ldr	r3, [pc, #92]	; (4016fc <usart_serial_getchar+0x78>)
  40169e:	4298      	cmp	r0, r3
  4016a0:	d014      	beq.n	4016cc <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4016a2:	4b17      	ldr	r3, [pc, #92]	; (401700 <usart_serial_getchar+0x7c>)
  4016a4:	429d      	cmp	r5, r3
  4016a6:	d01b      	beq.n	4016e0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4016a8:	b003      	add	sp, #12
  4016aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4016ac:	461f      	mov	r7, r3
  4016ae:	4e15      	ldr	r6, [pc, #84]	; (401704 <usart_serial_getchar+0x80>)
  4016b0:	4621      	mov	r1, r4
  4016b2:	4638      	mov	r0, r7
  4016b4:	47b0      	blx	r6
  4016b6:	2800      	cmp	r0, #0
  4016b8:	d1fa      	bne.n	4016b0 <usart_serial_getchar+0x2c>
  4016ba:	e7f2      	b.n	4016a2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4016bc:	461e      	mov	r6, r3
  4016be:	4d11      	ldr	r5, [pc, #68]	; (401704 <usart_serial_getchar+0x80>)
  4016c0:	4621      	mov	r1, r4
  4016c2:	4630      	mov	r0, r6
  4016c4:	47a8      	blx	r5
  4016c6:	2800      	cmp	r0, #0
  4016c8:	d1fa      	bne.n	4016c0 <usart_serial_getchar+0x3c>
  4016ca:	e7ed      	b.n	4016a8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4016cc:	461e      	mov	r6, r3
  4016ce:	4d0e      	ldr	r5, [pc, #56]	; (401708 <usart_serial_getchar+0x84>)
  4016d0:	a901      	add	r1, sp, #4
  4016d2:	4630      	mov	r0, r6
  4016d4:	47a8      	blx	r5
  4016d6:	2800      	cmp	r0, #0
  4016d8:	d1fa      	bne.n	4016d0 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4016da:	9b01      	ldr	r3, [sp, #4]
  4016dc:	7023      	strb	r3, [r4, #0]
  4016de:	e7e3      	b.n	4016a8 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4016e0:	461e      	mov	r6, r3
  4016e2:	4d09      	ldr	r5, [pc, #36]	; (401708 <usart_serial_getchar+0x84>)
  4016e4:	a901      	add	r1, sp, #4
  4016e6:	4630      	mov	r0, r6
  4016e8:	47a8      	blx	r5
  4016ea:	2800      	cmp	r0, #0
  4016ec:	d1fa      	bne.n	4016e4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4016ee:	9b01      	ldr	r3, [sp, #4]
  4016f0:	7023      	strb	r3, [r4, #0]
}
  4016f2:	e7d9      	b.n	4016a8 <usart_serial_getchar+0x24>
  4016f4:	400e0600 	.word	0x400e0600
  4016f8:	400e0800 	.word	0x400e0800
  4016fc:	40024000 	.word	0x40024000
  401700:	40028000 	.word	0x40028000
  401704:	004013a3 	.word	0x004013a3
  401708:	004013c9 	.word	0x004013c9

0040170c <usart_serial_putchar>:
{
  40170c:	b570      	push	{r4, r5, r6, lr}
  40170e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  401710:	4b18      	ldr	r3, [pc, #96]	; (401774 <usart_serial_putchar+0x68>)
  401712:	4298      	cmp	r0, r3
  401714:	d00a      	beq.n	40172c <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  401716:	4b18      	ldr	r3, [pc, #96]	; (401778 <usart_serial_putchar+0x6c>)
  401718:	4298      	cmp	r0, r3
  40171a:	d010      	beq.n	40173e <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  40171c:	4b17      	ldr	r3, [pc, #92]	; (40177c <usart_serial_putchar+0x70>)
  40171e:	4298      	cmp	r0, r3
  401720:	d016      	beq.n	401750 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  401722:	4b17      	ldr	r3, [pc, #92]	; (401780 <usart_serial_putchar+0x74>)
  401724:	4298      	cmp	r0, r3
  401726:	d01c      	beq.n	401762 <usart_serial_putchar+0x56>
	return 0;
  401728:	2000      	movs	r0, #0
}
  40172a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40172c:	461e      	mov	r6, r3
  40172e:	4d15      	ldr	r5, [pc, #84]	; (401784 <usart_serial_putchar+0x78>)
  401730:	4621      	mov	r1, r4
  401732:	4630      	mov	r0, r6
  401734:	47a8      	blx	r5
  401736:	2800      	cmp	r0, #0
  401738:	d1fa      	bne.n	401730 <usart_serial_putchar+0x24>
		return 1;
  40173a:	2001      	movs	r0, #1
  40173c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40173e:	461e      	mov	r6, r3
  401740:	4d10      	ldr	r5, [pc, #64]	; (401784 <usart_serial_putchar+0x78>)
  401742:	4621      	mov	r1, r4
  401744:	4630      	mov	r0, r6
  401746:	47a8      	blx	r5
  401748:	2800      	cmp	r0, #0
  40174a:	d1fa      	bne.n	401742 <usart_serial_putchar+0x36>
		return 1;
  40174c:	2001      	movs	r0, #1
  40174e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401750:	461e      	mov	r6, r3
  401752:	4d0d      	ldr	r5, [pc, #52]	; (401788 <usart_serial_putchar+0x7c>)
  401754:	4621      	mov	r1, r4
  401756:	4630      	mov	r0, r6
  401758:	47a8      	blx	r5
  40175a:	2800      	cmp	r0, #0
  40175c:	d1fa      	bne.n	401754 <usart_serial_putchar+0x48>
		return 1;
  40175e:	2001      	movs	r0, #1
  401760:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401762:	461e      	mov	r6, r3
  401764:	4d08      	ldr	r5, [pc, #32]	; (401788 <usart_serial_putchar+0x7c>)
  401766:	4621      	mov	r1, r4
  401768:	4630      	mov	r0, r6
  40176a:	47a8      	blx	r5
  40176c:	2800      	cmp	r0, #0
  40176e:	d1fa      	bne.n	401766 <usart_serial_putchar+0x5a>
		return 1;
  401770:	2001      	movs	r0, #1
  401772:	bd70      	pop	{r4, r5, r6, pc}
  401774:	400e0600 	.word	0x400e0600
  401778:	400e0800 	.word	0x400e0800
  40177c:	40024000 	.word	0x40024000
  401780:	40028000 	.word	0x40028000
  401784:	00401393 	.word	0x00401393
  401788:	004013b5 	.word	0x004013b5

0040178c <inicializacao_UART>:
#define CONF_UART_STOP_BITS    US_MR_NBSTOP_1_BIT
#define	PINO_LED_AZUL	PIO_PA19
#define PINO_LED_VERDE	PIO_PA20

void inicializacao_UART ()
{
  40178c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401790:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401792:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401830 <inicializacao_UART+0xa4>
  401796:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40179a:	4c18      	ldr	r4, [pc, #96]	; (4017fc <inicializacao_UART+0x70>)
  40179c:	6823      	ldr	r3, [r4, #0]
  40179e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4017a0:	68a3      	ldr	r3, [r4, #8]
  4017a2:	9303      	str	r3, [sp, #12]
  4017a4:	2008      	movs	r0, #8
  4017a6:	4f16      	ldr	r7, [pc, #88]	; (401800 <inicializacao_UART+0x74>)
  4017a8:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4017aa:	4d16      	ldr	r5, [pc, #88]	; (401804 <inicializacao_UART+0x78>)
  4017ac:	a901      	add	r1, sp, #4
  4017ae:	4628      	mov	r0, r5
  4017b0:	4e15      	ldr	r6, [pc, #84]	; (401808 <inicializacao_UART+0x7c>)
  4017b2:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4017b4:	4b15      	ldr	r3, [pc, #84]	; (40180c <inicializacao_UART+0x80>)
  4017b6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4017b8:	4a15      	ldr	r2, [pc, #84]	; (401810 <inicializacao_UART+0x84>)
  4017ba:	4b16      	ldr	r3, [pc, #88]	; (401814 <inicializacao_UART+0x88>)
  4017bc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4017be:	4a16      	ldr	r2, [pc, #88]	; (401818 <inicializacao_UART+0x8c>)
  4017c0:	4b16      	ldr	r3, [pc, #88]	; (40181c <inicializacao_UART+0x90>)
  4017c2:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4017c4:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4017c8:	6823      	ldr	r3, [r4, #0]
  4017ca:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4017cc:	68a3      	ldr	r3, [r4, #8]
  4017ce:	9303      	str	r3, [sp, #12]
  4017d0:	2008      	movs	r0, #8
  4017d2:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4017d4:	a901      	add	r1, sp, #4
  4017d6:	4628      	mov	r0, r5
  4017d8:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4017da:	4d11      	ldr	r5, [pc, #68]	; (401820 <inicializacao_UART+0x94>)
  4017dc:	682b      	ldr	r3, [r5, #0]
  4017de:	2100      	movs	r1, #0
  4017e0:	6898      	ldr	r0, [r3, #8]
  4017e2:	4c10      	ldr	r4, [pc, #64]	; (401824 <inicializacao_UART+0x98>)
  4017e4:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4017e6:	682b      	ldr	r3, [r5, #0]
  4017e8:	2100      	movs	r1, #0
  4017ea:	6858      	ldr	r0, [r3, #4]
  4017ec:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
	puts("Inicializado\r");
  4017ee:	480e      	ldr	r0, [pc, #56]	; (401828 <inicializacao_UART+0x9c>)
  4017f0:	4b0e      	ldr	r3, [pc, #56]	; (40182c <inicializacao_UART+0xa0>)
  4017f2:	4798      	blx	r3
}
  4017f4:	b004      	add	sp, #16
  4017f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4017fa:	bf00      	nop
  4017fc:	20000018 	.word	0x20000018
  401800:	00401309 	.word	0x00401309
  401804:	400e0600 	.word	0x400e0600
  401808:	0040135d 	.word	0x0040135d
  40180c:	20000e6c 	.word	0x20000e6c
  401810:	0040170d 	.word	0x0040170d
  401814:	20000e68 	.word	0x20000e68
  401818:	00401685 	.word	0x00401685
  40181c:	20000e64 	.word	0x20000e64
  401820:	20000028 	.word	0x20000028
  401824:	00401b8d 	.word	0x00401b8d
  401828:	00407668 	.word	0x00407668
  40182c:	00401b7d 	.word	0x00401b7d
  401830:	07270e00 	.word	0x07270e00

00401834 <configure_lcd>:

void configure_lcd()
{
  401834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401838:	200a      	movs	r0, #10
  40183a:	4b1e      	ldr	r3, [pc, #120]	; (4018b4 <configure_lcd+0x80>)
  40183c:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40183e:	4c1e      	ldr	r4, [pc, #120]	; (4018b8 <configure_lcd+0x84>)
  401840:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401844:	2101      	movs	r1, #1
  401846:	4620      	mov	r0, r4
  401848:	4b1c      	ldr	r3, [pc, #112]	; (4018bc <configure_lcd+0x88>)
  40184a:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  40184c:	4a1c      	ldr	r2, [pc, #112]	; (4018c0 <configure_lcd+0x8c>)
  40184e:	2101      	movs	r1, #1
  401850:	4620      	mov	r0, r4
  401852:	4b1c      	ldr	r3, [pc, #112]	; (4018c4 <configure_lcd+0x90>)
  401854:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401856:	4a1c      	ldr	r2, [pc, #112]	; (4018c8 <configure_lcd+0x94>)
  401858:	2101      	movs	r1, #1
  40185a:	4620      	mov	r0, r4
  40185c:	4b1b      	ldr	r3, [pc, #108]	; (4018cc <configure_lcd+0x98>)
  40185e:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401860:	2203      	movs	r2, #3
  401862:	2101      	movs	r1, #1
  401864:	4620      	mov	r0, r4
  401866:	4b1a      	ldr	r3, [pc, #104]	; (4018d0 <configure_lcd+0x9c>)
  401868:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  40186a:	4d1a      	ldr	r5, [pc, #104]	; (4018d4 <configure_lcd+0xa0>)
  40186c:	26f0      	movs	r6, #240	; 0xf0
  40186e:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401870:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401874:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401876:	2400      	movs	r4, #0
  401878:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  40187a:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  40187e:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401882:	4b15      	ldr	r3, [pc, #84]	; (4018d8 <configure_lcd+0xa4>)
  401884:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401886:	4628      	mov	r0, r5
  401888:	4b14      	ldr	r3, [pc, #80]	; (4018dc <configure_lcd+0xa8>)
  40188a:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  40188c:	2008      	movs	r0, #8
  40188e:	4b14      	ldr	r3, [pc, #80]	; (4018e0 <configure_lcd+0xac>)
  401890:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401892:	4640      	mov	r0, r8
  401894:	4b13      	ldr	r3, [pc, #76]	; (4018e4 <configure_lcd+0xb0>)
  401896:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401898:	463b      	mov	r3, r7
  40189a:	4632      	mov	r2, r6
  40189c:	4621      	mov	r1, r4
  40189e:	4620      	mov	r0, r4
  4018a0:	4d11      	ldr	r5, [pc, #68]	; (4018e8 <configure_lcd+0xb4>)
  4018a2:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4018a4:	4b11      	ldr	r3, [pc, #68]	; (4018ec <configure_lcd+0xb8>)
  4018a6:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4018a8:	4621      	mov	r1, r4
  4018aa:	4620      	mov	r0, r4
  4018ac:	4b10      	ldr	r3, [pc, #64]	; (4018f0 <configure_lcd+0xbc>)
  4018ae:	4798      	blx	r3
  4018b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4018b4:	00401309 	.word	0x00401309
  4018b8:	400e0000 	.word	0x400e0000
  4018bc:	00400a41 	.word	0x00400a41
  4018c0:	0a0a0404 	.word	0x0a0a0404
  4018c4:	00400a47 	.word	0x00400a47
  4018c8:	0016000a 	.word	0x0016000a
  4018cc:	00400a4f 	.word	0x00400a4f
  4018d0:	00400a57 	.word	0x00400a57
  4018d4:	20000e80 	.word	0x20000e80
  4018d8:	00400221 	.word	0x00400221
  4018dc:	00400569 	.word	0x00400569
  4018e0:	004001c5 	.word	0x004001c5
  4018e4:	00400481 	.word	0x00400481
  4018e8:	004008c9 	.word	0x004008c9
  4018ec:	0040044d 	.word	0x0040044d
  4018f0:	00400541 	.word	0x00400541

004018f4 <main>:
}

int main (void)
{
  4018f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4018f8:	b090      	sub	sp, #64	; 0x40
	sysclk_init();
  4018fa:	4b29      	ldr	r3, [pc, #164]	; (4019a0 <main+0xac>)
  4018fc:	4798      	blx	r3
	board_init();
  4018fe:	4b29      	ldr	r3, [pc, #164]	; (4019a4 <main+0xb0>)
  401900:	4798      	blx	r3
	configure_lcd();
  401902:	4b29      	ldr	r3, [pc, #164]	; (4019a8 <main+0xb4>)
  401904:	4798      	blx	r3
	inicializacao_UART();
  401906:	4b29      	ldr	r3, [pc, #164]	; (4019ac <main+0xb8>)
  401908:	4798      	blx	r3

//	pio_configure(PIOB, PIO_PERIPH_B, (PIO_PB5A_TWCK1 | PIO_PB4A_TWD1), PIO_OPENDRAIN);
	
	pmc_enable_periph_clk(ID_TWI1);
  40190a:	2014      	movs	r0, #20
  40190c:	4b28      	ldr	r3, [pc, #160]	; (4019b0 <main+0xbc>)
  40190e:	4798      	blx	r3

	opt.master_clk = sysclk_get_peripheral_hz();
  401910:	4c28      	ldr	r4, [pc, #160]	; (4019b4 <main+0xc0>)
  401912:	4b29      	ldr	r3, [pc, #164]	; (4019b8 <main+0xc4>)
  401914:	6023      	str	r3, [r4, #0]
	opt.speed =	TWI_CLK;
  401916:	4b29      	ldr	r3, [pc, #164]	; (4019bc <main+0xc8>)
  401918:	6063      	str	r3, [r4, #4]
	twi_enable_master_mode(TWI1);
  40191a:	4d29      	ldr	r5, [pc, #164]	; (4019c0 <main+0xcc>)
  40191c:	4628      	mov	r0, r5
  40191e:	4b29      	ldr	r3, [pc, #164]	; (4019c4 <main+0xd0>)
  401920:	4798      	blx	r3
	twi_master_init(TWI1, &opt);
  401922:	4621      	mov	r1, r4
  401924:	4628      	mov	r0, r5
  401926:	4b28      	ldr	r3, [pc, #160]	; (4019c8 <main+0xd4>)
  401928:	4798      	blx	r3
	
	twi_packet_t	pacote;
	uint8_t	resposta[20];

	resposta[0] = 0;
  40192a:	2300      	movs	r3, #0
  40192c:	f88d 3018 	strb.w	r3, [sp, #24]
		pacote.addr_length = 1;
		pacote.buffer = &resposta;		
		pacote.chip = ENDERECO_SENSOR;
		pacote.length = 14;

		twi_master_write(TWI1, &pacote);
  401930:	4f26      	ldr	r7, [pc, #152]	; (4019cc <main+0xd8>)
		twi_master_read(TWI1, &pacote);
  401932:	4e27      	ldr	r6, [pc, #156]	; (4019d0 <main+0xdc>)
		pacote.addr[0] = COMANDO_LEITURA_1;
  401934:	233b      	movs	r3, #59	; 0x3b
  401936:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
		pacote.addr_length = 1;
  40193a:	2301      	movs	r3, #1
  40193c:	930c      	str	r3, [sp, #48]	; 0x30
		pacote.buffer = &resposta;		
  40193e:	ab06      	add	r3, sp, #24
  401940:	930d      	str	r3, [sp, #52]	; 0x34
		pacote.chip = ENDERECO_SENSOR;
  401942:	2368      	movs	r3, #104	; 0x68
  401944:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
		pacote.length = 14;
  401948:	230e      	movs	r3, #14
  40194a:	930e      	str	r3, [sp, #56]	; 0x38
		twi_master_write(TWI1, &pacote);
  40194c:	a90b      	add	r1, sp, #44	; 0x2c
  40194e:	4628      	mov	r0, r5
  401950:	47b8      	blx	r7
		twi_master_read(TWI1, &pacote);
  401952:	a90b      	add	r1, sp, #44	; 0x2c
  401954:	4628      	mov	r0, r5
  401956:	47b0      	blx	r6
		
		char	a[20];
		int16_t	b;
		b = (resposta[0] << 8 | resposta[1]);
  401958:	f89d 3018 	ldrb.w	r3, [sp, #24]
  40195c:	f89d 2019 	ldrb.w	r2, [sp, #25]
  401960:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
		sprintf(a,"%i",b);
  401964:	b212      	sxth	r2, r2
  401966:	491b      	ldr	r1, [pc, #108]	; (4019d4 <main+0xe0>)
  401968:	a801      	add	r0, sp, #4
  40196a:	4b1b      	ldr	r3, [pc, #108]	; (4019d8 <main+0xe4>)
  40196c:	4798      	blx	r3
		puts(a);
  40196e:	a801      	add	r0, sp, #4
  401970:	4b1a      	ldr	r3, [pc, #104]	; (4019dc <main+0xe8>)
  401972:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  401974:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401978:	4c19      	ldr	r4, [pc, #100]	; (4019e0 <main+0xec>)
  40197a:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(95, 175, 240, 200);
  40197c:	23c8      	movs	r3, #200	; 0xc8
  40197e:	22f0      	movs	r2, #240	; 0xf0
  401980:	21af      	movs	r1, #175	; 0xaf
  401982:	205f      	movs	r0, #95	; 0x5f
  401984:	f8df 8068 	ldr.w	r8, [pc, #104]	; 4019f0 <main+0xfc>
  401988:	47c0      	blx	r8
		ili93xx_set_foreground_color(COLOR_BLACK);
  40198a:	2000      	movs	r0, #0
  40198c:	47a0      	blx	r4
		ili93xx_draw_string(100, 180, a);
  40198e:	aa01      	add	r2, sp, #4
  401990:	21b4      	movs	r1, #180	; 0xb4
  401992:	2064      	movs	r0, #100	; 0x64
  401994:	4b13      	ldr	r3, [pc, #76]	; (4019e4 <main+0xf0>)
  401996:	4798      	blx	r3
		delay_ms(100);
  401998:	4813      	ldr	r0, [pc, #76]	; (4019e8 <main+0xf4>)
  40199a:	4b14      	ldr	r3, [pc, #80]	; (4019ec <main+0xf8>)
  40199c:	4798      	blx	r3
  40199e:	e7c9      	b.n	401934 <main+0x40>
  4019a0:	00400cd1 	.word	0x00400cd1
  4019a4:	00400d35 	.word	0x00400d35
  4019a8:	00401835 	.word	0x00401835
  4019ac:	0040178d 	.word	0x0040178d
  4019b0:	00401309 	.word	0x00401309
  4019b4:	20000e74 	.word	0x20000e74
  4019b8:	07270e00 	.word	0x07270e00
  4019bc:	00030d40 	.word	0x00030d40
  4019c0:	4001c000 	.word	0x4001c000
  4019c4:	00400a5f 	.word	0x00400a5f
  4019c8:	00400b25 	.word	0x00400b25
  4019cc:	00400c49 	.word	0x00400c49
  4019d0:	00400b89 	.word	0x00400b89
  4019d4:	00407678 	.word	0x00407678
  4019d8:	00401d2d 	.word	0x00401d2d
  4019dc:	00401b7d 	.word	0x00401b7d
  4019e0:	00400481 	.word	0x00400481
  4019e4:	00400991 	.word	0x00400991
  4019e8:	000d1437 	.word	0x000d1437
  4019ec:	20000001 	.word	0x20000001
  4019f0:	004008c9 	.word	0x004008c9

004019f4 <__libc_init_array>:
  4019f4:	b570      	push	{r4, r5, r6, lr}
  4019f6:	4e0f      	ldr	r6, [pc, #60]	; (401a34 <__libc_init_array+0x40>)
  4019f8:	4d0f      	ldr	r5, [pc, #60]	; (401a38 <__libc_init_array+0x44>)
  4019fa:	1b76      	subs	r6, r6, r5
  4019fc:	10b6      	asrs	r6, r6, #2
  4019fe:	bf18      	it	ne
  401a00:	2400      	movne	r4, #0
  401a02:	d005      	beq.n	401a10 <__libc_init_array+0x1c>
  401a04:	3401      	adds	r4, #1
  401a06:	f855 3b04 	ldr.w	r3, [r5], #4
  401a0a:	4798      	blx	r3
  401a0c:	42a6      	cmp	r6, r4
  401a0e:	d1f9      	bne.n	401a04 <__libc_init_array+0x10>
  401a10:	4e0a      	ldr	r6, [pc, #40]	; (401a3c <__libc_init_array+0x48>)
  401a12:	4d0b      	ldr	r5, [pc, #44]	; (401a40 <__libc_init_array+0x4c>)
  401a14:	1b76      	subs	r6, r6, r5
  401a16:	f005 ff77 	bl	407908 <_init>
  401a1a:	10b6      	asrs	r6, r6, #2
  401a1c:	bf18      	it	ne
  401a1e:	2400      	movne	r4, #0
  401a20:	d006      	beq.n	401a30 <__libc_init_array+0x3c>
  401a22:	3401      	adds	r4, #1
  401a24:	f855 3b04 	ldr.w	r3, [r5], #4
  401a28:	4798      	blx	r3
  401a2a:	42a6      	cmp	r6, r4
  401a2c:	d1f9      	bne.n	401a22 <__libc_init_array+0x2e>
  401a2e:	bd70      	pop	{r4, r5, r6, pc}
  401a30:	bd70      	pop	{r4, r5, r6, pc}
  401a32:	bf00      	nop
  401a34:	00407914 	.word	0x00407914
  401a38:	00407914 	.word	0x00407914
  401a3c:	0040791c 	.word	0x0040791c
  401a40:	00407914 	.word	0x00407914

00401a44 <memset>:
  401a44:	b470      	push	{r4, r5, r6}
  401a46:	0786      	lsls	r6, r0, #30
  401a48:	d046      	beq.n	401ad8 <memset+0x94>
  401a4a:	1e54      	subs	r4, r2, #1
  401a4c:	2a00      	cmp	r2, #0
  401a4e:	d041      	beq.n	401ad4 <memset+0x90>
  401a50:	b2ca      	uxtb	r2, r1
  401a52:	4603      	mov	r3, r0
  401a54:	e002      	b.n	401a5c <memset+0x18>
  401a56:	f114 34ff 	adds.w	r4, r4, #4294967295
  401a5a:	d33b      	bcc.n	401ad4 <memset+0x90>
  401a5c:	f803 2b01 	strb.w	r2, [r3], #1
  401a60:	079d      	lsls	r5, r3, #30
  401a62:	d1f8      	bne.n	401a56 <memset+0x12>
  401a64:	2c03      	cmp	r4, #3
  401a66:	d92e      	bls.n	401ac6 <memset+0x82>
  401a68:	b2cd      	uxtb	r5, r1
  401a6a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401a6e:	2c0f      	cmp	r4, #15
  401a70:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401a74:	d919      	bls.n	401aaa <memset+0x66>
  401a76:	f103 0210 	add.w	r2, r3, #16
  401a7a:	4626      	mov	r6, r4
  401a7c:	3e10      	subs	r6, #16
  401a7e:	2e0f      	cmp	r6, #15
  401a80:	f842 5c10 	str.w	r5, [r2, #-16]
  401a84:	f842 5c0c 	str.w	r5, [r2, #-12]
  401a88:	f842 5c08 	str.w	r5, [r2, #-8]
  401a8c:	f842 5c04 	str.w	r5, [r2, #-4]
  401a90:	f102 0210 	add.w	r2, r2, #16
  401a94:	d8f2      	bhi.n	401a7c <memset+0x38>
  401a96:	f1a4 0210 	sub.w	r2, r4, #16
  401a9a:	f022 020f 	bic.w	r2, r2, #15
  401a9e:	f004 040f 	and.w	r4, r4, #15
  401aa2:	3210      	adds	r2, #16
  401aa4:	2c03      	cmp	r4, #3
  401aa6:	4413      	add	r3, r2
  401aa8:	d90d      	bls.n	401ac6 <memset+0x82>
  401aaa:	461e      	mov	r6, r3
  401aac:	4622      	mov	r2, r4
  401aae:	3a04      	subs	r2, #4
  401ab0:	2a03      	cmp	r2, #3
  401ab2:	f846 5b04 	str.w	r5, [r6], #4
  401ab6:	d8fa      	bhi.n	401aae <memset+0x6a>
  401ab8:	1f22      	subs	r2, r4, #4
  401aba:	f022 0203 	bic.w	r2, r2, #3
  401abe:	3204      	adds	r2, #4
  401ac0:	4413      	add	r3, r2
  401ac2:	f004 0403 	and.w	r4, r4, #3
  401ac6:	b12c      	cbz	r4, 401ad4 <memset+0x90>
  401ac8:	b2c9      	uxtb	r1, r1
  401aca:	441c      	add	r4, r3
  401acc:	f803 1b01 	strb.w	r1, [r3], #1
  401ad0:	429c      	cmp	r4, r3
  401ad2:	d1fb      	bne.n	401acc <memset+0x88>
  401ad4:	bc70      	pop	{r4, r5, r6}
  401ad6:	4770      	bx	lr
  401ad8:	4614      	mov	r4, r2
  401ada:	4603      	mov	r3, r0
  401adc:	e7c2      	b.n	401a64 <memset+0x20>
  401ade:	bf00      	nop

00401ae0 <_puts_r>:
  401ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ae2:	4605      	mov	r5, r0
  401ae4:	b089      	sub	sp, #36	; 0x24
  401ae6:	4608      	mov	r0, r1
  401ae8:	460c      	mov	r4, r1
  401aea:	f000 f949 	bl	401d80 <strlen>
  401aee:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401af0:	4f21      	ldr	r7, [pc, #132]	; (401b78 <_puts_r+0x98>)
  401af2:	9404      	str	r4, [sp, #16]
  401af4:	2601      	movs	r6, #1
  401af6:	1c44      	adds	r4, r0, #1
  401af8:	a904      	add	r1, sp, #16
  401afa:	2202      	movs	r2, #2
  401afc:	9403      	str	r4, [sp, #12]
  401afe:	9005      	str	r0, [sp, #20]
  401b00:	68ac      	ldr	r4, [r5, #8]
  401b02:	9706      	str	r7, [sp, #24]
  401b04:	9607      	str	r6, [sp, #28]
  401b06:	9101      	str	r1, [sp, #4]
  401b08:	9202      	str	r2, [sp, #8]
  401b0a:	b353      	cbz	r3, 401b62 <_puts_r+0x82>
  401b0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401b0e:	f013 0f01 	tst.w	r3, #1
  401b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401b16:	b29a      	uxth	r2, r3
  401b18:	d101      	bne.n	401b1e <_puts_r+0x3e>
  401b1a:	0590      	lsls	r0, r2, #22
  401b1c:	d525      	bpl.n	401b6a <_puts_r+0x8a>
  401b1e:	0491      	lsls	r1, r2, #18
  401b20:	d406      	bmi.n	401b30 <_puts_r+0x50>
  401b22:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401b24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401b28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401b2c:	81a3      	strh	r3, [r4, #12]
  401b2e:	6662      	str	r2, [r4, #100]	; 0x64
  401b30:	4628      	mov	r0, r5
  401b32:	aa01      	add	r2, sp, #4
  401b34:	4621      	mov	r1, r4
  401b36:	f002 fe0d 	bl	404754 <__sfvwrite_r>
  401b3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401b3c:	2800      	cmp	r0, #0
  401b3e:	bf0c      	ite	eq
  401b40:	250a      	moveq	r5, #10
  401b42:	f04f 35ff 	movne.w	r5, #4294967295
  401b46:	07da      	lsls	r2, r3, #31
  401b48:	d402      	bmi.n	401b50 <_puts_r+0x70>
  401b4a:	89a3      	ldrh	r3, [r4, #12]
  401b4c:	059b      	lsls	r3, r3, #22
  401b4e:	d502      	bpl.n	401b56 <_puts_r+0x76>
  401b50:	4628      	mov	r0, r5
  401b52:	b009      	add	sp, #36	; 0x24
  401b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b56:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401b58:	f002 ffb2 	bl	404ac0 <__retarget_lock_release_recursive>
  401b5c:	4628      	mov	r0, r5
  401b5e:	b009      	add	sp, #36	; 0x24
  401b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b62:	4628      	mov	r0, r5
  401b64:	f002 fc6e 	bl	404444 <__sinit>
  401b68:	e7d0      	b.n	401b0c <_puts_r+0x2c>
  401b6a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401b6c:	f002 ffa6 	bl	404abc <__retarget_lock_acquire_recursive>
  401b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401b74:	b29a      	uxth	r2, r3
  401b76:	e7d2      	b.n	401b1e <_puts_r+0x3e>
  401b78:	00407680 	.word	0x00407680

00401b7c <puts>:
  401b7c:	4b02      	ldr	r3, [pc, #8]	; (401b88 <puts+0xc>)
  401b7e:	4601      	mov	r1, r0
  401b80:	6818      	ldr	r0, [r3, #0]
  401b82:	f7ff bfad 	b.w	401ae0 <_puts_r>
  401b86:	bf00      	nop
  401b88:	20000028 	.word	0x20000028

00401b8c <setbuf>:
  401b8c:	2900      	cmp	r1, #0
  401b8e:	bf0c      	ite	eq
  401b90:	2202      	moveq	r2, #2
  401b92:	2200      	movne	r2, #0
  401b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401b98:	f000 b800 	b.w	401b9c <setvbuf>

00401b9c <setvbuf>:
  401b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401ba0:	4c61      	ldr	r4, [pc, #388]	; (401d28 <setvbuf+0x18c>)
  401ba2:	6825      	ldr	r5, [r4, #0]
  401ba4:	b083      	sub	sp, #12
  401ba6:	4604      	mov	r4, r0
  401ba8:	460f      	mov	r7, r1
  401baa:	4690      	mov	r8, r2
  401bac:	461e      	mov	r6, r3
  401bae:	b115      	cbz	r5, 401bb6 <setvbuf+0x1a>
  401bb0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401bb2:	2b00      	cmp	r3, #0
  401bb4:	d064      	beq.n	401c80 <setvbuf+0xe4>
  401bb6:	f1b8 0f02 	cmp.w	r8, #2
  401bba:	d006      	beq.n	401bca <setvbuf+0x2e>
  401bbc:	f1b8 0f01 	cmp.w	r8, #1
  401bc0:	f200 809f 	bhi.w	401d02 <setvbuf+0x166>
  401bc4:	2e00      	cmp	r6, #0
  401bc6:	f2c0 809c 	blt.w	401d02 <setvbuf+0x166>
  401bca:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401bcc:	07d8      	lsls	r0, r3, #31
  401bce:	d534      	bpl.n	401c3a <setvbuf+0x9e>
  401bd0:	4621      	mov	r1, r4
  401bd2:	4628      	mov	r0, r5
  401bd4:	f002 fbde 	bl	404394 <_fflush_r>
  401bd8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401bda:	b141      	cbz	r1, 401bee <setvbuf+0x52>
  401bdc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401be0:	4299      	cmp	r1, r3
  401be2:	d002      	beq.n	401bea <setvbuf+0x4e>
  401be4:	4628      	mov	r0, r5
  401be6:	f002 fccf 	bl	404588 <_free_r>
  401bea:	2300      	movs	r3, #0
  401bec:	6323      	str	r3, [r4, #48]	; 0x30
  401bee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401bf2:	2200      	movs	r2, #0
  401bf4:	61a2      	str	r2, [r4, #24]
  401bf6:	6062      	str	r2, [r4, #4]
  401bf8:	061a      	lsls	r2, r3, #24
  401bfa:	d43a      	bmi.n	401c72 <setvbuf+0xd6>
  401bfc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401c00:	f023 0303 	bic.w	r3, r3, #3
  401c04:	f1b8 0f02 	cmp.w	r8, #2
  401c08:	81a3      	strh	r3, [r4, #12]
  401c0a:	d01d      	beq.n	401c48 <setvbuf+0xac>
  401c0c:	ab01      	add	r3, sp, #4
  401c0e:	466a      	mov	r2, sp
  401c10:	4621      	mov	r1, r4
  401c12:	4628      	mov	r0, r5
  401c14:	f002 ff56 	bl	404ac4 <__swhatbuf_r>
  401c18:	89a3      	ldrh	r3, [r4, #12]
  401c1a:	4318      	orrs	r0, r3
  401c1c:	81a0      	strh	r0, [r4, #12]
  401c1e:	2e00      	cmp	r6, #0
  401c20:	d132      	bne.n	401c88 <setvbuf+0xec>
  401c22:	9e00      	ldr	r6, [sp, #0]
  401c24:	4630      	mov	r0, r6
  401c26:	f002 ffc5 	bl	404bb4 <malloc>
  401c2a:	4607      	mov	r7, r0
  401c2c:	2800      	cmp	r0, #0
  401c2e:	d06b      	beq.n	401d08 <setvbuf+0x16c>
  401c30:	89a3      	ldrh	r3, [r4, #12]
  401c32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401c36:	81a3      	strh	r3, [r4, #12]
  401c38:	e028      	b.n	401c8c <setvbuf+0xf0>
  401c3a:	89a3      	ldrh	r3, [r4, #12]
  401c3c:	0599      	lsls	r1, r3, #22
  401c3e:	d4c7      	bmi.n	401bd0 <setvbuf+0x34>
  401c40:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401c42:	f002 ff3b 	bl	404abc <__retarget_lock_acquire_recursive>
  401c46:	e7c3      	b.n	401bd0 <setvbuf+0x34>
  401c48:	2500      	movs	r5, #0
  401c4a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401c4c:	2600      	movs	r6, #0
  401c4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401c52:	f043 0302 	orr.w	r3, r3, #2
  401c56:	2001      	movs	r0, #1
  401c58:	60a6      	str	r6, [r4, #8]
  401c5a:	07ce      	lsls	r6, r1, #31
  401c5c:	81a3      	strh	r3, [r4, #12]
  401c5e:	6022      	str	r2, [r4, #0]
  401c60:	6122      	str	r2, [r4, #16]
  401c62:	6160      	str	r0, [r4, #20]
  401c64:	d401      	bmi.n	401c6a <setvbuf+0xce>
  401c66:	0598      	lsls	r0, r3, #22
  401c68:	d53e      	bpl.n	401ce8 <setvbuf+0x14c>
  401c6a:	4628      	mov	r0, r5
  401c6c:	b003      	add	sp, #12
  401c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401c72:	6921      	ldr	r1, [r4, #16]
  401c74:	4628      	mov	r0, r5
  401c76:	f002 fc87 	bl	404588 <_free_r>
  401c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c7e:	e7bd      	b.n	401bfc <setvbuf+0x60>
  401c80:	4628      	mov	r0, r5
  401c82:	f002 fbdf 	bl	404444 <__sinit>
  401c86:	e796      	b.n	401bb6 <setvbuf+0x1a>
  401c88:	2f00      	cmp	r7, #0
  401c8a:	d0cb      	beq.n	401c24 <setvbuf+0x88>
  401c8c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401c8e:	2b00      	cmp	r3, #0
  401c90:	d033      	beq.n	401cfa <setvbuf+0x15e>
  401c92:	9b00      	ldr	r3, [sp, #0]
  401c94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401c98:	6027      	str	r7, [r4, #0]
  401c9a:	429e      	cmp	r6, r3
  401c9c:	bf1c      	itt	ne
  401c9e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401ca2:	81a2      	strhne	r2, [r4, #12]
  401ca4:	f1b8 0f01 	cmp.w	r8, #1
  401ca8:	bf04      	itt	eq
  401caa:	f042 0201 	orreq.w	r2, r2, #1
  401cae:	81a2      	strheq	r2, [r4, #12]
  401cb0:	b292      	uxth	r2, r2
  401cb2:	f012 0308 	ands.w	r3, r2, #8
  401cb6:	6127      	str	r7, [r4, #16]
  401cb8:	6166      	str	r6, [r4, #20]
  401cba:	d00e      	beq.n	401cda <setvbuf+0x13e>
  401cbc:	07d1      	lsls	r1, r2, #31
  401cbe:	d51a      	bpl.n	401cf6 <setvbuf+0x15a>
  401cc0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401cc2:	4276      	negs	r6, r6
  401cc4:	2300      	movs	r3, #0
  401cc6:	f015 0501 	ands.w	r5, r5, #1
  401cca:	61a6      	str	r6, [r4, #24]
  401ccc:	60a3      	str	r3, [r4, #8]
  401cce:	d009      	beq.n	401ce4 <setvbuf+0x148>
  401cd0:	2500      	movs	r5, #0
  401cd2:	4628      	mov	r0, r5
  401cd4:	b003      	add	sp, #12
  401cd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401cda:	60a3      	str	r3, [r4, #8]
  401cdc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401cde:	f015 0501 	ands.w	r5, r5, #1
  401ce2:	d1f5      	bne.n	401cd0 <setvbuf+0x134>
  401ce4:	0593      	lsls	r3, r2, #22
  401ce6:	d4c0      	bmi.n	401c6a <setvbuf+0xce>
  401ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401cea:	f002 fee9 	bl	404ac0 <__retarget_lock_release_recursive>
  401cee:	4628      	mov	r0, r5
  401cf0:	b003      	add	sp, #12
  401cf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401cf6:	60a6      	str	r6, [r4, #8]
  401cf8:	e7f0      	b.n	401cdc <setvbuf+0x140>
  401cfa:	4628      	mov	r0, r5
  401cfc:	f002 fba2 	bl	404444 <__sinit>
  401d00:	e7c7      	b.n	401c92 <setvbuf+0xf6>
  401d02:	f04f 35ff 	mov.w	r5, #4294967295
  401d06:	e7b0      	b.n	401c6a <setvbuf+0xce>
  401d08:	f8dd 9000 	ldr.w	r9, [sp]
  401d0c:	45b1      	cmp	r9, r6
  401d0e:	d004      	beq.n	401d1a <setvbuf+0x17e>
  401d10:	4648      	mov	r0, r9
  401d12:	f002 ff4f 	bl	404bb4 <malloc>
  401d16:	4607      	mov	r7, r0
  401d18:	b920      	cbnz	r0, 401d24 <setvbuf+0x188>
  401d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401d1e:	f04f 35ff 	mov.w	r5, #4294967295
  401d22:	e792      	b.n	401c4a <setvbuf+0xae>
  401d24:	464e      	mov	r6, r9
  401d26:	e783      	b.n	401c30 <setvbuf+0x94>
  401d28:	20000028 	.word	0x20000028

00401d2c <sprintf>:
  401d2c:	b40e      	push	{r1, r2, r3}
  401d2e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d30:	b09c      	sub	sp, #112	; 0x70
  401d32:	ab21      	add	r3, sp, #132	; 0x84
  401d34:	490f      	ldr	r1, [pc, #60]	; (401d74 <sprintf+0x48>)
  401d36:	f853 2b04 	ldr.w	r2, [r3], #4
  401d3a:	9301      	str	r3, [sp, #4]
  401d3c:	4605      	mov	r5, r0
  401d3e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401d42:	6808      	ldr	r0, [r1, #0]
  401d44:	9502      	str	r5, [sp, #8]
  401d46:	f44f 7702 	mov.w	r7, #520	; 0x208
  401d4a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401d4e:	a902      	add	r1, sp, #8
  401d50:	9506      	str	r5, [sp, #24]
  401d52:	f8ad 7014 	strh.w	r7, [sp, #20]
  401d56:	9404      	str	r4, [sp, #16]
  401d58:	9407      	str	r4, [sp, #28]
  401d5a:	f8ad 6016 	strh.w	r6, [sp, #22]
  401d5e:	f000 f87d 	bl	401e5c <_svfprintf_r>
  401d62:	9b02      	ldr	r3, [sp, #8]
  401d64:	2200      	movs	r2, #0
  401d66:	701a      	strb	r2, [r3, #0]
  401d68:	b01c      	add	sp, #112	; 0x70
  401d6a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401d6e:	b003      	add	sp, #12
  401d70:	4770      	bx	lr
  401d72:	bf00      	nop
  401d74:	20000028 	.word	0x20000028
	...

00401d80 <strlen>:
  401d80:	f890 f000 	pld	[r0]
  401d84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401d88:	f020 0107 	bic.w	r1, r0, #7
  401d8c:	f06f 0c00 	mvn.w	ip, #0
  401d90:	f010 0407 	ands.w	r4, r0, #7
  401d94:	f891 f020 	pld	[r1, #32]
  401d98:	f040 8049 	bne.w	401e2e <strlen+0xae>
  401d9c:	f04f 0400 	mov.w	r4, #0
  401da0:	f06f 0007 	mvn.w	r0, #7
  401da4:	e9d1 2300 	ldrd	r2, r3, [r1]
  401da8:	f891 f040 	pld	[r1, #64]	; 0x40
  401dac:	f100 0008 	add.w	r0, r0, #8
  401db0:	fa82 f24c 	uadd8	r2, r2, ip
  401db4:	faa4 f28c 	sel	r2, r4, ip
  401db8:	fa83 f34c 	uadd8	r3, r3, ip
  401dbc:	faa2 f38c 	sel	r3, r2, ip
  401dc0:	bb4b      	cbnz	r3, 401e16 <strlen+0x96>
  401dc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401dc6:	fa82 f24c 	uadd8	r2, r2, ip
  401dca:	f100 0008 	add.w	r0, r0, #8
  401dce:	faa4 f28c 	sel	r2, r4, ip
  401dd2:	fa83 f34c 	uadd8	r3, r3, ip
  401dd6:	faa2 f38c 	sel	r3, r2, ip
  401dda:	b9e3      	cbnz	r3, 401e16 <strlen+0x96>
  401ddc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401de0:	fa82 f24c 	uadd8	r2, r2, ip
  401de4:	f100 0008 	add.w	r0, r0, #8
  401de8:	faa4 f28c 	sel	r2, r4, ip
  401dec:	fa83 f34c 	uadd8	r3, r3, ip
  401df0:	faa2 f38c 	sel	r3, r2, ip
  401df4:	b97b      	cbnz	r3, 401e16 <strlen+0x96>
  401df6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401dfa:	f101 0120 	add.w	r1, r1, #32
  401dfe:	fa82 f24c 	uadd8	r2, r2, ip
  401e02:	f100 0008 	add.w	r0, r0, #8
  401e06:	faa4 f28c 	sel	r2, r4, ip
  401e0a:	fa83 f34c 	uadd8	r3, r3, ip
  401e0e:	faa2 f38c 	sel	r3, r2, ip
  401e12:	2b00      	cmp	r3, #0
  401e14:	d0c6      	beq.n	401da4 <strlen+0x24>
  401e16:	2a00      	cmp	r2, #0
  401e18:	bf04      	itt	eq
  401e1a:	3004      	addeq	r0, #4
  401e1c:	461a      	moveq	r2, r3
  401e1e:	ba12      	rev	r2, r2
  401e20:	fab2 f282 	clz	r2, r2
  401e24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401e28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401e2c:	4770      	bx	lr
  401e2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401e32:	f004 0503 	and.w	r5, r4, #3
  401e36:	f1c4 0000 	rsb	r0, r4, #0
  401e3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401e3e:	f014 0f04 	tst.w	r4, #4
  401e42:	f891 f040 	pld	[r1, #64]	; 0x40
  401e46:	fa0c f505 	lsl.w	r5, ip, r5
  401e4a:	ea62 0205 	orn	r2, r2, r5
  401e4e:	bf1c      	itt	ne
  401e50:	ea63 0305 	ornne	r3, r3, r5
  401e54:	4662      	movne	r2, ip
  401e56:	f04f 0400 	mov.w	r4, #0
  401e5a:	e7a9      	b.n	401db0 <strlen+0x30>

00401e5c <_svfprintf_r>:
  401e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e60:	b0c3      	sub	sp, #268	; 0x10c
  401e62:	460c      	mov	r4, r1
  401e64:	910b      	str	r1, [sp, #44]	; 0x2c
  401e66:	4692      	mov	sl, r2
  401e68:	930f      	str	r3, [sp, #60]	; 0x3c
  401e6a:	900c      	str	r0, [sp, #48]	; 0x30
  401e6c:	f002 fe14 	bl	404a98 <_localeconv_r>
  401e70:	6803      	ldr	r3, [r0, #0]
  401e72:	931a      	str	r3, [sp, #104]	; 0x68
  401e74:	4618      	mov	r0, r3
  401e76:	f7ff ff83 	bl	401d80 <strlen>
  401e7a:	89a3      	ldrh	r3, [r4, #12]
  401e7c:	9019      	str	r0, [sp, #100]	; 0x64
  401e7e:	0619      	lsls	r1, r3, #24
  401e80:	d503      	bpl.n	401e8a <_svfprintf_r+0x2e>
  401e82:	6923      	ldr	r3, [r4, #16]
  401e84:	2b00      	cmp	r3, #0
  401e86:	f001 8003 	beq.w	402e90 <_svfprintf_r+0x1034>
  401e8a:	2300      	movs	r3, #0
  401e8c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401e90:	9313      	str	r3, [sp, #76]	; 0x4c
  401e92:	9315      	str	r3, [sp, #84]	; 0x54
  401e94:	9314      	str	r3, [sp, #80]	; 0x50
  401e96:	9327      	str	r3, [sp, #156]	; 0x9c
  401e98:	9326      	str	r3, [sp, #152]	; 0x98
  401e9a:	9318      	str	r3, [sp, #96]	; 0x60
  401e9c:	931b      	str	r3, [sp, #108]	; 0x6c
  401e9e:	9309      	str	r3, [sp, #36]	; 0x24
  401ea0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401ea4:	46c8      	mov	r8, r9
  401ea6:	9316      	str	r3, [sp, #88]	; 0x58
  401ea8:	9317      	str	r3, [sp, #92]	; 0x5c
  401eaa:	f89a 3000 	ldrb.w	r3, [sl]
  401eae:	4654      	mov	r4, sl
  401eb0:	b1e3      	cbz	r3, 401eec <_svfprintf_r+0x90>
  401eb2:	2b25      	cmp	r3, #37	; 0x25
  401eb4:	d102      	bne.n	401ebc <_svfprintf_r+0x60>
  401eb6:	e019      	b.n	401eec <_svfprintf_r+0x90>
  401eb8:	2b25      	cmp	r3, #37	; 0x25
  401eba:	d003      	beq.n	401ec4 <_svfprintf_r+0x68>
  401ebc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401ec0:	2b00      	cmp	r3, #0
  401ec2:	d1f9      	bne.n	401eb8 <_svfprintf_r+0x5c>
  401ec4:	eba4 050a 	sub.w	r5, r4, sl
  401ec8:	b185      	cbz	r5, 401eec <_svfprintf_r+0x90>
  401eca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ecc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401ece:	f8c8 a000 	str.w	sl, [r8]
  401ed2:	3301      	adds	r3, #1
  401ed4:	442a      	add	r2, r5
  401ed6:	2b07      	cmp	r3, #7
  401ed8:	f8c8 5004 	str.w	r5, [r8, #4]
  401edc:	9227      	str	r2, [sp, #156]	; 0x9c
  401ede:	9326      	str	r3, [sp, #152]	; 0x98
  401ee0:	dc7f      	bgt.n	401fe2 <_svfprintf_r+0x186>
  401ee2:	f108 0808 	add.w	r8, r8, #8
  401ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ee8:	442b      	add	r3, r5
  401eea:	9309      	str	r3, [sp, #36]	; 0x24
  401eec:	7823      	ldrb	r3, [r4, #0]
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d07f      	beq.n	401ff2 <_svfprintf_r+0x196>
  401ef2:	2300      	movs	r3, #0
  401ef4:	461a      	mov	r2, r3
  401ef6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401efa:	4619      	mov	r1, r3
  401efc:	930d      	str	r3, [sp, #52]	; 0x34
  401efe:	469b      	mov	fp, r3
  401f00:	f04f 30ff 	mov.w	r0, #4294967295
  401f04:	7863      	ldrb	r3, [r4, #1]
  401f06:	900a      	str	r0, [sp, #40]	; 0x28
  401f08:	f104 0a01 	add.w	sl, r4, #1
  401f0c:	f10a 0a01 	add.w	sl, sl, #1
  401f10:	f1a3 0020 	sub.w	r0, r3, #32
  401f14:	2858      	cmp	r0, #88	; 0x58
  401f16:	f200 83c1 	bhi.w	40269c <_svfprintf_r+0x840>
  401f1a:	e8df f010 	tbh	[pc, r0, lsl #1]
  401f1e:	0238      	.short	0x0238
  401f20:	03bf03bf 	.word	0x03bf03bf
  401f24:	03bf0240 	.word	0x03bf0240
  401f28:	03bf03bf 	.word	0x03bf03bf
  401f2c:	03bf03bf 	.word	0x03bf03bf
  401f30:	024503bf 	.word	0x024503bf
  401f34:	03bf0203 	.word	0x03bf0203
  401f38:	026b005d 	.word	0x026b005d
  401f3c:	028603bf 	.word	0x028603bf
  401f40:	039d039d 	.word	0x039d039d
  401f44:	039d039d 	.word	0x039d039d
  401f48:	039d039d 	.word	0x039d039d
  401f4c:	039d039d 	.word	0x039d039d
  401f50:	03bf039d 	.word	0x03bf039d
  401f54:	03bf03bf 	.word	0x03bf03bf
  401f58:	03bf03bf 	.word	0x03bf03bf
  401f5c:	03bf03bf 	.word	0x03bf03bf
  401f60:	03bf03bf 	.word	0x03bf03bf
  401f64:	033703bf 	.word	0x033703bf
  401f68:	03bf0357 	.word	0x03bf0357
  401f6c:	03bf0357 	.word	0x03bf0357
  401f70:	03bf03bf 	.word	0x03bf03bf
  401f74:	039803bf 	.word	0x039803bf
  401f78:	03bf03bf 	.word	0x03bf03bf
  401f7c:	03bf03ad 	.word	0x03bf03ad
  401f80:	03bf03bf 	.word	0x03bf03bf
  401f84:	03bf03bf 	.word	0x03bf03bf
  401f88:	03bf0259 	.word	0x03bf0259
  401f8c:	031e03bf 	.word	0x031e03bf
  401f90:	03bf03bf 	.word	0x03bf03bf
  401f94:	03bf03bf 	.word	0x03bf03bf
  401f98:	03bf03bf 	.word	0x03bf03bf
  401f9c:	03bf03bf 	.word	0x03bf03bf
  401fa0:	03bf03bf 	.word	0x03bf03bf
  401fa4:	02db02c6 	.word	0x02db02c6
  401fa8:	03570357 	.word	0x03570357
  401fac:	028b0357 	.word	0x028b0357
  401fb0:	03bf02db 	.word	0x03bf02db
  401fb4:	029003bf 	.word	0x029003bf
  401fb8:	029d03bf 	.word	0x029d03bf
  401fbc:	02b401cc 	.word	0x02b401cc
  401fc0:	03bf0208 	.word	0x03bf0208
  401fc4:	03bf01e1 	.word	0x03bf01e1
  401fc8:	03bf007e 	.word	0x03bf007e
  401fcc:	020d03bf 	.word	0x020d03bf
  401fd0:	980d      	ldr	r0, [sp, #52]	; 0x34
  401fd2:	930f      	str	r3, [sp, #60]	; 0x3c
  401fd4:	4240      	negs	r0, r0
  401fd6:	900d      	str	r0, [sp, #52]	; 0x34
  401fd8:	f04b 0b04 	orr.w	fp, fp, #4
  401fdc:	f89a 3000 	ldrb.w	r3, [sl]
  401fe0:	e794      	b.n	401f0c <_svfprintf_r+0xb0>
  401fe2:	aa25      	add	r2, sp, #148	; 0x94
  401fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fe8:	f003 fef2 	bl	405dd0 <__ssprint_r>
  401fec:	b940      	cbnz	r0, 402000 <_svfprintf_r+0x1a4>
  401fee:	46c8      	mov	r8, r9
  401ff0:	e779      	b.n	401ee6 <_svfprintf_r+0x8a>
  401ff2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401ff4:	b123      	cbz	r3, 402000 <_svfprintf_r+0x1a4>
  401ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ffa:	aa25      	add	r2, sp, #148	; 0x94
  401ffc:	f003 fee8 	bl	405dd0 <__ssprint_r>
  402000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402002:	899b      	ldrh	r3, [r3, #12]
  402004:	f013 0f40 	tst.w	r3, #64	; 0x40
  402008:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40200a:	bf18      	it	ne
  40200c:	f04f 33ff 	movne.w	r3, #4294967295
  402010:	9309      	str	r3, [sp, #36]	; 0x24
  402012:	9809      	ldr	r0, [sp, #36]	; 0x24
  402014:	b043      	add	sp, #268	; 0x10c
  402016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40201a:	f01b 0f20 	tst.w	fp, #32
  40201e:	9311      	str	r3, [sp, #68]	; 0x44
  402020:	f040 81dd 	bne.w	4023de <_svfprintf_r+0x582>
  402024:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402026:	f01b 0f10 	tst.w	fp, #16
  40202a:	4613      	mov	r3, r2
  40202c:	f040 856e 	bne.w	402b0c <_svfprintf_r+0xcb0>
  402030:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402034:	f000 856a 	beq.w	402b0c <_svfprintf_r+0xcb0>
  402038:	8814      	ldrh	r4, [r2, #0]
  40203a:	3204      	adds	r2, #4
  40203c:	2500      	movs	r5, #0
  40203e:	2301      	movs	r3, #1
  402040:	920f      	str	r2, [sp, #60]	; 0x3c
  402042:	2700      	movs	r7, #0
  402044:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402048:	990a      	ldr	r1, [sp, #40]	; 0x28
  40204a:	1c4a      	adds	r2, r1, #1
  40204c:	f000 8265 	beq.w	40251a <_svfprintf_r+0x6be>
  402050:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402054:	9207      	str	r2, [sp, #28]
  402056:	ea54 0205 	orrs.w	r2, r4, r5
  40205a:	f040 8264 	bne.w	402526 <_svfprintf_r+0x6ca>
  40205e:	2900      	cmp	r1, #0
  402060:	f040 843c 	bne.w	4028dc <_svfprintf_r+0xa80>
  402064:	2b00      	cmp	r3, #0
  402066:	f040 84d7 	bne.w	402a18 <_svfprintf_r+0xbbc>
  40206a:	f01b 0301 	ands.w	r3, fp, #1
  40206e:	930e      	str	r3, [sp, #56]	; 0x38
  402070:	f000 8604 	beq.w	402c7c <_svfprintf_r+0xe20>
  402074:	ae42      	add	r6, sp, #264	; 0x108
  402076:	2330      	movs	r3, #48	; 0x30
  402078:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40207c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40207e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402080:	4293      	cmp	r3, r2
  402082:	bfb8      	it	lt
  402084:	4613      	movlt	r3, r2
  402086:	9308      	str	r3, [sp, #32]
  402088:	2300      	movs	r3, #0
  40208a:	9312      	str	r3, [sp, #72]	; 0x48
  40208c:	b117      	cbz	r7, 402094 <_svfprintf_r+0x238>
  40208e:	9b08      	ldr	r3, [sp, #32]
  402090:	3301      	adds	r3, #1
  402092:	9308      	str	r3, [sp, #32]
  402094:	9b07      	ldr	r3, [sp, #28]
  402096:	f013 0302 	ands.w	r3, r3, #2
  40209a:	9310      	str	r3, [sp, #64]	; 0x40
  40209c:	d002      	beq.n	4020a4 <_svfprintf_r+0x248>
  40209e:	9b08      	ldr	r3, [sp, #32]
  4020a0:	3302      	adds	r3, #2
  4020a2:	9308      	str	r3, [sp, #32]
  4020a4:	9b07      	ldr	r3, [sp, #28]
  4020a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4020aa:	f040 830e 	bne.w	4026ca <_svfprintf_r+0x86e>
  4020ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4020b0:	9a08      	ldr	r2, [sp, #32]
  4020b2:	eba3 0b02 	sub.w	fp, r3, r2
  4020b6:	f1bb 0f00 	cmp.w	fp, #0
  4020ba:	f340 8306 	ble.w	4026ca <_svfprintf_r+0x86e>
  4020be:	f1bb 0f10 	cmp.w	fp, #16
  4020c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4020c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4020c6:	dd29      	ble.n	40211c <_svfprintf_r+0x2c0>
  4020c8:	4643      	mov	r3, r8
  4020ca:	4621      	mov	r1, r4
  4020cc:	46a8      	mov	r8, r5
  4020ce:	2710      	movs	r7, #16
  4020d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4020d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4020d4:	e006      	b.n	4020e4 <_svfprintf_r+0x288>
  4020d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4020da:	f1bb 0f10 	cmp.w	fp, #16
  4020de:	f103 0308 	add.w	r3, r3, #8
  4020e2:	dd18      	ble.n	402116 <_svfprintf_r+0x2ba>
  4020e4:	3201      	adds	r2, #1
  4020e6:	48b7      	ldr	r0, [pc, #732]	; (4023c4 <_svfprintf_r+0x568>)
  4020e8:	9226      	str	r2, [sp, #152]	; 0x98
  4020ea:	3110      	adds	r1, #16
  4020ec:	2a07      	cmp	r2, #7
  4020ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4020f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4020f4:	ddef      	ble.n	4020d6 <_svfprintf_r+0x27a>
  4020f6:	aa25      	add	r2, sp, #148	; 0x94
  4020f8:	4629      	mov	r1, r5
  4020fa:	4620      	mov	r0, r4
  4020fc:	f003 fe68 	bl	405dd0 <__ssprint_r>
  402100:	2800      	cmp	r0, #0
  402102:	f47f af7d 	bne.w	402000 <_svfprintf_r+0x1a4>
  402106:	f1ab 0b10 	sub.w	fp, fp, #16
  40210a:	f1bb 0f10 	cmp.w	fp, #16
  40210e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402110:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402112:	464b      	mov	r3, r9
  402114:	dce6      	bgt.n	4020e4 <_svfprintf_r+0x288>
  402116:	4645      	mov	r5, r8
  402118:	460c      	mov	r4, r1
  40211a:	4698      	mov	r8, r3
  40211c:	3201      	adds	r2, #1
  40211e:	4ba9      	ldr	r3, [pc, #676]	; (4023c4 <_svfprintf_r+0x568>)
  402120:	9226      	str	r2, [sp, #152]	; 0x98
  402122:	445c      	add	r4, fp
  402124:	2a07      	cmp	r2, #7
  402126:	9427      	str	r4, [sp, #156]	; 0x9c
  402128:	e888 0808 	stmia.w	r8, {r3, fp}
  40212c:	f300 8498 	bgt.w	402a60 <_svfprintf_r+0xc04>
  402130:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402134:	f108 0808 	add.w	r8, r8, #8
  402138:	b177      	cbz	r7, 402158 <_svfprintf_r+0x2fc>
  40213a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40213c:	3301      	adds	r3, #1
  40213e:	3401      	adds	r4, #1
  402140:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402144:	2201      	movs	r2, #1
  402146:	2b07      	cmp	r3, #7
  402148:	9427      	str	r4, [sp, #156]	; 0x9c
  40214a:	9326      	str	r3, [sp, #152]	; 0x98
  40214c:	e888 0006 	stmia.w	r8, {r1, r2}
  402150:	f300 83db 	bgt.w	40290a <_svfprintf_r+0xaae>
  402154:	f108 0808 	add.w	r8, r8, #8
  402158:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40215a:	b16b      	cbz	r3, 402178 <_svfprintf_r+0x31c>
  40215c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40215e:	3301      	adds	r3, #1
  402160:	3402      	adds	r4, #2
  402162:	a91e      	add	r1, sp, #120	; 0x78
  402164:	2202      	movs	r2, #2
  402166:	2b07      	cmp	r3, #7
  402168:	9427      	str	r4, [sp, #156]	; 0x9c
  40216a:	9326      	str	r3, [sp, #152]	; 0x98
  40216c:	e888 0006 	stmia.w	r8, {r1, r2}
  402170:	f300 83d6 	bgt.w	402920 <_svfprintf_r+0xac4>
  402174:	f108 0808 	add.w	r8, r8, #8
  402178:	2d80      	cmp	r5, #128	; 0x80
  40217a:	f000 8315 	beq.w	4027a8 <_svfprintf_r+0x94c>
  40217e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402182:	1a9f      	subs	r7, r3, r2
  402184:	2f00      	cmp	r7, #0
  402186:	dd36      	ble.n	4021f6 <_svfprintf_r+0x39a>
  402188:	2f10      	cmp	r7, #16
  40218a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40218c:	4d8e      	ldr	r5, [pc, #568]	; (4023c8 <_svfprintf_r+0x56c>)
  40218e:	dd27      	ble.n	4021e0 <_svfprintf_r+0x384>
  402190:	4642      	mov	r2, r8
  402192:	4621      	mov	r1, r4
  402194:	46b0      	mov	r8, r6
  402196:	f04f 0b10 	mov.w	fp, #16
  40219a:	462e      	mov	r6, r5
  40219c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40219e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4021a0:	e004      	b.n	4021ac <_svfprintf_r+0x350>
  4021a2:	3f10      	subs	r7, #16
  4021a4:	2f10      	cmp	r7, #16
  4021a6:	f102 0208 	add.w	r2, r2, #8
  4021aa:	dd15      	ble.n	4021d8 <_svfprintf_r+0x37c>
  4021ac:	3301      	adds	r3, #1
  4021ae:	3110      	adds	r1, #16
  4021b0:	2b07      	cmp	r3, #7
  4021b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4021b4:	9326      	str	r3, [sp, #152]	; 0x98
  4021b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4021ba:	ddf2      	ble.n	4021a2 <_svfprintf_r+0x346>
  4021bc:	aa25      	add	r2, sp, #148	; 0x94
  4021be:	4629      	mov	r1, r5
  4021c0:	4620      	mov	r0, r4
  4021c2:	f003 fe05 	bl	405dd0 <__ssprint_r>
  4021c6:	2800      	cmp	r0, #0
  4021c8:	f47f af1a 	bne.w	402000 <_svfprintf_r+0x1a4>
  4021cc:	3f10      	subs	r7, #16
  4021ce:	2f10      	cmp	r7, #16
  4021d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4021d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021d4:	464a      	mov	r2, r9
  4021d6:	dce9      	bgt.n	4021ac <_svfprintf_r+0x350>
  4021d8:	4635      	mov	r5, r6
  4021da:	460c      	mov	r4, r1
  4021dc:	4646      	mov	r6, r8
  4021de:	4690      	mov	r8, r2
  4021e0:	3301      	adds	r3, #1
  4021e2:	443c      	add	r4, r7
  4021e4:	2b07      	cmp	r3, #7
  4021e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4021e8:	9326      	str	r3, [sp, #152]	; 0x98
  4021ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4021ee:	f300 8381 	bgt.w	4028f4 <_svfprintf_r+0xa98>
  4021f2:	f108 0808 	add.w	r8, r8, #8
  4021f6:	9b07      	ldr	r3, [sp, #28]
  4021f8:	05df      	lsls	r7, r3, #23
  4021fa:	f100 8268 	bmi.w	4026ce <_svfprintf_r+0x872>
  4021fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402200:	990e      	ldr	r1, [sp, #56]	; 0x38
  402202:	f8c8 6000 	str.w	r6, [r8]
  402206:	3301      	adds	r3, #1
  402208:	440c      	add	r4, r1
  40220a:	2b07      	cmp	r3, #7
  40220c:	9427      	str	r4, [sp, #156]	; 0x9c
  40220e:	f8c8 1004 	str.w	r1, [r8, #4]
  402212:	9326      	str	r3, [sp, #152]	; 0x98
  402214:	f300 834d 	bgt.w	4028b2 <_svfprintf_r+0xa56>
  402218:	f108 0808 	add.w	r8, r8, #8
  40221c:	9b07      	ldr	r3, [sp, #28]
  40221e:	075b      	lsls	r3, r3, #29
  402220:	d53a      	bpl.n	402298 <_svfprintf_r+0x43c>
  402222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402224:	9a08      	ldr	r2, [sp, #32]
  402226:	1a9d      	subs	r5, r3, r2
  402228:	2d00      	cmp	r5, #0
  40222a:	dd35      	ble.n	402298 <_svfprintf_r+0x43c>
  40222c:	2d10      	cmp	r5, #16
  40222e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402230:	dd20      	ble.n	402274 <_svfprintf_r+0x418>
  402232:	2610      	movs	r6, #16
  402234:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402236:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40223a:	e004      	b.n	402246 <_svfprintf_r+0x3ea>
  40223c:	3d10      	subs	r5, #16
  40223e:	2d10      	cmp	r5, #16
  402240:	f108 0808 	add.w	r8, r8, #8
  402244:	dd16      	ble.n	402274 <_svfprintf_r+0x418>
  402246:	3301      	adds	r3, #1
  402248:	4a5e      	ldr	r2, [pc, #376]	; (4023c4 <_svfprintf_r+0x568>)
  40224a:	9326      	str	r3, [sp, #152]	; 0x98
  40224c:	3410      	adds	r4, #16
  40224e:	2b07      	cmp	r3, #7
  402250:	9427      	str	r4, [sp, #156]	; 0x9c
  402252:	e888 0044 	stmia.w	r8, {r2, r6}
  402256:	ddf1      	ble.n	40223c <_svfprintf_r+0x3e0>
  402258:	aa25      	add	r2, sp, #148	; 0x94
  40225a:	4659      	mov	r1, fp
  40225c:	4638      	mov	r0, r7
  40225e:	f003 fdb7 	bl	405dd0 <__ssprint_r>
  402262:	2800      	cmp	r0, #0
  402264:	f47f aecc 	bne.w	402000 <_svfprintf_r+0x1a4>
  402268:	3d10      	subs	r5, #16
  40226a:	2d10      	cmp	r5, #16
  40226c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40226e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402270:	46c8      	mov	r8, r9
  402272:	dce8      	bgt.n	402246 <_svfprintf_r+0x3ea>
  402274:	3301      	adds	r3, #1
  402276:	4a53      	ldr	r2, [pc, #332]	; (4023c4 <_svfprintf_r+0x568>)
  402278:	9326      	str	r3, [sp, #152]	; 0x98
  40227a:	442c      	add	r4, r5
  40227c:	2b07      	cmp	r3, #7
  40227e:	9427      	str	r4, [sp, #156]	; 0x9c
  402280:	e888 0024 	stmia.w	r8, {r2, r5}
  402284:	dd08      	ble.n	402298 <_svfprintf_r+0x43c>
  402286:	aa25      	add	r2, sp, #148	; 0x94
  402288:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40228a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40228c:	f003 fda0 	bl	405dd0 <__ssprint_r>
  402290:	2800      	cmp	r0, #0
  402292:	f47f aeb5 	bne.w	402000 <_svfprintf_r+0x1a4>
  402296:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402298:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40229a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40229c:	9908      	ldr	r1, [sp, #32]
  40229e:	428a      	cmp	r2, r1
  4022a0:	bfac      	ite	ge
  4022a2:	189b      	addge	r3, r3, r2
  4022a4:	185b      	addlt	r3, r3, r1
  4022a6:	9309      	str	r3, [sp, #36]	; 0x24
  4022a8:	2c00      	cmp	r4, #0
  4022aa:	f040 830d 	bne.w	4028c8 <_svfprintf_r+0xa6c>
  4022ae:	2300      	movs	r3, #0
  4022b0:	9326      	str	r3, [sp, #152]	; 0x98
  4022b2:	46c8      	mov	r8, r9
  4022b4:	e5f9      	b.n	401eaa <_svfprintf_r+0x4e>
  4022b6:	9311      	str	r3, [sp, #68]	; 0x44
  4022b8:	f01b 0320 	ands.w	r3, fp, #32
  4022bc:	f040 81e3 	bne.w	402686 <_svfprintf_r+0x82a>
  4022c0:	f01b 0210 	ands.w	r2, fp, #16
  4022c4:	f040 842e 	bne.w	402b24 <_svfprintf_r+0xcc8>
  4022c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4022cc:	f000 842a 	beq.w	402b24 <_svfprintf_r+0xcc8>
  4022d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4022d2:	4613      	mov	r3, r2
  4022d4:	460a      	mov	r2, r1
  4022d6:	3204      	adds	r2, #4
  4022d8:	880c      	ldrh	r4, [r1, #0]
  4022da:	920f      	str	r2, [sp, #60]	; 0x3c
  4022dc:	2500      	movs	r5, #0
  4022de:	e6b0      	b.n	402042 <_svfprintf_r+0x1e6>
  4022e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022e2:	9311      	str	r3, [sp, #68]	; 0x44
  4022e4:	6816      	ldr	r6, [r2, #0]
  4022e6:	2400      	movs	r4, #0
  4022e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4022ec:	1d15      	adds	r5, r2, #4
  4022ee:	2e00      	cmp	r6, #0
  4022f0:	f000 86a7 	beq.w	403042 <_svfprintf_r+0x11e6>
  4022f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4022f6:	1c53      	adds	r3, r2, #1
  4022f8:	f000 8609 	beq.w	402f0e <_svfprintf_r+0x10b2>
  4022fc:	4621      	mov	r1, r4
  4022fe:	4630      	mov	r0, r6
  402300:	f002 ff16 	bl	405130 <memchr>
  402304:	2800      	cmp	r0, #0
  402306:	f000 86e1 	beq.w	4030cc <_svfprintf_r+0x1270>
  40230a:	1b83      	subs	r3, r0, r6
  40230c:	930e      	str	r3, [sp, #56]	; 0x38
  40230e:	940a      	str	r4, [sp, #40]	; 0x28
  402310:	950f      	str	r5, [sp, #60]	; 0x3c
  402312:	f8cd b01c 	str.w	fp, [sp, #28]
  402316:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40231a:	9308      	str	r3, [sp, #32]
  40231c:	9412      	str	r4, [sp, #72]	; 0x48
  40231e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402322:	e6b3      	b.n	40208c <_svfprintf_r+0x230>
  402324:	f89a 3000 	ldrb.w	r3, [sl]
  402328:	2201      	movs	r2, #1
  40232a:	212b      	movs	r1, #43	; 0x2b
  40232c:	e5ee      	b.n	401f0c <_svfprintf_r+0xb0>
  40232e:	f04b 0b20 	orr.w	fp, fp, #32
  402332:	f89a 3000 	ldrb.w	r3, [sl]
  402336:	e5e9      	b.n	401f0c <_svfprintf_r+0xb0>
  402338:	9311      	str	r3, [sp, #68]	; 0x44
  40233a:	2a00      	cmp	r2, #0
  40233c:	f040 8795 	bne.w	40326a <_svfprintf_r+0x140e>
  402340:	4b22      	ldr	r3, [pc, #136]	; (4023cc <_svfprintf_r+0x570>)
  402342:	9318      	str	r3, [sp, #96]	; 0x60
  402344:	f01b 0f20 	tst.w	fp, #32
  402348:	f040 8111 	bne.w	40256e <_svfprintf_r+0x712>
  40234c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40234e:	f01b 0f10 	tst.w	fp, #16
  402352:	4613      	mov	r3, r2
  402354:	f040 83e1 	bne.w	402b1a <_svfprintf_r+0xcbe>
  402358:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40235c:	f000 83dd 	beq.w	402b1a <_svfprintf_r+0xcbe>
  402360:	3304      	adds	r3, #4
  402362:	8814      	ldrh	r4, [r2, #0]
  402364:	930f      	str	r3, [sp, #60]	; 0x3c
  402366:	2500      	movs	r5, #0
  402368:	f01b 0f01 	tst.w	fp, #1
  40236c:	f000 810c 	beq.w	402588 <_svfprintf_r+0x72c>
  402370:	ea54 0305 	orrs.w	r3, r4, r5
  402374:	f000 8108 	beq.w	402588 <_svfprintf_r+0x72c>
  402378:	2330      	movs	r3, #48	; 0x30
  40237a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40237e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402382:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402386:	f04b 0b02 	orr.w	fp, fp, #2
  40238a:	2302      	movs	r3, #2
  40238c:	e659      	b.n	402042 <_svfprintf_r+0x1e6>
  40238e:	f89a 3000 	ldrb.w	r3, [sl]
  402392:	2900      	cmp	r1, #0
  402394:	f47f adba 	bne.w	401f0c <_svfprintf_r+0xb0>
  402398:	2201      	movs	r2, #1
  40239a:	2120      	movs	r1, #32
  40239c:	e5b6      	b.n	401f0c <_svfprintf_r+0xb0>
  40239e:	f04b 0b01 	orr.w	fp, fp, #1
  4023a2:	f89a 3000 	ldrb.w	r3, [sl]
  4023a6:	e5b1      	b.n	401f0c <_svfprintf_r+0xb0>
  4023a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4023aa:	6823      	ldr	r3, [r4, #0]
  4023ac:	930d      	str	r3, [sp, #52]	; 0x34
  4023ae:	4618      	mov	r0, r3
  4023b0:	2800      	cmp	r0, #0
  4023b2:	4623      	mov	r3, r4
  4023b4:	f103 0304 	add.w	r3, r3, #4
  4023b8:	f6ff ae0a 	blt.w	401fd0 <_svfprintf_r+0x174>
  4023bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4023be:	f89a 3000 	ldrb.w	r3, [sl]
  4023c2:	e5a3      	b.n	401f0c <_svfprintf_r+0xb0>
  4023c4:	004076c8 	.word	0x004076c8
  4023c8:	004076d8 	.word	0x004076d8
  4023cc:	004076a8 	.word	0x004076a8
  4023d0:	f04b 0b10 	orr.w	fp, fp, #16
  4023d4:	f01b 0f20 	tst.w	fp, #32
  4023d8:	9311      	str	r3, [sp, #68]	; 0x44
  4023da:	f43f ae23 	beq.w	402024 <_svfprintf_r+0x1c8>
  4023de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4023e0:	3507      	adds	r5, #7
  4023e2:	f025 0307 	bic.w	r3, r5, #7
  4023e6:	f103 0208 	add.w	r2, r3, #8
  4023ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4023ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4023f0:	2301      	movs	r3, #1
  4023f2:	e626      	b.n	402042 <_svfprintf_r+0x1e6>
  4023f4:	f89a 3000 	ldrb.w	r3, [sl]
  4023f8:	2b2a      	cmp	r3, #42	; 0x2a
  4023fa:	f10a 0401 	add.w	r4, sl, #1
  4023fe:	f000 8727 	beq.w	403250 <_svfprintf_r+0x13f4>
  402402:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402406:	2809      	cmp	r0, #9
  402408:	46a2      	mov	sl, r4
  40240a:	f200 86ad 	bhi.w	403168 <_svfprintf_r+0x130c>
  40240e:	2300      	movs	r3, #0
  402410:	461c      	mov	r4, r3
  402412:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402416:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40241a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40241e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402422:	2809      	cmp	r0, #9
  402424:	d9f5      	bls.n	402412 <_svfprintf_r+0x5b6>
  402426:	940a      	str	r4, [sp, #40]	; 0x28
  402428:	e572      	b.n	401f10 <_svfprintf_r+0xb4>
  40242a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40242e:	f89a 3000 	ldrb.w	r3, [sl]
  402432:	e56b      	b.n	401f0c <_svfprintf_r+0xb0>
  402434:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402438:	f89a 3000 	ldrb.w	r3, [sl]
  40243c:	e566      	b.n	401f0c <_svfprintf_r+0xb0>
  40243e:	f89a 3000 	ldrb.w	r3, [sl]
  402442:	2b6c      	cmp	r3, #108	; 0x6c
  402444:	bf03      	ittte	eq
  402446:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40244a:	f04b 0b20 	orreq.w	fp, fp, #32
  40244e:	f10a 0a01 	addeq.w	sl, sl, #1
  402452:	f04b 0b10 	orrne.w	fp, fp, #16
  402456:	e559      	b.n	401f0c <_svfprintf_r+0xb0>
  402458:	2a00      	cmp	r2, #0
  40245a:	f040 8711 	bne.w	403280 <_svfprintf_r+0x1424>
  40245e:	f01b 0f20 	tst.w	fp, #32
  402462:	f040 84f9 	bne.w	402e58 <_svfprintf_r+0xffc>
  402466:	f01b 0f10 	tst.w	fp, #16
  40246a:	f040 84ac 	bne.w	402dc6 <_svfprintf_r+0xf6a>
  40246e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402472:	f000 84a8 	beq.w	402dc6 <_svfprintf_r+0xf6a>
  402476:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402478:	6813      	ldr	r3, [r2, #0]
  40247a:	3204      	adds	r2, #4
  40247c:	920f      	str	r2, [sp, #60]	; 0x3c
  40247e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402482:	801a      	strh	r2, [r3, #0]
  402484:	e511      	b.n	401eaa <_svfprintf_r+0x4e>
  402486:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402488:	4bb3      	ldr	r3, [pc, #716]	; (402758 <_svfprintf_r+0x8fc>)
  40248a:	680c      	ldr	r4, [r1, #0]
  40248c:	9318      	str	r3, [sp, #96]	; 0x60
  40248e:	2230      	movs	r2, #48	; 0x30
  402490:	2378      	movs	r3, #120	; 0x78
  402492:	3104      	adds	r1, #4
  402494:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402498:	9311      	str	r3, [sp, #68]	; 0x44
  40249a:	f04b 0b02 	orr.w	fp, fp, #2
  40249e:	910f      	str	r1, [sp, #60]	; 0x3c
  4024a0:	2500      	movs	r5, #0
  4024a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4024a6:	2302      	movs	r3, #2
  4024a8:	e5cb      	b.n	402042 <_svfprintf_r+0x1e6>
  4024aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4024ac:	9311      	str	r3, [sp, #68]	; 0x44
  4024ae:	680a      	ldr	r2, [r1, #0]
  4024b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4024b4:	2300      	movs	r3, #0
  4024b6:	460a      	mov	r2, r1
  4024b8:	461f      	mov	r7, r3
  4024ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4024be:	3204      	adds	r2, #4
  4024c0:	2301      	movs	r3, #1
  4024c2:	9308      	str	r3, [sp, #32]
  4024c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4024c8:	970a      	str	r7, [sp, #40]	; 0x28
  4024ca:	9712      	str	r7, [sp, #72]	; 0x48
  4024cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4024ce:	930e      	str	r3, [sp, #56]	; 0x38
  4024d0:	ae28      	add	r6, sp, #160	; 0xa0
  4024d2:	e5df      	b.n	402094 <_svfprintf_r+0x238>
  4024d4:	9311      	str	r3, [sp, #68]	; 0x44
  4024d6:	2a00      	cmp	r2, #0
  4024d8:	f040 86ea 	bne.w	4032b0 <_svfprintf_r+0x1454>
  4024dc:	f01b 0f20 	tst.w	fp, #32
  4024e0:	d15d      	bne.n	40259e <_svfprintf_r+0x742>
  4024e2:	f01b 0f10 	tst.w	fp, #16
  4024e6:	f040 8308 	bne.w	402afa <_svfprintf_r+0xc9e>
  4024ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4024ee:	f000 8304 	beq.w	402afa <_svfprintf_r+0xc9e>
  4024f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4024f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4024f8:	3104      	adds	r1, #4
  4024fa:	17e5      	asrs	r5, r4, #31
  4024fc:	4622      	mov	r2, r4
  4024fe:	462b      	mov	r3, r5
  402500:	910f      	str	r1, [sp, #60]	; 0x3c
  402502:	2a00      	cmp	r2, #0
  402504:	f173 0300 	sbcs.w	r3, r3, #0
  402508:	db58      	blt.n	4025bc <_svfprintf_r+0x760>
  40250a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40250c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402510:	1c4a      	adds	r2, r1, #1
  402512:	f04f 0301 	mov.w	r3, #1
  402516:	f47f ad9b 	bne.w	402050 <_svfprintf_r+0x1f4>
  40251a:	ea54 0205 	orrs.w	r2, r4, r5
  40251e:	f000 81df 	beq.w	4028e0 <_svfprintf_r+0xa84>
  402522:	f8cd b01c 	str.w	fp, [sp, #28]
  402526:	2b01      	cmp	r3, #1
  402528:	f000 827b 	beq.w	402a22 <_svfprintf_r+0xbc6>
  40252c:	2b02      	cmp	r3, #2
  40252e:	f040 8206 	bne.w	40293e <_svfprintf_r+0xae2>
  402532:	9818      	ldr	r0, [sp, #96]	; 0x60
  402534:	464e      	mov	r6, r9
  402536:	0923      	lsrs	r3, r4, #4
  402538:	f004 010f 	and.w	r1, r4, #15
  40253c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402540:	092a      	lsrs	r2, r5, #4
  402542:	461c      	mov	r4, r3
  402544:	4615      	mov	r5, r2
  402546:	5c43      	ldrb	r3, [r0, r1]
  402548:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40254c:	ea54 0305 	orrs.w	r3, r4, r5
  402550:	d1f1      	bne.n	402536 <_svfprintf_r+0x6da>
  402552:	eba9 0306 	sub.w	r3, r9, r6
  402556:	930e      	str	r3, [sp, #56]	; 0x38
  402558:	e590      	b.n	40207c <_svfprintf_r+0x220>
  40255a:	9311      	str	r3, [sp, #68]	; 0x44
  40255c:	2a00      	cmp	r2, #0
  40255e:	f040 86a3 	bne.w	4032a8 <_svfprintf_r+0x144c>
  402562:	4b7e      	ldr	r3, [pc, #504]	; (40275c <_svfprintf_r+0x900>)
  402564:	9318      	str	r3, [sp, #96]	; 0x60
  402566:	f01b 0f20 	tst.w	fp, #32
  40256a:	f43f aeef 	beq.w	40234c <_svfprintf_r+0x4f0>
  40256e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402570:	3507      	adds	r5, #7
  402572:	f025 0307 	bic.w	r3, r5, #7
  402576:	f103 0208 	add.w	r2, r3, #8
  40257a:	f01b 0f01 	tst.w	fp, #1
  40257e:	920f      	str	r2, [sp, #60]	; 0x3c
  402580:	e9d3 4500 	ldrd	r4, r5, [r3]
  402584:	f47f aef4 	bne.w	402370 <_svfprintf_r+0x514>
  402588:	2302      	movs	r3, #2
  40258a:	e55a      	b.n	402042 <_svfprintf_r+0x1e6>
  40258c:	9311      	str	r3, [sp, #68]	; 0x44
  40258e:	2a00      	cmp	r2, #0
  402590:	f040 8686 	bne.w	4032a0 <_svfprintf_r+0x1444>
  402594:	f04b 0b10 	orr.w	fp, fp, #16
  402598:	f01b 0f20 	tst.w	fp, #32
  40259c:	d0a1      	beq.n	4024e2 <_svfprintf_r+0x686>
  40259e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025a0:	3507      	adds	r5, #7
  4025a2:	f025 0507 	bic.w	r5, r5, #7
  4025a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4025aa:	2a00      	cmp	r2, #0
  4025ac:	f105 0108 	add.w	r1, r5, #8
  4025b0:	461d      	mov	r5, r3
  4025b2:	f173 0300 	sbcs.w	r3, r3, #0
  4025b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4025b8:	4614      	mov	r4, r2
  4025ba:	daa6      	bge.n	40250a <_svfprintf_r+0x6ae>
  4025bc:	272d      	movs	r7, #45	; 0x2d
  4025be:	4264      	negs	r4, r4
  4025c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4025c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4025c8:	2301      	movs	r3, #1
  4025ca:	e53d      	b.n	402048 <_svfprintf_r+0x1ec>
  4025cc:	9311      	str	r3, [sp, #68]	; 0x44
  4025ce:	2a00      	cmp	r2, #0
  4025d0:	f040 8662 	bne.w	403298 <_svfprintf_r+0x143c>
  4025d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025d6:	3507      	adds	r5, #7
  4025d8:	f025 0307 	bic.w	r3, r5, #7
  4025dc:	f103 0208 	add.w	r2, r3, #8
  4025e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4025e2:	681a      	ldr	r2, [r3, #0]
  4025e4:	9215      	str	r2, [sp, #84]	; 0x54
  4025e6:	685b      	ldr	r3, [r3, #4]
  4025e8:	9314      	str	r3, [sp, #80]	; 0x50
  4025ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4025ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4025ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4025f2:	4628      	mov	r0, r5
  4025f4:	4621      	mov	r1, r4
  4025f6:	f04f 32ff 	mov.w	r2, #4294967295
  4025fa:	4b59      	ldr	r3, [pc, #356]	; (402760 <_svfprintf_r+0x904>)
  4025fc:	f004 faae 	bl	406b5c <__aeabi_dcmpun>
  402600:	2800      	cmp	r0, #0
  402602:	f040 834a 	bne.w	402c9a <_svfprintf_r+0xe3e>
  402606:	4628      	mov	r0, r5
  402608:	4621      	mov	r1, r4
  40260a:	f04f 32ff 	mov.w	r2, #4294967295
  40260e:	4b54      	ldr	r3, [pc, #336]	; (402760 <_svfprintf_r+0x904>)
  402610:	f004 fa86 	bl	406b20 <__aeabi_dcmple>
  402614:	2800      	cmp	r0, #0
  402616:	f040 8340 	bne.w	402c9a <_svfprintf_r+0xe3e>
  40261a:	a815      	add	r0, sp, #84	; 0x54
  40261c:	c80d      	ldmia	r0, {r0, r2, r3}
  40261e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402620:	f004 fa74 	bl	406b0c <__aeabi_dcmplt>
  402624:	2800      	cmp	r0, #0
  402626:	f040 8530 	bne.w	40308a <_svfprintf_r+0x122e>
  40262a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40262e:	4e4d      	ldr	r6, [pc, #308]	; (402764 <_svfprintf_r+0x908>)
  402630:	4b4d      	ldr	r3, [pc, #308]	; (402768 <_svfprintf_r+0x90c>)
  402632:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402636:	9007      	str	r0, [sp, #28]
  402638:	9811      	ldr	r0, [sp, #68]	; 0x44
  40263a:	2203      	movs	r2, #3
  40263c:	2100      	movs	r1, #0
  40263e:	9208      	str	r2, [sp, #32]
  402640:	910a      	str	r1, [sp, #40]	; 0x28
  402642:	2847      	cmp	r0, #71	; 0x47
  402644:	bfd8      	it	le
  402646:	461e      	movle	r6, r3
  402648:	920e      	str	r2, [sp, #56]	; 0x38
  40264a:	9112      	str	r1, [sp, #72]	; 0x48
  40264c:	e51e      	b.n	40208c <_svfprintf_r+0x230>
  40264e:	f04b 0b08 	orr.w	fp, fp, #8
  402652:	f89a 3000 	ldrb.w	r3, [sl]
  402656:	e459      	b.n	401f0c <_svfprintf_r+0xb0>
  402658:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40265c:	2300      	movs	r3, #0
  40265e:	461c      	mov	r4, r3
  402660:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402664:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402668:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40266c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402670:	2809      	cmp	r0, #9
  402672:	d9f5      	bls.n	402660 <_svfprintf_r+0x804>
  402674:	940d      	str	r4, [sp, #52]	; 0x34
  402676:	e44b      	b.n	401f10 <_svfprintf_r+0xb4>
  402678:	f04b 0b10 	orr.w	fp, fp, #16
  40267c:	9311      	str	r3, [sp, #68]	; 0x44
  40267e:	f01b 0320 	ands.w	r3, fp, #32
  402682:	f43f ae1d 	beq.w	4022c0 <_svfprintf_r+0x464>
  402686:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402688:	3507      	adds	r5, #7
  40268a:	f025 0307 	bic.w	r3, r5, #7
  40268e:	f103 0208 	add.w	r2, r3, #8
  402692:	e9d3 4500 	ldrd	r4, r5, [r3]
  402696:	920f      	str	r2, [sp, #60]	; 0x3c
  402698:	2300      	movs	r3, #0
  40269a:	e4d2      	b.n	402042 <_svfprintf_r+0x1e6>
  40269c:	9311      	str	r3, [sp, #68]	; 0x44
  40269e:	2a00      	cmp	r2, #0
  4026a0:	f040 85e7 	bne.w	403272 <_svfprintf_r+0x1416>
  4026a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4026a6:	2a00      	cmp	r2, #0
  4026a8:	f43f aca3 	beq.w	401ff2 <_svfprintf_r+0x196>
  4026ac:	2300      	movs	r3, #0
  4026ae:	2101      	movs	r1, #1
  4026b0:	461f      	mov	r7, r3
  4026b2:	9108      	str	r1, [sp, #32]
  4026b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4026b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4026bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4026c0:	930a      	str	r3, [sp, #40]	; 0x28
  4026c2:	9312      	str	r3, [sp, #72]	; 0x48
  4026c4:	910e      	str	r1, [sp, #56]	; 0x38
  4026c6:	ae28      	add	r6, sp, #160	; 0xa0
  4026c8:	e4e4      	b.n	402094 <_svfprintf_r+0x238>
  4026ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026cc:	e534      	b.n	402138 <_svfprintf_r+0x2dc>
  4026ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4026d0:	2b65      	cmp	r3, #101	; 0x65
  4026d2:	f340 80a7 	ble.w	402824 <_svfprintf_r+0x9c8>
  4026d6:	a815      	add	r0, sp, #84	; 0x54
  4026d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4026da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4026dc:	f004 fa0c 	bl	406af8 <__aeabi_dcmpeq>
  4026e0:	2800      	cmp	r0, #0
  4026e2:	f000 8150 	beq.w	402986 <_svfprintf_r+0xb2a>
  4026e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026e8:	4a20      	ldr	r2, [pc, #128]	; (40276c <_svfprintf_r+0x910>)
  4026ea:	f8c8 2000 	str.w	r2, [r8]
  4026ee:	3301      	adds	r3, #1
  4026f0:	3401      	adds	r4, #1
  4026f2:	2201      	movs	r2, #1
  4026f4:	2b07      	cmp	r3, #7
  4026f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4026f8:	9326      	str	r3, [sp, #152]	; 0x98
  4026fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4026fe:	f300 836a 	bgt.w	402dd6 <_svfprintf_r+0xf7a>
  402702:	f108 0808 	add.w	r8, r8, #8
  402706:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402708:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40270a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40270c:	4293      	cmp	r3, r2
  40270e:	db03      	blt.n	402718 <_svfprintf_r+0x8bc>
  402710:	9b07      	ldr	r3, [sp, #28]
  402712:	07dd      	lsls	r5, r3, #31
  402714:	f57f ad82 	bpl.w	40221c <_svfprintf_r+0x3c0>
  402718:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40271a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40271c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40271e:	f8c8 2000 	str.w	r2, [r8]
  402722:	3301      	adds	r3, #1
  402724:	440c      	add	r4, r1
  402726:	2b07      	cmp	r3, #7
  402728:	f8c8 1004 	str.w	r1, [r8, #4]
  40272c:	9427      	str	r4, [sp, #156]	; 0x9c
  40272e:	9326      	str	r3, [sp, #152]	; 0x98
  402730:	f300 839e 	bgt.w	402e70 <_svfprintf_r+0x1014>
  402734:	f108 0808 	add.w	r8, r8, #8
  402738:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40273a:	1e5e      	subs	r6, r3, #1
  40273c:	2e00      	cmp	r6, #0
  40273e:	f77f ad6d 	ble.w	40221c <_svfprintf_r+0x3c0>
  402742:	2e10      	cmp	r6, #16
  402744:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402746:	4d0a      	ldr	r5, [pc, #40]	; (402770 <_svfprintf_r+0x914>)
  402748:	f340 81f5 	ble.w	402b36 <_svfprintf_r+0xcda>
  40274c:	4622      	mov	r2, r4
  40274e:	2710      	movs	r7, #16
  402750:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402754:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402756:	e013      	b.n	402780 <_svfprintf_r+0x924>
  402758:	004076a8 	.word	0x004076a8
  40275c:	00407694 	.word	0x00407694
  402760:	7fefffff 	.word	0x7fefffff
  402764:	00407688 	.word	0x00407688
  402768:	00407684 	.word	0x00407684
  40276c:	004076c4 	.word	0x004076c4
  402770:	004076d8 	.word	0x004076d8
  402774:	f108 0808 	add.w	r8, r8, #8
  402778:	3e10      	subs	r6, #16
  40277a:	2e10      	cmp	r6, #16
  40277c:	f340 81da 	ble.w	402b34 <_svfprintf_r+0xcd8>
  402780:	3301      	adds	r3, #1
  402782:	3210      	adds	r2, #16
  402784:	2b07      	cmp	r3, #7
  402786:	9227      	str	r2, [sp, #156]	; 0x9c
  402788:	9326      	str	r3, [sp, #152]	; 0x98
  40278a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40278e:	ddf1      	ble.n	402774 <_svfprintf_r+0x918>
  402790:	aa25      	add	r2, sp, #148	; 0x94
  402792:	4621      	mov	r1, r4
  402794:	4658      	mov	r0, fp
  402796:	f003 fb1b 	bl	405dd0 <__ssprint_r>
  40279a:	2800      	cmp	r0, #0
  40279c:	f47f ac30 	bne.w	402000 <_svfprintf_r+0x1a4>
  4027a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4027a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027a4:	46c8      	mov	r8, r9
  4027a6:	e7e7      	b.n	402778 <_svfprintf_r+0x91c>
  4027a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027aa:	9a08      	ldr	r2, [sp, #32]
  4027ac:	1a9f      	subs	r7, r3, r2
  4027ae:	2f00      	cmp	r7, #0
  4027b0:	f77f ace5 	ble.w	40217e <_svfprintf_r+0x322>
  4027b4:	2f10      	cmp	r7, #16
  4027b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027b8:	4db6      	ldr	r5, [pc, #728]	; (402a94 <_svfprintf_r+0xc38>)
  4027ba:	dd27      	ble.n	40280c <_svfprintf_r+0x9b0>
  4027bc:	4642      	mov	r2, r8
  4027be:	4621      	mov	r1, r4
  4027c0:	46b0      	mov	r8, r6
  4027c2:	f04f 0b10 	mov.w	fp, #16
  4027c6:	462e      	mov	r6, r5
  4027c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4027ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4027cc:	e004      	b.n	4027d8 <_svfprintf_r+0x97c>
  4027ce:	3f10      	subs	r7, #16
  4027d0:	2f10      	cmp	r7, #16
  4027d2:	f102 0208 	add.w	r2, r2, #8
  4027d6:	dd15      	ble.n	402804 <_svfprintf_r+0x9a8>
  4027d8:	3301      	adds	r3, #1
  4027da:	3110      	adds	r1, #16
  4027dc:	2b07      	cmp	r3, #7
  4027de:	9127      	str	r1, [sp, #156]	; 0x9c
  4027e0:	9326      	str	r3, [sp, #152]	; 0x98
  4027e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4027e6:	ddf2      	ble.n	4027ce <_svfprintf_r+0x972>
  4027e8:	aa25      	add	r2, sp, #148	; 0x94
  4027ea:	4629      	mov	r1, r5
  4027ec:	4620      	mov	r0, r4
  4027ee:	f003 faef 	bl	405dd0 <__ssprint_r>
  4027f2:	2800      	cmp	r0, #0
  4027f4:	f47f ac04 	bne.w	402000 <_svfprintf_r+0x1a4>
  4027f8:	3f10      	subs	r7, #16
  4027fa:	2f10      	cmp	r7, #16
  4027fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402800:	464a      	mov	r2, r9
  402802:	dce9      	bgt.n	4027d8 <_svfprintf_r+0x97c>
  402804:	4635      	mov	r5, r6
  402806:	460c      	mov	r4, r1
  402808:	4646      	mov	r6, r8
  40280a:	4690      	mov	r8, r2
  40280c:	3301      	adds	r3, #1
  40280e:	443c      	add	r4, r7
  402810:	2b07      	cmp	r3, #7
  402812:	9427      	str	r4, [sp, #156]	; 0x9c
  402814:	9326      	str	r3, [sp, #152]	; 0x98
  402816:	e888 00a0 	stmia.w	r8, {r5, r7}
  40281a:	f300 8232 	bgt.w	402c82 <_svfprintf_r+0xe26>
  40281e:	f108 0808 	add.w	r8, r8, #8
  402822:	e4ac      	b.n	40217e <_svfprintf_r+0x322>
  402824:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402826:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402828:	2b01      	cmp	r3, #1
  40282a:	f340 81fe 	ble.w	402c2a <_svfprintf_r+0xdce>
  40282e:	3701      	adds	r7, #1
  402830:	3401      	adds	r4, #1
  402832:	2301      	movs	r3, #1
  402834:	2f07      	cmp	r7, #7
  402836:	9427      	str	r4, [sp, #156]	; 0x9c
  402838:	9726      	str	r7, [sp, #152]	; 0x98
  40283a:	f8c8 6000 	str.w	r6, [r8]
  40283e:	f8c8 3004 	str.w	r3, [r8, #4]
  402842:	f300 8203 	bgt.w	402c4c <_svfprintf_r+0xdf0>
  402846:	f108 0808 	add.w	r8, r8, #8
  40284a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40284c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40284e:	f8c8 3000 	str.w	r3, [r8]
  402852:	3701      	adds	r7, #1
  402854:	4414      	add	r4, r2
  402856:	2f07      	cmp	r7, #7
  402858:	9427      	str	r4, [sp, #156]	; 0x9c
  40285a:	9726      	str	r7, [sp, #152]	; 0x98
  40285c:	f8c8 2004 	str.w	r2, [r8, #4]
  402860:	f300 8200 	bgt.w	402c64 <_svfprintf_r+0xe08>
  402864:	f108 0808 	add.w	r8, r8, #8
  402868:	a815      	add	r0, sp, #84	; 0x54
  40286a:	c80d      	ldmia	r0, {r0, r2, r3}
  40286c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40286e:	f004 f943 	bl	406af8 <__aeabi_dcmpeq>
  402872:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402874:	2800      	cmp	r0, #0
  402876:	f040 8101 	bne.w	402a7c <_svfprintf_r+0xc20>
  40287a:	3b01      	subs	r3, #1
  40287c:	3701      	adds	r7, #1
  40287e:	3601      	adds	r6, #1
  402880:	441c      	add	r4, r3
  402882:	2f07      	cmp	r7, #7
  402884:	9726      	str	r7, [sp, #152]	; 0x98
  402886:	9427      	str	r4, [sp, #156]	; 0x9c
  402888:	f8c8 6000 	str.w	r6, [r8]
  40288c:	f8c8 3004 	str.w	r3, [r8, #4]
  402890:	f300 8127 	bgt.w	402ae2 <_svfprintf_r+0xc86>
  402894:	f108 0808 	add.w	r8, r8, #8
  402898:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40289a:	f8c8 2004 	str.w	r2, [r8, #4]
  40289e:	3701      	adds	r7, #1
  4028a0:	4414      	add	r4, r2
  4028a2:	ab21      	add	r3, sp, #132	; 0x84
  4028a4:	2f07      	cmp	r7, #7
  4028a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4028a8:	9726      	str	r7, [sp, #152]	; 0x98
  4028aa:	f8c8 3000 	str.w	r3, [r8]
  4028ae:	f77f acb3 	ble.w	402218 <_svfprintf_r+0x3bc>
  4028b2:	aa25      	add	r2, sp, #148	; 0x94
  4028b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028b8:	f003 fa8a 	bl	405dd0 <__ssprint_r>
  4028bc:	2800      	cmp	r0, #0
  4028be:	f47f ab9f 	bne.w	402000 <_svfprintf_r+0x1a4>
  4028c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028c4:	46c8      	mov	r8, r9
  4028c6:	e4a9      	b.n	40221c <_svfprintf_r+0x3c0>
  4028c8:	aa25      	add	r2, sp, #148	; 0x94
  4028ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028ce:	f003 fa7f 	bl	405dd0 <__ssprint_r>
  4028d2:	2800      	cmp	r0, #0
  4028d4:	f43f aceb 	beq.w	4022ae <_svfprintf_r+0x452>
  4028d8:	f7ff bb92 	b.w	402000 <_svfprintf_r+0x1a4>
  4028dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4028e0:	2b01      	cmp	r3, #1
  4028e2:	f000 8134 	beq.w	402b4e <_svfprintf_r+0xcf2>
  4028e6:	2b02      	cmp	r3, #2
  4028e8:	d125      	bne.n	402936 <_svfprintf_r+0xada>
  4028ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4028ee:	2400      	movs	r4, #0
  4028f0:	2500      	movs	r5, #0
  4028f2:	e61e      	b.n	402532 <_svfprintf_r+0x6d6>
  4028f4:	aa25      	add	r2, sp, #148	; 0x94
  4028f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028fa:	f003 fa69 	bl	405dd0 <__ssprint_r>
  4028fe:	2800      	cmp	r0, #0
  402900:	f47f ab7e 	bne.w	402000 <_svfprintf_r+0x1a4>
  402904:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402906:	46c8      	mov	r8, r9
  402908:	e475      	b.n	4021f6 <_svfprintf_r+0x39a>
  40290a:	aa25      	add	r2, sp, #148	; 0x94
  40290c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40290e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402910:	f003 fa5e 	bl	405dd0 <__ssprint_r>
  402914:	2800      	cmp	r0, #0
  402916:	f47f ab73 	bne.w	402000 <_svfprintf_r+0x1a4>
  40291a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40291c:	46c8      	mov	r8, r9
  40291e:	e41b      	b.n	402158 <_svfprintf_r+0x2fc>
  402920:	aa25      	add	r2, sp, #148	; 0x94
  402922:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402924:	980c      	ldr	r0, [sp, #48]	; 0x30
  402926:	f003 fa53 	bl	405dd0 <__ssprint_r>
  40292a:	2800      	cmp	r0, #0
  40292c:	f47f ab68 	bne.w	402000 <_svfprintf_r+0x1a4>
  402930:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402932:	46c8      	mov	r8, r9
  402934:	e420      	b.n	402178 <_svfprintf_r+0x31c>
  402936:	f8cd b01c 	str.w	fp, [sp, #28]
  40293a:	2400      	movs	r4, #0
  40293c:	2500      	movs	r5, #0
  40293e:	4649      	mov	r1, r9
  402940:	e000      	b.n	402944 <_svfprintf_r+0xae8>
  402942:	4631      	mov	r1, r6
  402944:	08e2      	lsrs	r2, r4, #3
  402946:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40294a:	08e8      	lsrs	r0, r5, #3
  40294c:	f004 0307 	and.w	r3, r4, #7
  402950:	4605      	mov	r5, r0
  402952:	4614      	mov	r4, r2
  402954:	3330      	adds	r3, #48	; 0x30
  402956:	ea54 0205 	orrs.w	r2, r4, r5
  40295a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40295e:	f101 36ff 	add.w	r6, r1, #4294967295
  402962:	d1ee      	bne.n	402942 <_svfprintf_r+0xae6>
  402964:	9a07      	ldr	r2, [sp, #28]
  402966:	07d2      	lsls	r2, r2, #31
  402968:	f57f adf3 	bpl.w	402552 <_svfprintf_r+0x6f6>
  40296c:	2b30      	cmp	r3, #48	; 0x30
  40296e:	f43f adf0 	beq.w	402552 <_svfprintf_r+0x6f6>
  402972:	3902      	subs	r1, #2
  402974:	2330      	movs	r3, #48	; 0x30
  402976:	f806 3c01 	strb.w	r3, [r6, #-1]
  40297a:	eba9 0301 	sub.w	r3, r9, r1
  40297e:	930e      	str	r3, [sp, #56]	; 0x38
  402980:	460e      	mov	r6, r1
  402982:	f7ff bb7b 	b.w	40207c <_svfprintf_r+0x220>
  402986:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402988:	2900      	cmp	r1, #0
  40298a:	f340 822e 	ble.w	402dea <_svfprintf_r+0xf8e>
  40298e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402990:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402992:	4293      	cmp	r3, r2
  402994:	bfa8      	it	ge
  402996:	4613      	movge	r3, r2
  402998:	2b00      	cmp	r3, #0
  40299a:	461f      	mov	r7, r3
  40299c:	dd0d      	ble.n	4029ba <_svfprintf_r+0xb5e>
  40299e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029a0:	f8c8 6000 	str.w	r6, [r8]
  4029a4:	3301      	adds	r3, #1
  4029a6:	443c      	add	r4, r7
  4029a8:	2b07      	cmp	r3, #7
  4029aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4029ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4029b0:	9326      	str	r3, [sp, #152]	; 0x98
  4029b2:	f300 831f 	bgt.w	402ff4 <_svfprintf_r+0x1198>
  4029b6:	f108 0808 	add.w	r8, r8, #8
  4029ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4029bc:	2f00      	cmp	r7, #0
  4029be:	bfa8      	it	ge
  4029c0:	1bdb      	subge	r3, r3, r7
  4029c2:	2b00      	cmp	r3, #0
  4029c4:	461f      	mov	r7, r3
  4029c6:	f340 80d6 	ble.w	402b76 <_svfprintf_r+0xd1a>
  4029ca:	2f10      	cmp	r7, #16
  4029cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029ce:	4d31      	ldr	r5, [pc, #196]	; (402a94 <_svfprintf_r+0xc38>)
  4029d0:	f340 81ed 	ble.w	402dae <_svfprintf_r+0xf52>
  4029d4:	4642      	mov	r2, r8
  4029d6:	4621      	mov	r1, r4
  4029d8:	46b0      	mov	r8, r6
  4029da:	f04f 0b10 	mov.w	fp, #16
  4029de:	462e      	mov	r6, r5
  4029e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4029e4:	e004      	b.n	4029f0 <_svfprintf_r+0xb94>
  4029e6:	3208      	adds	r2, #8
  4029e8:	3f10      	subs	r7, #16
  4029ea:	2f10      	cmp	r7, #16
  4029ec:	f340 81db 	ble.w	402da6 <_svfprintf_r+0xf4a>
  4029f0:	3301      	adds	r3, #1
  4029f2:	3110      	adds	r1, #16
  4029f4:	2b07      	cmp	r3, #7
  4029f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4029f8:	9326      	str	r3, [sp, #152]	; 0x98
  4029fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4029fe:	ddf2      	ble.n	4029e6 <_svfprintf_r+0xb8a>
  402a00:	aa25      	add	r2, sp, #148	; 0x94
  402a02:	4629      	mov	r1, r5
  402a04:	4620      	mov	r0, r4
  402a06:	f003 f9e3 	bl	405dd0 <__ssprint_r>
  402a0a:	2800      	cmp	r0, #0
  402a0c:	f47f aaf8 	bne.w	402000 <_svfprintf_r+0x1a4>
  402a10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a14:	464a      	mov	r2, r9
  402a16:	e7e7      	b.n	4029e8 <_svfprintf_r+0xb8c>
  402a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a1a:	930e      	str	r3, [sp, #56]	; 0x38
  402a1c:	464e      	mov	r6, r9
  402a1e:	f7ff bb2d 	b.w	40207c <_svfprintf_r+0x220>
  402a22:	2d00      	cmp	r5, #0
  402a24:	bf08      	it	eq
  402a26:	2c0a      	cmpeq	r4, #10
  402a28:	f0c0 808f 	bcc.w	402b4a <_svfprintf_r+0xcee>
  402a2c:	464e      	mov	r6, r9
  402a2e:	4620      	mov	r0, r4
  402a30:	4629      	mov	r1, r5
  402a32:	220a      	movs	r2, #10
  402a34:	2300      	movs	r3, #0
  402a36:	f004 f8cf 	bl	406bd8 <__aeabi_uldivmod>
  402a3a:	3230      	adds	r2, #48	; 0x30
  402a3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402a40:	4620      	mov	r0, r4
  402a42:	4629      	mov	r1, r5
  402a44:	2300      	movs	r3, #0
  402a46:	220a      	movs	r2, #10
  402a48:	f004 f8c6 	bl	406bd8 <__aeabi_uldivmod>
  402a4c:	4604      	mov	r4, r0
  402a4e:	460d      	mov	r5, r1
  402a50:	ea54 0305 	orrs.w	r3, r4, r5
  402a54:	d1eb      	bne.n	402a2e <_svfprintf_r+0xbd2>
  402a56:	eba9 0306 	sub.w	r3, r9, r6
  402a5a:	930e      	str	r3, [sp, #56]	; 0x38
  402a5c:	f7ff bb0e 	b.w	40207c <_svfprintf_r+0x220>
  402a60:	aa25      	add	r2, sp, #148	; 0x94
  402a62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a64:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a66:	f003 f9b3 	bl	405dd0 <__ssprint_r>
  402a6a:	2800      	cmp	r0, #0
  402a6c:	f47f aac8 	bne.w	402000 <_svfprintf_r+0x1a4>
  402a70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a76:	46c8      	mov	r8, r9
  402a78:	f7ff bb5e 	b.w	402138 <_svfprintf_r+0x2dc>
  402a7c:	1e5e      	subs	r6, r3, #1
  402a7e:	2e00      	cmp	r6, #0
  402a80:	f77f af0a 	ble.w	402898 <_svfprintf_r+0xa3c>
  402a84:	2e10      	cmp	r6, #16
  402a86:	4d03      	ldr	r5, [pc, #12]	; (402a94 <_svfprintf_r+0xc38>)
  402a88:	dd22      	ble.n	402ad0 <_svfprintf_r+0xc74>
  402a8a:	4622      	mov	r2, r4
  402a8c:	f04f 0b10 	mov.w	fp, #16
  402a90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a92:	e006      	b.n	402aa2 <_svfprintf_r+0xc46>
  402a94:	004076d8 	.word	0x004076d8
  402a98:	3e10      	subs	r6, #16
  402a9a:	2e10      	cmp	r6, #16
  402a9c:	f108 0808 	add.w	r8, r8, #8
  402aa0:	dd15      	ble.n	402ace <_svfprintf_r+0xc72>
  402aa2:	3701      	adds	r7, #1
  402aa4:	3210      	adds	r2, #16
  402aa6:	2f07      	cmp	r7, #7
  402aa8:	9227      	str	r2, [sp, #156]	; 0x9c
  402aaa:	9726      	str	r7, [sp, #152]	; 0x98
  402aac:	e888 0820 	stmia.w	r8, {r5, fp}
  402ab0:	ddf2      	ble.n	402a98 <_svfprintf_r+0xc3c>
  402ab2:	aa25      	add	r2, sp, #148	; 0x94
  402ab4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ab6:	4620      	mov	r0, r4
  402ab8:	f003 f98a 	bl	405dd0 <__ssprint_r>
  402abc:	2800      	cmp	r0, #0
  402abe:	f47f aa9f 	bne.w	402000 <_svfprintf_r+0x1a4>
  402ac2:	3e10      	subs	r6, #16
  402ac4:	2e10      	cmp	r6, #16
  402ac6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ac8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402aca:	46c8      	mov	r8, r9
  402acc:	dce9      	bgt.n	402aa2 <_svfprintf_r+0xc46>
  402ace:	4614      	mov	r4, r2
  402ad0:	3701      	adds	r7, #1
  402ad2:	4434      	add	r4, r6
  402ad4:	2f07      	cmp	r7, #7
  402ad6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ad8:	9726      	str	r7, [sp, #152]	; 0x98
  402ada:	e888 0060 	stmia.w	r8, {r5, r6}
  402ade:	f77f aed9 	ble.w	402894 <_svfprintf_r+0xa38>
  402ae2:	aa25      	add	r2, sp, #148	; 0x94
  402ae4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ae6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ae8:	f003 f972 	bl	405dd0 <__ssprint_r>
  402aec:	2800      	cmp	r0, #0
  402aee:	f47f aa87 	bne.w	402000 <_svfprintf_r+0x1a4>
  402af2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402af4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402af6:	46c8      	mov	r8, r9
  402af8:	e6ce      	b.n	402898 <_svfprintf_r+0xa3c>
  402afa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402afc:	6814      	ldr	r4, [r2, #0]
  402afe:	4613      	mov	r3, r2
  402b00:	3304      	adds	r3, #4
  402b02:	17e5      	asrs	r5, r4, #31
  402b04:	930f      	str	r3, [sp, #60]	; 0x3c
  402b06:	4622      	mov	r2, r4
  402b08:	462b      	mov	r3, r5
  402b0a:	e4fa      	b.n	402502 <_svfprintf_r+0x6a6>
  402b0c:	3204      	adds	r2, #4
  402b0e:	681c      	ldr	r4, [r3, #0]
  402b10:	920f      	str	r2, [sp, #60]	; 0x3c
  402b12:	2301      	movs	r3, #1
  402b14:	2500      	movs	r5, #0
  402b16:	f7ff ba94 	b.w	402042 <_svfprintf_r+0x1e6>
  402b1a:	681c      	ldr	r4, [r3, #0]
  402b1c:	3304      	adds	r3, #4
  402b1e:	930f      	str	r3, [sp, #60]	; 0x3c
  402b20:	2500      	movs	r5, #0
  402b22:	e421      	b.n	402368 <_svfprintf_r+0x50c>
  402b24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402b26:	460a      	mov	r2, r1
  402b28:	3204      	adds	r2, #4
  402b2a:	680c      	ldr	r4, [r1, #0]
  402b2c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b2e:	2500      	movs	r5, #0
  402b30:	f7ff ba87 	b.w	402042 <_svfprintf_r+0x1e6>
  402b34:	4614      	mov	r4, r2
  402b36:	3301      	adds	r3, #1
  402b38:	4434      	add	r4, r6
  402b3a:	2b07      	cmp	r3, #7
  402b3c:	9427      	str	r4, [sp, #156]	; 0x9c
  402b3e:	9326      	str	r3, [sp, #152]	; 0x98
  402b40:	e888 0060 	stmia.w	r8, {r5, r6}
  402b44:	f77f ab68 	ble.w	402218 <_svfprintf_r+0x3bc>
  402b48:	e6b3      	b.n	4028b2 <_svfprintf_r+0xa56>
  402b4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402b4e:	f8cd b01c 	str.w	fp, [sp, #28]
  402b52:	ae42      	add	r6, sp, #264	; 0x108
  402b54:	3430      	adds	r4, #48	; 0x30
  402b56:	2301      	movs	r3, #1
  402b58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402b5c:	930e      	str	r3, [sp, #56]	; 0x38
  402b5e:	f7ff ba8d 	b.w	40207c <_svfprintf_r+0x220>
  402b62:	aa25      	add	r2, sp, #148	; 0x94
  402b64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b68:	f003 f932 	bl	405dd0 <__ssprint_r>
  402b6c:	2800      	cmp	r0, #0
  402b6e:	f47f aa47 	bne.w	402000 <_svfprintf_r+0x1a4>
  402b72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b74:	46c8      	mov	r8, r9
  402b76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402b78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b7a:	429a      	cmp	r2, r3
  402b7c:	db44      	blt.n	402c08 <_svfprintf_r+0xdac>
  402b7e:	9b07      	ldr	r3, [sp, #28]
  402b80:	07d9      	lsls	r1, r3, #31
  402b82:	d441      	bmi.n	402c08 <_svfprintf_r+0xdac>
  402b84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b86:	9812      	ldr	r0, [sp, #72]	; 0x48
  402b88:	1a9a      	subs	r2, r3, r2
  402b8a:	1a1d      	subs	r5, r3, r0
  402b8c:	4295      	cmp	r5, r2
  402b8e:	bfa8      	it	ge
  402b90:	4615      	movge	r5, r2
  402b92:	2d00      	cmp	r5, #0
  402b94:	dd0e      	ble.n	402bb4 <_svfprintf_r+0xd58>
  402b96:	9926      	ldr	r1, [sp, #152]	; 0x98
  402b98:	f8c8 5004 	str.w	r5, [r8, #4]
  402b9c:	3101      	adds	r1, #1
  402b9e:	4406      	add	r6, r0
  402ba0:	442c      	add	r4, r5
  402ba2:	2907      	cmp	r1, #7
  402ba4:	f8c8 6000 	str.w	r6, [r8]
  402ba8:	9427      	str	r4, [sp, #156]	; 0x9c
  402baa:	9126      	str	r1, [sp, #152]	; 0x98
  402bac:	f300 823b 	bgt.w	403026 <_svfprintf_r+0x11ca>
  402bb0:	f108 0808 	add.w	r8, r8, #8
  402bb4:	2d00      	cmp	r5, #0
  402bb6:	bfac      	ite	ge
  402bb8:	1b56      	subge	r6, r2, r5
  402bba:	4616      	movlt	r6, r2
  402bbc:	2e00      	cmp	r6, #0
  402bbe:	f77f ab2d 	ble.w	40221c <_svfprintf_r+0x3c0>
  402bc2:	2e10      	cmp	r6, #16
  402bc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bc6:	4db0      	ldr	r5, [pc, #704]	; (402e88 <_svfprintf_r+0x102c>)
  402bc8:	ddb5      	ble.n	402b36 <_svfprintf_r+0xcda>
  402bca:	4622      	mov	r2, r4
  402bcc:	2710      	movs	r7, #16
  402bce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402bd2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402bd4:	e004      	b.n	402be0 <_svfprintf_r+0xd84>
  402bd6:	f108 0808 	add.w	r8, r8, #8
  402bda:	3e10      	subs	r6, #16
  402bdc:	2e10      	cmp	r6, #16
  402bde:	dda9      	ble.n	402b34 <_svfprintf_r+0xcd8>
  402be0:	3301      	adds	r3, #1
  402be2:	3210      	adds	r2, #16
  402be4:	2b07      	cmp	r3, #7
  402be6:	9227      	str	r2, [sp, #156]	; 0x9c
  402be8:	9326      	str	r3, [sp, #152]	; 0x98
  402bea:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bee:	ddf2      	ble.n	402bd6 <_svfprintf_r+0xd7a>
  402bf0:	aa25      	add	r2, sp, #148	; 0x94
  402bf2:	4621      	mov	r1, r4
  402bf4:	4658      	mov	r0, fp
  402bf6:	f003 f8eb 	bl	405dd0 <__ssprint_r>
  402bfa:	2800      	cmp	r0, #0
  402bfc:	f47f aa00 	bne.w	402000 <_svfprintf_r+0x1a4>
  402c00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402c02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c04:	46c8      	mov	r8, r9
  402c06:	e7e8      	b.n	402bda <_svfprintf_r+0xd7e>
  402c08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402c0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402c0e:	f8c8 1000 	str.w	r1, [r8]
  402c12:	3301      	adds	r3, #1
  402c14:	4404      	add	r4, r0
  402c16:	2b07      	cmp	r3, #7
  402c18:	9427      	str	r4, [sp, #156]	; 0x9c
  402c1a:	f8c8 0004 	str.w	r0, [r8, #4]
  402c1e:	9326      	str	r3, [sp, #152]	; 0x98
  402c20:	f300 81f5 	bgt.w	40300e <_svfprintf_r+0x11b2>
  402c24:	f108 0808 	add.w	r8, r8, #8
  402c28:	e7ac      	b.n	402b84 <_svfprintf_r+0xd28>
  402c2a:	9b07      	ldr	r3, [sp, #28]
  402c2c:	07da      	lsls	r2, r3, #31
  402c2e:	f53f adfe 	bmi.w	40282e <_svfprintf_r+0x9d2>
  402c32:	3701      	adds	r7, #1
  402c34:	3401      	adds	r4, #1
  402c36:	2301      	movs	r3, #1
  402c38:	2f07      	cmp	r7, #7
  402c3a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c3c:	9726      	str	r7, [sp, #152]	; 0x98
  402c3e:	f8c8 6000 	str.w	r6, [r8]
  402c42:	f8c8 3004 	str.w	r3, [r8, #4]
  402c46:	f77f ae25 	ble.w	402894 <_svfprintf_r+0xa38>
  402c4a:	e74a      	b.n	402ae2 <_svfprintf_r+0xc86>
  402c4c:	aa25      	add	r2, sp, #148	; 0x94
  402c4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c50:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c52:	f003 f8bd 	bl	405dd0 <__ssprint_r>
  402c56:	2800      	cmp	r0, #0
  402c58:	f47f a9d2 	bne.w	402000 <_svfprintf_r+0x1a4>
  402c5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c60:	46c8      	mov	r8, r9
  402c62:	e5f2      	b.n	40284a <_svfprintf_r+0x9ee>
  402c64:	aa25      	add	r2, sp, #148	; 0x94
  402c66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c68:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c6a:	f003 f8b1 	bl	405dd0 <__ssprint_r>
  402c6e:	2800      	cmp	r0, #0
  402c70:	f47f a9c6 	bne.w	402000 <_svfprintf_r+0x1a4>
  402c74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c78:	46c8      	mov	r8, r9
  402c7a:	e5f5      	b.n	402868 <_svfprintf_r+0xa0c>
  402c7c:	464e      	mov	r6, r9
  402c7e:	f7ff b9fd 	b.w	40207c <_svfprintf_r+0x220>
  402c82:	aa25      	add	r2, sp, #148	; 0x94
  402c84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c88:	f003 f8a2 	bl	405dd0 <__ssprint_r>
  402c8c:	2800      	cmp	r0, #0
  402c8e:	f47f a9b7 	bne.w	402000 <_svfprintf_r+0x1a4>
  402c92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c94:	46c8      	mov	r8, r9
  402c96:	f7ff ba72 	b.w	40217e <_svfprintf_r+0x322>
  402c9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402c9c:	4622      	mov	r2, r4
  402c9e:	4620      	mov	r0, r4
  402ca0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402ca2:	4623      	mov	r3, r4
  402ca4:	4621      	mov	r1, r4
  402ca6:	f003 ff59 	bl	406b5c <__aeabi_dcmpun>
  402caa:	2800      	cmp	r0, #0
  402cac:	f040 8286 	bne.w	4031bc <_svfprintf_r+0x1360>
  402cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cb2:	3301      	adds	r3, #1
  402cb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cb6:	f023 0320 	bic.w	r3, r3, #32
  402cba:	930e      	str	r3, [sp, #56]	; 0x38
  402cbc:	f000 81e2 	beq.w	403084 <_svfprintf_r+0x1228>
  402cc0:	2b47      	cmp	r3, #71	; 0x47
  402cc2:	f000 811e 	beq.w	402f02 <_svfprintf_r+0x10a6>
  402cc6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402cca:	9307      	str	r3, [sp, #28]
  402ccc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402cce:	1e1f      	subs	r7, r3, #0
  402cd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402cd2:	9308      	str	r3, [sp, #32]
  402cd4:	bfbb      	ittet	lt
  402cd6:	463b      	movlt	r3, r7
  402cd8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402cdc:	2300      	movge	r3, #0
  402cde:	232d      	movlt	r3, #45	; 0x2d
  402ce0:	9310      	str	r3, [sp, #64]	; 0x40
  402ce2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ce4:	2b66      	cmp	r3, #102	; 0x66
  402ce6:	f000 81bb 	beq.w	403060 <_svfprintf_r+0x1204>
  402cea:	2b46      	cmp	r3, #70	; 0x46
  402cec:	f000 80df 	beq.w	402eae <_svfprintf_r+0x1052>
  402cf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cf2:	9a08      	ldr	r2, [sp, #32]
  402cf4:	2b45      	cmp	r3, #69	; 0x45
  402cf6:	bf0c      	ite	eq
  402cf8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402cfa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402cfc:	a823      	add	r0, sp, #140	; 0x8c
  402cfe:	a920      	add	r1, sp, #128	; 0x80
  402d00:	bf08      	it	eq
  402d02:	1c5d      	addeq	r5, r3, #1
  402d04:	9004      	str	r0, [sp, #16]
  402d06:	9103      	str	r1, [sp, #12]
  402d08:	a81f      	add	r0, sp, #124	; 0x7c
  402d0a:	2102      	movs	r1, #2
  402d0c:	463b      	mov	r3, r7
  402d0e:	9002      	str	r0, [sp, #8]
  402d10:	9501      	str	r5, [sp, #4]
  402d12:	9100      	str	r1, [sp, #0]
  402d14:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d16:	f000 fb73 	bl	403400 <_dtoa_r>
  402d1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d1c:	2b67      	cmp	r3, #103	; 0x67
  402d1e:	4606      	mov	r6, r0
  402d20:	f040 81e0 	bne.w	4030e4 <_svfprintf_r+0x1288>
  402d24:	f01b 0f01 	tst.w	fp, #1
  402d28:	f000 8246 	beq.w	4031b8 <_svfprintf_r+0x135c>
  402d2c:	1974      	adds	r4, r6, r5
  402d2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402d30:	9808      	ldr	r0, [sp, #32]
  402d32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402d34:	4639      	mov	r1, r7
  402d36:	f003 fedf 	bl	406af8 <__aeabi_dcmpeq>
  402d3a:	2800      	cmp	r0, #0
  402d3c:	f040 8165 	bne.w	40300a <_svfprintf_r+0x11ae>
  402d40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d42:	42a3      	cmp	r3, r4
  402d44:	d206      	bcs.n	402d54 <_svfprintf_r+0xef8>
  402d46:	2130      	movs	r1, #48	; 0x30
  402d48:	1c5a      	adds	r2, r3, #1
  402d4a:	9223      	str	r2, [sp, #140]	; 0x8c
  402d4c:	7019      	strb	r1, [r3, #0]
  402d4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d50:	429c      	cmp	r4, r3
  402d52:	d8f9      	bhi.n	402d48 <_svfprintf_r+0xeec>
  402d54:	1b9b      	subs	r3, r3, r6
  402d56:	9313      	str	r3, [sp, #76]	; 0x4c
  402d58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d5a:	2b47      	cmp	r3, #71	; 0x47
  402d5c:	f000 80e9 	beq.w	402f32 <_svfprintf_r+0x10d6>
  402d60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d62:	2b65      	cmp	r3, #101	; 0x65
  402d64:	f340 81cd 	ble.w	403102 <_svfprintf_r+0x12a6>
  402d68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d6a:	2b66      	cmp	r3, #102	; 0x66
  402d6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d6e:	9312      	str	r3, [sp, #72]	; 0x48
  402d70:	f000 819e 	beq.w	4030b0 <_svfprintf_r+0x1254>
  402d74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d78:	4619      	mov	r1, r3
  402d7a:	4291      	cmp	r1, r2
  402d7c:	f300 818a 	bgt.w	403094 <_svfprintf_r+0x1238>
  402d80:	f01b 0f01 	tst.w	fp, #1
  402d84:	f040 8213 	bne.w	4031ae <_svfprintf_r+0x1352>
  402d88:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402d8c:	9308      	str	r3, [sp, #32]
  402d8e:	2367      	movs	r3, #103	; 0x67
  402d90:	920e      	str	r2, [sp, #56]	; 0x38
  402d92:	9311      	str	r3, [sp, #68]	; 0x44
  402d94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402d96:	2b00      	cmp	r3, #0
  402d98:	f040 80c4 	bne.w	402f24 <_svfprintf_r+0x10c8>
  402d9c:	930a      	str	r3, [sp, #40]	; 0x28
  402d9e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402da2:	f7ff b973 	b.w	40208c <_svfprintf_r+0x230>
  402da6:	4635      	mov	r5, r6
  402da8:	460c      	mov	r4, r1
  402daa:	4646      	mov	r6, r8
  402dac:	4690      	mov	r8, r2
  402dae:	3301      	adds	r3, #1
  402db0:	443c      	add	r4, r7
  402db2:	2b07      	cmp	r3, #7
  402db4:	9427      	str	r4, [sp, #156]	; 0x9c
  402db6:	9326      	str	r3, [sp, #152]	; 0x98
  402db8:	e888 00a0 	stmia.w	r8, {r5, r7}
  402dbc:	f73f aed1 	bgt.w	402b62 <_svfprintf_r+0xd06>
  402dc0:	f108 0808 	add.w	r8, r8, #8
  402dc4:	e6d7      	b.n	402b76 <_svfprintf_r+0xd1a>
  402dc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dc8:	6813      	ldr	r3, [r2, #0]
  402dca:	3204      	adds	r2, #4
  402dcc:	920f      	str	r2, [sp, #60]	; 0x3c
  402dce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402dd0:	601a      	str	r2, [r3, #0]
  402dd2:	f7ff b86a 	b.w	401eaa <_svfprintf_r+0x4e>
  402dd6:	aa25      	add	r2, sp, #148	; 0x94
  402dd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dda:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ddc:	f002 fff8 	bl	405dd0 <__ssprint_r>
  402de0:	2800      	cmp	r0, #0
  402de2:	f47f a90d 	bne.w	402000 <_svfprintf_r+0x1a4>
  402de6:	46c8      	mov	r8, r9
  402de8:	e48d      	b.n	402706 <_svfprintf_r+0x8aa>
  402dea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dec:	4a27      	ldr	r2, [pc, #156]	; (402e8c <_svfprintf_r+0x1030>)
  402dee:	f8c8 2000 	str.w	r2, [r8]
  402df2:	3301      	adds	r3, #1
  402df4:	3401      	adds	r4, #1
  402df6:	2201      	movs	r2, #1
  402df8:	2b07      	cmp	r3, #7
  402dfa:	9427      	str	r4, [sp, #156]	; 0x9c
  402dfc:	9326      	str	r3, [sp, #152]	; 0x98
  402dfe:	f8c8 2004 	str.w	r2, [r8, #4]
  402e02:	dc72      	bgt.n	402eea <_svfprintf_r+0x108e>
  402e04:	f108 0808 	add.w	r8, r8, #8
  402e08:	b929      	cbnz	r1, 402e16 <_svfprintf_r+0xfba>
  402e0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e0c:	b91b      	cbnz	r3, 402e16 <_svfprintf_r+0xfba>
  402e0e:	9b07      	ldr	r3, [sp, #28]
  402e10:	07d8      	lsls	r0, r3, #31
  402e12:	f57f aa03 	bpl.w	40221c <_svfprintf_r+0x3c0>
  402e16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e18:	9819      	ldr	r0, [sp, #100]	; 0x64
  402e1a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402e1c:	f8c8 2000 	str.w	r2, [r8]
  402e20:	3301      	adds	r3, #1
  402e22:	4602      	mov	r2, r0
  402e24:	4422      	add	r2, r4
  402e26:	2b07      	cmp	r3, #7
  402e28:	9227      	str	r2, [sp, #156]	; 0x9c
  402e2a:	f8c8 0004 	str.w	r0, [r8, #4]
  402e2e:	9326      	str	r3, [sp, #152]	; 0x98
  402e30:	f300 818d 	bgt.w	40314e <_svfprintf_r+0x12f2>
  402e34:	f108 0808 	add.w	r8, r8, #8
  402e38:	2900      	cmp	r1, #0
  402e3a:	f2c0 8165 	blt.w	403108 <_svfprintf_r+0x12ac>
  402e3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402e40:	f8c8 6000 	str.w	r6, [r8]
  402e44:	3301      	adds	r3, #1
  402e46:	188c      	adds	r4, r1, r2
  402e48:	2b07      	cmp	r3, #7
  402e4a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e4c:	9326      	str	r3, [sp, #152]	; 0x98
  402e4e:	f8c8 1004 	str.w	r1, [r8, #4]
  402e52:	f77f a9e1 	ble.w	402218 <_svfprintf_r+0x3bc>
  402e56:	e52c      	b.n	4028b2 <_svfprintf_r+0xa56>
  402e58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e5c:	6813      	ldr	r3, [r2, #0]
  402e5e:	17cd      	asrs	r5, r1, #31
  402e60:	4608      	mov	r0, r1
  402e62:	3204      	adds	r2, #4
  402e64:	4629      	mov	r1, r5
  402e66:	920f      	str	r2, [sp, #60]	; 0x3c
  402e68:	e9c3 0100 	strd	r0, r1, [r3]
  402e6c:	f7ff b81d 	b.w	401eaa <_svfprintf_r+0x4e>
  402e70:	aa25      	add	r2, sp, #148	; 0x94
  402e72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e76:	f002 ffab 	bl	405dd0 <__ssprint_r>
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f47f a8c0 	bne.w	402000 <_svfprintf_r+0x1a4>
  402e80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e82:	46c8      	mov	r8, r9
  402e84:	e458      	b.n	402738 <_svfprintf_r+0x8dc>
  402e86:	bf00      	nop
  402e88:	004076d8 	.word	0x004076d8
  402e8c:	004076c4 	.word	0x004076c4
  402e90:	2140      	movs	r1, #64	; 0x40
  402e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e94:	f001 fe96 	bl	404bc4 <_malloc_r>
  402e98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e9a:	6010      	str	r0, [r2, #0]
  402e9c:	6110      	str	r0, [r2, #16]
  402e9e:	2800      	cmp	r0, #0
  402ea0:	f000 81f2 	beq.w	403288 <_svfprintf_r+0x142c>
  402ea4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402ea6:	2340      	movs	r3, #64	; 0x40
  402ea8:	6153      	str	r3, [r2, #20]
  402eaa:	f7fe bfee 	b.w	401e8a <_svfprintf_r+0x2e>
  402eae:	a823      	add	r0, sp, #140	; 0x8c
  402eb0:	a920      	add	r1, sp, #128	; 0x80
  402eb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402eb4:	9004      	str	r0, [sp, #16]
  402eb6:	9103      	str	r1, [sp, #12]
  402eb8:	a81f      	add	r0, sp, #124	; 0x7c
  402eba:	2103      	movs	r1, #3
  402ebc:	9002      	str	r0, [sp, #8]
  402ebe:	9a08      	ldr	r2, [sp, #32]
  402ec0:	9401      	str	r4, [sp, #4]
  402ec2:	463b      	mov	r3, r7
  402ec4:	9100      	str	r1, [sp, #0]
  402ec6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ec8:	f000 fa9a 	bl	403400 <_dtoa_r>
  402ecc:	4625      	mov	r5, r4
  402ece:	4606      	mov	r6, r0
  402ed0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ed2:	2b46      	cmp	r3, #70	; 0x46
  402ed4:	eb06 0405 	add.w	r4, r6, r5
  402ed8:	f47f af29 	bne.w	402d2e <_svfprintf_r+0xed2>
  402edc:	7833      	ldrb	r3, [r6, #0]
  402ede:	2b30      	cmp	r3, #48	; 0x30
  402ee0:	f000 8178 	beq.w	4031d4 <_svfprintf_r+0x1378>
  402ee4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402ee6:	442c      	add	r4, r5
  402ee8:	e721      	b.n	402d2e <_svfprintf_r+0xed2>
  402eea:	aa25      	add	r2, sp, #148	; 0x94
  402eec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eee:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ef0:	f002 ff6e 	bl	405dd0 <__ssprint_r>
  402ef4:	2800      	cmp	r0, #0
  402ef6:	f47f a883 	bne.w	402000 <_svfprintf_r+0x1a4>
  402efa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402efc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402efe:	46c8      	mov	r8, r9
  402f00:	e782      	b.n	402e08 <_svfprintf_r+0xfac>
  402f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f04:	2b00      	cmp	r3, #0
  402f06:	bf08      	it	eq
  402f08:	2301      	moveq	r3, #1
  402f0a:	930a      	str	r3, [sp, #40]	; 0x28
  402f0c:	e6db      	b.n	402cc6 <_svfprintf_r+0xe6a>
  402f0e:	4630      	mov	r0, r6
  402f10:	940a      	str	r4, [sp, #40]	; 0x28
  402f12:	f7fe ff35 	bl	401d80 <strlen>
  402f16:	950f      	str	r5, [sp, #60]	; 0x3c
  402f18:	900e      	str	r0, [sp, #56]	; 0x38
  402f1a:	f8cd b01c 	str.w	fp, [sp, #28]
  402f1e:	4603      	mov	r3, r0
  402f20:	f7ff b9f9 	b.w	402316 <_svfprintf_r+0x4ba>
  402f24:	272d      	movs	r7, #45	; 0x2d
  402f26:	2300      	movs	r3, #0
  402f28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402f2c:	930a      	str	r3, [sp, #40]	; 0x28
  402f2e:	f7ff b8ae 	b.w	40208e <_svfprintf_r+0x232>
  402f32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402f34:	9312      	str	r3, [sp, #72]	; 0x48
  402f36:	461a      	mov	r2, r3
  402f38:	3303      	adds	r3, #3
  402f3a:	db04      	blt.n	402f46 <_svfprintf_r+0x10ea>
  402f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f3e:	4619      	mov	r1, r3
  402f40:	4291      	cmp	r1, r2
  402f42:	f6bf af17 	bge.w	402d74 <_svfprintf_r+0xf18>
  402f46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f48:	3b02      	subs	r3, #2
  402f4a:	9311      	str	r3, [sp, #68]	; 0x44
  402f4c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402f50:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402f54:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f56:	3b01      	subs	r3, #1
  402f58:	2b00      	cmp	r3, #0
  402f5a:	931f      	str	r3, [sp, #124]	; 0x7c
  402f5c:	bfbd      	ittte	lt
  402f5e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402f60:	f1c3 0301 	rsblt	r3, r3, #1
  402f64:	222d      	movlt	r2, #45	; 0x2d
  402f66:	222b      	movge	r2, #43	; 0x2b
  402f68:	2b09      	cmp	r3, #9
  402f6a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402f6e:	f340 8116 	ble.w	40319e <_svfprintf_r+0x1342>
  402f72:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402f76:	4620      	mov	r0, r4
  402f78:	4dab      	ldr	r5, [pc, #684]	; (403228 <_svfprintf_r+0x13cc>)
  402f7a:	e000      	b.n	402f7e <_svfprintf_r+0x1122>
  402f7c:	4610      	mov	r0, r2
  402f7e:	fb85 1203 	smull	r1, r2, r5, r3
  402f82:	17d9      	asrs	r1, r3, #31
  402f84:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402f88:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402f8c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402f90:	3230      	adds	r2, #48	; 0x30
  402f92:	2909      	cmp	r1, #9
  402f94:	f800 2c01 	strb.w	r2, [r0, #-1]
  402f98:	460b      	mov	r3, r1
  402f9a:	f100 32ff 	add.w	r2, r0, #4294967295
  402f9e:	dced      	bgt.n	402f7c <_svfprintf_r+0x1120>
  402fa0:	3330      	adds	r3, #48	; 0x30
  402fa2:	3802      	subs	r0, #2
  402fa4:	b2d9      	uxtb	r1, r3
  402fa6:	4284      	cmp	r4, r0
  402fa8:	f802 1c01 	strb.w	r1, [r2, #-1]
  402fac:	f240 8165 	bls.w	40327a <_svfprintf_r+0x141e>
  402fb0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402fb4:	4613      	mov	r3, r2
  402fb6:	e001      	b.n	402fbc <_svfprintf_r+0x1160>
  402fb8:	f813 1b01 	ldrb.w	r1, [r3], #1
  402fbc:	f800 1b01 	strb.w	r1, [r0], #1
  402fc0:	42a3      	cmp	r3, r4
  402fc2:	d1f9      	bne.n	402fb8 <_svfprintf_r+0x115c>
  402fc4:	3301      	adds	r3, #1
  402fc6:	1a9b      	subs	r3, r3, r2
  402fc8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402fcc:	4413      	add	r3, r2
  402fce:	aa21      	add	r2, sp, #132	; 0x84
  402fd0:	1a9b      	subs	r3, r3, r2
  402fd2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402fd4:	931b      	str	r3, [sp, #108]	; 0x6c
  402fd6:	2a01      	cmp	r2, #1
  402fd8:	4413      	add	r3, r2
  402fda:	930e      	str	r3, [sp, #56]	; 0x38
  402fdc:	f340 8119 	ble.w	403212 <_svfprintf_r+0x13b6>
  402fe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fe2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402fe4:	4413      	add	r3, r2
  402fe6:	930e      	str	r3, [sp, #56]	; 0x38
  402fe8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fec:	9308      	str	r3, [sp, #32]
  402fee:	2300      	movs	r3, #0
  402ff0:	9312      	str	r3, [sp, #72]	; 0x48
  402ff2:	e6cf      	b.n	402d94 <_svfprintf_r+0xf38>
  402ff4:	aa25      	add	r2, sp, #148	; 0x94
  402ff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ffa:	f002 fee9 	bl	405dd0 <__ssprint_r>
  402ffe:	2800      	cmp	r0, #0
  403000:	f47e affe 	bne.w	402000 <_svfprintf_r+0x1a4>
  403004:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403006:	46c8      	mov	r8, r9
  403008:	e4d7      	b.n	4029ba <_svfprintf_r+0xb5e>
  40300a:	4623      	mov	r3, r4
  40300c:	e6a2      	b.n	402d54 <_svfprintf_r+0xef8>
  40300e:	aa25      	add	r2, sp, #148	; 0x94
  403010:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403012:	980c      	ldr	r0, [sp, #48]	; 0x30
  403014:	f002 fedc 	bl	405dd0 <__ssprint_r>
  403018:	2800      	cmp	r0, #0
  40301a:	f47e aff1 	bne.w	402000 <_svfprintf_r+0x1a4>
  40301e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403020:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403022:	46c8      	mov	r8, r9
  403024:	e5ae      	b.n	402b84 <_svfprintf_r+0xd28>
  403026:	aa25      	add	r2, sp, #148	; 0x94
  403028:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40302a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40302c:	f002 fed0 	bl	405dd0 <__ssprint_r>
  403030:	2800      	cmp	r0, #0
  403032:	f47e afe5 	bne.w	402000 <_svfprintf_r+0x1a4>
  403036:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40303a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40303c:	1a9a      	subs	r2, r3, r2
  40303e:	46c8      	mov	r8, r9
  403040:	e5b8      	b.n	402bb4 <_svfprintf_r+0xd58>
  403042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403044:	9612      	str	r6, [sp, #72]	; 0x48
  403046:	2b06      	cmp	r3, #6
  403048:	bf28      	it	cs
  40304a:	2306      	movcs	r3, #6
  40304c:	960a      	str	r6, [sp, #40]	; 0x28
  40304e:	4637      	mov	r7, r6
  403050:	9308      	str	r3, [sp, #32]
  403052:	950f      	str	r5, [sp, #60]	; 0x3c
  403054:	f8cd b01c 	str.w	fp, [sp, #28]
  403058:	930e      	str	r3, [sp, #56]	; 0x38
  40305a:	4e74      	ldr	r6, [pc, #464]	; (40322c <_svfprintf_r+0x13d0>)
  40305c:	f7ff b816 	b.w	40208c <_svfprintf_r+0x230>
  403060:	a823      	add	r0, sp, #140	; 0x8c
  403062:	a920      	add	r1, sp, #128	; 0x80
  403064:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403066:	9004      	str	r0, [sp, #16]
  403068:	9103      	str	r1, [sp, #12]
  40306a:	a81f      	add	r0, sp, #124	; 0x7c
  40306c:	2103      	movs	r1, #3
  40306e:	9002      	str	r0, [sp, #8]
  403070:	9a08      	ldr	r2, [sp, #32]
  403072:	9501      	str	r5, [sp, #4]
  403074:	463b      	mov	r3, r7
  403076:	9100      	str	r1, [sp, #0]
  403078:	980c      	ldr	r0, [sp, #48]	; 0x30
  40307a:	f000 f9c1 	bl	403400 <_dtoa_r>
  40307e:	4606      	mov	r6, r0
  403080:	1944      	adds	r4, r0, r5
  403082:	e72b      	b.n	402edc <_svfprintf_r+0x1080>
  403084:	2306      	movs	r3, #6
  403086:	930a      	str	r3, [sp, #40]	; 0x28
  403088:	e61d      	b.n	402cc6 <_svfprintf_r+0xe6a>
  40308a:	272d      	movs	r7, #45	; 0x2d
  40308c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403090:	f7ff bacd 	b.w	40262e <_svfprintf_r+0x7d2>
  403094:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403096:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403098:	4413      	add	r3, r2
  40309a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40309c:	930e      	str	r3, [sp, #56]	; 0x38
  40309e:	2a00      	cmp	r2, #0
  4030a0:	f340 80b0 	ble.w	403204 <_svfprintf_r+0x13a8>
  4030a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030a8:	9308      	str	r3, [sp, #32]
  4030aa:	2367      	movs	r3, #103	; 0x67
  4030ac:	9311      	str	r3, [sp, #68]	; 0x44
  4030ae:	e671      	b.n	402d94 <_svfprintf_r+0xf38>
  4030b0:	2b00      	cmp	r3, #0
  4030b2:	f340 80c3 	ble.w	40323c <_svfprintf_r+0x13e0>
  4030b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4030b8:	2a00      	cmp	r2, #0
  4030ba:	f040 8099 	bne.w	4031f0 <_svfprintf_r+0x1394>
  4030be:	f01b 0f01 	tst.w	fp, #1
  4030c2:	f040 8095 	bne.w	4031f0 <_svfprintf_r+0x1394>
  4030c6:	9308      	str	r3, [sp, #32]
  4030c8:	930e      	str	r3, [sp, #56]	; 0x38
  4030ca:	e663      	b.n	402d94 <_svfprintf_r+0xf38>
  4030cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030ce:	9308      	str	r3, [sp, #32]
  4030d0:	930e      	str	r3, [sp, #56]	; 0x38
  4030d2:	900a      	str	r0, [sp, #40]	; 0x28
  4030d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4030d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4030da:	9012      	str	r0, [sp, #72]	; 0x48
  4030dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030e0:	f7fe bfd4 	b.w	40208c <_svfprintf_r+0x230>
  4030e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030e6:	2b47      	cmp	r3, #71	; 0x47
  4030e8:	f47f ae20 	bne.w	402d2c <_svfprintf_r+0xed0>
  4030ec:	f01b 0f01 	tst.w	fp, #1
  4030f0:	f47f aeee 	bne.w	402ed0 <_svfprintf_r+0x1074>
  4030f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030f6:	1b9b      	subs	r3, r3, r6
  4030f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4030fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030fc:	2b47      	cmp	r3, #71	; 0x47
  4030fe:	f43f af18 	beq.w	402f32 <_svfprintf_r+0x10d6>
  403102:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403104:	9312      	str	r3, [sp, #72]	; 0x48
  403106:	e721      	b.n	402f4c <_svfprintf_r+0x10f0>
  403108:	424f      	negs	r7, r1
  40310a:	3110      	adds	r1, #16
  40310c:	4d48      	ldr	r5, [pc, #288]	; (403230 <_svfprintf_r+0x13d4>)
  40310e:	da2f      	bge.n	403170 <_svfprintf_r+0x1314>
  403110:	2410      	movs	r4, #16
  403112:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403116:	e004      	b.n	403122 <_svfprintf_r+0x12c6>
  403118:	f108 0808 	add.w	r8, r8, #8
  40311c:	3f10      	subs	r7, #16
  40311e:	2f10      	cmp	r7, #16
  403120:	dd26      	ble.n	403170 <_svfprintf_r+0x1314>
  403122:	3301      	adds	r3, #1
  403124:	3210      	adds	r2, #16
  403126:	2b07      	cmp	r3, #7
  403128:	9227      	str	r2, [sp, #156]	; 0x9c
  40312a:	9326      	str	r3, [sp, #152]	; 0x98
  40312c:	f8c8 5000 	str.w	r5, [r8]
  403130:	f8c8 4004 	str.w	r4, [r8, #4]
  403134:	ddf0      	ble.n	403118 <_svfprintf_r+0x12bc>
  403136:	aa25      	add	r2, sp, #148	; 0x94
  403138:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40313a:	4658      	mov	r0, fp
  40313c:	f002 fe48 	bl	405dd0 <__ssprint_r>
  403140:	2800      	cmp	r0, #0
  403142:	f47e af5d 	bne.w	402000 <_svfprintf_r+0x1a4>
  403146:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403148:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40314a:	46c8      	mov	r8, r9
  40314c:	e7e6      	b.n	40311c <_svfprintf_r+0x12c0>
  40314e:	aa25      	add	r2, sp, #148	; 0x94
  403150:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403152:	980c      	ldr	r0, [sp, #48]	; 0x30
  403154:	f002 fe3c 	bl	405dd0 <__ssprint_r>
  403158:	2800      	cmp	r0, #0
  40315a:	f47e af51 	bne.w	402000 <_svfprintf_r+0x1a4>
  40315e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403160:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403162:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403164:	46c8      	mov	r8, r9
  403166:	e667      	b.n	402e38 <_svfprintf_r+0xfdc>
  403168:	2000      	movs	r0, #0
  40316a:	900a      	str	r0, [sp, #40]	; 0x28
  40316c:	f7fe bed0 	b.w	401f10 <_svfprintf_r+0xb4>
  403170:	3301      	adds	r3, #1
  403172:	443a      	add	r2, r7
  403174:	2b07      	cmp	r3, #7
  403176:	e888 00a0 	stmia.w	r8, {r5, r7}
  40317a:	9227      	str	r2, [sp, #156]	; 0x9c
  40317c:	9326      	str	r3, [sp, #152]	; 0x98
  40317e:	f108 0808 	add.w	r8, r8, #8
  403182:	f77f ae5c 	ble.w	402e3e <_svfprintf_r+0xfe2>
  403186:	aa25      	add	r2, sp, #148	; 0x94
  403188:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40318a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40318c:	f002 fe20 	bl	405dd0 <__ssprint_r>
  403190:	2800      	cmp	r0, #0
  403192:	f47e af35 	bne.w	402000 <_svfprintf_r+0x1a4>
  403196:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403198:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40319a:	46c8      	mov	r8, r9
  40319c:	e64f      	b.n	402e3e <_svfprintf_r+0xfe2>
  40319e:	3330      	adds	r3, #48	; 0x30
  4031a0:	2230      	movs	r2, #48	; 0x30
  4031a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4031a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4031aa:	ab22      	add	r3, sp, #136	; 0x88
  4031ac:	e70f      	b.n	402fce <_svfprintf_r+0x1172>
  4031ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031b2:	4413      	add	r3, r2
  4031b4:	930e      	str	r3, [sp, #56]	; 0x38
  4031b6:	e775      	b.n	4030a4 <_svfprintf_r+0x1248>
  4031b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031ba:	e5cb      	b.n	402d54 <_svfprintf_r+0xef8>
  4031bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4031be:	4e1d      	ldr	r6, [pc, #116]	; (403234 <_svfprintf_r+0x13d8>)
  4031c0:	2b00      	cmp	r3, #0
  4031c2:	bfb6      	itet	lt
  4031c4:	272d      	movlt	r7, #45	; 0x2d
  4031c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4031ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4031ce:	4b1a      	ldr	r3, [pc, #104]	; (403238 <_svfprintf_r+0x13dc>)
  4031d0:	f7ff ba2f 	b.w	402632 <_svfprintf_r+0x7d6>
  4031d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4031d6:	9808      	ldr	r0, [sp, #32]
  4031d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4031da:	4639      	mov	r1, r7
  4031dc:	f003 fc8c 	bl	406af8 <__aeabi_dcmpeq>
  4031e0:	2800      	cmp	r0, #0
  4031e2:	f47f ae7f 	bne.w	402ee4 <_svfprintf_r+0x1088>
  4031e6:	f1c5 0501 	rsb	r5, r5, #1
  4031ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4031ec:	442c      	add	r4, r5
  4031ee:	e59e      	b.n	402d2e <_svfprintf_r+0xed2>
  4031f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031f4:	4413      	add	r3, r2
  4031f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031f8:	441a      	add	r2, r3
  4031fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4031fe:	920e      	str	r2, [sp, #56]	; 0x38
  403200:	9308      	str	r3, [sp, #32]
  403202:	e5c7      	b.n	402d94 <_svfprintf_r+0xf38>
  403204:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403208:	f1c3 0301 	rsb	r3, r3, #1
  40320c:	441a      	add	r2, r3
  40320e:	4613      	mov	r3, r2
  403210:	e7d0      	b.n	4031b4 <_svfprintf_r+0x1358>
  403212:	f01b 0301 	ands.w	r3, fp, #1
  403216:	9312      	str	r3, [sp, #72]	; 0x48
  403218:	f47f aee2 	bne.w	402fe0 <_svfprintf_r+0x1184>
  40321c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40321e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403222:	9308      	str	r3, [sp, #32]
  403224:	e5b6      	b.n	402d94 <_svfprintf_r+0xf38>
  403226:	bf00      	nop
  403228:	66666667 	.word	0x66666667
  40322c:	004076bc 	.word	0x004076bc
  403230:	004076d8 	.word	0x004076d8
  403234:	00407690 	.word	0x00407690
  403238:	0040768c 	.word	0x0040768c
  40323c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40323e:	b913      	cbnz	r3, 403246 <_svfprintf_r+0x13ea>
  403240:	f01b 0f01 	tst.w	fp, #1
  403244:	d002      	beq.n	40324c <_svfprintf_r+0x13f0>
  403246:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403248:	3301      	adds	r3, #1
  40324a:	e7d4      	b.n	4031f6 <_svfprintf_r+0x139a>
  40324c:	2301      	movs	r3, #1
  40324e:	e73a      	b.n	4030c6 <_svfprintf_r+0x126a>
  403250:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403252:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403256:	6828      	ldr	r0, [r5, #0]
  403258:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40325c:	900a      	str	r0, [sp, #40]	; 0x28
  40325e:	4628      	mov	r0, r5
  403260:	3004      	adds	r0, #4
  403262:	46a2      	mov	sl, r4
  403264:	900f      	str	r0, [sp, #60]	; 0x3c
  403266:	f7fe be51 	b.w	401f0c <_svfprintf_r+0xb0>
  40326a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40326e:	f7ff b867 	b.w	402340 <_svfprintf_r+0x4e4>
  403272:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403276:	f7ff ba15 	b.w	4026a4 <_svfprintf_r+0x848>
  40327a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40327e:	e6a6      	b.n	402fce <_svfprintf_r+0x1172>
  403280:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403284:	f7ff b8eb 	b.w	40245e <_svfprintf_r+0x602>
  403288:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40328a:	230c      	movs	r3, #12
  40328c:	6013      	str	r3, [r2, #0]
  40328e:	f04f 33ff 	mov.w	r3, #4294967295
  403292:	9309      	str	r3, [sp, #36]	; 0x24
  403294:	f7fe bebd 	b.w	402012 <_svfprintf_r+0x1b6>
  403298:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40329c:	f7ff b99a 	b.w	4025d4 <_svfprintf_r+0x778>
  4032a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4032a4:	f7ff b976 	b.w	402594 <_svfprintf_r+0x738>
  4032a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4032ac:	f7ff b959 	b.w	402562 <_svfprintf_r+0x706>
  4032b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4032b4:	f7ff b912 	b.w	4024dc <_svfprintf_r+0x680>

004032b8 <register_fini>:
  4032b8:	4b02      	ldr	r3, [pc, #8]	; (4032c4 <register_fini+0xc>)
  4032ba:	b113      	cbz	r3, 4032c2 <register_fini+0xa>
  4032bc:	4802      	ldr	r0, [pc, #8]	; (4032c8 <register_fini+0x10>)
  4032be:	f000 b805 	b.w	4032cc <atexit>
  4032c2:	4770      	bx	lr
  4032c4:	00000000 	.word	0x00000000
  4032c8:	004044b5 	.word	0x004044b5

004032cc <atexit>:
  4032cc:	2300      	movs	r3, #0
  4032ce:	4601      	mov	r1, r0
  4032d0:	461a      	mov	r2, r3
  4032d2:	4618      	mov	r0, r3
  4032d4:	f002 be74 	b.w	405fc0 <__register_exitproc>

004032d8 <quorem>:
  4032d8:	6902      	ldr	r2, [r0, #16]
  4032da:	690b      	ldr	r3, [r1, #16]
  4032dc:	4293      	cmp	r3, r2
  4032de:	f300 808d 	bgt.w	4033fc <quorem+0x124>
  4032e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032e6:	f103 38ff 	add.w	r8, r3, #4294967295
  4032ea:	f101 0714 	add.w	r7, r1, #20
  4032ee:	f100 0b14 	add.w	fp, r0, #20
  4032f2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4032f6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4032fa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4032fe:	b083      	sub	sp, #12
  403300:	3201      	adds	r2, #1
  403302:	fbb3 f9f2 	udiv	r9, r3, r2
  403306:	eb0b 0304 	add.w	r3, fp, r4
  40330a:	9400      	str	r4, [sp, #0]
  40330c:	eb07 0a04 	add.w	sl, r7, r4
  403310:	9301      	str	r3, [sp, #4]
  403312:	f1b9 0f00 	cmp.w	r9, #0
  403316:	d039      	beq.n	40338c <quorem+0xb4>
  403318:	2500      	movs	r5, #0
  40331a:	462e      	mov	r6, r5
  40331c:	46bc      	mov	ip, r7
  40331e:	46de      	mov	lr, fp
  403320:	f85c 4b04 	ldr.w	r4, [ip], #4
  403324:	f8de 3000 	ldr.w	r3, [lr]
  403328:	b2a2      	uxth	r2, r4
  40332a:	fb09 5502 	mla	r5, r9, r2, r5
  40332e:	0c22      	lsrs	r2, r4, #16
  403330:	0c2c      	lsrs	r4, r5, #16
  403332:	fb09 4202 	mla	r2, r9, r2, r4
  403336:	b2ad      	uxth	r5, r5
  403338:	1b75      	subs	r5, r6, r5
  40333a:	b296      	uxth	r6, r2
  40333c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403340:	fa15 f383 	uxtah	r3, r5, r3
  403344:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403348:	b29b      	uxth	r3, r3
  40334a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40334e:	45e2      	cmp	sl, ip
  403350:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403354:	f84e 3b04 	str.w	r3, [lr], #4
  403358:	ea4f 4626 	mov.w	r6, r6, asr #16
  40335c:	d2e0      	bcs.n	403320 <quorem+0x48>
  40335e:	9b00      	ldr	r3, [sp, #0]
  403360:	f85b 3003 	ldr.w	r3, [fp, r3]
  403364:	b993      	cbnz	r3, 40338c <quorem+0xb4>
  403366:	9c01      	ldr	r4, [sp, #4]
  403368:	1f23      	subs	r3, r4, #4
  40336a:	459b      	cmp	fp, r3
  40336c:	d20c      	bcs.n	403388 <quorem+0xb0>
  40336e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403372:	b94b      	cbnz	r3, 403388 <quorem+0xb0>
  403374:	f1a4 0308 	sub.w	r3, r4, #8
  403378:	e002      	b.n	403380 <quorem+0xa8>
  40337a:	681a      	ldr	r2, [r3, #0]
  40337c:	3b04      	subs	r3, #4
  40337e:	b91a      	cbnz	r2, 403388 <quorem+0xb0>
  403380:	459b      	cmp	fp, r3
  403382:	f108 38ff 	add.w	r8, r8, #4294967295
  403386:	d3f8      	bcc.n	40337a <quorem+0xa2>
  403388:	f8c0 8010 	str.w	r8, [r0, #16]
  40338c:	4604      	mov	r4, r0
  40338e:	f002 fa27 	bl	4057e0 <__mcmp>
  403392:	2800      	cmp	r0, #0
  403394:	db2e      	blt.n	4033f4 <quorem+0x11c>
  403396:	f109 0901 	add.w	r9, r9, #1
  40339a:	465d      	mov	r5, fp
  40339c:	2300      	movs	r3, #0
  40339e:	f857 1b04 	ldr.w	r1, [r7], #4
  4033a2:	6828      	ldr	r0, [r5, #0]
  4033a4:	b28a      	uxth	r2, r1
  4033a6:	1a9a      	subs	r2, r3, r2
  4033a8:	0c0b      	lsrs	r3, r1, #16
  4033aa:	fa12 f280 	uxtah	r2, r2, r0
  4033ae:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4033b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4033b6:	b292      	uxth	r2, r2
  4033b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4033bc:	45ba      	cmp	sl, r7
  4033be:	f845 2b04 	str.w	r2, [r5], #4
  4033c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4033c6:	d2ea      	bcs.n	40339e <quorem+0xc6>
  4033c8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4033cc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4033d0:	b982      	cbnz	r2, 4033f4 <quorem+0x11c>
  4033d2:	1f1a      	subs	r2, r3, #4
  4033d4:	4593      	cmp	fp, r2
  4033d6:	d20b      	bcs.n	4033f0 <quorem+0x118>
  4033d8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4033dc:	b942      	cbnz	r2, 4033f0 <quorem+0x118>
  4033de:	3b08      	subs	r3, #8
  4033e0:	e002      	b.n	4033e8 <quorem+0x110>
  4033e2:	681a      	ldr	r2, [r3, #0]
  4033e4:	3b04      	subs	r3, #4
  4033e6:	b91a      	cbnz	r2, 4033f0 <quorem+0x118>
  4033e8:	459b      	cmp	fp, r3
  4033ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4033ee:	d3f8      	bcc.n	4033e2 <quorem+0x10a>
  4033f0:	f8c4 8010 	str.w	r8, [r4, #16]
  4033f4:	4648      	mov	r0, r9
  4033f6:	b003      	add	sp, #12
  4033f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033fc:	2000      	movs	r0, #0
  4033fe:	4770      	bx	lr

00403400 <_dtoa_r>:
  403400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403404:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403406:	b09b      	sub	sp, #108	; 0x6c
  403408:	4604      	mov	r4, r0
  40340a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40340c:	4692      	mov	sl, r2
  40340e:	469b      	mov	fp, r3
  403410:	b141      	cbz	r1, 403424 <_dtoa_r+0x24>
  403412:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403414:	604a      	str	r2, [r1, #4]
  403416:	2301      	movs	r3, #1
  403418:	4093      	lsls	r3, r2
  40341a:	608b      	str	r3, [r1, #8]
  40341c:	f002 f808 	bl	405430 <_Bfree>
  403420:	2300      	movs	r3, #0
  403422:	6423      	str	r3, [r4, #64]	; 0x40
  403424:	f1bb 0f00 	cmp.w	fp, #0
  403428:	465d      	mov	r5, fp
  40342a:	db35      	blt.n	403498 <_dtoa_r+0x98>
  40342c:	2300      	movs	r3, #0
  40342e:	6033      	str	r3, [r6, #0]
  403430:	4b9d      	ldr	r3, [pc, #628]	; (4036a8 <_dtoa_r+0x2a8>)
  403432:	43ab      	bics	r3, r5
  403434:	d015      	beq.n	403462 <_dtoa_r+0x62>
  403436:	4650      	mov	r0, sl
  403438:	4659      	mov	r1, fp
  40343a:	2200      	movs	r2, #0
  40343c:	2300      	movs	r3, #0
  40343e:	f003 fb5b 	bl	406af8 <__aeabi_dcmpeq>
  403442:	4680      	mov	r8, r0
  403444:	2800      	cmp	r0, #0
  403446:	d02d      	beq.n	4034a4 <_dtoa_r+0xa4>
  403448:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40344a:	2301      	movs	r3, #1
  40344c:	6013      	str	r3, [r2, #0]
  40344e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403450:	2b00      	cmp	r3, #0
  403452:	f000 80bd 	beq.w	4035d0 <_dtoa_r+0x1d0>
  403456:	4895      	ldr	r0, [pc, #596]	; (4036ac <_dtoa_r+0x2ac>)
  403458:	6018      	str	r0, [r3, #0]
  40345a:	3801      	subs	r0, #1
  40345c:	b01b      	add	sp, #108	; 0x6c
  40345e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403462:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403464:	f242 730f 	movw	r3, #9999	; 0x270f
  403468:	6013      	str	r3, [r2, #0]
  40346a:	f1ba 0f00 	cmp.w	sl, #0
  40346e:	d10d      	bne.n	40348c <_dtoa_r+0x8c>
  403470:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403474:	b955      	cbnz	r5, 40348c <_dtoa_r+0x8c>
  403476:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403478:	488d      	ldr	r0, [pc, #564]	; (4036b0 <_dtoa_r+0x2b0>)
  40347a:	2b00      	cmp	r3, #0
  40347c:	d0ee      	beq.n	40345c <_dtoa_r+0x5c>
  40347e:	f100 0308 	add.w	r3, r0, #8
  403482:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403484:	6013      	str	r3, [r2, #0]
  403486:	b01b      	add	sp, #108	; 0x6c
  403488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40348c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40348e:	4889      	ldr	r0, [pc, #548]	; (4036b4 <_dtoa_r+0x2b4>)
  403490:	2b00      	cmp	r3, #0
  403492:	d0e3      	beq.n	40345c <_dtoa_r+0x5c>
  403494:	1cc3      	adds	r3, r0, #3
  403496:	e7f4      	b.n	403482 <_dtoa_r+0x82>
  403498:	2301      	movs	r3, #1
  40349a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40349e:	6033      	str	r3, [r6, #0]
  4034a0:	46ab      	mov	fp, r5
  4034a2:	e7c5      	b.n	403430 <_dtoa_r+0x30>
  4034a4:	aa18      	add	r2, sp, #96	; 0x60
  4034a6:	ab19      	add	r3, sp, #100	; 0x64
  4034a8:	9201      	str	r2, [sp, #4]
  4034aa:	9300      	str	r3, [sp, #0]
  4034ac:	4652      	mov	r2, sl
  4034ae:	465b      	mov	r3, fp
  4034b0:	4620      	mov	r0, r4
  4034b2:	f002 fa35 	bl	405920 <__d2b>
  4034b6:	0d2b      	lsrs	r3, r5, #20
  4034b8:	4681      	mov	r9, r0
  4034ba:	d071      	beq.n	4035a0 <_dtoa_r+0x1a0>
  4034bc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4034c0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4034c4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4034c6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4034ca:	4650      	mov	r0, sl
  4034cc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4034d0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4034d4:	2200      	movs	r2, #0
  4034d6:	4b78      	ldr	r3, [pc, #480]	; (4036b8 <_dtoa_r+0x2b8>)
  4034d8:	f002 fef2 	bl	4062c0 <__aeabi_dsub>
  4034dc:	a36c      	add	r3, pc, #432	; (adr r3, 403690 <_dtoa_r+0x290>)
  4034de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034e2:	f003 f8a1 	bl	406628 <__aeabi_dmul>
  4034e6:	a36c      	add	r3, pc, #432	; (adr r3, 403698 <_dtoa_r+0x298>)
  4034e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034ec:	f002 feea 	bl	4062c4 <__adddf3>
  4034f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034f4:	4630      	mov	r0, r6
  4034f6:	f003 f831 	bl	40655c <__aeabi_i2d>
  4034fa:	a369      	add	r3, pc, #420	; (adr r3, 4036a0 <_dtoa_r+0x2a0>)
  4034fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403500:	f003 f892 	bl	406628 <__aeabi_dmul>
  403504:	4602      	mov	r2, r0
  403506:	460b      	mov	r3, r1
  403508:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40350c:	f002 feda 	bl	4062c4 <__adddf3>
  403510:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403514:	f003 fb38 	bl	406b88 <__aeabi_d2iz>
  403518:	2200      	movs	r2, #0
  40351a:	9002      	str	r0, [sp, #8]
  40351c:	2300      	movs	r3, #0
  40351e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403522:	f003 faf3 	bl	406b0c <__aeabi_dcmplt>
  403526:	2800      	cmp	r0, #0
  403528:	f040 8173 	bne.w	403812 <_dtoa_r+0x412>
  40352c:	9d02      	ldr	r5, [sp, #8]
  40352e:	2d16      	cmp	r5, #22
  403530:	f200 815d 	bhi.w	4037ee <_dtoa_r+0x3ee>
  403534:	4b61      	ldr	r3, [pc, #388]	; (4036bc <_dtoa_r+0x2bc>)
  403536:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40353a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40353e:	4652      	mov	r2, sl
  403540:	465b      	mov	r3, fp
  403542:	f003 fb01 	bl	406b48 <__aeabi_dcmpgt>
  403546:	2800      	cmp	r0, #0
  403548:	f000 81c5 	beq.w	4038d6 <_dtoa_r+0x4d6>
  40354c:	1e6b      	subs	r3, r5, #1
  40354e:	9302      	str	r3, [sp, #8]
  403550:	2300      	movs	r3, #0
  403552:	930e      	str	r3, [sp, #56]	; 0x38
  403554:	1bbf      	subs	r7, r7, r6
  403556:	1e7b      	subs	r3, r7, #1
  403558:	9306      	str	r3, [sp, #24]
  40355a:	f100 8154 	bmi.w	403806 <_dtoa_r+0x406>
  40355e:	2300      	movs	r3, #0
  403560:	9308      	str	r3, [sp, #32]
  403562:	9b02      	ldr	r3, [sp, #8]
  403564:	2b00      	cmp	r3, #0
  403566:	f2c0 8145 	blt.w	4037f4 <_dtoa_r+0x3f4>
  40356a:	9a06      	ldr	r2, [sp, #24]
  40356c:	930d      	str	r3, [sp, #52]	; 0x34
  40356e:	4611      	mov	r1, r2
  403570:	4419      	add	r1, r3
  403572:	2300      	movs	r3, #0
  403574:	9106      	str	r1, [sp, #24]
  403576:	930c      	str	r3, [sp, #48]	; 0x30
  403578:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40357a:	2b09      	cmp	r3, #9
  40357c:	d82a      	bhi.n	4035d4 <_dtoa_r+0x1d4>
  40357e:	2b05      	cmp	r3, #5
  403580:	f340 865b 	ble.w	40423a <_dtoa_r+0xe3a>
  403584:	3b04      	subs	r3, #4
  403586:	9324      	str	r3, [sp, #144]	; 0x90
  403588:	2500      	movs	r5, #0
  40358a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40358c:	3b02      	subs	r3, #2
  40358e:	2b03      	cmp	r3, #3
  403590:	f200 8642 	bhi.w	404218 <_dtoa_r+0xe18>
  403594:	e8df f013 	tbh	[pc, r3, lsl #1]
  403598:	02c903d4 	.word	0x02c903d4
  40359c:	046103df 	.word	0x046103df
  4035a0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4035a2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4035a4:	443e      	add	r6, r7
  4035a6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4035aa:	2b20      	cmp	r3, #32
  4035ac:	f340 818e 	ble.w	4038cc <_dtoa_r+0x4cc>
  4035b0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4035b4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4035b8:	409d      	lsls	r5, r3
  4035ba:	fa2a f000 	lsr.w	r0, sl, r0
  4035be:	4328      	orrs	r0, r5
  4035c0:	f002 ffbc 	bl	40653c <__aeabi_ui2d>
  4035c4:	2301      	movs	r3, #1
  4035c6:	3e01      	subs	r6, #1
  4035c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4035cc:	9314      	str	r3, [sp, #80]	; 0x50
  4035ce:	e781      	b.n	4034d4 <_dtoa_r+0xd4>
  4035d0:	483b      	ldr	r0, [pc, #236]	; (4036c0 <_dtoa_r+0x2c0>)
  4035d2:	e743      	b.n	40345c <_dtoa_r+0x5c>
  4035d4:	2100      	movs	r1, #0
  4035d6:	6461      	str	r1, [r4, #68]	; 0x44
  4035d8:	4620      	mov	r0, r4
  4035da:	9125      	str	r1, [sp, #148]	; 0x94
  4035dc:	f001 ff02 	bl	4053e4 <_Balloc>
  4035e0:	f04f 33ff 	mov.w	r3, #4294967295
  4035e4:	930a      	str	r3, [sp, #40]	; 0x28
  4035e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4035e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4035ea:	2301      	movs	r3, #1
  4035ec:	9004      	str	r0, [sp, #16]
  4035ee:	6420      	str	r0, [r4, #64]	; 0x40
  4035f0:	9224      	str	r2, [sp, #144]	; 0x90
  4035f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4035f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4035f6:	2b00      	cmp	r3, #0
  4035f8:	f2c0 80d9 	blt.w	4037ae <_dtoa_r+0x3ae>
  4035fc:	9a02      	ldr	r2, [sp, #8]
  4035fe:	2a0e      	cmp	r2, #14
  403600:	f300 80d5 	bgt.w	4037ae <_dtoa_r+0x3ae>
  403604:	4b2d      	ldr	r3, [pc, #180]	; (4036bc <_dtoa_r+0x2bc>)
  403606:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40360a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40360e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403612:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403614:	2b00      	cmp	r3, #0
  403616:	f2c0 83ba 	blt.w	403d8e <_dtoa_r+0x98e>
  40361a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40361e:	4650      	mov	r0, sl
  403620:	462a      	mov	r2, r5
  403622:	4633      	mov	r3, r6
  403624:	4659      	mov	r1, fp
  403626:	f003 f929 	bl	40687c <__aeabi_ddiv>
  40362a:	f003 faad 	bl	406b88 <__aeabi_d2iz>
  40362e:	4680      	mov	r8, r0
  403630:	f002 ff94 	bl	40655c <__aeabi_i2d>
  403634:	462a      	mov	r2, r5
  403636:	4633      	mov	r3, r6
  403638:	f002 fff6 	bl	406628 <__aeabi_dmul>
  40363c:	460b      	mov	r3, r1
  40363e:	4602      	mov	r2, r0
  403640:	4659      	mov	r1, fp
  403642:	4650      	mov	r0, sl
  403644:	f002 fe3c 	bl	4062c0 <__aeabi_dsub>
  403648:	9d04      	ldr	r5, [sp, #16]
  40364a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40364e:	702b      	strb	r3, [r5, #0]
  403650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403652:	2b01      	cmp	r3, #1
  403654:	4606      	mov	r6, r0
  403656:	460f      	mov	r7, r1
  403658:	f105 0501 	add.w	r5, r5, #1
  40365c:	d068      	beq.n	403730 <_dtoa_r+0x330>
  40365e:	2200      	movs	r2, #0
  403660:	4b18      	ldr	r3, [pc, #96]	; (4036c4 <_dtoa_r+0x2c4>)
  403662:	f002 ffe1 	bl	406628 <__aeabi_dmul>
  403666:	2200      	movs	r2, #0
  403668:	2300      	movs	r3, #0
  40366a:	4606      	mov	r6, r0
  40366c:	460f      	mov	r7, r1
  40366e:	f003 fa43 	bl	406af8 <__aeabi_dcmpeq>
  403672:	2800      	cmp	r0, #0
  403674:	f040 8088 	bne.w	403788 <_dtoa_r+0x388>
  403678:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40367c:	f04f 0a00 	mov.w	sl, #0
  403680:	f8df b040 	ldr.w	fp, [pc, #64]	; 4036c4 <_dtoa_r+0x2c4>
  403684:	940c      	str	r4, [sp, #48]	; 0x30
  403686:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40368a:	e028      	b.n	4036de <_dtoa_r+0x2de>
  40368c:	f3af 8000 	nop.w
  403690:	636f4361 	.word	0x636f4361
  403694:	3fd287a7 	.word	0x3fd287a7
  403698:	8b60c8b3 	.word	0x8b60c8b3
  40369c:	3fc68a28 	.word	0x3fc68a28
  4036a0:	509f79fb 	.word	0x509f79fb
  4036a4:	3fd34413 	.word	0x3fd34413
  4036a8:	7ff00000 	.word	0x7ff00000
  4036ac:	004076c5 	.word	0x004076c5
  4036b0:	004076e8 	.word	0x004076e8
  4036b4:	004076f4 	.word	0x004076f4
  4036b8:	3ff80000 	.word	0x3ff80000
  4036bc:	00407720 	.word	0x00407720
  4036c0:	004076c4 	.word	0x004076c4
  4036c4:	40240000 	.word	0x40240000
  4036c8:	f002 ffae 	bl	406628 <__aeabi_dmul>
  4036cc:	2200      	movs	r2, #0
  4036ce:	2300      	movs	r3, #0
  4036d0:	4606      	mov	r6, r0
  4036d2:	460f      	mov	r7, r1
  4036d4:	f003 fa10 	bl	406af8 <__aeabi_dcmpeq>
  4036d8:	2800      	cmp	r0, #0
  4036da:	f040 83c1 	bne.w	403e60 <_dtoa_r+0xa60>
  4036de:	4642      	mov	r2, r8
  4036e0:	464b      	mov	r3, r9
  4036e2:	4630      	mov	r0, r6
  4036e4:	4639      	mov	r1, r7
  4036e6:	f003 f8c9 	bl	40687c <__aeabi_ddiv>
  4036ea:	f003 fa4d 	bl	406b88 <__aeabi_d2iz>
  4036ee:	4604      	mov	r4, r0
  4036f0:	f002 ff34 	bl	40655c <__aeabi_i2d>
  4036f4:	4642      	mov	r2, r8
  4036f6:	464b      	mov	r3, r9
  4036f8:	f002 ff96 	bl	406628 <__aeabi_dmul>
  4036fc:	4602      	mov	r2, r0
  4036fe:	460b      	mov	r3, r1
  403700:	4630      	mov	r0, r6
  403702:	4639      	mov	r1, r7
  403704:	f002 fddc 	bl	4062c0 <__aeabi_dsub>
  403708:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40370c:	9e04      	ldr	r6, [sp, #16]
  40370e:	f805 eb01 	strb.w	lr, [r5], #1
  403712:	eba5 0e06 	sub.w	lr, r5, r6
  403716:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403718:	45b6      	cmp	lr, r6
  40371a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40371e:	4652      	mov	r2, sl
  403720:	465b      	mov	r3, fp
  403722:	d1d1      	bne.n	4036c8 <_dtoa_r+0x2c8>
  403724:	46a0      	mov	r8, r4
  403726:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40372a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40372c:	4606      	mov	r6, r0
  40372e:	460f      	mov	r7, r1
  403730:	4632      	mov	r2, r6
  403732:	463b      	mov	r3, r7
  403734:	4630      	mov	r0, r6
  403736:	4639      	mov	r1, r7
  403738:	f002 fdc4 	bl	4062c4 <__adddf3>
  40373c:	4606      	mov	r6, r0
  40373e:	460f      	mov	r7, r1
  403740:	4602      	mov	r2, r0
  403742:	460b      	mov	r3, r1
  403744:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403748:	f003 f9e0 	bl	406b0c <__aeabi_dcmplt>
  40374c:	b948      	cbnz	r0, 403762 <_dtoa_r+0x362>
  40374e:	4632      	mov	r2, r6
  403750:	463b      	mov	r3, r7
  403752:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403756:	f003 f9cf 	bl	406af8 <__aeabi_dcmpeq>
  40375a:	b1a8      	cbz	r0, 403788 <_dtoa_r+0x388>
  40375c:	f018 0f01 	tst.w	r8, #1
  403760:	d012      	beq.n	403788 <_dtoa_r+0x388>
  403762:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403766:	9a04      	ldr	r2, [sp, #16]
  403768:	1e6b      	subs	r3, r5, #1
  40376a:	e004      	b.n	403776 <_dtoa_r+0x376>
  40376c:	429a      	cmp	r2, r3
  40376e:	f000 8401 	beq.w	403f74 <_dtoa_r+0xb74>
  403772:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403776:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40377a:	f103 0501 	add.w	r5, r3, #1
  40377e:	d0f5      	beq.n	40376c <_dtoa_r+0x36c>
  403780:	f108 0801 	add.w	r8, r8, #1
  403784:	f883 8000 	strb.w	r8, [r3]
  403788:	4649      	mov	r1, r9
  40378a:	4620      	mov	r0, r4
  40378c:	f001 fe50 	bl	405430 <_Bfree>
  403790:	2200      	movs	r2, #0
  403792:	9b02      	ldr	r3, [sp, #8]
  403794:	702a      	strb	r2, [r5, #0]
  403796:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403798:	3301      	adds	r3, #1
  40379a:	6013      	str	r3, [r2, #0]
  40379c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40379e:	2b00      	cmp	r3, #0
  4037a0:	f000 839e 	beq.w	403ee0 <_dtoa_r+0xae0>
  4037a4:	9804      	ldr	r0, [sp, #16]
  4037a6:	601d      	str	r5, [r3, #0]
  4037a8:	b01b      	add	sp, #108	; 0x6c
  4037aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4037b0:	2a00      	cmp	r2, #0
  4037b2:	d03e      	beq.n	403832 <_dtoa_r+0x432>
  4037b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4037b6:	2a01      	cmp	r2, #1
  4037b8:	f340 8311 	ble.w	403dde <_dtoa_r+0x9de>
  4037bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4037c0:	1e5f      	subs	r7, r3, #1
  4037c2:	42ba      	cmp	r2, r7
  4037c4:	f2c0 838f 	blt.w	403ee6 <_dtoa_r+0xae6>
  4037c8:	1bd7      	subs	r7, r2, r7
  4037ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037cc:	2b00      	cmp	r3, #0
  4037ce:	f2c0 848b 	blt.w	4040e8 <_dtoa_r+0xce8>
  4037d2:	9d08      	ldr	r5, [sp, #32]
  4037d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037d6:	9a08      	ldr	r2, [sp, #32]
  4037d8:	441a      	add	r2, r3
  4037da:	9208      	str	r2, [sp, #32]
  4037dc:	9a06      	ldr	r2, [sp, #24]
  4037de:	2101      	movs	r1, #1
  4037e0:	441a      	add	r2, r3
  4037e2:	4620      	mov	r0, r4
  4037e4:	9206      	str	r2, [sp, #24]
  4037e6:	f001 febd 	bl	405564 <__i2b>
  4037ea:	4606      	mov	r6, r0
  4037ec:	e024      	b.n	403838 <_dtoa_r+0x438>
  4037ee:	2301      	movs	r3, #1
  4037f0:	930e      	str	r3, [sp, #56]	; 0x38
  4037f2:	e6af      	b.n	403554 <_dtoa_r+0x154>
  4037f4:	9a08      	ldr	r2, [sp, #32]
  4037f6:	9b02      	ldr	r3, [sp, #8]
  4037f8:	1ad2      	subs	r2, r2, r3
  4037fa:	425b      	negs	r3, r3
  4037fc:	930c      	str	r3, [sp, #48]	; 0x30
  4037fe:	2300      	movs	r3, #0
  403800:	9208      	str	r2, [sp, #32]
  403802:	930d      	str	r3, [sp, #52]	; 0x34
  403804:	e6b8      	b.n	403578 <_dtoa_r+0x178>
  403806:	f1c7 0301 	rsb	r3, r7, #1
  40380a:	9308      	str	r3, [sp, #32]
  40380c:	2300      	movs	r3, #0
  40380e:	9306      	str	r3, [sp, #24]
  403810:	e6a7      	b.n	403562 <_dtoa_r+0x162>
  403812:	9d02      	ldr	r5, [sp, #8]
  403814:	4628      	mov	r0, r5
  403816:	f002 fea1 	bl	40655c <__aeabi_i2d>
  40381a:	4602      	mov	r2, r0
  40381c:	460b      	mov	r3, r1
  40381e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403822:	f003 f969 	bl	406af8 <__aeabi_dcmpeq>
  403826:	2800      	cmp	r0, #0
  403828:	f47f ae80 	bne.w	40352c <_dtoa_r+0x12c>
  40382c:	1e6b      	subs	r3, r5, #1
  40382e:	9302      	str	r3, [sp, #8]
  403830:	e67c      	b.n	40352c <_dtoa_r+0x12c>
  403832:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403834:	9d08      	ldr	r5, [sp, #32]
  403836:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403838:	2d00      	cmp	r5, #0
  40383a:	dd0c      	ble.n	403856 <_dtoa_r+0x456>
  40383c:	9906      	ldr	r1, [sp, #24]
  40383e:	2900      	cmp	r1, #0
  403840:	460b      	mov	r3, r1
  403842:	dd08      	ble.n	403856 <_dtoa_r+0x456>
  403844:	42a9      	cmp	r1, r5
  403846:	9a08      	ldr	r2, [sp, #32]
  403848:	bfa8      	it	ge
  40384a:	462b      	movge	r3, r5
  40384c:	1ad2      	subs	r2, r2, r3
  40384e:	1aed      	subs	r5, r5, r3
  403850:	1acb      	subs	r3, r1, r3
  403852:	9208      	str	r2, [sp, #32]
  403854:	9306      	str	r3, [sp, #24]
  403856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403858:	b1d3      	cbz	r3, 403890 <_dtoa_r+0x490>
  40385a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40385c:	2b00      	cmp	r3, #0
  40385e:	f000 82b7 	beq.w	403dd0 <_dtoa_r+0x9d0>
  403862:	2f00      	cmp	r7, #0
  403864:	dd10      	ble.n	403888 <_dtoa_r+0x488>
  403866:	4631      	mov	r1, r6
  403868:	463a      	mov	r2, r7
  40386a:	4620      	mov	r0, r4
  40386c:	f001 ff16 	bl	40569c <__pow5mult>
  403870:	464a      	mov	r2, r9
  403872:	4601      	mov	r1, r0
  403874:	4606      	mov	r6, r0
  403876:	4620      	mov	r0, r4
  403878:	f001 fe7e 	bl	405578 <__multiply>
  40387c:	4649      	mov	r1, r9
  40387e:	4680      	mov	r8, r0
  403880:	4620      	mov	r0, r4
  403882:	f001 fdd5 	bl	405430 <_Bfree>
  403886:	46c1      	mov	r9, r8
  403888:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40388a:	1bda      	subs	r2, r3, r7
  40388c:	f040 82a1 	bne.w	403dd2 <_dtoa_r+0x9d2>
  403890:	2101      	movs	r1, #1
  403892:	4620      	mov	r0, r4
  403894:	f001 fe66 	bl	405564 <__i2b>
  403898:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40389a:	2b00      	cmp	r3, #0
  40389c:	4680      	mov	r8, r0
  40389e:	dd1c      	ble.n	4038da <_dtoa_r+0x4da>
  4038a0:	4601      	mov	r1, r0
  4038a2:	461a      	mov	r2, r3
  4038a4:	4620      	mov	r0, r4
  4038a6:	f001 fef9 	bl	40569c <__pow5mult>
  4038aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4038ac:	2b01      	cmp	r3, #1
  4038ae:	4680      	mov	r8, r0
  4038b0:	f340 8254 	ble.w	403d5c <_dtoa_r+0x95c>
  4038b4:	2300      	movs	r3, #0
  4038b6:	930c      	str	r3, [sp, #48]	; 0x30
  4038b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4038bc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4038c0:	6918      	ldr	r0, [r3, #16]
  4038c2:	f001 fdff 	bl	4054c4 <__hi0bits>
  4038c6:	f1c0 0020 	rsb	r0, r0, #32
  4038ca:	e010      	b.n	4038ee <_dtoa_r+0x4ee>
  4038cc:	f1c3 0520 	rsb	r5, r3, #32
  4038d0:	fa0a f005 	lsl.w	r0, sl, r5
  4038d4:	e674      	b.n	4035c0 <_dtoa_r+0x1c0>
  4038d6:	900e      	str	r0, [sp, #56]	; 0x38
  4038d8:	e63c      	b.n	403554 <_dtoa_r+0x154>
  4038da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4038dc:	2b01      	cmp	r3, #1
  4038de:	f340 8287 	ble.w	403df0 <_dtoa_r+0x9f0>
  4038e2:	2300      	movs	r3, #0
  4038e4:	930c      	str	r3, [sp, #48]	; 0x30
  4038e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4038e8:	2001      	movs	r0, #1
  4038ea:	2b00      	cmp	r3, #0
  4038ec:	d1e4      	bne.n	4038b8 <_dtoa_r+0x4b8>
  4038ee:	9a06      	ldr	r2, [sp, #24]
  4038f0:	4410      	add	r0, r2
  4038f2:	f010 001f 	ands.w	r0, r0, #31
  4038f6:	f000 80a1 	beq.w	403a3c <_dtoa_r+0x63c>
  4038fa:	f1c0 0320 	rsb	r3, r0, #32
  4038fe:	2b04      	cmp	r3, #4
  403900:	f340 849e 	ble.w	404240 <_dtoa_r+0xe40>
  403904:	9b08      	ldr	r3, [sp, #32]
  403906:	f1c0 001c 	rsb	r0, r0, #28
  40390a:	4403      	add	r3, r0
  40390c:	9308      	str	r3, [sp, #32]
  40390e:	4613      	mov	r3, r2
  403910:	4403      	add	r3, r0
  403912:	4405      	add	r5, r0
  403914:	9306      	str	r3, [sp, #24]
  403916:	9b08      	ldr	r3, [sp, #32]
  403918:	2b00      	cmp	r3, #0
  40391a:	dd05      	ble.n	403928 <_dtoa_r+0x528>
  40391c:	4649      	mov	r1, r9
  40391e:	461a      	mov	r2, r3
  403920:	4620      	mov	r0, r4
  403922:	f001 ff0b 	bl	40573c <__lshift>
  403926:	4681      	mov	r9, r0
  403928:	9b06      	ldr	r3, [sp, #24]
  40392a:	2b00      	cmp	r3, #0
  40392c:	dd05      	ble.n	40393a <_dtoa_r+0x53a>
  40392e:	4641      	mov	r1, r8
  403930:	461a      	mov	r2, r3
  403932:	4620      	mov	r0, r4
  403934:	f001 ff02 	bl	40573c <__lshift>
  403938:	4680      	mov	r8, r0
  40393a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40393c:	2b00      	cmp	r3, #0
  40393e:	f040 8086 	bne.w	403a4e <_dtoa_r+0x64e>
  403942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403944:	2b00      	cmp	r3, #0
  403946:	f340 8266 	ble.w	403e16 <_dtoa_r+0xa16>
  40394a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40394c:	2b00      	cmp	r3, #0
  40394e:	f000 8098 	beq.w	403a82 <_dtoa_r+0x682>
  403952:	2d00      	cmp	r5, #0
  403954:	dd05      	ble.n	403962 <_dtoa_r+0x562>
  403956:	4631      	mov	r1, r6
  403958:	462a      	mov	r2, r5
  40395a:	4620      	mov	r0, r4
  40395c:	f001 feee 	bl	40573c <__lshift>
  403960:	4606      	mov	r6, r0
  403962:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403964:	2b00      	cmp	r3, #0
  403966:	f040 8337 	bne.w	403fd8 <_dtoa_r+0xbd8>
  40396a:	9606      	str	r6, [sp, #24]
  40396c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40396e:	9a04      	ldr	r2, [sp, #16]
  403970:	f8dd b018 	ldr.w	fp, [sp, #24]
  403974:	3b01      	subs	r3, #1
  403976:	18d3      	adds	r3, r2, r3
  403978:	930b      	str	r3, [sp, #44]	; 0x2c
  40397a:	f00a 0301 	and.w	r3, sl, #1
  40397e:	930c      	str	r3, [sp, #48]	; 0x30
  403980:	4617      	mov	r7, r2
  403982:	46c2      	mov	sl, r8
  403984:	4651      	mov	r1, sl
  403986:	4648      	mov	r0, r9
  403988:	f7ff fca6 	bl	4032d8 <quorem>
  40398c:	4631      	mov	r1, r6
  40398e:	4605      	mov	r5, r0
  403990:	4648      	mov	r0, r9
  403992:	f001 ff25 	bl	4057e0 <__mcmp>
  403996:	465a      	mov	r2, fp
  403998:	900a      	str	r0, [sp, #40]	; 0x28
  40399a:	4651      	mov	r1, sl
  40399c:	4620      	mov	r0, r4
  40399e:	f001 ff3b 	bl	405818 <__mdiff>
  4039a2:	68c2      	ldr	r2, [r0, #12]
  4039a4:	4680      	mov	r8, r0
  4039a6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4039aa:	2a00      	cmp	r2, #0
  4039ac:	f040 822b 	bne.w	403e06 <_dtoa_r+0xa06>
  4039b0:	4601      	mov	r1, r0
  4039b2:	4648      	mov	r0, r9
  4039b4:	9308      	str	r3, [sp, #32]
  4039b6:	f001 ff13 	bl	4057e0 <__mcmp>
  4039ba:	4641      	mov	r1, r8
  4039bc:	9006      	str	r0, [sp, #24]
  4039be:	4620      	mov	r0, r4
  4039c0:	f001 fd36 	bl	405430 <_Bfree>
  4039c4:	9a06      	ldr	r2, [sp, #24]
  4039c6:	9b08      	ldr	r3, [sp, #32]
  4039c8:	b932      	cbnz	r2, 4039d8 <_dtoa_r+0x5d8>
  4039ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4039cc:	b921      	cbnz	r1, 4039d8 <_dtoa_r+0x5d8>
  4039ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4039d0:	2a00      	cmp	r2, #0
  4039d2:	f000 83ef 	beq.w	4041b4 <_dtoa_r+0xdb4>
  4039d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4039d8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4039da:	2900      	cmp	r1, #0
  4039dc:	f2c0 829f 	blt.w	403f1e <_dtoa_r+0xb1e>
  4039e0:	d105      	bne.n	4039ee <_dtoa_r+0x5ee>
  4039e2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4039e4:	b919      	cbnz	r1, 4039ee <_dtoa_r+0x5ee>
  4039e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4039e8:	2900      	cmp	r1, #0
  4039ea:	f000 8298 	beq.w	403f1e <_dtoa_r+0xb1e>
  4039ee:	2a00      	cmp	r2, #0
  4039f0:	f300 8306 	bgt.w	404000 <_dtoa_r+0xc00>
  4039f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4039f6:	703b      	strb	r3, [r7, #0]
  4039f8:	f107 0801 	add.w	r8, r7, #1
  4039fc:	4297      	cmp	r7, r2
  4039fe:	4645      	mov	r5, r8
  403a00:	f000 830c 	beq.w	40401c <_dtoa_r+0xc1c>
  403a04:	4649      	mov	r1, r9
  403a06:	2300      	movs	r3, #0
  403a08:	220a      	movs	r2, #10
  403a0a:	4620      	mov	r0, r4
  403a0c:	f001 fd1a 	bl	405444 <__multadd>
  403a10:	455e      	cmp	r6, fp
  403a12:	4681      	mov	r9, r0
  403a14:	4631      	mov	r1, r6
  403a16:	f04f 0300 	mov.w	r3, #0
  403a1a:	f04f 020a 	mov.w	r2, #10
  403a1e:	4620      	mov	r0, r4
  403a20:	f000 81eb 	beq.w	403dfa <_dtoa_r+0x9fa>
  403a24:	f001 fd0e 	bl	405444 <__multadd>
  403a28:	4659      	mov	r1, fp
  403a2a:	4606      	mov	r6, r0
  403a2c:	2300      	movs	r3, #0
  403a2e:	220a      	movs	r2, #10
  403a30:	4620      	mov	r0, r4
  403a32:	f001 fd07 	bl	405444 <__multadd>
  403a36:	4647      	mov	r7, r8
  403a38:	4683      	mov	fp, r0
  403a3a:	e7a3      	b.n	403984 <_dtoa_r+0x584>
  403a3c:	201c      	movs	r0, #28
  403a3e:	9b08      	ldr	r3, [sp, #32]
  403a40:	4403      	add	r3, r0
  403a42:	9308      	str	r3, [sp, #32]
  403a44:	9b06      	ldr	r3, [sp, #24]
  403a46:	4403      	add	r3, r0
  403a48:	4405      	add	r5, r0
  403a4a:	9306      	str	r3, [sp, #24]
  403a4c:	e763      	b.n	403916 <_dtoa_r+0x516>
  403a4e:	4641      	mov	r1, r8
  403a50:	4648      	mov	r0, r9
  403a52:	f001 fec5 	bl	4057e0 <__mcmp>
  403a56:	2800      	cmp	r0, #0
  403a58:	f6bf af73 	bge.w	403942 <_dtoa_r+0x542>
  403a5c:	9f02      	ldr	r7, [sp, #8]
  403a5e:	4649      	mov	r1, r9
  403a60:	2300      	movs	r3, #0
  403a62:	220a      	movs	r2, #10
  403a64:	4620      	mov	r0, r4
  403a66:	3f01      	subs	r7, #1
  403a68:	9702      	str	r7, [sp, #8]
  403a6a:	f001 fceb 	bl	405444 <__multadd>
  403a6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a70:	4681      	mov	r9, r0
  403a72:	2b00      	cmp	r3, #0
  403a74:	f040 83b6 	bne.w	4041e4 <_dtoa_r+0xde4>
  403a78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a7a:	2b00      	cmp	r3, #0
  403a7c:	f340 83bf 	ble.w	4041fe <_dtoa_r+0xdfe>
  403a80:	930a      	str	r3, [sp, #40]	; 0x28
  403a82:	f8dd b010 	ldr.w	fp, [sp, #16]
  403a86:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403a88:	465d      	mov	r5, fp
  403a8a:	e002      	b.n	403a92 <_dtoa_r+0x692>
  403a8c:	f001 fcda 	bl	405444 <__multadd>
  403a90:	4681      	mov	r9, r0
  403a92:	4641      	mov	r1, r8
  403a94:	4648      	mov	r0, r9
  403a96:	f7ff fc1f 	bl	4032d8 <quorem>
  403a9a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403a9e:	f805 ab01 	strb.w	sl, [r5], #1
  403aa2:	eba5 030b 	sub.w	r3, r5, fp
  403aa6:	42bb      	cmp	r3, r7
  403aa8:	f04f 020a 	mov.w	r2, #10
  403aac:	f04f 0300 	mov.w	r3, #0
  403ab0:	4649      	mov	r1, r9
  403ab2:	4620      	mov	r0, r4
  403ab4:	dbea      	blt.n	403a8c <_dtoa_r+0x68c>
  403ab6:	9b04      	ldr	r3, [sp, #16]
  403ab8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403aba:	2a01      	cmp	r2, #1
  403abc:	bfac      	ite	ge
  403abe:	189b      	addge	r3, r3, r2
  403ac0:	3301      	addlt	r3, #1
  403ac2:	461d      	mov	r5, r3
  403ac4:	f04f 0b00 	mov.w	fp, #0
  403ac8:	4649      	mov	r1, r9
  403aca:	2201      	movs	r2, #1
  403acc:	4620      	mov	r0, r4
  403ace:	f001 fe35 	bl	40573c <__lshift>
  403ad2:	4641      	mov	r1, r8
  403ad4:	4681      	mov	r9, r0
  403ad6:	f001 fe83 	bl	4057e0 <__mcmp>
  403ada:	2800      	cmp	r0, #0
  403adc:	f340 823d 	ble.w	403f5a <_dtoa_r+0xb5a>
  403ae0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403ae4:	9904      	ldr	r1, [sp, #16]
  403ae6:	1e6b      	subs	r3, r5, #1
  403ae8:	e004      	b.n	403af4 <_dtoa_r+0x6f4>
  403aea:	428b      	cmp	r3, r1
  403aec:	f000 81ae 	beq.w	403e4c <_dtoa_r+0xa4c>
  403af0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403af4:	2a39      	cmp	r2, #57	; 0x39
  403af6:	f103 0501 	add.w	r5, r3, #1
  403afa:	d0f6      	beq.n	403aea <_dtoa_r+0x6ea>
  403afc:	3201      	adds	r2, #1
  403afe:	701a      	strb	r2, [r3, #0]
  403b00:	4641      	mov	r1, r8
  403b02:	4620      	mov	r0, r4
  403b04:	f001 fc94 	bl	405430 <_Bfree>
  403b08:	2e00      	cmp	r6, #0
  403b0a:	f43f ae3d 	beq.w	403788 <_dtoa_r+0x388>
  403b0e:	f1bb 0f00 	cmp.w	fp, #0
  403b12:	d005      	beq.n	403b20 <_dtoa_r+0x720>
  403b14:	45b3      	cmp	fp, r6
  403b16:	d003      	beq.n	403b20 <_dtoa_r+0x720>
  403b18:	4659      	mov	r1, fp
  403b1a:	4620      	mov	r0, r4
  403b1c:	f001 fc88 	bl	405430 <_Bfree>
  403b20:	4631      	mov	r1, r6
  403b22:	4620      	mov	r0, r4
  403b24:	f001 fc84 	bl	405430 <_Bfree>
  403b28:	e62e      	b.n	403788 <_dtoa_r+0x388>
  403b2a:	2300      	movs	r3, #0
  403b2c:	930b      	str	r3, [sp, #44]	; 0x2c
  403b2e:	9b02      	ldr	r3, [sp, #8]
  403b30:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403b32:	4413      	add	r3, r2
  403b34:	930f      	str	r3, [sp, #60]	; 0x3c
  403b36:	3301      	adds	r3, #1
  403b38:	2b01      	cmp	r3, #1
  403b3a:	461f      	mov	r7, r3
  403b3c:	461e      	mov	r6, r3
  403b3e:	930a      	str	r3, [sp, #40]	; 0x28
  403b40:	bfb8      	it	lt
  403b42:	2701      	movlt	r7, #1
  403b44:	2100      	movs	r1, #0
  403b46:	2f17      	cmp	r7, #23
  403b48:	6461      	str	r1, [r4, #68]	; 0x44
  403b4a:	d90a      	bls.n	403b62 <_dtoa_r+0x762>
  403b4c:	2201      	movs	r2, #1
  403b4e:	2304      	movs	r3, #4
  403b50:	005b      	lsls	r3, r3, #1
  403b52:	f103 0014 	add.w	r0, r3, #20
  403b56:	4287      	cmp	r7, r0
  403b58:	4611      	mov	r1, r2
  403b5a:	f102 0201 	add.w	r2, r2, #1
  403b5e:	d2f7      	bcs.n	403b50 <_dtoa_r+0x750>
  403b60:	6461      	str	r1, [r4, #68]	; 0x44
  403b62:	4620      	mov	r0, r4
  403b64:	f001 fc3e 	bl	4053e4 <_Balloc>
  403b68:	2e0e      	cmp	r6, #14
  403b6a:	9004      	str	r0, [sp, #16]
  403b6c:	6420      	str	r0, [r4, #64]	; 0x40
  403b6e:	f63f ad41 	bhi.w	4035f4 <_dtoa_r+0x1f4>
  403b72:	2d00      	cmp	r5, #0
  403b74:	f43f ad3e 	beq.w	4035f4 <_dtoa_r+0x1f4>
  403b78:	9902      	ldr	r1, [sp, #8]
  403b7a:	2900      	cmp	r1, #0
  403b7c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403b80:	f340 8202 	ble.w	403f88 <_dtoa_r+0xb88>
  403b84:	4bb8      	ldr	r3, [pc, #736]	; (403e68 <_dtoa_r+0xa68>)
  403b86:	f001 020f 	and.w	r2, r1, #15
  403b8a:	110d      	asrs	r5, r1, #4
  403b8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b90:	06e9      	lsls	r1, r5, #27
  403b92:	e9d3 6700 	ldrd	r6, r7, [r3]
  403b96:	f140 81ae 	bpl.w	403ef6 <_dtoa_r+0xaf6>
  403b9a:	4bb4      	ldr	r3, [pc, #720]	; (403e6c <_dtoa_r+0xa6c>)
  403b9c:	4650      	mov	r0, sl
  403b9e:	4659      	mov	r1, fp
  403ba0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403ba4:	f002 fe6a 	bl	40687c <__aeabi_ddiv>
  403ba8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403bac:	f005 050f 	and.w	r5, r5, #15
  403bb0:	f04f 0a03 	mov.w	sl, #3
  403bb4:	b18d      	cbz	r5, 403bda <_dtoa_r+0x7da>
  403bb6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403e6c <_dtoa_r+0xa6c>
  403bba:	07ea      	lsls	r2, r5, #31
  403bbc:	d509      	bpl.n	403bd2 <_dtoa_r+0x7d2>
  403bbe:	4630      	mov	r0, r6
  403bc0:	4639      	mov	r1, r7
  403bc2:	e9d8 2300 	ldrd	r2, r3, [r8]
  403bc6:	f002 fd2f 	bl	406628 <__aeabi_dmul>
  403bca:	f10a 0a01 	add.w	sl, sl, #1
  403bce:	4606      	mov	r6, r0
  403bd0:	460f      	mov	r7, r1
  403bd2:	106d      	asrs	r5, r5, #1
  403bd4:	f108 0808 	add.w	r8, r8, #8
  403bd8:	d1ef      	bne.n	403bba <_dtoa_r+0x7ba>
  403bda:	463b      	mov	r3, r7
  403bdc:	4632      	mov	r2, r6
  403bde:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403be2:	f002 fe4b 	bl	40687c <__aeabi_ddiv>
  403be6:	4607      	mov	r7, r0
  403be8:	4688      	mov	r8, r1
  403bea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bec:	b143      	cbz	r3, 403c00 <_dtoa_r+0x800>
  403bee:	2200      	movs	r2, #0
  403bf0:	4b9f      	ldr	r3, [pc, #636]	; (403e70 <_dtoa_r+0xa70>)
  403bf2:	4638      	mov	r0, r7
  403bf4:	4641      	mov	r1, r8
  403bf6:	f002 ff89 	bl	406b0c <__aeabi_dcmplt>
  403bfa:	2800      	cmp	r0, #0
  403bfc:	f040 8286 	bne.w	40410c <_dtoa_r+0xd0c>
  403c00:	4650      	mov	r0, sl
  403c02:	f002 fcab 	bl	40655c <__aeabi_i2d>
  403c06:	463a      	mov	r2, r7
  403c08:	4643      	mov	r3, r8
  403c0a:	f002 fd0d 	bl	406628 <__aeabi_dmul>
  403c0e:	4b99      	ldr	r3, [pc, #612]	; (403e74 <_dtoa_r+0xa74>)
  403c10:	2200      	movs	r2, #0
  403c12:	f002 fb57 	bl	4062c4 <__adddf3>
  403c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c18:	4605      	mov	r5, r0
  403c1a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403c1e:	2b00      	cmp	r3, #0
  403c20:	f000 813e 	beq.w	403ea0 <_dtoa_r+0xaa0>
  403c24:	9b02      	ldr	r3, [sp, #8]
  403c26:	9315      	str	r3, [sp, #84]	; 0x54
  403c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c2a:	9312      	str	r3, [sp, #72]	; 0x48
  403c2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c2e:	2b00      	cmp	r3, #0
  403c30:	f000 81fa 	beq.w	404028 <_dtoa_r+0xc28>
  403c34:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c36:	4b8c      	ldr	r3, [pc, #560]	; (403e68 <_dtoa_r+0xa68>)
  403c38:	498f      	ldr	r1, [pc, #572]	; (403e78 <_dtoa_r+0xa78>)
  403c3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403c42:	2000      	movs	r0, #0
  403c44:	f002 fe1a 	bl	40687c <__aeabi_ddiv>
  403c48:	462a      	mov	r2, r5
  403c4a:	4633      	mov	r3, r6
  403c4c:	f002 fb38 	bl	4062c0 <__aeabi_dsub>
  403c50:	4682      	mov	sl, r0
  403c52:	468b      	mov	fp, r1
  403c54:	4638      	mov	r0, r7
  403c56:	4641      	mov	r1, r8
  403c58:	f002 ff96 	bl	406b88 <__aeabi_d2iz>
  403c5c:	4605      	mov	r5, r0
  403c5e:	f002 fc7d 	bl	40655c <__aeabi_i2d>
  403c62:	4602      	mov	r2, r0
  403c64:	460b      	mov	r3, r1
  403c66:	4638      	mov	r0, r7
  403c68:	4641      	mov	r1, r8
  403c6a:	f002 fb29 	bl	4062c0 <__aeabi_dsub>
  403c6e:	3530      	adds	r5, #48	; 0x30
  403c70:	fa5f f885 	uxtb.w	r8, r5
  403c74:	9d04      	ldr	r5, [sp, #16]
  403c76:	4606      	mov	r6, r0
  403c78:	460f      	mov	r7, r1
  403c7a:	f885 8000 	strb.w	r8, [r5]
  403c7e:	4602      	mov	r2, r0
  403c80:	460b      	mov	r3, r1
  403c82:	4650      	mov	r0, sl
  403c84:	4659      	mov	r1, fp
  403c86:	3501      	adds	r5, #1
  403c88:	f002 ff5e 	bl	406b48 <__aeabi_dcmpgt>
  403c8c:	2800      	cmp	r0, #0
  403c8e:	d154      	bne.n	403d3a <_dtoa_r+0x93a>
  403c90:	4632      	mov	r2, r6
  403c92:	463b      	mov	r3, r7
  403c94:	2000      	movs	r0, #0
  403c96:	4976      	ldr	r1, [pc, #472]	; (403e70 <_dtoa_r+0xa70>)
  403c98:	f002 fb12 	bl	4062c0 <__aeabi_dsub>
  403c9c:	4602      	mov	r2, r0
  403c9e:	460b      	mov	r3, r1
  403ca0:	4650      	mov	r0, sl
  403ca2:	4659      	mov	r1, fp
  403ca4:	f002 ff50 	bl	406b48 <__aeabi_dcmpgt>
  403ca8:	2800      	cmp	r0, #0
  403caa:	f040 8270 	bne.w	40418e <_dtoa_r+0xd8e>
  403cae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403cb0:	2a01      	cmp	r2, #1
  403cb2:	f000 8111 	beq.w	403ed8 <_dtoa_r+0xad8>
  403cb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cb8:	9a04      	ldr	r2, [sp, #16]
  403cba:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403cbe:	4413      	add	r3, r2
  403cc0:	4699      	mov	r9, r3
  403cc2:	e00d      	b.n	403ce0 <_dtoa_r+0x8e0>
  403cc4:	2000      	movs	r0, #0
  403cc6:	496a      	ldr	r1, [pc, #424]	; (403e70 <_dtoa_r+0xa70>)
  403cc8:	f002 fafa 	bl	4062c0 <__aeabi_dsub>
  403ccc:	4652      	mov	r2, sl
  403cce:	465b      	mov	r3, fp
  403cd0:	f002 ff1c 	bl	406b0c <__aeabi_dcmplt>
  403cd4:	2800      	cmp	r0, #0
  403cd6:	f040 8258 	bne.w	40418a <_dtoa_r+0xd8a>
  403cda:	454d      	cmp	r5, r9
  403cdc:	f000 80fa 	beq.w	403ed4 <_dtoa_r+0xad4>
  403ce0:	4650      	mov	r0, sl
  403ce2:	4659      	mov	r1, fp
  403ce4:	2200      	movs	r2, #0
  403ce6:	4b65      	ldr	r3, [pc, #404]	; (403e7c <_dtoa_r+0xa7c>)
  403ce8:	f002 fc9e 	bl	406628 <__aeabi_dmul>
  403cec:	2200      	movs	r2, #0
  403cee:	4b63      	ldr	r3, [pc, #396]	; (403e7c <_dtoa_r+0xa7c>)
  403cf0:	4682      	mov	sl, r0
  403cf2:	468b      	mov	fp, r1
  403cf4:	4630      	mov	r0, r6
  403cf6:	4639      	mov	r1, r7
  403cf8:	f002 fc96 	bl	406628 <__aeabi_dmul>
  403cfc:	460f      	mov	r7, r1
  403cfe:	4606      	mov	r6, r0
  403d00:	f002 ff42 	bl	406b88 <__aeabi_d2iz>
  403d04:	4680      	mov	r8, r0
  403d06:	f002 fc29 	bl	40655c <__aeabi_i2d>
  403d0a:	4602      	mov	r2, r0
  403d0c:	460b      	mov	r3, r1
  403d0e:	4630      	mov	r0, r6
  403d10:	4639      	mov	r1, r7
  403d12:	f002 fad5 	bl	4062c0 <__aeabi_dsub>
  403d16:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403d1a:	fa5f f888 	uxtb.w	r8, r8
  403d1e:	4652      	mov	r2, sl
  403d20:	465b      	mov	r3, fp
  403d22:	f805 8b01 	strb.w	r8, [r5], #1
  403d26:	4606      	mov	r6, r0
  403d28:	460f      	mov	r7, r1
  403d2a:	f002 feef 	bl	406b0c <__aeabi_dcmplt>
  403d2e:	4632      	mov	r2, r6
  403d30:	463b      	mov	r3, r7
  403d32:	2800      	cmp	r0, #0
  403d34:	d0c6      	beq.n	403cc4 <_dtoa_r+0x8c4>
  403d36:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403d3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403d3c:	9302      	str	r3, [sp, #8]
  403d3e:	e523      	b.n	403788 <_dtoa_r+0x388>
  403d40:	2300      	movs	r3, #0
  403d42:	930b      	str	r3, [sp, #44]	; 0x2c
  403d44:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d46:	2b00      	cmp	r3, #0
  403d48:	f340 80dc 	ble.w	403f04 <_dtoa_r+0xb04>
  403d4c:	461f      	mov	r7, r3
  403d4e:	461e      	mov	r6, r3
  403d50:	930f      	str	r3, [sp, #60]	; 0x3c
  403d52:	930a      	str	r3, [sp, #40]	; 0x28
  403d54:	e6f6      	b.n	403b44 <_dtoa_r+0x744>
  403d56:	2301      	movs	r3, #1
  403d58:	930b      	str	r3, [sp, #44]	; 0x2c
  403d5a:	e7f3      	b.n	403d44 <_dtoa_r+0x944>
  403d5c:	f1ba 0f00 	cmp.w	sl, #0
  403d60:	f47f ada8 	bne.w	4038b4 <_dtoa_r+0x4b4>
  403d64:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403d68:	2b00      	cmp	r3, #0
  403d6a:	f47f adba 	bne.w	4038e2 <_dtoa_r+0x4e2>
  403d6e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403d72:	0d3f      	lsrs	r7, r7, #20
  403d74:	053f      	lsls	r7, r7, #20
  403d76:	2f00      	cmp	r7, #0
  403d78:	f000 820d 	beq.w	404196 <_dtoa_r+0xd96>
  403d7c:	9b08      	ldr	r3, [sp, #32]
  403d7e:	3301      	adds	r3, #1
  403d80:	9308      	str	r3, [sp, #32]
  403d82:	9b06      	ldr	r3, [sp, #24]
  403d84:	3301      	adds	r3, #1
  403d86:	9306      	str	r3, [sp, #24]
  403d88:	2301      	movs	r3, #1
  403d8a:	930c      	str	r3, [sp, #48]	; 0x30
  403d8c:	e5ab      	b.n	4038e6 <_dtoa_r+0x4e6>
  403d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d90:	2b00      	cmp	r3, #0
  403d92:	f73f ac42 	bgt.w	40361a <_dtoa_r+0x21a>
  403d96:	f040 8221 	bne.w	4041dc <_dtoa_r+0xddc>
  403d9a:	2200      	movs	r2, #0
  403d9c:	4b38      	ldr	r3, [pc, #224]	; (403e80 <_dtoa_r+0xa80>)
  403d9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403da2:	f002 fc41 	bl	406628 <__aeabi_dmul>
  403da6:	4652      	mov	r2, sl
  403da8:	465b      	mov	r3, fp
  403daa:	f002 fec3 	bl	406b34 <__aeabi_dcmpge>
  403dae:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403db2:	4646      	mov	r6, r8
  403db4:	2800      	cmp	r0, #0
  403db6:	d041      	beq.n	403e3c <_dtoa_r+0xa3c>
  403db8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403dba:	9d04      	ldr	r5, [sp, #16]
  403dbc:	43db      	mvns	r3, r3
  403dbe:	9302      	str	r3, [sp, #8]
  403dc0:	4641      	mov	r1, r8
  403dc2:	4620      	mov	r0, r4
  403dc4:	f001 fb34 	bl	405430 <_Bfree>
  403dc8:	2e00      	cmp	r6, #0
  403dca:	f43f acdd 	beq.w	403788 <_dtoa_r+0x388>
  403dce:	e6a7      	b.n	403b20 <_dtoa_r+0x720>
  403dd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403dd2:	4649      	mov	r1, r9
  403dd4:	4620      	mov	r0, r4
  403dd6:	f001 fc61 	bl	40569c <__pow5mult>
  403dda:	4681      	mov	r9, r0
  403ddc:	e558      	b.n	403890 <_dtoa_r+0x490>
  403dde:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403de0:	2a00      	cmp	r2, #0
  403de2:	f000 8187 	beq.w	4040f4 <_dtoa_r+0xcf4>
  403de6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403dea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403dec:	9d08      	ldr	r5, [sp, #32]
  403dee:	e4f2      	b.n	4037d6 <_dtoa_r+0x3d6>
  403df0:	f1ba 0f00 	cmp.w	sl, #0
  403df4:	f47f ad75 	bne.w	4038e2 <_dtoa_r+0x4e2>
  403df8:	e7b4      	b.n	403d64 <_dtoa_r+0x964>
  403dfa:	f001 fb23 	bl	405444 <__multadd>
  403dfe:	4647      	mov	r7, r8
  403e00:	4606      	mov	r6, r0
  403e02:	4683      	mov	fp, r0
  403e04:	e5be      	b.n	403984 <_dtoa_r+0x584>
  403e06:	4601      	mov	r1, r0
  403e08:	4620      	mov	r0, r4
  403e0a:	9306      	str	r3, [sp, #24]
  403e0c:	f001 fb10 	bl	405430 <_Bfree>
  403e10:	2201      	movs	r2, #1
  403e12:	9b06      	ldr	r3, [sp, #24]
  403e14:	e5e0      	b.n	4039d8 <_dtoa_r+0x5d8>
  403e16:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e18:	2b02      	cmp	r3, #2
  403e1a:	f77f ad96 	ble.w	40394a <_dtoa_r+0x54a>
  403e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e20:	2b00      	cmp	r3, #0
  403e22:	d1c9      	bne.n	403db8 <_dtoa_r+0x9b8>
  403e24:	4641      	mov	r1, r8
  403e26:	2205      	movs	r2, #5
  403e28:	4620      	mov	r0, r4
  403e2a:	f001 fb0b 	bl	405444 <__multadd>
  403e2e:	4601      	mov	r1, r0
  403e30:	4680      	mov	r8, r0
  403e32:	4648      	mov	r0, r9
  403e34:	f001 fcd4 	bl	4057e0 <__mcmp>
  403e38:	2800      	cmp	r0, #0
  403e3a:	ddbd      	ble.n	403db8 <_dtoa_r+0x9b8>
  403e3c:	9a02      	ldr	r2, [sp, #8]
  403e3e:	9904      	ldr	r1, [sp, #16]
  403e40:	2331      	movs	r3, #49	; 0x31
  403e42:	3201      	adds	r2, #1
  403e44:	9202      	str	r2, [sp, #8]
  403e46:	700b      	strb	r3, [r1, #0]
  403e48:	1c4d      	adds	r5, r1, #1
  403e4a:	e7b9      	b.n	403dc0 <_dtoa_r+0x9c0>
  403e4c:	9a02      	ldr	r2, [sp, #8]
  403e4e:	3201      	adds	r2, #1
  403e50:	9202      	str	r2, [sp, #8]
  403e52:	9a04      	ldr	r2, [sp, #16]
  403e54:	2331      	movs	r3, #49	; 0x31
  403e56:	7013      	strb	r3, [r2, #0]
  403e58:	e652      	b.n	403b00 <_dtoa_r+0x700>
  403e5a:	2301      	movs	r3, #1
  403e5c:	930b      	str	r3, [sp, #44]	; 0x2c
  403e5e:	e666      	b.n	403b2e <_dtoa_r+0x72e>
  403e60:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403e64:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e66:	e48f      	b.n	403788 <_dtoa_r+0x388>
  403e68:	00407720 	.word	0x00407720
  403e6c:	004076f8 	.word	0x004076f8
  403e70:	3ff00000 	.word	0x3ff00000
  403e74:	401c0000 	.word	0x401c0000
  403e78:	3fe00000 	.word	0x3fe00000
  403e7c:	40240000 	.word	0x40240000
  403e80:	40140000 	.word	0x40140000
  403e84:	4650      	mov	r0, sl
  403e86:	f002 fb69 	bl	40655c <__aeabi_i2d>
  403e8a:	463a      	mov	r2, r7
  403e8c:	4643      	mov	r3, r8
  403e8e:	f002 fbcb 	bl	406628 <__aeabi_dmul>
  403e92:	2200      	movs	r2, #0
  403e94:	4bc1      	ldr	r3, [pc, #772]	; (40419c <_dtoa_r+0xd9c>)
  403e96:	f002 fa15 	bl	4062c4 <__adddf3>
  403e9a:	4605      	mov	r5, r0
  403e9c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403ea0:	4641      	mov	r1, r8
  403ea2:	2200      	movs	r2, #0
  403ea4:	4bbe      	ldr	r3, [pc, #760]	; (4041a0 <_dtoa_r+0xda0>)
  403ea6:	4638      	mov	r0, r7
  403ea8:	f002 fa0a 	bl	4062c0 <__aeabi_dsub>
  403eac:	462a      	mov	r2, r5
  403eae:	4633      	mov	r3, r6
  403eb0:	4682      	mov	sl, r0
  403eb2:	468b      	mov	fp, r1
  403eb4:	f002 fe48 	bl	406b48 <__aeabi_dcmpgt>
  403eb8:	4680      	mov	r8, r0
  403eba:	2800      	cmp	r0, #0
  403ebc:	f040 8110 	bne.w	4040e0 <_dtoa_r+0xce0>
  403ec0:	462a      	mov	r2, r5
  403ec2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403ec6:	4650      	mov	r0, sl
  403ec8:	4659      	mov	r1, fp
  403eca:	f002 fe1f 	bl	406b0c <__aeabi_dcmplt>
  403ece:	b118      	cbz	r0, 403ed8 <_dtoa_r+0xad8>
  403ed0:	4646      	mov	r6, r8
  403ed2:	e771      	b.n	403db8 <_dtoa_r+0x9b8>
  403ed4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403ed8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403edc:	f7ff bb8a 	b.w	4035f4 <_dtoa_r+0x1f4>
  403ee0:	9804      	ldr	r0, [sp, #16]
  403ee2:	f7ff babb 	b.w	40345c <_dtoa_r+0x5c>
  403ee6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ee8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403eea:	970c      	str	r7, [sp, #48]	; 0x30
  403eec:	1afb      	subs	r3, r7, r3
  403eee:	441a      	add	r2, r3
  403ef0:	920d      	str	r2, [sp, #52]	; 0x34
  403ef2:	2700      	movs	r7, #0
  403ef4:	e469      	b.n	4037ca <_dtoa_r+0x3ca>
  403ef6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403efa:	f04f 0a02 	mov.w	sl, #2
  403efe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403f02:	e657      	b.n	403bb4 <_dtoa_r+0x7b4>
  403f04:	2100      	movs	r1, #0
  403f06:	2301      	movs	r3, #1
  403f08:	6461      	str	r1, [r4, #68]	; 0x44
  403f0a:	4620      	mov	r0, r4
  403f0c:	9325      	str	r3, [sp, #148]	; 0x94
  403f0e:	f001 fa69 	bl	4053e4 <_Balloc>
  403f12:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403f14:	9004      	str	r0, [sp, #16]
  403f16:	6420      	str	r0, [r4, #64]	; 0x40
  403f18:	930a      	str	r3, [sp, #40]	; 0x28
  403f1a:	930f      	str	r3, [sp, #60]	; 0x3c
  403f1c:	e629      	b.n	403b72 <_dtoa_r+0x772>
  403f1e:	2a00      	cmp	r2, #0
  403f20:	46d0      	mov	r8, sl
  403f22:	f8cd b018 	str.w	fp, [sp, #24]
  403f26:	469a      	mov	sl, r3
  403f28:	dd11      	ble.n	403f4e <_dtoa_r+0xb4e>
  403f2a:	4649      	mov	r1, r9
  403f2c:	2201      	movs	r2, #1
  403f2e:	4620      	mov	r0, r4
  403f30:	f001 fc04 	bl	40573c <__lshift>
  403f34:	4641      	mov	r1, r8
  403f36:	4681      	mov	r9, r0
  403f38:	f001 fc52 	bl	4057e0 <__mcmp>
  403f3c:	2800      	cmp	r0, #0
  403f3e:	f340 8146 	ble.w	4041ce <_dtoa_r+0xdce>
  403f42:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403f46:	f000 8106 	beq.w	404156 <_dtoa_r+0xd56>
  403f4a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403f4e:	46b3      	mov	fp, r6
  403f50:	f887 a000 	strb.w	sl, [r7]
  403f54:	1c7d      	adds	r5, r7, #1
  403f56:	9e06      	ldr	r6, [sp, #24]
  403f58:	e5d2      	b.n	403b00 <_dtoa_r+0x700>
  403f5a:	d104      	bne.n	403f66 <_dtoa_r+0xb66>
  403f5c:	f01a 0f01 	tst.w	sl, #1
  403f60:	d001      	beq.n	403f66 <_dtoa_r+0xb66>
  403f62:	e5bd      	b.n	403ae0 <_dtoa_r+0x6e0>
  403f64:	4615      	mov	r5, r2
  403f66:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403f6a:	2b30      	cmp	r3, #48	; 0x30
  403f6c:	f105 32ff 	add.w	r2, r5, #4294967295
  403f70:	d0f8      	beq.n	403f64 <_dtoa_r+0xb64>
  403f72:	e5c5      	b.n	403b00 <_dtoa_r+0x700>
  403f74:	9904      	ldr	r1, [sp, #16]
  403f76:	2230      	movs	r2, #48	; 0x30
  403f78:	700a      	strb	r2, [r1, #0]
  403f7a:	9a02      	ldr	r2, [sp, #8]
  403f7c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f80:	3201      	adds	r2, #1
  403f82:	9202      	str	r2, [sp, #8]
  403f84:	f7ff bbfc 	b.w	403780 <_dtoa_r+0x380>
  403f88:	f000 80bb 	beq.w	404102 <_dtoa_r+0xd02>
  403f8c:	9b02      	ldr	r3, [sp, #8]
  403f8e:	425d      	negs	r5, r3
  403f90:	4b84      	ldr	r3, [pc, #528]	; (4041a4 <_dtoa_r+0xda4>)
  403f92:	f005 020f 	and.w	r2, r5, #15
  403f96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403fa2:	f002 fb41 	bl	406628 <__aeabi_dmul>
  403fa6:	112d      	asrs	r5, r5, #4
  403fa8:	4607      	mov	r7, r0
  403faa:	4688      	mov	r8, r1
  403fac:	f000 812c 	beq.w	404208 <_dtoa_r+0xe08>
  403fb0:	4e7d      	ldr	r6, [pc, #500]	; (4041a8 <_dtoa_r+0xda8>)
  403fb2:	f04f 0a02 	mov.w	sl, #2
  403fb6:	07eb      	lsls	r3, r5, #31
  403fb8:	d509      	bpl.n	403fce <_dtoa_r+0xbce>
  403fba:	4638      	mov	r0, r7
  403fbc:	4641      	mov	r1, r8
  403fbe:	e9d6 2300 	ldrd	r2, r3, [r6]
  403fc2:	f002 fb31 	bl	406628 <__aeabi_dmul>
  403fc6:	f10a 0a01 	add.w	sl, sl, #1
  403fca:	4607      	mov	r7, r0
  403fcc:	4688      	mov	r8, r1
  403fce:	106d      	asrs	r5, r5, #1
  403fd0:	f106 0608 	add.w	r6, r6, #8
  403fd4:	d1ef      	bne.n	403fb6 <_dtoa_r+0xbb6>
  403fd6:	e608      	b.n	403bea <_dtoa_r+0x7ea>
  403fd8:	6871      	ldr	r1, [r6, #4]
  403fda:	4620      	mov	r0, r4
  403fdc:	f001 fa02 	bl	4053e4 <_Balloc>
  403fe0:	6933      	ldr	r3, [r6, #16]
  403fe2:	3302      	adds	r3, #2
  403fe4:	009a      	lsls	r2, r3, #2
  403fe6:	4605      	mov	r5, r0
  403fe8:	f106 010c 	add.w	r1, r6, #12
  403fec:	300c      	adds	r0, #12
  403fee:	f001 f8ef 	bl	4051d0 <memcpy>
  403ff2:	4629      	mov	r1, r5
  403ff4:	2201      	movs	r2, #1
  403ff6:	4620      	mov	r0, r4
  403ff8:	f001 fba0 	bl	40573c <__lshift>
  403ffc:	9006      	str	r0, [sp, #24]
  403ffe:	e4b5      	b.n	40396c <_dtoa_r+0x56c>
  404000:	2b39      	cmp	r3, #57	; 0x39
  404002:	f8cd b018 	str.w	fp, [sp, #24]
  404006:	46d0      	mov	r8, sl
  404008:	f000 80a5 	beq.w	404156 <_dtoa_r+0xd56>
  40400c:	f103 0a01 	add.w	sl, r3, #1
  404010:	46b3      	mov	fp, r6
  404012:	f887 a000 	strb.w	sl, [r7]
  404016:	1c7d      	adds	r5, r7, #1
  404018:	9e06      	ldr	r6, [sp, #24]
  40401a:	e571      	b.n	403b00 <_dtoa_r+0x700>
  40401c:	465a      	mov	r2, fp
  40401e:	46d0      	mov	r8, sl
  404020:	46b3      	mov	fp, r6
  404022:	469a      	mov	sl, r3
  404024:	4616      	mov	r6, r2
  404026:	e54f      	b.n	403ac8 <_dtoa_r+0x6c8>
  404028:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40402a:	495e      	ldr	r1, [pc, #376]	; (4041a4 <_dtoa_r+0xda4>)
  40402c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404030:	462a      	mov	r2, r5
  404032:	4633      	mov	r3, r6
  404034:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404038:	f002 faf6 	bl	406628 <__aeabi_dmul>
  40403c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404040:	4638      	mov	r0, r7
  404042:	4641      	mov	r1, r8
  404044:	f002 fda0 	bl	406b88 <__aeabi_d2iz>
  404048:	4605      	mov	r5, r0
  40404a:	f002 fa87 	bl	40655c <__aeabi_i2d>
  40404e:	460b      	mov	r3, r1
  404050:	4602      	mov	r2, r0
  404052:	4641      	mov	r1, r8
  404054:	4638      	mov	r0, r7
  404056:	f002 f933 	bl	4062c0 <__aeabi_dsub>
  40405a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40405c:	460f      	mov	r7, r1
  40405e:	9904      	ldr	r1, [sp, #16]
  404060:	3530      	adds	r5, #48	; 0x30
  404062:	2b01      	cmp	r3, #1
  404064:	700d      	strb	r5, [r1, #0]
  404066:	4606      	mov	r6, r0
  404068:	f101 0501 	add.w	r5, r1, #1
  40406c:	d026      	beq.n	4040bc <_dtoa_r+0xcbc>
  40406e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404070:	9a04      	ldr	r2, [sp, #16]
  404072:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4041b0 <_dtoa_r+0xdb0>
  404076:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40407a:	4413      	add	r3, r2
  40407c:	f04f 0a00 	mov.w	sl, #0
  404080:	4699      	mov	r9, r3
  404082:	4652      	mov	r2, sl
  404084:	465b      	mov	r3, fp
  404086:	4630      	mov	r0, r6
  404088:	4639      	mov	r1, r7
  40408a:	f002 facd 	bl	406628 <__aeabi_dmul>
  40408e:	460f      	mov	r7, r1
  404090:	4606      	mov	r6, r0
  404092:	f002 fd79 	bl	406b88 <__aeabi_d2iz>
  404096:	4680      	mov	r8, r0
  404098:	f002 fa60 	bl	40655c <__aeabi_i2d>
  40409c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4040a0:	4602      	mov	r2, r0
  4040a2:	460b      	mov	r3, r1
  4040a4:	4630      	mov	r0, r6
  4040a6:	4639      	mov	r1, r7
  4040a8:	f002 f90a 	bl	4062c0 <__aeabi_dsub>
  4040ac:	f805 8b01 	strb.w	r8, [r5], #1
  4040b0:	454d      	cmp	r5, r9
  4040b2:	4606      	mov	r6, r0
  4040b4:	460f      	mov	r7, r1
  4040b6:	d1e4      	bne.n	404082 <_dtoa_r+0xc82>
  4040b8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4040bc:	4b3b      	ldr	r3, [pc, #236]	; (4041ac <_dtoa_r+0xdac>)
  4040be:	2200      	movs	r2, #0
  4040c0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4040c4:	f002 f8fe 	bl	4062c4 <__adddf3>
  4040c8:	4632      	mov	r2, r6
  4040ca:	463b      	mov	r3, r7
  4040cc:	f002 fd1e 	bl	406b0c <__aeabi_dcmplt>
  4040d0:	2800      	cmp	r0, #0
  4040d2:	d046      	beq.n	404162 <_dtoa_r+0xd62>
  4040d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4040d6:	9302      	str	r3, [sp, #8]
  4040d8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4040dc:	f7ff bb43 	b.w	403766 <_dtoa_r+0x366>
  4040e0:	f04f 0800 	mov.w	r8, #0
  4040e4:	4646      	mov	r6, r8
  4040e6:	e6a9      	b.n	403e3c <_dtoa_r+0xa3c>
  4040e8:	9b08      	ldr	r3, [sp, #32]
  4040ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040ec:	1a9d      	subs	r5, r3, r2
  4040ee:	2300      	movs	r3, #0
  4040f0:	f7ff bb71 	b.w	4037d6 <_dtoa_r+0x3d6>
  4040f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4040f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040f8:	9d08      	ldr	r5, [sp, #32]
  4040fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4040fe:	f7ff bb6a 	b.w	4037d6 <_dtoa_r+0x3d6>
  404102:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404106:	f04f 0a02 	mov.w	sl, #2
  40410a:	e56e      	b.n	403bea <_dtoa_r+0x7ea>
  40410c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40410e:	2b00      	cmp	r3, #0
  404110:	f43f aeb8 	beq.w	403e84 <_dtoa_r+0xa84>
  404114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404116:	2b00      	cmp	r3, #0
  404118:	f77f aede 	ble.w	403ed8 <_dtoa_r+0xad8>
  40411c:	2200      	movs	r2, #0
  40411e:	4b24      	ldr	r3, [pc, #144]	; (4041b0 <_dtoa_r+0xdb0>)
  404120:	4638      	mov	r0, r7
  404122:	4641      	mov	r1, r8
  404124:	f002 fa80 	bl	406628 <__aeabi_dmul>
  404128:	4607      	mov	r7, r0
  40412a:	4688      	mov	r8, r1
  40412c:	f10a 0001 	add.w	r0, sl, #1
  404130:	f002 fa14 	bl	40655c <__aeabi_i2d>
  404134:	463a      	mov	r2, r7
  404136:	4643      	mov	r3, r8
  404138:	f002 fa76 	bl	406628 <__aeabi_dmul>
  40413c:	2200      	movs	r2, #0
  40413e:	4b17      	ldr	r3, [pc, #92]	; (40419c <_dtoa_r+0xd9c>)
  404140:	f002 f8c0 	bl	4062c4 <__adddf3>
  404144:	9a02      	ldr	r2, [sp, #8]
  404146:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404148:	9312      	str	r3, [sp, #72]	; 0x48
  40414a:	3a01      	subs	r2, #1
  40414c:	4605      	mov	r5, r0
  40414e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404152:	9215      	str	r2, [sp, #84]	; 0x54
  404154:	e56a      	b.n	403c2c <_dtoa_r+0x82c>
  404156:	2239      	movs	r2, #57	; 0x39
  404158:	46b3      	mov	fp, r6
  40415a:	703a      	strb	r2, [r7, #0]
  40415c:	9e06      	ldr	r6, [sp, #24]
  40415e:	1c7d      	adds	r5, r7, #1
  404160:	e4c0      	b.n	403ae4 <_dtoa_r+0x6e4>
  404162:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404166:	2000      	movs	r0, #0
  404168:	4910      	ldr	r1, [pc, #64]	; (4041ac <_dtoa_r+0xdac>)
  40416a:	f002 f8a9 	bl	4062c0 <__aeabi_dsub>
  40416e:	4632      	mov	r2, r6
  404170:	463b      	mov	r3, r7
  404172:	f002 fce9 	bl	406b48 <__aeabi_dcmpgt>
  404176:	b908      	cbnz	r0, 40417c <_dtoa_r+0xd7c>
  404178:	e6ae      	b.n	403ed8 <_dtoa_r+0xad8>
  40417a:	4615      	mov	r5, r2
  40417c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404180:	2b30      	cmp	r3, #48	; 0x30
  404182:	f105 32ff 	add.w	r2, r5, #4294967295
  404186:	d0f8      	beq.n	40417a <_dtoa_r+0xd7a>
  404188:	e5d7      	b.n	403d3a <_dtoa_r+0x93a>
  40418a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40418e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404190:	9302      	str	r3, [sp, #8]
  404192:	f7ff bae8 	b.w	403766 <_dtoa_r+0x366>
  404196:	970c      	str	r7, [sp, #48]	; 0x30
  404198:	f7ff bba5 	b.w	4038e6 <_dtoa_r+0x4e6>
  40419c:	401c0000 	.word	0x401c0000
  4041a0:	40140000 	.word	0x40140000
  4041a4:	00407720 	.word	0x00407720
  4041a8:	004076f8 	.word	0x004076f8
  4041ac:	3fe00000 	.word	0x3fe00000
  4041b0:	40240000 	.word	0x40240000
  4041b4:	2b39      	cmp	r3, #57	; 0x39
  4041b6:	f8cd b018 	str.w	fp, [sp, #24]
  4041ba:	46d0      	mov	r8, sl
  4041bc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4041c0:	469a      	mov	sl, r3
  4041c2:	d0c8      	beq.n	404156 <_dtoa_r+0xd56>
  4041c4:	f1bb 0f00 	cmp.w	fp, #0
  4041c8:	f73f aebf 	bgt.w	403f4a <_dtoa_r+0xb4a>
  4041cc:	e6bf      	b.n	403f4e <_dtoa_r+0xb4e>
  4041ce:	f47f aebe 	bne.w	403f4e <_dtoa_r+0xb4e>
  4041d2:	f01a 0f01 	tst.w	sl, #1
  4041d6:	f43f aeba 	beq.w	403f4e <_dtoa_r+0xb4e>
  4041da:	e6b2      	b.n	403f42 <_dtoa_r+0xb42>
  4041dc:	f04f 0800 	mov.w	r8, #0
  4041e0:	4646      	mov	r6, r8
  4041e2:	e5e9      	b.n	403db8 <_dtoa_r+0x9b8>
  4041e4:	4631      	mov	r1, r6
  4041e6:	2300      	movs	r3, #0
  4041e8:	220a      	movs	r2, #10
  4041ea:	4620      	mov	r0, r4
  4041ec:	f001 f92a 	bl	405444 <__multadd>
  4041f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041f2:	2b00      	cmp	r3, #0
  4041f4:	4606      	mov	r6, r0
  4041f6:	dd0a      	ble.n	40420e <_dtoa_r+0xe0e>
  4041f8:	930a      	str	r3, [sp, #40]	; 0x28
  4041fa:	f7ff bbaa 	b.w	403952 <_dtoa_r+0x552>
  4041fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404200:	2b02      	cmp	r3, #2
  404202:	dc23      	bgt.n	40424c <_dtoa_r+0xe4c>
  404204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404206:	e43b      	b.n	403a80 <_dtoa_r+0x680>
  404208:	f04f 0a02 	mov.w	sl, #2
  40420c:	e4ed      	b.n	403bea <_dtoa_r+0x7ea>
  40420e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404210:	2b02      	cmp	r3, #2
  404212:	dc1b      	bgt.n	40424c <_dtoa_r+0xe4c>
  404214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404216:	e7ef      	b.n	4041f8 <_dtoa_r+0xdf8>
  404218:	2500      	movs	r5, #0
  40421a:	6465      	str	r5, [r4, #68]	; 0x44
  40421c:	4629      	mov	r1, r5
  40421e:	4620      	mov	r0, r4
  404220:	f001 f8e0 	bl	4053e4 <_Balloc>
  404224:	f04f 33ff 	mov.w	r3, #4294967295
  404228:	930a      	str	r3, [sp, #40]	; 0x28
  40422a:	930f      	str	r3, [sp, #60]	; 0x3c
  40422c:	2301      	movs	r3, #1
  40422e:	9004      	str	r0, [sp, #16]
  404230:	9525      	str	r5, [sp, #148]	; 0x94
  404232:	6420      	str	r0, [r4, #64]	; 0x40
  404234:	930b      	str	r3, [sp, #44]	; 0x2c
  404236:	f7ff b9dd 	b.w	4035f4 <_dtoa_r+0x1f4>
  40423a:	2501      	movs	r5, #1
  40423c:	f7ff b9a5 	b.w	40358a <_dtoa_r+0x18a>
  404240:	f43f ab69 	beq.w	403916 <_dtoa_r+0x516>
  404244:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404248:	f7ff bbf9 	b.w	403a3e <_dtoa_r+0x63e>
  40424c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40424e:	930a      	str	r3, [sp, #40]	; 0x28
  404250:	e5e5      	b.n	403e1e <_dtoa_r+0xa1e>
  404252:	bf00      	nop

00404254 <__sflush_r>:
  404254:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404258:	b29a      	uxth	r2, r3
  40425a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40425e:	460d      	mov	r5, r1
  404260:	0711      	lsls	r1, r2, #28
  404262:	4680      	mov	r8, r0
  404264:	d43a      	bmi.n	4042dc <__sflush_r+0x88>
  404266:	686a      	ldr	r2, [r5, #4]
  404268:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40426c:	2a00      	cmp	r2, #0
  40426e:	81ab      	strh	r3, [r5, #12]
  404270:	dd6f      	ble.n	404352 <__sflush_r+0xfe>
  404272:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404274:	2c00      	cmp	r4, #0
  404276:	d049      	beq.n	40430c <__sflush_r+0xb8>
  404278:	2200      	movs	r2, #0
  40427a:	b29b      	uxth	r3, r3
  40427c:	f8d8 6000 	ldr.w	r6, [r8]
  404280:	f8c8 2000 	str.w	r2, [r8]
  404284:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404288:	d067      	beq.n	40435a <__sflush_r+0x106>
  40428a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40428c:	075f      	lsls	r7, r3, #29
  40428e:	d505      	bpl.n	40429c <__sflush_r+0x48>
  404290:	6869      	ldr	r1, [r5, #4]
  404292:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404294:	1a52      	subs	r2, r2, r1
  404296:	b10b      	cbz	r3, 40429c <__sflush_r+0x48>
  404298:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40429a:	1ad2      	subs	r2, r2, r3
  40429c:	2300      	movs	r3, #0
  40429e:	69e9      	ldr	r1, [r5, #28]
  4042a0:	4640      	mov	r0, r8
  4042a2:	47a0      	blx	r4
  4042a4:	1c44      	adds	r4, r0, #1
  4042a6:	d03c      	beq.n	404322 <__sflush_r+0xce>
  4042a8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4042ac:	692a      	ldr	r2, [r5, #16]
  4042ae:	602a      	str	r2, [r5, #0]
  4042b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4042b4:	2200      	movs	r2, #0
  4042b6:	81ab      	strh	r3, [r5, #12]
  4042b8:	04db      	lsls	r3, r3, #19
  4042ba:	606a      	str	r2, [r5, #4]
  4042bc:	d447      	bmi.n	40434e <__sflush_r+0xfa>
  4042be:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4042c0:	f8c8 6000 	str.w	r6, [r8]
  4042c4:	b311      	cbz	r1, 40430c <__sflush_r+0xb8>
  4042c6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4042ca:	4299      	cmp	r1, r3
  4042cc:	d002      	beq.n	4042d4 <__sflush_r+0x80>
  4042ce:	4640      	mov	r0, r8
  4042d0:	f000 f95a 	bl	404588 <_free_r>
  4042d4:	2000      	movs	r0, #0
  4042d6:	6328      	str	r0, [r5, #48]	; 0x30
  4042d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4042dc:	692e      	ldr	r6, [r5, #16]
  4042de:	b1ae      	cbz	r6, 40430c <__sflush_r+0xb8>
  4042e0:	682c      	ldr	r4, [r5, #0]
  4042e2:	602e      	str	r6, [r5, #0]
  4042e4:	0791      	lsls	r1, r2, #30
  4042e6:	bf0c      	ite	eq
  4042e8:	696b      	ldreq	r3, [r5, #20]
  4042ea:	2300      	movne	r3, #0
  4042ec:	1ba4      	subs	r4, r4, r6
  4042ee:	60ab      	str	r3, [r5, #8]
  4042f0:	e00a      	b.n	404308 <__sflush_r+0xb4>
  4042f2:	4623      	mov	r3, r4
  4042f4:	4632      	mov	r2, r6
  4042f6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4042f8:	69e9      	ldr	r1, [r5, #28]
  4042fa:	4640      	mov	r0, r8
  4042fc:	47b8      	blx	r7
  4042fe:	2800      	cmp	r0, #0
  404300:	eba4 0400 	sub.w	r4, r4, r0
  404304:	4406      	add	r6, r0
  404306:	dd04      	ble.n	404312 <__sflush_r+0xbe>
  404308:	2c00      	cmp	r4, #0
  40430a:	dcf2      	bgt.n	4042f2 <__sflush_r+0x9e>
  40430c:	2000      	movs	r0, #0
  40430e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404312:	89ab      	ldrh	r3, [r5, #12]
  404314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404318:	81ab      	strh	r3, [r5, #12]
  40431a:	f04f 30ff 	mov.w	r0, #4294967295
  40431e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404322:	f8d8 4000 	ldr.w	r4, [r8]
  404326:	2c1d      	cmp	r4, #29
  404328:	d8f3      	bhi.n	404312 <__sflush_r+0xbe>
  40432a:	4b19      	ldr	r3, [pc, #100]	; (404390 <__sflush_r+0x13c>)
  40432c:	40e3      	lsrs	r3, r4
  40432e:	43db      	mvns	r3, r3
  404330:	f013 0301 	ands.w	r3, r3, #1
  404334:	d1ed      	bne.n	404312 <__sflush_r+0xbe>
  404336:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40433a:	606b      	str	r3, [r5, #4]
  40433c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404340:	6929      	ldr	r1, [r5, #16]
  404342:	81ab      	strh	r3, [r5, #12]
  404344:	04da      	lsls	r2, r3, #19
  404346:	6029      	str	r1, [r5, #0]
  404348:	d5b9      	bpl.n	4042be <__sflush_r+0x6a>
  40434a:	2c00      	cmp	r4, #0
  40434c:	d1b7      	bne.n	4042be <__sflush_r+0x6a>
  40434e:	6528      	str	r0, [r5, #80]	; 0x50
  404350:	e7b5      	b.n	4042be <__sflush_r+0x6a>
  404352:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404354:	2a00      	cmp	r2, #0
  404356:	dc8c      	bgt.n	404272 <__sflush_r+0x1e>
  404358:	e7d8      	b.n	40430c <__sflush_r+0xb8>
  40435a:	2301      	movs	r3, #1
  40435c:	69e9      	ldr	r1, [r5, #28]
  40435e:	4640      	mov	r0, r8
  404360:	47a0      	blx	r4
  404362:	1c43      	adds	r3, r0, #1
  404364:	4602      	mov	r2, r0
  404366:	d002      	beq.n	40436e <__sflush_r+0x11a>
  404368:	89ab      	ldrh	r3, [r5, #12]
  40436a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40436c:	e78e      	b.n	40428c <__sflush_r+0x38>
  40436e:	f8d8 3000 	ldr.w	r3, [r8]
  404372:	2b00      	cmp	r3, #0
  404374:	d0f8      	beq.n	404368 <__sflush_r+0x114>
  404376:	2b1d      	cmp	r3, #29
  404378:	d001      	beq.n	40437e <__sflush_r+0x12a>
  40437a:	2b16      	cmp	r3, #22
  40437c:	d102      	bne.n	404384 <__sflush_r+0x130>
  40437e:	f8c8 6000 	str.w	r6, [r8]
  404382:	e7c3      	b.n	40430c <__sflush_r+0xb8>
  404384:	89ab      	ldrh	r3, [r5, #12]
  404386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40438a:	81ab      	strh	r3, [r5, #12]
  40438c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404390:	20400001 	.word	0x20400001

00404394 <_fflush_r>:
  404394:	b538      	push	{r3, r4, r5, lr}
  404396:	460d      	mov	r5, r1
  404398:	4604      	mov	r4, r0
  40439a:	b108      	cbz	r0, 4043a0 <_fflush_r+0xc>
  40439c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40439e:	b1bb      	cbz	r3, 4043d0 <_fflush_r+0x3c>
  4043a0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4043a4:	b188      	cbz	r0, 4043ca <_fflush_r+0x36>
  4043a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4043a8:	07db      	lsls	r3, r3, #31
  4043aa:	d401      	bmi.n	4043b0 <_fflush_r+0x1c>
  4043ac:	0581      	lsls	r1, r0, #22
  4043ae:	d517      	bpl.n	4043e0 <_fflush_r+0x4c>
  4043b0:	4620      	mov	r0, r4
  4043b2:	4629      	mov	r1, r5
  4043b4:	f7ff ff4e 	bl	404254 <__sflush_r>
  4043b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4043ba:	07da      	lsls	r2, r3, #31
  4043bc:	4604      	mov	r4, r0
  4043be:	d402      	bmi.n	4043c6 <_fflush_r+0x32>
  4043c0:	89ab      	ldrh	r3, [r5, #12]
  4043c2:	059b      	lsls	r3, r3, #22
  4043c4:	d507      	bpl.n	4043d6 <_fflush_r+0x42>
  4043c6:	4620      	mov	r0, r4
  4043c8:	bd38      	pop	{r3, r4, r5, pc}
  4043ca:	4604      	mov	r4, r0
  4043cc:	4620      	mov	r0, r4
  4043ce:	bd38      	pop	{r3, r4, r5, pc}
  4043d0:	f000 f838 	bl	404444 <__sinit>
  4043d4:	e7e4      	b.n	4043a0 <_fflush_r+0xc>
  4043d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4043d8:	f000 fb72 	bl	404ac0 <__retarget_lock_release_recursive>
  4043dc:	4620      	mov	r0, r4
  4043de:	bd38      	pop	{r3, r4, r5, pc}
  4043e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4043e2:	f000 fb6b 	bl	404abc <__retarget_lock_acquire_recursive>
  4043e6:	e7e3      	b.n	4043b0 <_fflush_r+0x1c>

004043e8 <_cleanup_r>:
  4043e8:	4901      	ldr	r1, [pc, #4]	; (4043f0 <_cleanup_r+0x8>)
  4043ea:	f000 bb2b 	b.w	404a44 <_fwalk_reent>
  4043ee:	bf00      	nop
  4043f0:	00406109 	.word	0x00406109

004043f4 <std.isra.0>:
  4043f4:	b510      	push	{r4, lr}
  4043f6:	2300      	movs	r3, #0
  4043f8:	4604      	mov	r4, r0
  4043fa:	8181      	strh	r1, [r0, #12]
  4043fc:	81c2      	strh	r2, [r0, #14]
  4043fe:	6003      	str	r3, [r0, #0]
  404400:	6043      	str	r3, [r0, #4]
  404402:	6083      	str	r3, [r0, #8]
  404404:	6643      	str	r3, [r0, #100]	; 0x64
  404406:	6103      	str	r3, [r0, #16]
  404408:	6143      	str	r3, [r0, #20]
  40440a:	6183      	str	r3, [r0, #24]
  40440c:	4619      	mov	r1, r3
  40440e:	2208      	movs	r2, #8
  404410:	305c      	adds	r0, #92	; 0x5c
  404412:	f7fd fb17 	bl	401a44 <memset>
  404416:	4807      	ldr	r0, [pc, #28]	; (404434 <std.isra.0+0x40>)
  404418:	4907      	ldr	r1, [pc, #28]	; (404438 <std.isra.0+0x44>)
  40441a:	4a08      	ldr	r2, [pc, #32]	; (40443c <std.isra.0+0x48>)
  40441c:	4b08      	ldr	r3, [pc, #32]	; (404440 <std.isra.0+0x4c>)
  40441e:	6220      	str	r0, [r4, #32]
  404420:	61e4      	str	r4, [r4, #28]
  404422:	6261      	str	r1, [r4, #36]	; 0x24
  404424:	62a2      	str	r2, [r4, #40]	; 0x28
  404426:	62e3      	str	r3, [r4, #44]	; 0x2c
  404428:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40442c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404430:	f000 bb40 	b.w	404ab4 <__retarget_lock_init_recursive>
  404434:	00405d49 	.word	0x00405d49
  404438:	00405d6d 	.word	0x00405d6d
  40443c:	00405da9 	.word	0x00405da9
  404440:	00405dc9 	.word	0x00405dc9

00404444 <__sinit>:
  404444:	b510      	push	{r4, lr}
  404446:	4604      	mov	r4, r0
  404448:	4812      	ldr	r0, [pc, #72]	; (404494 <__sinit+0x50>)
  40444a:	f000 fb37 	bl	404abc <__retarget_lock_acquire_recursive>
  40444e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404450:	b9d2      	cbnz	r2, 404488 <__sinit+0x44>
  404452:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404456:	4810      	ldr	r0, [pc, #64]	; (404498 <__sinit+0x54>)
  404458:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40445c:	2103      	movs	r1, #3
  40445e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404462:	63e0      	str	r0, [r4, #60]	; 0x3c
  404464:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404468:	6860      	ldr	r0, [r4, #4]
  40446a:	2104      	movs	r1, #4
  40446c:	f7ff ffc2 	bl	4043f4 <std.isra.0>
  404470:	2201      	movs	r2, #1
  404472:	2109      	movs	r1, #9
  404474:	68a0      	ldr	r0, [r4, #8]
  404476:	f7ff ffbd 	bl	4043f4 <std.isra.0>
  40447a:	2202      	movs	r2, #2
  40447c:	2112      	movs	r1, #18
  40447e:	68e0      	ldr	r0, [r4, #12]
  404480:	f7ff ffb8 	bl	4043f4 <std.isra.0>
  404484:	2301      	movs	r3, #1
  404486:	63a3      	str	r3, [r4, #56]	; 0x38
  404488:	4802      	ldr	r0, [pc, #8]	; (404494 <__sinit+0x50>)
  40448a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40448e:	f000 bb17 	b.w	404ac0 <__retarget_lock_release_recursive>
  404492:	bf00      	nop
  404494:	20000e9c 	.word	0x20000e9c
  404498:	004043e9 	.word	0x004043e9

0040449c <__sfp_lock_acquire>:
  40449c:	4801      	ldr	r0, [pc, #4]	; (4044a4 <__sfp_lock_acquire+0x8>)
  40449e:	f000 bb0d 	b.w	404abc <__retarget_lock_acquire_recursive>
  4044a2:	bf00      	nop
  4044a4:	20000eb0 	.word	0x20000eb0

004044a8 <__sfp_lock_release>:
  4044a8:	4801      	ldr	r0, [pc, #4]	; (4044b0 <__sfp_lock_release+0x8>)
  4044aa:	f000 bb09 	b.w	404ac0 <__retarget_lock_release_recursive>
  4044ae:	bf00      	nop
  4044b0:	20000eb0 	.word	0x20000eb0

004044b4 <__libc_fini_array>:
  4044b4:	b538      	push	{r3, r4, r5, lr}
  4044b6:	4c0a      	ldr	r4, [pc, #40]	; (4044e0 <__libc_fini_array+0x2c>)
  4044b8:	4d0a      	ldr	r5, [pc, #40]	; (4044e4 <__libc_fini_array+0x30>)
  4044ba:	1b64      	subs	r4, r4, r5
  4044bc:	10a4      	asrs	r4, r4, #2
  4044be:	d00a      	beq.n	4044d6 <__libc_fini_array+0x22>
  4044c0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4044c4:	3b01      	subs	r3, #1
  4044c6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4044ca:	3c01      	subs	r4, #1
  4044cc:	f855 3904 	ldr.w	r3, [r5], #-4
  4044d0:	4798      	blx	r3
  4044d2:	2c00      	cmp	r4, #0
  4044d4:	d1f9      	bne.n	4044ca <__libc_fini_array+0x16>
  4044d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4044da:	f003 ba1f 	b.w	40791c <_fini>
  4044de:	bf00      	nop
  4044e0:	0040792c 	.word	0x0040792c
  4044e4:	00407928 	.word	0x00407928

004044e8 <_malloc_trim_r>:
  4044e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044ea:	4f24      	ldr	r7, [pc, #144]	; (40457c <_malloc_trim_r+0x94>)
  4044ec:	460c      	mov	r4, r1
  4044ee:	4606      	mov	r6, r0
  4044f0:	f000 ff6c 	bl	4053cc <__malloc_lock>
  4044f4:	68bb      	ldr	r3, [r7, #8]
  4044f6:	685d      	ldr	r5, [r3, #4]
  4044f8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4044fc:	310f      	adds	r1, #15
  4044fe:	f025 0503 	bic.w	r5, r5, #3
  404502:	4429      	add	r1, r5
  404504:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404508:	f021 010f 	bic.w	r1, r1, #15
  40450c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404510:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404514:	db07      	blt.n	404526 <_malloc_trim_r+0x3e>
  404516:	2100      	movs	r1, #0
  404518:	4630      	mov	r0, r6
  40451a:	f001 fc03 	bl	405d24 <_sbrk_r>
  40451e:	68bb      	ldr	r3, [r7, #8]
  404520:	442b      	add	r3, r5
  404522:	4298      	cmp	r0, r3
  404524:	d004      	beq.n	404530 <_malloc_trim_r+0x48>
  404526:	4630      	mov	r0, r6
  404528:	f000 ff56 	bl	4053d8 <__malloc_unlock>
  40452c:	2000      	movs	r0, #0
  40452e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404530:	4261      	negs	r1, r4
  404532:	4630      	mov	r0, r6
  404534:	f001 fbf6 	bl	405d24 <_sbrk_r>
  404538:	3001      	adds	r0, #1
  40453a:	d00d      	beq.n	404558 <_malloc_trim_r+0x70>
  40453c:	4b10      	ldr	r3, [pc, #64]	; (404580 <_malloc_trim_r+0x98>)
  40453e:	68ba      	ldr	r2, [r7, #8]
  404540:	6819      	ldr	r1, [r3, #0]
  404542:	1b2d      	subs	r5, r5, r4
  404544:	f045 0501 	orr.w	r5, r5, #1
  404548:	4630      	mov	r0, r6
  40454a:	1b09      	subs	r1, r1, r4
  40454c:	6055      	str	r5, [r2, #4]
  40454e:	6019      	str	r1, [r3, #0]
  404550:	f000 ff42 	bl	4053d8 <__malloc_unlock>
  404554:	2001      	movs	r0, #1
  404556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404558:	2100      	movs	r1, #0
  40455a:	4630      	mov	r0, r6
  40455c:	f001 fbe2 	bl	405d24 <_sbrk_r>
  404560:	68ba      	ldr	r2, [r7, #8]
  404562:	1a83      	subs	r3, r0, r2
  404564:	2b0f      	cmp	r3, #15
  404566:	ddde      	ble.n	404526 <_malloc_trim_r+0x3e>
  404568:	4c06      	ldr	r4, [pc, #24]	; (404584 <_malloc_trim_r+0x9c>)
  40456a:	4905      	ldr	r1, [pc, #20]	; (404580 <_malloc_trim_r+0x98>)
  40456c:	6824      	ldr	r4, [r4, #0]
  40456e:	f043 0301 	orr.w	r3, r3, #1
  404572:	1b00      	subs	r0, r0, r4
  404574:	6053      	str	r3, [r2, #4]
  404576:	6008      	str	r0, [r1, #0]
  404578:	e7d5      	b.n	404526 <_malloc_trim_r+0x3e>
  40457a:	bf00      	nop
  40457c:	2000045c 	.word	0x2000045c
  404580:	20000e30 	.word	0x20000e30
  404584:	20000864 	.word	0x20000864

00404588 <_free_r>:
  404588:	2900      	cmp	r1, #0
  40458a:	d044      	beq.n	404616 <_free_r+0x8e>
  40458c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404590:	460d      	mov	r5, r1
  404592:	4680      	mov	r8, r0
  404594:	f000 ff1a 	bl	4053cc <__malloc_lock>
  404598:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40459c:	4969      	ldr	r1, [pc, #420]	; (404744 <_free_r+0x1bc>)
  40459e:	f027 0301 	bic.w	r3, r7, #1
  4045a2:	f1a5 0408 	sub.w	r4, r5, #8
  4045a6:	18e2      	adds	r2, r4, r3
  4045a8:	688e      	ldr	r6, [r1, #8]
  4045aa:	6850      	ldr	r0, [r2, #4]
  4045ac:	42b2      	cmp	r2, r6
  4045ae:	f020 0003 	bic.w	r0, r0, #3
  4045b2:	d05e      	beq.n	404672 <_free_r+0xea>
  4045b4:	07fe      	lsls	r6, r7, #31
  4045b6:	6050      	str	r0, [r2, #4]
  4045b8:	d40b      	bmi.n	4045d2 <_free_r+0x4a>
  4045ba:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4045be:	1be4      	subs	r4, r4, r7
  4045c0:	f101 0e08 	add.w	lr, r1, #8
  4045c4:	68a5      	ldr	r5, [r4, #8]
  4045c6:	4575      	cmp	r5, lr
  4045c8:	443b      	add	r3, r7
  4045ca:	d06d      	beq.n	4046a8 <_free_r+0x120>
  4045cc:	68e7      	ldr	r7, [r4, #12]
  4045ce:	60ef      	str	r7, [r5, #12]
  4045d0:	60bd      	str	r5, [r7, #8]
  4045d2:	1815      	adds	r5, r2, r0
  4045d4:	686d      	ldr	r5, [r5, #4]
  4045d6:	07ed      	lsls	r5, r5, #31
  4045d8:	d53e      	bpl.n	404658 <_free_r+0xd0>
  4045da:	f043 0201 	orr.w	r2, r3, #1
  4045de:	6062      	str	r2, [r4, #4]
  4045e0:	50e3      	str	r3, [r4, r3]
  4045e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4045e6:	d217      	bcs.n	404618 <_free_r+0x90>
  4045e8:	08db      	lsrs	r3, r3, #3
  4045ea:	1c58      	adds	r0, r3, #1
  4045ec:	109a      	asrs	r2, r3, #2
  4045ee:	684d      	ldr	r5, [r1, #4]
  4045f0:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4045f4:	60a7      	str	r7, [r4, #8]
  4045f6:	2301      	movs	r3, #1
  4045f8:	4093      	lsls	r3, r2
  4045fa:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4045fe:	432b      	orrs	r3, r5
  404600:	3a08      	subs	r2, #8
  404602:	60e2      	str	r2, [r4, #12]
  404604:	604b      	str	r3, [r1, #4]
  404606:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40460a:	60fc      	str	r4, [r7, #12]
  40460c:	4640      	mov	r0, r8
  40460e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404612:	f000 bee1 	b.w	4053d8 <__malloc_unlock>
  404616:	4770      	bx	lr
  404618:	0a5a      	lsrs	r2, r3, #9
  40461a:	2a04      	cmp	r2, #4
  40461c:	d852      	bhi.n	4046c4 <_free_r+0x13c>
  40461e:	099a      	lsrs	r2, r3, #6
  404620:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404624:	00ff      	lsls	r7, r7, #3
  404626:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40462a:	19c8      	adds	r0, r1, r7
  40462c:	59ca      	ldr	r2, [r1, r7]
  40462e:	3808      	subs	r0, #8
  404630:	4290      	cmp	r0, r2
  404632:	d04f      	beq.n	4046d4 <_free_r+0x14c>
  404634:	6851      	ldr	r1, [r2, #4]
  404636:	f021 0103 	bic.w	r1, r1, #3
  40463a:	428b      	cmp	r3, r1
  40463c:	d232      	bcs.n	4046a4 <_free_r+0x11c>
  40463e:	6892      	ldr	r2, [r2, #8]
  404640:	4290      	cmp	r0, r2
  404642:	d1f7      	bne.n	404634 <_free_r+0xac>
  404644:	68c3      	ldr	r3, [r0, #12]
  404646:	60a0      	str	r0, [r4, #8]
  404648:	60e3      	str	r3, [r4, #12]
  40464a:	609c      	str	r4, [r3, #8]
  40464c:	60c4      	str	r4, [r0, #12]
  40464e:	4640      	mov	r0, r8
  404650:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404654:	f000 bec0 	b.w	4053d8 <__malloc_unlock>
  404658:	6895      	ldr	r5, [r2, #8]
  40465a:	4f3b      	ldr	r7, [pc, #236]	; (404748 <_free_r+0x1c0>)
  40465c:	42bd      	cmp	r5, r7
  40465e:	4403      	add	r3, r0
  404660:	d040      	beq.n	4046e4 <_free_r+0x15c>
  404662:	68d0      	ldr	r0, [r2, #12]
  404664:	60e8      	str	r0, [r5, #12]
  404666:	f043 0201 	orr.w	r2, r3, #1
  40466a:	6085      	str	r5, [r0, #8]
  40466c:	6062      	str	r2, [r4, #4]
  40466e:	50e3      	str	r3, [r4, r3]
  404670:	e7b7      	b.n	4045e2 <_free_r+0x5a>
  404672:	07ff      	lsls	r7, r7, #31
  404674:	4403      	add	r3, r0
  404676:	d407      	bmi.n	404688 <_free_r+0x100>
  404678:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40467c:	1aa4      	subs	r4, r4, r2
  40467e:	4413      	add	r3, r2
  404680:	68a0      	ldr	r0, [r4, #8]
  404682:	68e2      	ldr	r2, [r4, #12]
  404684:	60c2      	str	r2, [r0, #12]
  404686:	6090      	str	r0, [r2, #8]
  404688:	4a30      	ldr	r2, [pc, #192]	; (40474c <_free_r+0x1c4>)
  40468a:	6812      	ldr	r2, [r2, #0]
  40468c:	f043 0001 	orr.w	r0, r3, #1
  404690:	4293      	cmp	r3, r2
  404692:	6060      	str	r0, [r4, #4]
  404694:	608c      	str	r4, [r1, #8]
  404696:	d3b9      	bcc.n	40460c <_free_r+0x84>
  404698:	4b2d      	ldr	r3, [pc, #180]	; (404750 <_free_r+0x1c8>)
  40469a:	4640      	mov	r0, r8
  40469c:	6819      	ldr	r1, [r3, #0]
  40469e:	f7ff ff23 	bl	4044e8 <_malloc_trim_r>
  4046a2:	e7b3      	b.n	40460c <_free_r+0x84>
  4046a4:	4610      	mov	r0, r2
  4046a6:	e7cd      	b.n	404644 <_free_r+0xbc>
  4046a8:	1811      	adds	r1, r2, r0
  4046aa:	6849      	ldr	r1, [r1, #4]
  4046ac:	07c9      	lsls	r1, r1, #31
  4046ae:	d444      	bmi.n	40473a <_free_r+0x1b2>
  4046b0:	6891      	ldr	r1, [r2, #8]
  4046b2:	68d2      	ldr	r2, [r2, #12]
  4046b4:	60ca      	str	r2, [r1, #12]
  4046b6:	4403      	add	r3, r0
  4046b8:	f043 0001 	orr.w	r0, r3, #1
  4046bc:	6091      	str	r1, [r2, #8]
  4046be:	6060      	str	r0, [r4, #4]
  4046c0:	50e3      	str	r3, [r4, r3]
  4046c2:	e7a3      	b.n	40460c <_free_r+0x84>
  4046c4:	2a14      	cmp	r2, #20
  4046c6:	d816      	bhi.n	4046f6 <_free_r+0x16e>
  4046c8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4046cc:	00ff      	lsls	r7, r7, #3
  4046ce:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4046d2:	e7aa      	b.n	40462a <_free_r+0xa2>
  4046d4:	10aa      	asrs	r2, r5, #2
  4046d6:	2301      	movs	r3, #1
  4046d8:	684d      	ldr	r5, [r1, #4]
  4046da:	4093      	lsls	r3, r2
  4046dc:	432b      	orrs	r3, r5
  4046de:	604b      	str	r3, [r1, #4]
  4046e0:	4603      	mov	r3, r0
  4046e2:	e7b0      	b.n	404646 <_free_r+0xbe>
  4046e4:	f043 0201 	orr.w	r2, r3, #1
  4046e8:	614c      	str	r4, [r1, #20]
  4046ea:	610c      	str	r4, [r1, #16]
  4046ec:	60e5      	str	r5, [r4, #12]
  4046ee:	60a5      	str	r5, [r4, #8]
  4046f0:	6062      	str	r2, [r4, #4]
  4046f2:	50e3      	str	r3, [r4, r3]
  4046f4:	e78a      	b.n	40460c <_free_r+0x84>
  4046f6:	2a54      	cmp	r2, #84	; 0x54
  4046f8:	d806      	bhi.n	404708 <_free_r+0x180>
  4046fa:	0b1a      	lsrs	r2, r3, #12
  4046fc:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404700:	00ff      	lsls	r7, r7, #3
  404702:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404706:	e790      	b.n	40462a <_free_r+0xa2>
  404708:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40470c:	d806      	bhi.n	40471c <_free_r+0x194>
  40470e:	0bda      	lsrs	r2, r3, #15
  404710:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404714:	00ff      	lsls	r7, r7, #3
  404716:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40471a:	e786      	b.n	40462a <_free_r+0xa2>
  40471c:	f240 5054 	movw	r0, #1364	; 0x554
  404720:	4282      	cmp	r2, r0
  404722:	d806      	bhi.n	404732 <_free_r+0x1aa>
  404724:	0c9a      	lsrs	r2, r3, #18
  404726:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40472a:	00ff      	lsls	r7, r7, #3
  40472c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404730:	e77b      	b.n	40462a <_free_r+0xa2>
  404732:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404736:	257e      	movs	r5, #126	; 0x7e
  404738:	e777      	b.n	40462a <_free_r+0xa2>
  40473a:	f043 0101 	orr.w	r1, r3, #1
  40473e:	6061      	str	r1, [r4, #4]
  404740:	6013      	str	r3, [r2, #0]
  404742:	e763      	b.n	40460c <_free_r+0x84>
  404744:	2000045c 	.word	0x2000045c
  404748:	20000464 	.word	0x20000464
  40474c:	20000868 	.word	0x20000868
  404750:	20000e60 	.word	0x20000e60

00404754 <__sfvwrite_r>:
  404754:	6893      	ldr	r3, [r2, #8]
  404756:	2b00      	cmp	r3, #0
  404758:	d073      	beq.n	404842 <__sfvwrite_r+0xee>
  40475a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40475e:	898b      	ldrh	r3, [r1, #12]
  404760:	b083      	sub	sp, #12
  404762:	460c      	mov	r4, r1
  404764:	0719      	lsls	r1, r3, #28
  404766:	9000      	str	r0, [sp, #0]
  404768:	4616      	mov	r6, r2
  40476a:	d526      	bpl.n	4047ba <__sfvwrite_r+0x66>
  40476c:	6922      	ldr	r2, [r4, #16]
  40476e:	b322      	cbz	r2, 4047ba <__sfvwrite_r+0x66>
  404770:	f013 0002 	ands.w	r0, r3, #2
  404774:	6835      	ldr	r5, [r6, #0]
  404776:	d02c      	beq.n	4047d2 <__sfvwrite_r+0x7e>
  404778:	f04f 0900 	mov.w	r9, #0
  40477c:	4fb0      	ldr	r7, [pc, #704]	; (404a40 <__sfvwrite_r+0x2ec>)
  40477e:	46c8      	mov	r8, r9
  404780:	46b2      	mov	sl, r6
  404782:	45b8      	cmp	r8, r7
  404784:	4643      	mov	r3, r8
  404786:	464a      	mov	r2, r9
  404788:	bf28      	it	cs
  40478a:	463b      	movcs	r3, r7
  40478c:	9800      	ldr	r0, [sp, #0]
  40478e:	f1b8 0f00 	cmp.w	r8, #0
  404792:	d050      	beq.n	404836 <__sfvwrite_r+0xe2>
  404794:	69e1      	ldr	r1, [r4, #28]
  404796:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404798:	47b0      	blx	r6
  40479a:	2800      	cmp	r0, #0
  40479c:	dd58      	ble.n	404850 <__sfvwrite_r+0xfc>
  40479e:	f8da 3008 	ldr.w	r3, [sl, #8]
  4047a2:	1a1b      	subs	r3, r3, r0
  4047a4:	4481      	add	r9, r0
  4047a6:	eba8 0800 	sub.w	r8, r8, r0
  4047aa:	f8ca 3008 	str.w	r3, [sl, #8]
  4047ae:	2b00      	cmp	r3, #0
  4047b0:	d1e7      	bne.n	404782 <__sfvwrite_r+0x2e>
  4047b2:	2000      	movs	r0, #0
  4047b4:	b003      	add	sp, #12
  4047b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047ba:	4621      	mov	r1, r4
  4047bc:	9800      	ldr	r0, [sp, #0]
  4047be:	f001 fb9b 	bl	405ef8 <__swsetup_r>
  4047c2:	2800      	cmp	r0, #0
  4047c4:	f040 8133 	bne.w	404a2e <__sfvwrite_r+0x2da>
  4047c8:	89a3      	ldrh	r3, [r4, #12]
  4047ca:	6835      	ldr	r5, [r6, #0]
  4047cc:	f013 0002 	ands.w	r0, r3, #2
  4047d0:	d1d2      	bne.n	404778 <__sfvwrite_r+0x24>
  4047d2:	f013 0901 	ands.w	r9, r3, #1
  4047d6:	d145      	bne.n	404864 <__sfvwrite_r+0x110>
  4047d8:	464f      	mov	r7, r9
  4047da:	9601      	str	r6, [sp, #4]
  4047dc:	b337      	cbz	r7, 40482c <__sfvwrite_r+0xd8>
  4047de:	059a      	lsls	r2, r3, #22
  4047e0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4047e4:	f140 8083 	bpl.w	4048ee <__sfvwrite_r+0x19a>
  4047e8:	4547      	cmp	r7, r8
  4047ea:	46c3      	mov	fp, r8
  4047ec:	f0c0 80ab 	bcc.w	404946 <__sfvwrite_r+0x1f2>
  4047f0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4047f4:	f040 80ac 	bne.w	404950 <__sfvwrite_r+0x1fc>
  4047f8:	6820      	ldr	r0, [r4, #0]
  4047fa:	46ba      	mov	sl, r7
  4047fc:	465a      	mov	r2, fp
  4047fe:	4649      	mov	r1, r9
  404800:	f000 fd80 	bl	405304 <memmove>
  404804:	68a2      	ldr	r2, [r4, #8]
  404806:	6823      	ldr	r3, [r4, #0]
  404808:	eba2 0208 	sub.w	r2, r2, r8
  40480c:	445b      	add	r3, fp
  40480e:	60a2      	str	r2, [r4, #8]
  404810:	6023      	str	r3, [r4, #0]
  404812:	9a01      	ldr	r2, [sp, #4]
  404814:	6893      	ldr	r3, [r2, #8]
  404816:	eba3 030a 	sub.w	r3, r3, sl
  40481a:	44d1      	add	r9, sl
  40481c:	eba7 070a 	sub.w	r7, r7, sl
  404820:	6093      	str	r3, [r2, #8]
  404822:	2b00      	cmp	r3, #0
  404824:	d0c5      	beq.n	4047b2 <__sfvwrite_r+0x5e>
  404826:	89a3      	ldrh	r3, [r4, #12]
  404828:	2f00      	cmp	r7, #0
  40482a:	d1d8      	bne.n	4047de <__sfvwrite_r+0x8a>
  40482c:	f8d5 9000 	ldr.w	r9, [r5]
  404830:	686f      	ldr	r7, [r5, #4]
  404832:	3508      	adds	r5, #8
  404834:	e7d2      	b.n	4047dc <__sfvwrite_r+0x88>
  404836:	f8d5 9000 	ldr.w	r9, [r5]
  40483a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40483e:	3508      	adds	r5, #8
  404840:	e79f      	b.n	404782 <__sfvwrite_r+0x2e>
  404842:	2000      	movs	r0, #0
  404844:	4770      	bx	lr
  404846:	4621      	mov	r1, r4
  404848:	9800      	ldr	r0, [sp, #0]
  40484a:	f7ff fda3 	bl	404394 <_fflush_r>
  40484e:	b370      	cbz	r0, 4048ae <__sfvwrite_r+0x15a>
  404850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404858:	f04f 30ff 	mov.w	r0, #4294967295
  40485c:	81a3      	strh	r3, [r4, #12]
  40485e:	b003      	add	sp, #12
  404860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404864:	4681      	mov	r9, r0
  404866:	4633      	mov	r3, r6
  404868:	464e      	mov	r6, r9
  40486a:	46a8      	mov	r8, r5
  40486c:	469a      	mov	sl, r3
  40486e:	464d      	mov	r5, r9
  404870:	b34e      	cbz	r6, 4048c6 <__sfvwrite_r+0x172>
  404872:	b380      	cbz	r0, 4048d6 <__sfvwrite_r+0x182>
  404874:	6820      	ldr	r0, [r4, #0]
  404876:	6923      	ldr	r3, [r4, #16]
  404878:	6962      	ldr	r2, [r4, #20]
  40487a:	45b1      	cmp	r9, r6
  40487c:	46cb      	mov	fp, r9
  40487e:	bf28      	it	cs
  404880:	46b3      	movcs	fp, r6
  404882:	4298      	cmp	r0, r3
  404884:	465f      	mov	r7, fp
  404886:	d904      	bls.n	404892 <__sfvwrite_r+0x13e>
  404888:	68a3      	ldr	r3, [r4, #8]
  40488a:	4413      	add	r3, r2
  40488c:	459b      	cmp	fp, r3
  40488e:	f300 80a6 	bgt.w	4049de <__sfvwrite_r+0x28a>
  404892:	4593      	cmp	fp, r2
  404894:	db4b      	blt.n	40492e <__sfvwrite_r+0x1da>
  404896:	4613      	mov	r3, r2
  404898:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40489a:	69e1      	ldr	r1, [r4, #28]
  40489c:	9800      	ldr	r0, [sp, #0]
  40489e:	462a      	mov	r2, r5
  4048a0:	47b8      	blx	r7
  4048a2:	1e07      	subs	r7, r0, #0
  4048a4:	ddd4      	ble.n	404850 <__sfvwrite_r+0xfc>
  4048a6:	ebb9 0907 	subs.w	r9, r9, r7
  4048aa:	d0cc      	beq.n	404846 <__sfvwrite_r+0xf2>
  4048ac:	2001      	movs	r0, #1
  4048ae:	f8da 3008 	ldr.w	r3, [sl, #8]
  4048b2:	1bdb      	subs	r3, r3, r7
  4048b4:	443d      	add	r5, r7
  4048b6:	1bf6      	subs	r6, r6, r7
  4048b8:	f8ca 3008 	str.w	r3, [sl, #8]
  4048bc:	2b00      	cmp	r3, #0
  4048be:	f43f af78 	beq.w	4047b2 <__sfvwrite_r+0x5e>
  4048c2:	2e00      	cmp	r6, #0
  4048c4:	d1d5      	bne.n	404872 <__sfvwrite_r+0x11e>
  4048c6:	f108 0308 	add.w	r3, r8, #8
  4048ca:	e913 0060 	ldmdb	r3, {r5, r6}
  4048ce:	4698      	mov	r8, r3
  4048d0:	3308      	adds	r3, #8
  4048d2:	2e00      	cmp	r6, #0
  4048d4:	d0f9      	beq.n	4048ca <__sfvwrite_r+0x176>
  4048d6:	4632      	mov	r2, r6
  4048d8:	210a      	movs	r1, #10
  4048da:	4628      	mov	r0, r5
  4048dc:	f000 fc28 	bl	405130 <memchr>
  4048e0:	2800      	cmp	r0, #0
  4048e2:	f000 80a1 	beq.w	404a28 <__sfvwrite_r+0x2d4>
  4048e6:	3001      	adds	r0, #1
  4048e8:	eba0 0905 	sub.w	r9, r0, r5
  4048ec:	e7c2      	b.n	404874 <__sfvwrite_r+0x120>
  4048ee:	6820      	ldr	r0, [r4, #0]
  4048f0:	6923      	ldr	r3, [r4, #16]
  4048f2:	4298      	cmp	r0, r3
  4048f4:	d802      	bhi.n	4048fc <__sfvwrite_r+0x1a8>
  4048f6:	6963      	ldr	r3, [r4, #20]
  4048f8:	429f      	cmp	r7, r3
  4048fa:	d25d      	bcs.n	4049b8 <__sfvwrite_r+0x264>
  4048fc:	45b8      	cmp	r8, r7
  4048fe:	bf28      	it	cs
  404900:	46b8      	movcs	r8, r7
  404902:	4642      	mov	r2, r8
  404904:	4649      	mov	r1, r9
  404906:	f000 fcfd 	bl	405304 <memmove>
  40490a:	68a3      	ldr	r3, [r4, #8]
  40490c:	6822      	ldr	r2, [r4, #0]
  40490e:	eba3 0308 	sub.w	r3, r3, r8
  404912:	4442      	add	r2, r8
  404914:	60a3      	str	r3, [r4, #8]
  404916:	6022      	str	r2, [r4, #0]
  404918:	b10b      	cbz	r3, 40491e <__sfvwrite_r+0x1ca>
  40491a:	46c2      	mov	sl, r8
  40491c:	e779      	b.n	404812 <__sfvwrite_r+0xbe>
  40491e:	4621      	mov	r1, r4
  404920:	9800      	ldr	r0, [sp, #0]
  404922:	f7ff fd37 	bl	404394 <_fflush_r>
  404926:	2800      	cmp	r0, #0
  404928:	d192      	bne.n	404850 <__sfvwrite_r+0xfc>
  40492a:	46c2      	mov	sl, r8
  40492c:	e771      	b.n	404812 <__sfvwrite_r+0xbe>
  40492e:	465a      	mov	r2, fp
  404930:	4629      	mov	r1, r5
  404932:	f000 fce7 	bl	405304 <memmove>
  404936:	68a2      	ldr	r2, [r4, #8]
  404938:	6823      	ldr	r3, [r4, #0]
  40493a:	eba2 020b 	sub.w	r2, r2, fp
  40493e:	445b      	add	r3, fp
  404940:	60a2      	str	r2, [r4, #8]
  404942:	6023      	str	r3, [r4, #0]
  404944:	e7af      	b.n	4048a6 <__sfvwrite_r+0x152>
  404946:	6820      	ldr	r0, [r4, #0]
  404948:	46b8      	mov	r8, r7
  40494a:	46ba      	mov	sl, r7
  40494c:	46bb      	mov	fp, r7
  40494e:	e755      	b.n	4047fc <__sfvwrite_r+0xa8>
  404950:	6962      	ldr	r2, [r4, #20]
  404952:	6820      	ldr	r0, [r4, #0]
  404954:	6921      	ldr	r1, [r4, #16]
  404956:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40495a:	eba0 0a01 	sub.w	sl, r0, r1
  40495e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404962:	f10a 0001 	add.w	r0, sl, #1
  404966:	ea4f 0868 	mov.w	r8, r8, asr #1
  40496a:	4438      	add	r0, r7
  40496c:	4540      	cmp	r0, r8
  40496e:	4642      	mov	r2, r8
  404970:	bf84      	itt	hi
  404972:	4680      	movhi	r8, r0
  404974:	4642      	movhi	r2, r8
  404976:	055b      	lsls	r3, r3, #21
  404978:	d544      	bpl.n	404a04 <__sfvwrite_r+0x2b0>
  40497a:	4611      	mov	r1, r2
  40497c:	9800      	ldr	r0, [sp, #0]
  40497e:	f000 f921 	bl	404bc4 <_malloc_r>
  404982:	4683      	mov	fp, r0
  404984:	2800      	cmp	r0, #0
  404986:	d055      	beq.n	404a34 <__sfvwrite_r+0x2e0>
  404988:	4652      	mov	r2, sl
  40498a:	6921      	ldr	r1, [r4, #16]
  40498c:	f000 fc20 	bl	4051d0 <memcpy>
  404990:	89a3      	ldrh	r3, [r4, #12]
  404992:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40499a:	81a3      	strh	r3, [r4, #12]
  40499c:	eb0b 000a 	add.w	r0, fp, sl
  4049a0:	eba8 030a 	sub.w	r3, r8, sl
  4049a4:	f8c4 b010 	str.w	fp, [r4, #16]
  4049a8:	f8c4 8014 	str.w	r8, [r4, #20]
  4049ac:	6020      	str	r0, [r4, #0]
  4049ae:	60a3      	str	r3, [r4, #8]
  4049b0:	46b8      	mov	r8, r7
  4049b2:	46ba      	mov	sl, r7
  4049b4:	46bb      	mov	fp, r7
  4049b6:	e721      	b.n	4047fc <__sfvwrite_r+0xa8>
  4049b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4049bc:	42b9      	cmp	r1, r7
  4049be:	bf28      	it	cs
  4049c0:	4639      	movcs	r1, r7
  4049c2:	464a      	mov	r2, r9
  4049c4:	fb91 f1f3 	sdiv	r1, r1, r3
  4049c8:	9800      	ldr	r0, [sp, #0]
  4049ca:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4049cc:	fb03 f301 	mul.w	r3, r3, r1
  4049d0:	69e1      	ldr	r1, [r4, #28]
  4049d2:	47b0      	blx	r6
  4049d4:	f1b0 0a00 	subs.w	sl, r0, #0
  4049d8:	f73f af1b 	bgt.w	404812 <__sfvwrite_r+0xbe>
  4049dc:	e738      	b.n	404850 <__sfvwrite_r+0xfc>
  4049de:	461a      	mov	r2, r3
  4049e0:	4629      	mov	r1, r5
  4049e2:	9301      	str	r3, [sp, #4]
  4049e4:	f000 fc8e 	bl	405304 <memmove>
  4049e8:	6822      	ldr	r2, [r4, #0]
  4049ea:	9b01      	ldr	r3, [sp, #4]
  4049ec:	9800      	ldr	r0, [sp, #0]
  4049ee:	441a      	add	r2, r3
  4049f0:	6022      	str	r2, [r4, #0]
  4049f2:	4621      	mov	r1, r4
  4049f4:	f7ff fcce 	bl	404394 <_fflush_r>
  4049f8:	9b01      	ldr	r3, [sp, #4]
  4049fa:	2800      	cmp	r0, #0
  4049fc:	f47f af28 	bne.w	404850 <__sfvwrite_r+0xfc>
  404a00:	461f      	mov	r7, r3
  404a02:	e750      	b.n	4048a6 <__sfvwrite_r+0x152>
  404a04:	9800      	ldr	r0, [sp, #0]
  404a06:	f000 ffe7 	bl	4059d8 <_realloc_r>
  404a0a:	4683      	mov	fp, r0
  404a0c:	2800      	cmp	r0, #0
  404a0e:	d1c5      	bne.n	40499c <__sfvwrite_r+0x248>
  404a10:	9d00      	ldr	r5, [sp, #0]
  404a12:	6921      	ldr	r1, [r4, #16]
  404a14:	4628      	mov	r0, r5
  404a16:	f7ff fdb7 	bl	404588 <_free_r>
  404a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a1e:	220c      	movs	r2, #12
  404a20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404a24:	602a      	str	r2, [r5, #0]
  404a26:	e715      	b.n	404854 <__sfvwrite_r+0x100>
  404a28:	f106 0901 	add.w	r9, r6, #1
  404a2c:	e722      	b.n	404874 <__sfvwrite_r+0x120>
  404a2e:	f04f 30ff 	mov.w	r0, #4294967295
  404a32:	e6bf      	b.n	4047b4 <__sfvwrite_r+0x60>
  404a34:	9a00      	ldr	r2, [sp, #0]
  404a36:	230c      	movs	r3, #12
  404a38:	6013      	str	r3, [r2, #0]
  404a3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a3e:	e709      	b.n	404854 <__sfvwrite_r+0x100>
  404a40:	7ffffc00 	.word	0x7ffffc00

00404a44 <_fwalk_reent>:
  404a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404a48:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404a4c:	d01f      	beq.n	404a8e <_fwalk_reent+0x4a>
  404a4e:	4688      	mov	r8, r1
  404a50:	4606      	mov	r6, r0
  404a52:	f04f 0900 	mov.w	r9, #0
  404a56:	687d      	ldr	r5, [r7, #4]
  404a58:	68bc      	ldr	r4, [r7, #8]
  404a5a:	3d01      	subs	r5, #1
  404a5c:	d411      	bmi.n	404a82 <_fwalk_reent+0x3e>
  404a5e:	89a3      	ldrh	r3, [r4, #12]
  404a60:	2b01      	cmp	r3, #1
  404a62:	f105 35ff 	add.w	r5, r5, #4294967295
  404a66:	d908      	bls.n	404a7a <_fwalk_reent+0x36>
  404a68:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404a6c:	3301      	adds	r3, #1
  404a6e:	4621      	mov	r1, r4
  404a70:	4630      	mov	r0, r6
  404a72:	d002      	beq.n	404a7a <_fwalk_reent+0x36>
  404a74:	47c0      	blx	r8
  404a76:	ea49 0900 	orr.w	r9, r9, r0
  404a7a:	1c6b      	adds	r3, r5, #1
  404a7c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404a80:	d1ed      	bne.n	404a5e <_fwalk_reent+0x1a>
  404a82:	683f      	ldr	r7, [r7, #0]
  404a84:	2f00      	cmp	r7, #0
  404a86:	d1e6      	bne.n	404a56 <_fwalk_reent+0x12>
  404a88:	4648      	mov	r0, r9
  404a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a8e:	46b9      	mov	r9, r7
  404a90:	4648      	mov	r0, r9
  404a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a96:	bf00      	nop

00404a98 <_localeconv_r>:
  404a98:	4a04      	ldr	r2, [pc, #16]	; (404aac <_localeconv_r+0x14>)
  404a9a:	4b05      	ldr	r3, [pc, #20]	; (404ab0 <_localeconv_r+0x18>)
  404a9c:	6812      	ldr	r2, [r2, #0]
  404a9e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404aa0:	2800      	cmp	r0, #0
  404aa2:	bf08      	it	eq
  404aa4:	4618      	moveq	r0, r3
  404aa6:	30f0      	adds	r0, #240	; 0xf0
  404aa8:	4770      	bx	lr
  404aaa:	bf00      	nop
  404aac:	20000028 	.word	0x20000028
  404ab0:	2000086c 	.word	0x2000086c

00404ab4 <__retarget_lock_init_recursive>:
  404ab4:	4770      	bx	lr
  404ab6:	bf00      	nop

00404ab8 <__retarget_lock_close_recursive>:
  404ab8:	4770      	bx	lr
  404aba:	bf00      	nop

00404abc <__retarget_lock_acquire_recursive>:
  404abc:	4770      	bx	lr
  404abe:	bf00      	nop

00404ac0 <__retarget_lock_release_recursive>:
  404ac0:	4770      	bx	lr
  404ac2:	bf00      	nop

00404ac4 <__swhatbuf_r>:
  404ac4:	b570      	push	{r4, r5, r6, lr}
  404ac6:	460c      	mov	r4, r1
  404ac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404acc:	2900      	cmp	r1, #0
  404ace:	b090      	sub	sp, #64	; 0x40
  404ad0:	4615      	mov	r5, r2
  404ad2:	461e      	mov	r6, r3
  404ad4:	db14      	blt.n	404b00 <__swhatbuf_r+0x3c>
  404ad6:	aa01      	add	r2, sp, #4
  404ad8:	f001 fb78 	bl	4061cc <_fstat_r>
  404adc:	2800      	cmp	r0, #0
  404ade:	db0f      	blt.n	404b00 <__swhatbuf_r+0x3c>
  404ae0:	9a02      	ldr	r2, [sp, #8]
  404ae2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404ae6:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404aea:	fab2 f282 	clz	r2, r2
  404aee:	0952      	lsrs	r2, r2, #5
  404af0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404af4:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404af8:	6032      	str	r2, [r6, #0]
  404afa:	602b      	str	r3, [r5, #0]
  404afc:	b010      	add	sp, #64	; 0x40
  404afe:	bd70      	pop	{r4, r5, r6, pc}
  404b00:	89a2      	ldrh	r2, [r4, #12]
  404b02:	2300      	movs	r3, #0
  404b04:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404b08:	6033      	str	r3, [r6, #0]
  404b0a:	d004      	beq.n	404b16 <__swhatbuf_r+0x52>
  404b0c:	2240      	movs	r2, #64	; 0x40
  404b0e:	4618      	mov	r0, r3
  404b10:	602a      	str	r2, [r5, #0]
  404b12:	b010      	add	sp, #64	; 0x40
  404b14:	bd70      	pop	{r4, r5, r6, pc}
  404b16:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404b1a:	602b      	str	r3, [r5, #0]
  404b1c:	b010      	add	sp, #64	; 0x40
  404b1e:	bd70      	pop	{r4, r5, r6, pc}

00404b20 <__smakebuf_r>:
  404b20:	898a      	ldrh	r2, [r1, #12]
  404b22:	0792      	lsls	r2, r2, #30
  404b24:	460b      	mov	r3, r1
  404b26:	d506      	bpl.n	404b36 <__smakebuf_r+0x16>
  404b28:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404b2c:	2101      	movs	r1, #1
  404b2e:	601a      	str	r2, [r3, #0]
  404b30:	611a      	str	r2, [r3, #16]
  404b32:	6159      	str	r1, [r3, #20]
  404b34:	4770      	bx	lr
  404b36:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b38:	b083      	sub	sp, #12
  404b3a:	ab01      	add	r3, sp, #4
  404b3c:	466a      	mov	r2, sp
  404b3e:	460c      	mov	r4, r1
  404b40:	4606      	mov	r6, r0
  404b42:	f7ff ffbf 	bl	404ac4 <__swhatbuf_r>
  404b46:	9900      	ldr	r1, [sp, #0]
  404b48:	4605      	mov	r5, r0
  404b4a:	4630      	mov	r0, r6
  404b4c:	f000 f83a 	bl	404bc4 <_malloc_r>
  404b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b54:	b1d8      	cbz	r0, 404b8e <__smakebuf_r+0x6e>
  404b56:	9a01      	ldr	r2, [sp, #4]
  404b58:	4f15      	ldr	r7, [pc, #84]	; (404bb0 <__smakebuf_r+0x90>)
  404b5a:	9900      	ldr	r1, [sp, #0]
  404b5c:	63f7      	str	r7, [r6, #60]	; 0x3c
  404b5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404b62:	81a3      	strh	r3, [r4, #12]
  404b64:	6020      	str	r0, [r4, #0]
  404b66:	6120      	str	r0, [r4, #16]
  404b68:	6161      	str	r1, [r4, #20]
  404b6a:	b91a      	cbnz	r2, 404b74 <__smakebuf_r+0x54>
  404b6c:	432b      	orrs	r3, r5
  404b6e:	81a3      	strh	r3, [r4, #12]
  404b70:	b003      	add	sp, #12
  404b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b74:	4630      	mov	r0, r6
  404b76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404b7a:	f001 fb3b 	bl	4061f4 <_isatty_r>
  404b7e:	b1a0      	cbz	r0, 404baa <__smakebuf_r+0x8a>
  404b80:	89a3      	ldrh	r3, [r4, #12]
  404b82:	f023 0303 	bic.w	r3, r3, #3
  404b86:	f043 0301 	orr.w	r3, r3, #1
  404b8a:	b21b      	sxth	r3, r3
  404b8c:	e7ee      	b.n	404b6c <__smakebuf_r+0x4c>
  404b8e:	059a      	lsls	r2, r3, #22
  404b90:	d4ee      	bmi.n	404b70 <__smakebuf_r+0x50>
  404b92:	f023 0303 	bic.w	r3, r3, #3
  404b96:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404b9a:	f043 0302 	orr.w	r3, r3, #2
  404b9e:	2101      	movs	r1, #1
  404ba0:	81a3      	strh	r3, [r4, #12]
  404ba2:	6022      	str	r2, [r4, #0]
  404ba4:	6122      	str	r2, [r4, #16]
  404ba6:	6161      	str	r1, [r4, #20]
  404ba8:	e7e2      	b.n	404b70 <__smakebuf_r+0x50>
  404baa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404bae:	e7dd      	b.n	404b6c <__smakebuf_r+0x4c>
  404bb0:	004043e9 	.word	0x004043e9

00404bb4 <malloc>:
  404bb4:	4b02      	ldr	r3, [pc, #8]	; (404bc0 <malloc+0xc>)
  404bb6:	4601      	mov	r1, r0
  404bb8:	6818      	ldr	r0, [r3, #0]
  404bba:	f000 b803 	b.w	404bc4 <_malloc_r>
  404bbe:	bf00      	nop
  404bc0:	20000028 	.word	0x20000028

00404bc4 <_malloc_r>:
  404bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bc8:	f101 060b 	add.w	r6, r1, #11
  404bcc:	2e16      	cmp	r6, #22
  404bce:	b083      	sub	sp, #12
  404bd0:	4605      	mov	r5, r0
  404bd2:	f240 809e 	bls.w	404d12 <_malloc_r+0x14e>
  404bd6:	f036 0607 	bics.w	r6, r6, #7
  404bda:	f100 80bd 	bmi.w	404d58 <_malloc_r+0x194>
  404bde:	42b1      	cmp	r1, r6
  404be0:	f200 80ba 	bhi.w	404d58 <_malloc_r+0x194>
  404be4:	f000 fbf2 	bl	4053cc <__malloc_lock>
  404be8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404bec:	f0c0 8293 	bcc.w	405116 <_malloc_r+0x552>
  404bf0:	0a73      	lsrs	r3, r6, #9
  404bf2:	f000 80b8 	beq.w	404d66 <_malloc_r+0x1a2>
  404bf6:	2b04      	cmp	r3, #4
  404bf8:	f200 8179 	bhi.w	404eee <_malloc_r+0x32a>
  404bfc:	09b3      	lsrs	r3, r6, #6
  404bfe:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404c02:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404c06:	00c3      	lsls	r3, r0, #3
  404c08:	4fbf      	ldr	r7, [pc, #764]	; (404f08 <_malloc_r+0x344>)
  404c0a:	443b      	add	r3, r7
  404c0c:	f1a3 0108 	sub.w	r1, r3, #8
  404c10:	685c      	ldr	r4, [r3, #4]
  404c12:	42a1      	cmp	r1, r4
  404c14:	d106      	bne.n	404c24 <_malloc_r+0x60>
  404c16:	e00c      	b.n	404c32 <_malloc_r+0x6e>
  404c18:	2a00      	cmp	r2, #0
  404c1a:	f280 80aa 	bge.w	404d72 <_malloc_r+0x1ae>
  404c1e:	68e4      	ldr	r4, [r4, #12]
  404c20:	42a1      	cmp	r1, r4
  404c22:	d006      	beq.n	404c32 <_malloc_r+0x6e>
  404c24:	6863      	ldr	r3, [r4, #4]
  404c26:	f023 0303 	bic.w	r3, r3, #3
  404c2a:	1b9a      	subs	r2, r3, r6
  404c2c:	2a0f      	cmp	r2, #15
  404c2e:	ddf3      	ble.n	404c18 <_malloc_r+0x54>
  404c30:	4670      	mov	r0, lr
  404c32:	693c      	ldr	r4, [r7, #16]
  404c34:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404f1c <_malloc_r+0x358>
  404c38:	4574      	cmp	r4, lr
  404c3a:	f000 81ab 	beq.w	404f94 <_malloc_r+0x3d0>
  404c3e:	6863      	ldr	r3, [r4, #4]
  404c40:	f023 0303 	bic.w	r3, r3, #3
  404c44:	1b9a      	subs	r2, r3, r6
  404c46:	2a0f      	cmp	r2, #15
  404c48:	f300 8190 	bgt.w	404f6c <_malloc_r+0x3a8>
  404c4c:	2a00      	cmp	r2, #0
  404c4e:	f8c7 e014 	str.w	lr, [r7, #20]
  404c52:	f8c7 e010 	str.w	lr, [r7, #16]
  404c56:	f280 809d 	bge.w	404d94 <_malloc_r+0x1d0>
  404c5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404c5e:	f080 8161 	bcs.w	404f24 <_malloc_r+0x360>
  404c62:	08db      	lsrs	r3, r3, #3
  404c64:	f103 0c01 	add.w	ip, r3, #1
  404c68:	1099      	asrs	r1, r3, #2
  404c6a:	687a      	ldr	r2, [r7, #4]
  404c6c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404c70:	f8c4 8008 	str.w	r8, [r4, #8]
  404c74:	2301      	movs	r3, #1
  404c76:	408b      	lsls	r3, r1
  404c78:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404c7c:	4313      	orrs	r3, r2
  404c7e:	3908      	subs	r1, #8
  404c80:	60e1      	str	r1, [r4, #12]
  404c82:	607b      	str	r3, [r7, #4]
  404c84:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404c88:	f8c8 400c 	str.w	r4, [r8, #12]
  404c8c:	1082      	asrs	r2, r0, #2
  404c8e:	2401      	movs	r4, #1
  404c90:	4094      	lsls	r4, r2
  404c92:	429c      	cmp	r4, r3
  404c94:	f200 808b 	bhi.w	404dae <_malloc_r+0x1ea>
  404c98:	421c      	tst	r4, r3
  404c9a:	d106      	bne.n	404caa <_malloc_r+0xe6>
  404c9c:	f020 0003 	bic.w	r0, r0, #3
  404ca0:	0064      	lsls	r4, r4, #1
  404ca2:	421c      	tst	r4, r3
  404ca4:	f100 0004 	add.w	r0, r0, #4
  404ca8:	d0fa      	beq.n	404ca0 <_malloc_r+0xdc>
  404caa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404cae:	46cc      	mov	ip, r9
  404cb0:	4680      	mov	r8, r0
  404cb2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404cb6:	459c      	cmp	ip, r3
  404cb8:	d107      	bne.n	404cca <_malloc_r+0x106>
  404cba:	e16d      	b.n	404f98 <_malloc_r+0x3d4>
  404cbc:	2a00      	cmp	r2, #0
  404cbe:	f280 817b 	bge.w	404fb8 <_malloc_r+0x3f4>
  404cc2:	68db      	ldr	r3, [r3, #12]
  404cc4:	459c      	cmp	ip, r3
  404cc6:	f000 8167 	beq.w	404f98 <_malloc_r+0x3d4>
  404cca:	6859      	ldr	r1, [r3, #4]
  404ccc:	f021 0103 	bic.w	r1, r1, #3
  404cd0:	1b8a      	subs	r2, r1, r6
  404cd2:	2a0f      	cmp	r2, #15
  404cd4:	ddf2      	ble.n	404cbc <_malloc_r+0xf8>
  404cd6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404cda:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404cde:	9300      	str	r3, [sp, #0]
  404ce0:	199c      	adds	r4, r3, r6
  404ce2:	4628      	mov	r0, r5
  404ce4:	f046 0601 	orr.w	r6, r6, #1
  404ce8:	f042 0501 	orr.w	r5, r2, #1
  404cec:	605e      	str	r6, [r3, #4]
  404cee:	f8c8 c00c 	str.w	ip, [r8, #12]
  404cf2:	f8cc 8008 	str.w	r8, [ip, #8]
  404cf6:	617c      	str	r4, [r7, #20]
  404cf8:	613c      	str	r4, [r7, #16]
  404cfa:	f8c4 e00c 	str.w	lr, [r4, #12]
  404cfe:	f8c4 e008 	str.w	lr, [r4, #8]
  404d02:	6065      	str	r5, [r4, #4]
  404d04:	505a      	str	r2, [r3, r1]
  404d06:	f000 fb67 	bl	4053d8 <__malloc_unlock>
  404d0a:	9b00      	ldr	r3, [sp, #0]
  404d0c:	f103 0408 	add.w	r4, r3, #8
  404d10:	e01e      	b.n	404d50 <_malloc_r+0x18c>
  404d12:	2910      	cmp	r1, #16
  404d14:	d820      	bhi.n	404d58 <_malloc_r+0x194>
  404d16:	f000 fb59 	bl	4053cc <__malloc_lock>
  404d1a:	2610      	movs	r6, #16
  404d1c:	2318      	movs	r3, #24
  404d1e:	2002      	movs	r0, #2
  404d20:	4f79      	ldr	r7, [pc, #484]	; (404f08 <_malloc_r+0x344>)
  404d22:	443b      	add	r3, r7
  404d24:	f1a3 0208 	sub.w	r2, r3, #8
  404d28:	685c      	ldr	r4, [r3, #4]
  404d2a:	4294      	cmp	r4, r2
  404d2c:	f000 813d 	beq.w	404faa <_malloc_r+0x3e6>
  404d30:	6863      	ldr	r3, [r4, #4]
  404d32:	68e1      	ldr	r1, [r4, #12]
  404d34:	68a6      	ldr	r6, [r4, #8]
  404d36:	f023 0303 	bic.w	r3, r3, #3
  404d3a:	4423      	add	r3, r4
  404d3c:	4628      	mov	r0, r5
  404d3e:	685a      	ldr	r2, [r3, #4]
  404d40:	60f1      	str	r1, [r6, #12]
  404d42:	f042 0201 	orr.w	r2, r2, #1
  404d46:	608e      	str	r6, [r1, #8]
  404d48:	605a      	str	r2, [r3, #4]
  404d4a:	f000 fb45 	bl	4053d8 <__malloc_unlock>
  404d4e:	3408      	adds	r4, #8
  404d50:	4620      	mov	r0, r4
  404d52:	b003      	add	sp, #12
  404d54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d58:	2400      	movs	r4, #0
  404d5a:	230c      	movs	r3, #12
  404d5c:	4620      	mov	r0, r4
  404d5e:	602b      	str	r3, [r5, #0]
  404d60:	b003      	add	sp, #12
  404d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d66:	2040      	movs	r0, #64	; 0x40
  404d68:	f44f 7300 	mov.w	r3, #512	; 0x200
  404d6c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404d70:	e74a      	b.n	404c08 <_malloc_r+0x44>
  404d72:	4423      	add	r3, r4
  404d74:	68e1      	ldr	r1, [r4, #12]
  404d76:	685a      	ldr	r2, [r3, #4]
  404d78:	68a6      	ldr	r6, [r4, #8]
  404d7a:	f042 0201 	orr.w	r2, r2, #1
  404d7e:	60f1      	str	r1, [r6, #12]
  404d80:	4628      	mov	r0, r5
  404d82:	608e      	str	r6, [r1, #8]
  404d84:	605a      	str	r2, [r3, #4]
  404d86:	f000 fb27 	bl	4053d8 <__malloc_unlock>
  404d8a:	3408      	adds	r4, #8
  404d8c:	4620      	mov	r0, r4
  404d8e:	b003      	add	sp, #12
  404d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d94:	4423      	add	r3, r4
  404d96:	4628      	mov	r0, r5
  404d98:	685a      	ldr	r2, [r3, #4]
  404d9a:	f042 0201 	orr.w	r2, r2, #1
  404d9e:	605a      	str	r2, [r3, #4]
  404da0:	f000 fb1a 	bl	4053d8 <__malloc_unlock>
  404da4:	3408      	adds	r4, #8
  404da6:	4620      	mov	r0, r4
  404da8:	b003      	add	sp, #12
  404daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404dae:	68bc      	ldr	r4, [r7, #8]
  404db0:	6863      	ldr	r3, [r4, #4]
  404db2:	f023 0803 	bic.w	r8, r3, #3
  404db6:	45b0      	cmp	r8, r6
  404db8:	d304      	bcc.n	404dc4 <_malloc_r+0x200>
  404dba:	eba8 0306 	sub.w	r3, r8, r6
  404dbe:	2b0f      	cmp	r3, #15
  404dc0:	f300 8085 	bgt.w	404ece <_malloc_r+0x30a>
  404dc4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404f20 <_malloc_r+0x35c>
  404dc8:	4b50      	ldr	r3, [pc, #320]	; (404f0c <_malloc_r+0x348>)
  404dca:	f8d9 2000 	ldr.w	r2, [r9]
  404dce:	681b      	ldr	r3, [r3, #0]
  404dd0:	3201      	adds	r2, #1
  404dd2:	4433      	add	r3, r6
  404dd4:	eb04 0a08 	add.w	sl, r4, r8
  404dd8:	f000 8155 	beq.w	405086 <_malloc_r+0x4c2>
  404ddc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404de0:	330f      	adds	r3, #15
  404de2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404de6:	f02b 0b0f 	bic.w	fp, fp, #15
  404dea:	4659      	mov	r1, fp
  404dec:	4628      	mov	r0, r5
  404dee:	f000 ff99 	bl	405d24 <_sbrk_r>
  404df2:	1c41      	adds	r1, r0, #1
  404df4:	4602      	mov	r2, r0
  404df6:	f000 80fc 	beq.w	404ff2 <_malloc_r+0x42e>
  404dfa:	4582      	cmp	sl, r0
  404dfc:	f200 80f7 	bhi.w	404fee <_malloc_r+0x42a>
  404e00:	4b43      	ldr	r3, [pc, #268]	; (404f10 <_malloc_r+0x34c>)
  404e02:	6819      	ldr	r1, [r3, #0]
  404e04:	4459      	add	r1, fp
  404e06:	6019      	str	r1, [r3, #0]
  404e08:	f000 814d 	beq.w	4050a6 <_malloc_r+0x4e2>
  404e0c:	f8d9 0000 	ldr.w	r0, [r9]
  404e10:	3001      	adds	r0, #1
  404e12:	bf1b      	ittet	ne
  404e14:	eba2 0a0a 	subne.w	sl, r2, sl
  404e18:	4451      	addne	r1, sl
  404e1a:	f8c9 2000 	streq.w	r2, [r9]
  404e1e:	6019      	strne	r1, [r3, #0]
  404e20:	f012 0107 	ands.w	r1, r2, #7
  404e24:	f000 8115 	beq.w	405052 <_malloc_r+0x48e>
  404e28:	f1c1 0008 	rsb	r0, r1, #8
  404e2c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404e30:	4402      	add	r2, r0
  404e32:	3108      	adds	r1, #8
  404e34:	eb02 090b 	add.w	r9, r2, fp
  404e38:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404e3c:	eba1 0909 	sub.w	r9, r1, r9
  404e40:	4649      	mov	r1, r9
  404e42:	4628      	mov	r0, r5
  404e44:	9301      	str	r3, [sp, #4]
  404e46:	9200      	str	r2, [sp, #0]
  404e48:	f000 ff6c 	bl	405d24 <_sbrk_r>
  404e4c:	1c43      	adds	r3, r0, #1
  404e4e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404e52:	f000 8143 	beq.w	4050dc <_malloc_r+0x518>
  404e56:	1a80      	subs	r0, r0, r2
  404e58:	4448      	add	r0, r9
  404e5a:	f040 0001 	orr.w	r0, r0, #1
  404e5e:	6819      	ldr	r1, [r3, #0]
  404e60:	60ba      	str	r2, [r7, #8]
  404e62:	4449      	add	r1, r9
  404e64:	42bc      	cmp	r4, r7
  404e66:	6050      	str	r0, [r2, #4]
  404e68:	6019      	str	r1, [r3, #0]
  404e6a:	d017      	beq.n	404e9c <_malloc_r+0x2d8>
  404e6c:	f1b8 0f0f 	cmp.w	r8, #15
  404e70:	f240 80fb 	bls.w	40506a <_malloc_r+0x4a6>
  404e74:	6860      	ldr	r0, [r4, #4]
  404e76:	f1a8 020c 	sub.w	r2, r8, #12
  404e7a:	f022 0207 	bic.w	r2, r2, #7
  404e7e:	eb04 0e02 	add.w	lr, r4, r2
  404e82:	f000 0001 	and.w	r0, r0, #1
  404e86:	f04f 0c05 	mov.w	ip, #5
  404e8a:	4310      	orrs	r0, r2
  404e8c:	2a0f      	cmp	r2, #15
  404e8e:	6060      	str	r0, [r4, #4]
  404e90:	f8ce c004 	str.w	ip, [lr, #4]
  404e94:	f8ce c008 	str.w	ip, [lr, #8]
  404e98:	f200 8117 	bhi.w	4050ca <_malloc_r+0x506>
  404e9c:	4b1d      	ldr	r3, [pc, #116]	; (404f14 <_malloc_r+0x350>)
  404e9e:	68bc      	ldr	r4, [r7, #8]
  404ea0:	681a      	ldr	r2, [r3, #0]
  404ea2:	4291      	cmp	r1, r2
  404ea4:	bf88      	it	hi
  404ea6:	6019      	strhi	r1, [r3, #0]
  404ea8:	4b1b      	ldr	r3, [pc, #108]	; (404f18 <_malloc_r+0x354>)
  404eaa:	681a      	ldr	r2, [r3, #0]
  404eac:	4291      	cmp	r1, r2
  404eae:	6862      	ldr	r2, [r4, #4]
  404eb0:	bf88      	it	hi
  404eb2:	6019      	strhi	r1, [r3, #0]
  404eb4:	f022 0203 	bic.w	r2, r2, #3
  404eb8:	4296      	cmp	r6, r2
  404eba:	eba2 0306 	sub.w	r3, r2, r6
  404ebe:	d801      	bhi.n	404ec4 <_malloc_r+0x300>
  404ec0:	2b0f      	cmp	r3, #15
  404ec2:	dc04      	bgt.n	404ece <_malloc_r+0x30a>
  404ec4:	4628      	mov	r0, r5
  404ec6:	f000 fa87 	bl	4053d8 <__malloc_unlock>
  404eca:	2400      	movs	r4, #0
  404ecc:	e740      	b.n	404d50 <_malloc_r+0x18c>
  404ece:	19a2      	adds	r2, r4, r6
  404ed0:	f043 0301 	orr.w	r3, r3, #1
  404ed4:	f046 0601 	orr.w	r6, r6, #1
  404ed8:	6066      	str	r6, [r4, #4]
  404eda:	4628      	mov	r0, r5
  404edc:	60ba      	str	r2, [r7, #8]
  404ede:	6053      	str	r3, [r2, #4]
  404ee0:	f000 fa7a 	bl	4053d8 <__malloc_unlock>
  404ee4:	3408      	adds	r4, #8
  404ee6:	4620      	mov	r0, r4
  404ee8:	b003      	add	sp, #12
  404eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404eee:	2b14      	cmp	r3, #20
  404ef0:	d971      	bls.n	404fd6 <_malloc_r+0x412>
  404ef2:	2b54      	cmp	r3, #84	; 0x54
  404ef4:	f200 80a3 	bhi.w	40503e <_malloc_r+0x47a>
  404ef8:	0b33      	lsrs	r3, r6, #12
  404efa:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404efe:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404f02:	00c3      	lsls	r3, r0, #3
  404f04:	e680      	b.n	404c08 <_malloc_r+0x44>
  404f06:	bf00      	nop
  404f08:	2000045c 	.word	0x2000045c
  404f0c:	20000e60 	.word	0x20000e60
  404f10:	20000e30 	.word	0x20000e30
  404f14:	20000e58 	.word	0x20000e58
  404f18:	20000e5c 	.word	0x20000e5c
  404f1c:	20000464 	.word	0x20000464
  404f20:	20000864 	.word	0x20000864
  404f24:	0a5a      	lsrs	r2, r3, #9
  404f26:	2a04      	cmp	r2, #4
  404f28:	d95b      	bls.n	404fe2 <_malloc_r+0x41e>
  404f2a:	2a14      	cmp	r2, #20
  404f2c:	f200 80ae 	bhi.w	40508c <_malloc_r+0x4c8>
  404f30:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404f34:	00c9      	lsls	r1, r1, #3
  404f36:	325b      	adds	r2, #91	; 0x5b
  404f38:	eb07 0c01 	add.w	ip, r7, r1
  404f3c:	5879      	ldr	r1, [r7, r1]
  404f3e:	f1ac 0c08 	sub.w	ip, ip, #8
  404f42:	458c      	cmp	ip, r1
  404f44:	f000 8088 	beq.w	405058 <_malloc_r+0x494>
  404f48:	684a      	ldr	r2, [r1, #4]
  404f4a:	f022 0203 	bic.w	r2, r2, #3
  404f4e:	4293      	cmp	r3, r2
  404f50:	d273      	bcs.n	40503a <_malloc_r+0x476>
  404f52:	6889      	ldr	r1, [r1, #8]
  404f54:	458c      	cmp	ip, r1
  404f56:	d1f7      	bne.n	404f48 <_malloc_r+0x384>
  404f58:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404f5c:	687b      	ldr	r3, [r7, #4]
  404f5e:	60e2      	str	r2, [r4, #12]
  404f60:	f8c4 c008 	str.w	ip, [r4, #8]
  404f64:	6094      	str	r4, [r2, #8]
  404f66:	f8cc 400c 	str.w	r4, [ip, #12]
  404f6a:	e68f      	b.n	404c8c <_malloc_r+0xc8>
  404f6c:	19a1      	adds	r1, r4, r6
  404f6e:	f046 0c01 	orr.w	ip, r6, #1
  404f72:	f042 0601 	orr.w	r6, r2, #1
  404f76:	f8c4 c004 	str.w	ip, [r4, #4]
  404f7a:	4628      	mov	r0, r5
  404f7c:	6179      	str	r1, [r7, #20]
  404f7e:	6139      	str	r1, [r7, #16]
  404f80:	f8c1 e00c 	str.w	lr, [r1, #12]
  404f84:	f8c1 e008 	str.w	lr, [r1, #8]
  404f88:	604e      	str	r6, [r1, #4]
  404f8a:	50e2      	str	r2, [r4, r3]
  404f8c:	f000 fa24 	bl	4053d8 <__malloc_unlock>
  404f90:	3408      	adds	r4, #8
  404f92:	e6dd      	b.n	404d50 <_malloc_r+0x18c>
  404f94:	687b      	ldr	r3, [r7, #4]
  404f96:	e679      	b.n	404c8c <_malloc_r+0xc8>
  404f98:	f108 0801 	add.w	r8, r8, #1
  404f9c:	f018 0f03 	tst.w	r8, #3
  404fa0:	f10c 0c08 	add.w	ip, ip, #8
  404fa4:	f47f ae85 	bne.w	404cb2 <_malloc_r+0xee>
  404fa8:	e02d      	b.n	405006 <_malloc_r+0x442>
  404faa:	68dc      	ldr	r4, [r3, #12]
  404fac:	42a3      	cmp	r3, r4
  404fae:	bf08      	it	eq
  404fb0:	3002      	addeq	r0, #2
  404fb2:	f43f ae3e 	beq.w	404c32 <_malloc_r+0x6e>
  404fb6:	e6bb      	b.n	404d30 <_malloc_r+0x16c>
  404fb8:	4419      	add	r1, r3
  404fba:	461c      	mov	r4, r3
  404fbc:	684a      	ldr	r2, [r1, #4]
  404fbe:	68db      	ldr	r3, [r3, #12]
  404fc0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404fc4:	f042 0201 	orr.w	r2, r2, #1
  404fc8:	604a      	str	r2, [r1, #4]
  404fca:	4628      	mov	r0, r5
  404fcc:	60f3      	str	r3, [r6, #12]
  404fce:	609e      	str	r6, [r3, #8]
  404fd0:	f000 fa02 	bl	4053d8 <__malloc_unlock>
  404fd4:	e6bc      	b.n	404d50 <_malloc_r+0x18c>
  404fd6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404fda:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404fde:	00c3      	lsls	r3, r0, #3
  404fe0:	e612      	b.n	404c08 <_malloc_r+0x44>
  404fe2:	099a      	lsrs	r2, r3, #6
  404fe4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404fe8:	00c9      	lsls	r1, r1, #3
  404fea:	3238      	adds	r2, #56	; 0x38
  404fec:	e7a4      	b.n	404f38 <_malloc_r+0x374>
  404fee:	42bc      	cmp	r4, r7
  404ff0:	d054      	beq.n	40509c <_malloc_r+0x4d8>
  404ff2:	68bc      	ldr	r4, [r7, #8]
  404ff4:	6862      	ldr	r2, [r4, #4]
  404ff6:	f022 0203 	bic.w	r2, r2, #3
  404ffa:	e75d      	b.n	404eb8 <_malloc_r+0x2f4>
  404ffc:	f859 3908 	ldr.w	r3, [r9], #-8
  405000:	4599      	cmp	r9, r3
  405002:	f040 8086 	bne.w	405112 <_malloc_r+0x54e>
  405006:	f010 0f03 	tst.w	r0, #3
  40500a:	f100 30ff 	add.w	r0, r0, #4294967295
  40500e:	d1f5      	bne.n	404ffc <_malloc_r+0x438>
  405010:	687b      	ldr	r3, [r7, #4]
  405012:	ea23 0304 	bic.w	r3, r3, r4
  405016:	607b      	str	r3, [r7, #4]
  405018:	0064      	lsls	r4, r4, #1
  40501a:	429c      	cmp	r4, r3
  40501c:	f63f aec7 	bhi.w	404dae <_malloc_r+0x1ea>
  405020:	2c00      	cmp	r4, #0
  405022:	f43f aec4 	beq.w	404dae <_malloc_r+0x1ea>
  405026:	421c      	tst	r4, r3
  405028:	4640      	mov	r0, r8
  40502a:	f47f ae3e 	bne.w	404caa <_malloc_r+0xe6>
  40502e:	0064      	lsls	r4, r4, #1
  405030:	421c      	tst	r4, r3
  405032:	f100 0004 	add.w	r0, r0, #4
  405036:	d0fa      	beq.n	40502e <_malloc_r+0x46a>
  405038:	e637      	b.n	404caa <_malloc_r+0xe6>
  40503a:	468c      	mov	ip, r1
  40503c:	e78c      	b.n	404f58 <_malloc_r+0x394>
  40503e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405042:	d815      	bhi.n	405070 <_malloc_r+0x4ac>
  405044:	0bf3      	lsrs	r3, r6, #15
  405046:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40504a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40504e:	00c3      	lsls	r3, r0, #3
  405050:	e5da      	b.n	404c08 <_malloc_r+0x44>
  405052:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405056:	e6ed      	b.n	404e34 <_malloc_r+0x270>
  405058:	687b      	ldr	r3, [r7, #4]
  40505a:	1092      	asrs	r2, r2, #2
  40505c:	2101      	movs	r1, #1
  40505e:	fa01 f202 	lsl.w	r2, r1, r2
  405062:	4313      	orrs	r3, r2
  405064:	607b      	str	r3, [r7, #4]
  405066:	4662      	mov	r2, ip
  405068:	e779      	b.n	404f5e <_malloc_r+0x39a>
  40506a:	2301      	movs	r3, #1
  40506c:	6053      	str	r3, [r2, #4]
  40506e:	e729      	b.n	404ec4 <_malloc_r+0x300>
  405070:	f240 5254 	movw	r2, #1364	; 0x554
  405074:	4293      	cmp	r3, r2
  405076:	d822      	bhi.n	4050be <_malloc_r+0x4fa>
  405078:	0cb3      	lsrs	r3, r6, #18
  40507a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40507e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405082:	00c3      	lsls	r3, r0, #3
  405084:	e5c0      	b.n	404c08 <_malloc_r+0x44>
  405086:	f103 0b10 	add.w	fp, r3, #16
  40508a:	e6ae      	b.n	404dea <_malloc_r+0x226>
  40508c:	2a54      	cmp	r2, #84	; 0x54
  40508e:	d829      	bhi.n	4050e4 <_malloc_r+0x520>
  405090:	0b1a      	lsrs	r2, r3, #12
  405092:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405096:	00c9      	lsls	r1, r1, #3
  405098:	326e      	adds	r2, #110	; 0x6e
  40509a:	e74d      	b.n	404f38 <_malloc_r+0x374>
  40509c:	4b20      	ldr	r3, [pc, #128]	; (405120 <_malloc_r+0x55c>)
  40509e:	6819      	ldr	r1, [r3, #0]
  4050a0:	4459      	add	r1, fp
  4050a2:	6019      	str	r1, [r3, #0]
  4050a4:	e6b2      	b.n	404e0c <_malloc_r+0x248>
  4050a6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4050aa:	2800      	cmp	r0, #0
  4050ac:	f47f aeae 	bne.w	404e0c <_malloc_r+0x248>
  4050b0:	eb08 030b 	add.w	r3, r8, fp
  4050b4:	68ba      	ldr	r2, [r7, #8]
  4050b6:	f043 0301 	orr.w	r3, r3, #1
  4050ba:	6053      	str	r3, [r2, #4]
  4050bc:	e6ee      	b.n	404e9c <_malloc_r+0x2d8>
  4050be:	207f      	movs	r0, #127	; 0x7f
  4050c0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4050c4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4050c8:	e59e      	b.n	404c08 <_malloc_r+0x44>
  4050ca:	f104 0108 	add.w	r1, r4, #8
  4050ce:	4628      	mov	r0, r5
  4050d0:	9300      	str	r3, [sp, #0]
  4050d2:	f7ff fa59 	bl	404588 <_free_r>
  4050d6:	9b00      	ldr	r3, [sp, #0]
  4050d8:	6819      	ldr	r1, [r3, #0]
  4050da:	e6df      	b.n	404e9c <_malloc_r+0x2d8>
  4050dc:	2001      	movs	r0, #1
  4050de:	f04f 0900 	mov.w	r9, #0
  4050e2:	e6bc      	b.n	404e5e <_malloc_r+0x29a>
  4050e4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4050e8:	d805      	bhi.n	4050f6 <_malloc_r+0x532>
  4050ea:	0bda      	lsrs	r2, r3, #15
  4050ec:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4050f0:	00c9      	lsls	r1, r1, #3
  4050f2:	3277      	adds	r2, #119	; 0x77
  4050f4:	e720      	b.n	404f38 <_malloc_r+0x374>
  4050f6:	f240 5154 	movw	r1, #1364	; 0x554
  4050fa:	428a      	cmp	r2, r1
  4050fc:	d805      	bhi.n	40510a <_malloc_r+0x546>
  4050fe:	0c9a      	lsrs	r2, r3, #18
  405100:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405104:	00c9      	lsls	r1, r1, #3
  405106:	327c      	adds	r2, #124	; 0x7c
  405108:	e716      	b.n	404f38 <_malloc_r+0x374>
  40510a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40510e:	227e      	movs	r2, #126	; 0x7e
  405110:	e712      	b.n	404f38 <_malloc_r+0x374>
  405112:	687b      	ldr	r3, [r7, #4]
  405114:	e780      	b.n	405018 <_malloc_r+0x454>
  405116:	08f0      	lsrs	r0, r6, #3
  405118:	f106 0308 	add.w	r3, r6, #8
  40511c:	e600      	b.n	404d20 <_malloc_r+0x15c>
  40511e:	bf00      	nop
  405120:	20000e30 	.word	0x20000e30
	...

00405130 <memchr>:
  405130:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405134:	2a10      	cmp	r2, #16
  405136:	db2b      	blt.n	405190 <memchr+0x60>
  405138:	f010 0f07 	tst.w	r0, #7
  40513c:	d008      	beq.n	405150 <memchr+0x20>
  40513e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405142:	3a01      	subs	r2, #1
  405144:	428b      	cmp	r3, r1
  405146:	d02d      	beq.n	4051a4 <memchr+0x74>
  405148:	f010 0f07 	tst.w	r0, #7
  40514c:	b342      	cbz	r2, 4051a0 <memchr+0x70>
  40514e:	d1f6      	bne.n	40513e <memchr+0xe>
  405150:	b4f0      	push	{r4, r5, r6, r7}
  405152:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405156:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40515a:	f022 0407 	bic.w	r4, r2, #7
  40515e:	f07f 0700 	mvns.w	r7, #0
  405162:	2300      	movs	r3, #0
  405164:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405168:	3c08      	subs	r4, #8
  40516a:	ea85 0501 	eor.w	r5, r5, r1
  40516e:	ea86 0601 	eor.w	r6, r6, r1
  405172:	fa85 f547 	uadd8	r5, r5, r7
  405176:	faa3 f587 	sel	r5, r3, r7
  40517a:	fa86 f647 	uadd8	r6, r6, r7
  40517e:	faa5 f687 	sel	r6, r5, r7
  405182:	b98e      	cbnz	r6, 4051a8 <memchr+0x78>
  405184:	d1ee      	bne.n	405164 <memchr+0x34>
  405186:	bcf0      	pop	{r4, r5, r6, r7}
  405188:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40518c:	f002 0207 	and.w	r2, r2, #7
  405190:	b132      	cbz	r2, 4051a0 <memchr+0x70>
  405192:	f810 3b01 	ldrb.w	r3, [r0], #1
  405196:	3a01      	subs	r2, #1
  405198:	ea83 0301 	eor.w	r3, r3, r1
  40519c:	b113      	cbz	r3, 4051a4 <memchr+0x74>
  40519e:	d1f8      	bne.n	405192 <memchr+0x62>
  4051a0:	2000      	movs	r0, #0
  4051a2:	4770      	bx	lr
  4051a4:	3801      	subs	r0, #1
  4051a6:	4770      	bx	lr
  4051a8:	2d00      	cmp	r5, #0
  4051aa:	bf06      	itte	eq
  4051ac:	4635      	moveq	r5, r6
  4051ae:	3803      	subeq	r0, #3
  4051b0:	3807      	subne	r0, #7
  4051b2:	f015 0f01 	tst.w	r5, #1
  4051b6:	d107      	bne.n	4051c8 <memchr+0x98>
  4051b8:	3001      	adds	r0, #1
  4051ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4051be:	bf02      	ittt	eq
  4051c0:	3001      	addeq	r0, #1
  4051c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4051c6:	3001      	addeq	r0, #1
  4051c8:	bcf0      	pop	{r4, r5, r6, r7}
  4051ca:	3801      	subs	r0, #1
  4051cc:	4770      	bx	lr
  4051ce:	bf00      	nop

004051d0 <memcpy>:
  4051d0:	4684      	mov	ip, r0
  4051d2:	ea41 0300 	orr.w	r3, r1, r0
  4051d6:	f013 0303 	ands.w	r3, r3, #3
  4051da:	d16d      	bne.n	4052b8 <memcpy+0xe8>
  4051dc:	3a40      	subs	r2, #64	; 0x40
  4051de:	d341      	bcc.n	405264 <memcpy+0x94>
  4051e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051e4:	f840 3b04 	str.w	r3, [r0], #4
  4051e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051ec:	f840 3b04 	str.w	r3, [r0], #4
  4051f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4051f4:	f840 3b04 	str.w	r3, [r0], #4
  4051f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4051fc:	f840 3b04 	str.w	r3, [r0], #4
  405200:	f851 3b04 	ldr.w	r3, [r1], #4
  405204:	f840 3b04 	str.w	r3, [r0], #4
  405208:	f851 3b04 	ldr.w	r3, [r1], #4
  40520c:	f840 3b04 	str.w	r3, [r0], #4
  405210:	f851 3b04 	ldr.w	r3, [r1], #4
  405214:	f840 3b04 	str.w	r3, [r0], #4
  405218:	f851 3b04 	ldr.w	r3, [r1], #4
  40521c:	f840 3b04 	str.w	r3, [r0], #4
  405220:	f851 3b04 	ldr.w	r3, [r1], #4
  405224:	f840 3b04 	str.w	r3, [r0], #4
  405228:	f851 3b04 	ldr.w	r3, [r1], #4
  40522c:	f840 3b04 	str.w	r3, [r0], #4
  405230:	f851 3b04 	ldr.w	r3, [r1], #4
  405234:	f840 3b04 	str.w	r3, [r0], #4
  405238:	f851 3b04 	ldr.w	r3, [r1], #4
  40523c:	f840 3b04 	str.w	r3, [r0], #4
  405240:	f851 3b04 	ldr.w	r3, [r1], #4
  405244:	f840 3b04 	str.w	r3, [r0], #4
  405248:	f851 3b04 	ldr.w	r3, [r1], #4
  40524c:	f840 3b04 	str.w	r3, [r0], #4
  405250:	f851 3b04 	ldr.w	r3, [r1], #4
  405254:	f840 3b04 	str.w	r3, [r0], #4
  405258:	f851 3b04 	ldr.w	r3, [r1], #4
  40525c:	f840 3b04 	str.w	r3, [r0], #4
  405260:	3a40      	subs	r2, #64	; 0x40
  405262:	d2bd      	bcs.n	4051e0 <memcpy+0x10>
  405264:	3230      	adds	r2, #48	; 0x30
  405266:	d311      	bcc.n	40528c <memcpy+0xbc>
  405268:	f851 3b04 	ldr.w	r3, [r1], #4
  40526c:	f840 3b04 	str.w	r3, [r0], #4
  405270:	f851 3b04 	ldr.w	r3, [r1], #4
  405274:	f840 3b04 	str.w	r3, [r0], #4
  405278:	f851 3b04 	ldr.w	r3, [r1], #4
  40527c:	f840 3b04 	str.w	r3, [r0], #4
  405280:	f851 3b04 	ldr.w	r3, [r1], #4
  405284:	f840 3b04 	str.w	r3, [r0], #4
  405288:	3a10      	subs	r2, #16
  40528a:	d2ed      	bcs.n	405268 <memcpy+0x98>
  40528c:	320c      	adds	r2, #12
  40528e:	d305      	bcc.n	40529c <memcpy+0xcc>
  405290:	f851 3b04 	ldr.w	r3, [r1], #4
  405294:	f840 3b04 	str.w	r3, [r0], #4
  405298:	3a04      	subs	r2, #4
  40529a:	d2f9      	bcs.n	405290 <memcpy+0xc0>
  40529c:	3204      	adds	r2, #4
  40529e:	d008      	beq.n	4052b2 <memcpy+0xe2>
  4052a0:	07d2      	lsls	r2, r2, #31
  4052a2:	bf1c      	itt	ne
  4052a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4052a8:	f800 3b01 	strbne.w	r3, [r0], #1
  4052ac:	d301      	bcc.n	4052b2 <memcpy+0xe2>
  4052ae:	880b      	ldrh	r3, [r1, #0]
  4052b0:	8003      	strh	r3, [r0, #0]
  4052b2:	4660      	mov	r0, ip
  4052b4:	4770      	bx	lr
  4052b6:	bf00      	nop
  4052b8:	2a08      	cmp	r2, #8
  4052ba:	d313      	bcc.n	4052e4 <memcpy+0x114>
  4052bc:	078b      	lsls	r3, r1, #30
  4052be:	d08d      	beq.n	4051dc <memcpy+0xc>
  4052c0:	f010 0303 	ands.w	r3, r0, #3
  4052c4:	d08a      	beq.n	4051dc <memcpy+0xc>
  4052c6:	f1c3 0304 	rsb	r3, r3, #4
  4052ca:	1ad2      	subs	r2, r2, r3
  4052cc:	07db      	lsls	r3, r3, #31
  4052ce:	bf1c      	itt	ne
  4052d0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4052d4:	f800 3b01 	strbne.w	r3, [r0], #1
  4052d8:	d380      	bcc.n	4051dc <memcpy+0xc>
  4052da:	f831 3b02 	ldrh.w	r3, [r1], #2
  4052de:	f820 3b02 	strh.w	r3, [r0], #2
  4052e2:	e77b      	b.n	4051dc <memcpy+0xc>
  4052e4:	3a04      	subs	r2, #4
  4052e6:	d3d9      	bcc.n	40529c <memcpy+0xcc>
  4052e8:	3a01      	subs	r2, #1
  4052ea:	f811 3b01 	ldrb.w	r3, [r1], #1
  4052ee:	f800 3b01 	strb.w	r3, [r0], #1
  4052f2:	d2f9      	bcs.n	4052e8 <memcpy+0x118>
  4052f4:	780b      	ldrb	r3, [r1, #0]
  4052f6:	7003      	strb	r3, [r0, #0]
  4052f8:	784b      	ldrb	r3, [r1, #1]
  4052fa:	7043      	strb	r3, [r0, #1]
  4052fc:	788b      	ldrb	r3, [r1, #2]
  4052fe:	7083      	strb	r3, [r0, #2]
  405300:	4660      	mov	r0, ip
  405302:	4770      	bx	lr

00405304 <memmove>:
  405304:	4288      	cmp	r0, r1
  405306:	b5f0      	push	{r4, r5, r6, r7, lr}
  405308:	d90d      	bls.n	405326 <memmove+0x22>
  40530a:	188b      	adds	r3, r1, r2
  40530c:	4298      	cmp	r0, r3
  40530e:	d20a      	bcs.n	405326 <memmove+0x22>
  405310:	1884      	adds	r4, r0, r2
  405312:	2a00      	cmp	r2, #0
  405314:	d051      	beq.n	4053ba <memmove+0xb6>
  405316:	4622      	mov	r2, r4
  405318:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40531c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405320:	4299      	cmp	r1, r3
  405322:	d1f9      	bne.n	405318 <memmove+0x14>
  405324:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405326:	2a0f      	cmp	r2, #15
  405328:	d948      	bls.n	4053bc <memmove+0xb8>
  40532a:	ea41 0300 	orr.w	r3, r1, r0
  40532e:	079b      	lsls	r3, r3, #30
  405330:	d146      	bne.n	4053c0 <memmove+0xbc>
  405332:	f100 0410 	add.w	r4, r0, #16
  405336:	f101 0310 	add.w	r3, r1, #16
  40533a:	4615      	mov	r5, r2
  40533c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405340:	f844 6c10 	str.w	r6, [r4, #-16]
  405344:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405348:	f844 6c0c 	str.w	r6, [r4, #-12]
  40534c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405350:	f844 6c08 	str.w	r6, [r4, #-8]
  405354:	3d10      	subs	r5, #16
  405356:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40535a:	f844 6c04 	str.w	r6, [r4, #-4]
  40535e:	2d0f      	cmp	r5, #15
  405360:	f103 0310 	add.w	r3, r3, #16
  405364:	f104 0410 	add.w	r4, r4, #16
  405368:	d8e8      	bhi.n	40533c <memmove+0x38>
  40536a:	f1a2 0310 	sub.w	r3, r2, #16
  40536e:	f023 030f 	bic.w	r3, r3, #15
  405372:	f002 0e0f 	and.w	lr, r2, #15
  405376:	3310      	adds	r3, #16
  405378:	f1be 0f03 	cmp.w	lr, #3
  40537c:	4419      	add	r1, r3
  40537e:	4403      	add	r3, r0
  405380:	d921      	bls.n	4053c6 <memmove+0xc2>
  405382:	1f1e      	subs	r6, r3, #4
  405384:	460d      	mov	r5, r1
  405386:	4674      	mov	r4, lr
  405388:	3c04      	subs	r4, #4
  40538a:	f855 7b04 	ldr.w	r7, [r5], #4
  40538e:	f846 7f04 	str.w	r7, [r6, #4]!
  405392:	2c03      	cmp	r4, #3
  405394:	d8f8      	bhi.n	405388 <memmove+0x84>
  405396:	f1ae 0404 	sub.w	r4, lr, #4
  40539a:	f024 0403 	bic.w	r4, r4, #3
  40539e:	3404      	adds	r4, #4
  4053a0:	4421      	add	r1, r4
  4053a2:	4423      	add	r3, r4
  4053a4:	f002 0203 	and.w	r2, r2, #3
  4053a8:	b162      	cbz	r2, 4053c4 <memmove+0xc0>
  4053aa:	3b01      	subs	r3, #1
  4053ac:	440a      	add	r2, r1
  4053ae:	f811 4b01 	ldrb.w	r4, [r1], #1
  4053b2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4053b6:	428a      	cmp	r2, r1
  4053b8:	d1f9      	bne.n	4053ae <memmove+0xaa>
  4053ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053bc:	4603      	mov	r3, r0
  4053be:	e7f3      	b.n	4053a8 <memmove+0xa4>
  4053c0:	4603      	mov	r3, r0
  4053c2:	e7f2      	b.n	4053aa <memmove+0xa6>
  4053c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4053c6:	4672      	mov	r2, lr
  4053c8:	e7ee      	b.n	4053a8 <memmove+0xa4>
  4053ca:	bf00      	nop

004053cc <__malloc_lock>:
  4053cc:	4801      	ldr	r0, [pc, #4]	; (4053d4 <__malloc_lock+0x8>)
  4053ce:	f7ff bb75 	b.w	404abc <__retarget_lock_acquire_recursive>
  4053d2:	bf00      	nop
  4053d4:	20000ea0 	.word	0x20000ea0

004053d8 <__malloc_unlock>:
  4053d8:	4801      	ldr	r0, [pc, #4]	; (4053e0 <__malloc_unlock+0x8>)
  4053da:	f7ff bb71 	b.w	404ac0 <__retarget_lock_release_recursive>
  4053de:	bf00      	nop
  4053e0:	20000ea0 	.word	0x20000ea0

004053e4 <_Balloc>:
  4053e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4053e6:	b570      	push	{r4, r5, r6, lr}
  4053e8:	4605      	mov	r5, r0
  4053ea:	460c      	mov	r4, r1
  4053ec:	b14b      	cbz	r3, 405402 <_Balloc+0x1e>
  4053ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4053f2:	b180      	cbz	r0, 405416 <_Balloc+0x32>
  4053f4:	6802      	ldr	r2, [r0, #0]
  4053f6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4053fa:	2300      	movs	r3, #0
  4053fc:	6103      	str	r3, [r0, #16]
  4053fe:	60c3      	str	r3, [r0, #12]
  405400:	bd70      	pop	{r4, r5, r6, pc}
  405402:	2221      	movs	r2, #33	; 0x21
  405404:	2104      	movs	r1, #4
  405406:	f000 fe3d 	bl	406084 <_calloc_r>
  40540a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40540c:	4603      	mov	r3, r0
  40540e:	2800      	cmp	r0, #0
  405410:	d1ed      	bne.n	4053ee <_Balloc+0xa>
  405412:	2000      	movs	r0, #0
  405414:	bd70      	pop	{r4, r5, r6, pc}
  405416:	2101      	movs	r1, #1
  405418:	fa01 f604 	lsl.w	r6, r1, r4
  40541c:	1d72      	adds	r2, r6, #5
  40541e:	4628      	mov	r0, r5
  405420:	0092      	lsls	r2, r2, #2
  405422:	f000 fe2f 	bl	406084 <_calloc_r>
  405426:	2800      	cmp	r0, #0
  405428:	d0f3      	beq.n	405412 <_Balloc+0x2e>
  40542a:	6044      	str	r4, [r0, #4]
  40542c:	6086      	str	r6, [r0, #8]
  40542e:	e7e4      	b.n	4053fa <_Balloc+0x16>

00405430 <_Bfree>:
  405430:	b131      	cbz	r1, 405440 <_Bfree+0x10>
  405432:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405434:	684a      	ldr	r2, [r1, #4]
  405436:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40543a:	6008      	str	r0, [r1, #0]
  40543c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405440:	4770      	bx	lr
  405442:	bf00      	nop

00405444 <__multadd>:
  405444:	b5f0      	push	{r4, r5, r6, r7, lr}
  405446:	690c      	ldr	r4, [r1, #16]
  405448:	b083      	sub	sp, #12
  40544a:	460d      	mov	r5, r1
  40544c:	4606      	mov	r6, r0
  40544e:	f101 0e14 	add.w	lr, r1, #20
  405452:	2700      	movs	r7, #0
  405454:	f8de 0000 	ldr.w	r0, [lr]
  405458:	b281      	uxth	r1, r0
  40545a:	fb02 3301 	mla	r3, r2, r1, r3
  40545e:	0c01      	lsrs	r1, r0, #16
  405460:	0c18      	lsrs	r0, r3, #16
  405462:	fb02 0101 	mla	r1, r2, r1, r0
  405466:	b29b      	uxth	r3, r3
  405468:	3701      	adds	r7, #1
  40546a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40546e:	42bc      	cmp	r4, r7
  405470:	f84e 3b04 	str.w	r3, [lr], #4
  405474:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405478:	dcec      	bgt.n	405454 <__multadd+0x10>
  40547a:	b13b      	cbz	r3, 40548c <__multadd+0x48>
  40547c:	68aa      	ldr	r2, [r5, #8]
  40547e:	4294      	cmp	r4, r2
  405480:	da07      	bge.n	405492 <__multadd+0x4e>
  405482:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405486:	3401      	adds	r4, #1
  405488:	6153      	str	r3, [r2, #20]
  40548a:	612c      	str	r4, [r5, #16]
  40548c:	4628      	mov	r0, r5
  40548e:	b003      	add	sp, #12
  405490:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405492:	6869      	ldr	r1, [r5, #4]
  405494:	9301      	str	r3, [sp, #4]
  405496:	3101      	adds	r1, #1
  405498:	4630      	mov	r0, r6
  40549a:	f7ff ffa3 	bl	4053e4 <_Balloc>
  40549e:	692a      	ldr	r2, [r5, #16]
  4054a0:	3202      	adds	r2, #2
  4054a2:	f105 010c 	add.w	r1, r5, #12
  4054a6:	4607      	mov	r7, r0
  4054a8:	0092      	lsls	r2, r2, #2
  4054aa:	300c      	adds	r0, #12
  4054ac:	f7ff fe90 	bl	4051d0 <memcpy>
  4054b0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4054b2:	6869      	ldr	r1, [r5, #4]
  4054b4:	9b01      	ldr	r3, [sp, #4]
  4054b6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4054ba:	6028      	str	r0, [r5, #0]
  4054bc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4054c0:	463d      	mov	r5, r7
  4054c2:	e7de      	b.n	405482 <__multadd+0x3e>

004054c4 <__hi0bits>:
  4054c4:	0c02      	lsrs	r2, r0, #16
  4054c6:	0412      	lsls	r2, r2, #16
  4054c8:	4603      	mov	r3, r0
  4054ca:	b9b2      	cbnz	r2, 4054fa <__hi0bits+0x36>
  4054cc:	0403      	lsls	r3, r0, #16
  4054ce:	2010      	movs	r0, #16
  4054d0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4054d4:	bf04      	itt	eq
  4054d6:	021b      	lsleq	r3, r3, #8
  4054d8:	3008      	addeq	r0, #8
  4054da:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4054de:	bf04      	itt	eq
  4054e0:	011b      	lsleq	r3, r3, #4
  4054e2:	3004      	addeq	r0, #4
  4054e4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4054e8:	bf04      	itt	eq
  4054ea:	009b      	lsleq	r3, r3, #2
  4054ec:	3002      	addeq	r0, #2
  4054ee:	2b00      	cmp	r3, #0
  4054f0:	db02      	blt.n	4054f8 <__hi0bits+0x34>
  4054f2:	005b      	lsls	r3, r3, #1
  4054f4:	d403      	bmi.n	4054fe <__hi0bits+0x3a>
  4054f6:	2020      	movs	r0, #32
  4054f8:	4770      	bx	lr
  4054fa:	2000      	movs	r0, #0
  4054fc:	e7e8      	b.n	4054d0 <__hi0bits+0xc>
  4054fe:	3001      	adds	r0, #1
  405500:	4770      	bx	lr
  405502:	bf00      	nop

00405504 <__lo0bits>:
  405504:	6803      	ldr	r3, [r0, #0]
  405506:	f013 0207 	ands.w	r2, r3, #7
  40550a:	4601      	mov	r1, r0
  40550c:	d007      	beq.n	40551e <__lo0bits+0x1a>
  40550e:	07da      	lsls	r2, r3, #31
  405510:	d421      	bmi.n	405556 <__lo0bits+0x52>
  405512:	0798      	lsls	r0, r3, #30
  405514:	d421      	bmi.n	40555a <__lo0bits+0x56>
  405516:	089b      	lsrs	r3, r3, #2
  405518:	600b      	str	r3, [r1, #0]
  40551a:	2002      	movs	r0, #2
  40551c:	4770      	bx	lr
  40551e:	b298      	uxth	r0, r3
  405520:	b198      	cbz	r0, 40554a <__lo0bits+0x46>
  405522:	4610      	mov	r0, r2
  405524:	f013 0fff 	tst.w	r3, #255	; 0xff
  405528:	bf04      	itt	eq
  40552a:	0a1b      	lsreq	r3, r3, #8
  40552c:	3008      	addeq	r0, #8
  40552e:	071a      	lsls	r2, r3, #28
  405530:	bf04      	itt	eq
  405532:	091b      	lsreq	r3, r3, #4
  405534:	3004      	addeq	r0, #4
  405536:	079a      	lsls	r2, r3, #30
  405538:	bf04      	itt	eq
  40553a:	089b      	lsreq	r3, r3, #2
  40553c:	3002      	addeq	r0, #2
  40553e:	07da      	lsls	r2, r3, #31
  405540:	d407      	bmi.n	405552 <__lo0bits+0x4e>
  405542:	085b      	lsrs	r3, r3, #1
  405544:	d104      	bne.n	405550 <__lo0bits+0x4c>
  405546:	2020      	movs	r0, #32
  405548:	4770      	bx	lr
  40554a:	0c1b      	lsrs	r3, r3, #16
  40554c:	2010      	movs	r0, #16
  40554e:	e7e9      	b.n	405524 <__lo0bits+0x20>
  405550:	3001      	adds	r0, #1
  405552:	600b      	str	r3, [r1, #0]
  405554:	4770      	bx	lr
  405556:	2000      	movs	r0, #0
  405558:	4770      	bx	lr
  40555a:	085b      	lsrs	r3, r3, #1
  40555c:	600b      	str	r3, [r1, #0]
  40555e:	2001      	movs	r0, #1
  405560:	4770      	bx	lr
  405562:	bf00      	nop

00405564 <__i2b>:
  405564:	b510      	push	{r4, lr}
  405566:	460c      	mov	r4, r1
  405568:	2101      	movs	r1, #1
  40556a:	f7ff ff3b 	bl	4053e4 <_Balloc>
  40556e:	2201      	movs	r2, #1
  405570:	6144      	str	r4, [r0, #20]
  405572:	6102      	str	r2, [r0, #16]
  405574:	bd10      	pop	{r4, pc}
  405576:	bf00      	nop

00405578 <__multiply>:
  405578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40557c:	690c      	ldr	r4, [r1, #16]
  40557e:	6915      	ldr	r5, [r2, #16]
  405580:	42ac      	cmp	r4, r5
  405582:	b083      	sub	sp, #12
  405584:	468b      	mov	fp, r1
  405586:	4616      	mov	r6, r2
  405588:	da04      	bge.n	405594 <__multiply+0x1c>
  40558a:	4622      	mov	r2, r4
  40558c:	46b3      	mov	fp, r6
  40558e:	462c      	mov	r4, r5
  405590:	460e      	mov	r6, r1
  405592:	4615      	mov	r5, r2
  405594:	f8db 3008 	ldr.w	r3, [fp, #8]
  405598:	f8db 1004 	ldr.w	r1, [fp, #4]
  40559c:	eb04 0805 	add.w	r8, r4, r5
  4055a0:	4598      	cmp	r8, r3
  4055a2:	bfc8      	it	gt
  4055a4:	3101      	addgt	r1, #1
  4055a6:	f7ff ff1d 	bl	4053e4 <_Balloc>
  4055aa:	f100 0914 	add.w	r9, r0, #20
  4055ae:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4055b2:	45d1      	cmp	r9, sl
  4055b4:	9000      	str	r0, [sp, #0]
  4055b6:	d205      	bcs.n	4055c4 <__multiply+0x4c>
  4055b8:	464b      	mov	r3, r9
  4055ba:	2100      	movs	r1, #0
  4055bc:	f843 1b04 	str.w	r1, [r3], #4
  4055c0:	459a      	cmp	sl, r3
  4055c2:	d8fb      	bhi.n	4055bc <__multiply+0x44>
  4055c4:	f106 0c14 	add.w	ip, r6, #20
  4055c8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4055cc:	f10b 0b14 	add.w	fp, fp, #20
  4055d0:	459c      	cmp	ip, r3
  4055d2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4055d6:	d24c      	bcs.n	405672 <__multiply+0xfa>
  4055d8:	f8cd a004 	str.w	sl, [sp, #4]
  4055dc:	469a      	mov	sl, r3
  4055de:	f8dc 5000 	ldr.w	r5, [ip]
  4055e2:	b2af      	uxth	r7, r5
  4055e4:	b1ef      	cbz	r7, 405622 <__multiply+0xaa>
  4055e6:	2100      	movs	r1, #0
  4055e8:	464d      	mov	r5, r9
  4055ea:	465e      	mov	r6, fp
  4055ec:	460c      	mov	r4, r1
  4055ee:	f856 2b04 	ldr.w	r2, [r6], #4
  4055f2:	6828      	ldr	r0, [r5, #0]
  4055f4:	b293      	uxth	r3, r2
  4055f6:	b281      	uxth	r1, r0
  4055f8:	fb07 1303 	mla	r3, r7, r3, r1
  4055fc:	0c12      	lsrs	r2, r2, #16
  4055fe:	0c01      	lsrs	r1, r0, #16
  405600:	4423      	add	r3, r4
  405602:	fb07 1102 	mla	r1, r7, r2, r1
  405606:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40560a:	b29b      	uxth	r3, r3
  40560c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405610:	45b6      	cmp	lr, r6
  405612:	f845 3b04 	str.w	r3, [r5], #4
  405616:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40561a:	d8e8      	bhi.n	4055ee <__multiply+0x76>
  40561c:	602c      	str	r4, [r5, #0]
  40561e:	f8dc 5000 	ldr.w	r5, [ip]
  405622:	0c2d      	lsrs	r5, r5, #16
  405624:	d01d      	beq.n	405662 <__multiply+0xea>
  405626:	f8d9 3000 	ldr.w	r3, [r9]
  40562a:	4648      	mov	r0, r9
  40562c:	461c      	mov	r4, r3
  40562e:	4659      	mov	r1, fp
  405630:	2200      	movs	r2, #0
  405632:	880e      	ldrh	r6, [r1, #0]
  405634:	0c24      	lsrs	r4, r4, #16
  405636:	fb05 4406 	mla	r4, r5, r6, r4
  40563a:	4422      	add	r2, r4
  40563c:	b29b      	uxth	r3, r3
  40563e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405642:	f840 3b04 	str.w	r3, [r0], #4
  405646:	f851 3b04 	ldr.w	r3, [r1], #4
  40564a:	6804      	ldr	r4, [r0, #0]
  40564c:	0c1b      	lsrs	r3, r3, #16
  40564e:	b2a6      	uxth	r6, r4
  405650:	fb05 6303 	mla	r3, r5, r3, r6
  405654:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405658:	458e      	cmp	lr, r1
  40565a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40565e:	d8e8      	bhi.n	405632 <__multiply+0xba>
  405660:	6003      	str	r3, [r0, #0]
  405662:	f10c 0c04 	add.w	ip, ip, #4
  405666:	45e2      	cmp	sl, ip
  405668:	f109 0904 	add.w	r9, r9, #4
  40566c:	d8b7      	bhi.n	4055de <__multiply+0x66>
  40566e:	f8dd a004 	ldr.w	sl, [sp, #4]
  405672:	f1b8 0f00 	cmp.w	r8, #0
  405676:	dd0b      	ble.n	405690 <__multiply+0x118>
  405678:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40567c:	f1aa 0a04 	sub.w	sl, sl, #4
  405680:	b11b      	cbz	r3, 40568a <__multiply+0x112>
  405682:	e005      	b.n	405690 <__multiply+0x118>
  405684:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405688:	b913      	cbnz	r3, 405690 <__multiply+0x118>
  40568a:	f1b8 0801 	subs.w	r8, r8, #1
  40568e:	d1f9      	bne.n	405684 <__multiply+0x10c>
  405690:	9800      	ldr	r0, [sp, #0]
  405692:	f8c0 8010 	str.w	r8, [r0, #16]
  405696:	b003      	add	sp, #12
  405698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040569c <__pow5mult>:
  40569c:	f012 0303 	ands.w	r3, r2, #3
  4056a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4056a4:	4614      	mov	r4, r2
  4056a6:	4607      	mov	r7, r0
  4056a8:	d12e      	bne.n	405708 <__pow5mult+0x6c>
  4056aa:	460d      	mov	r5, r1
  4056ac:	10a4      	asrs	r4, r4, #2
  4056ae:	d01c      	beq.n	4056ea <__pow5mult+0x4e>
  4056b0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4056b2:	b396      	cbz	r6, 40571a <__pow5mult+0x7e>
  4056b4:	07e3      	lsls	r3, r4, #31
  4056b6:	f04f 0800 	mov.w	r8, #0
  4056ba:	d406      	bmi.n	4056ca <__pow5mult+0x2e>
  4056bc:	1064      	asrs	r4, r4, #1
  4056be:	d014      	beq.n	4056ea <__pow5mult+0x4e>
  4056c0:	6830      	ldr	r0, [r6, #0]
  4056c2:	b1a8      	cbz	r0, 4056f0 <__pow5mult+0x54>
  4056c4:	4606      	mov	r6, r0
  4056c6:	07e3      	lsls	r3, r4, #31
  4056c8:	d5f8      	bpl.n	4056bc <__pow5mult+0x20>
  4056ca:	4632      	mov	r2, r6
  4056cc:	4629      	mov	r1, r5
  4056ce:	4638      	mov	r0, r7
  4056d0:	f7ff ff52 	bl	405578 <__multiply>
  4056d4:	b1b5      	cbz	r5, 405704 <__pow5mult+0x68>
  4056d6:	686a      	ldr	r2, [r5, #4]
  4056d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4056da:	1064      	asrs	r4, r4, #1
  4056dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4056e0:	6029      	str	r1, [r5, #0]
  4056e2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4056e6:	4605      	mov	r5, r0
  4056e8:	d1ea      	bne.n	4056c0 <__pow5mult+0x24>
  4056ea:	4628      	mov	r0, r5
  4056ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4056f0:	4632      	mov	r2, r6
  4056f2:	4631      	mov	r1, r6
  4056f4:	4638      	mov	r0, r7
  4056f6:	f7ff ff3f 	bl	405578 <__multiply>
  4056fa:	6030      	str	r0, [r6, #0]
  4056fc:	f8c0 8000 	str.w	r8, [r0]
  405700:	4606      	mov	r6, r0
  405702:	e7e0      	b.n	4056c6 <__pow5mult+0x2a>
  405704:	4605      	mov	r5, r0
  405706:	e7d9      	b.n	4056bc <__pow5mult+0x20>
  405708:	1e5a      	subs	r2, r3, #1
  40570a:	4d0b      	ldr	r5, [pc, #44]	; (405738 <__pow5mult+0x9c>)
  40570c:	2300      	movs	r3, #0
  40570e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405712:	f7ff fe97 	bl	405444 <__multadd>
  405716:	4605      	mov	r5, r0
  405718:	e7c8      	b.n	4056ac <__pow5mult+0x10>
  40571a:	2101      	movs	r1, #1
  40571c:	4638      	mov	r0, r7
  40571e:	f7ff fe61 	bl	4053e4 <_Balloc>
  405722:	f240 2171 	movw	r1, #625	; 0x271
  405726:	2201      	movs	r2, #1
  405728:	2300      	movs	r3, #0
  40572a:	6141      	str	r1, [r0, #20]
  40572c:	6102      	str	r2, [r0, #16]
  40572e:	4606      	mov	r6, r0
  405730:	64b8      	str	r0, [r7, #72]	; 0x48
  405732:	6003      	str	r3, [r0, #0]
  405734:	e7be      	b.n	4056b4 <__pow5mult+0x18>
  405736:	bf00      	nop
  405738:	004077e8 	.word	0x004077e8

0040573c <__lshift>:
  40573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405740:	4691      	mov	r9, r2
  405742:	690a      	ldr	r2, [r1, #16]
  405744:	688b      	ldr	r3, [r1, #8]
  405746:	ea4f 1469 	mov.w	r4, r9, asr #5
  40574a:	eb04 0802 	add.w	r8, r4, r2
  40574e:	f108 0501 	add.w	r5, r8, #1
  405752:	429d      	cmp	r5, r3
  405754:	460e      	mov	r6, r1
  405756:	4607      	mov	r7, r0
  405758:	6849      	ldr	r1, [r1, #4]
  40575a:	dd04      	ble.n	405766 <__lshift+0x2a>
  40575c:	005b      	lsls	r3, r3, #1
  40575e:	429d      	cmp	r5, r3
  405760:	f101 0101 	add.w	r1, r1, #1
  405764:	dcfa      	bgt.n	40575c <__lshift+0x20>
  405766:	4638      	mov	r0, r7
  405768:	f7ff fe3c 	bl	4053e4 <_Balloc>
  40576c:	2c00      	cmp	r4, #0
  40576e:	f100 0314 	add.w	r3, r0, #20
  405772:	dd06      	ble.n	405782 <__lshift+0x46>
  405774:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405778:	2100      	movs	r1, #0
  40577a:	f843 1b04 	str.w	r1, [r3], #4
  40577e:	429a      	cmp	r2, r3
  405780:	d1fb      	bne.n	40577a <__lshift+0x3e>
  405782:	6934      	ldr	r4, [r6, #16]
  405784:	f106 0114 	add.w	r1, r6, #20
  405788:	f019 091f 	ands.w	r9, r9, #31
  40578c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405790:	d01d      	beq.n	4057ce <__lshift+0x92>
  405792:	f1c9 0c20 	rsb	ip, r9, #32
  405796:	2200      	movs	r2, #0
  405798:	680c      	ldr	r4, [r1, #0]
  40579a:	fa04 f409 	lsl.w	r4, r4, r9
  40579e:	4314      	orrs	r4, r2
  4057a0:	f843 4b04 	str.w	r4, [r3], #4
  4057a4:	f851 2b04 	ldr.w	r2, [r1], #4
  4057a8:	458e      	cmp	lr, r1
  4057aa:	fa22 f20c 	lsr.w	r2, r2, ip
  4057ae:	d8f3      	bhi.n	405798 <__lshift+0x5c>
  4057b0:	601a      	str	r2, [r3, #0]
  4057b2:	b10a      	cbz	r2, 4057b8 <__lshift+0x7c>
  4057b4:	f108 0502 	add.w	r5, r8, #2
  4057b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4057ba:	6872      	ldr	r2, [r6, #4]
  4057bc:	3d01      	subs	r5, #1
  4057be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4057c2:	6105      	str	r5, [r0, #16]
  4057c4:	6031      	str	r1, [r6, #0]
  4057c6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4057ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4057ce:	3b04      	subs	r3, #4
  4057d0:	f851 2b04 	ldr.w	r2, [r1], #4
  4057d4:	f843 2f04 	str.w	r2, [r3, #4]!
  4057d8:	458e      	cmp	lr, r1
  4057da:	d8f9      	bhi.n	4057d0 <__lshift+0x94>
  4057dc:	e7ec      	b.n	4057b8 <__lshift+0x7c>
  4057de:	bf00      	nop

004057e0 <__mcmp>:
  4057e0:	b430      	push	{r4, r5}
  4057e2:	690b      	ldr	r3, [r1, #16]
  4057e4:	4605      	mov	r5, r0
  4057e6:	6900      	ldr	r0, [r0, #16]
  4057e8:	1ac0      	subs	r0, r0, r3
  4057ea:	d10f      	bne.n	40580c <__mcmp+0x2c>
  4057ec:	009b      	lsls	r3, r3, #2
  4057ee:	3514      	adds	r5, #20
  4057f0:	3114      	adds	r1, #20
  4057f2:	4419      	add	r1, r3
  4057f4:	442b      	add	r3, r5
  4057f6:	e001      	b.n	4057fc <__mcmp+0x1c>
  4057f8:	429d      	cmp	r5, r3
  4057fa:	d207      	bcs.n	40580c <__mcmp+0x2c>
  4057fc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405800:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405804:	4294      	cmp	r4, r2
  405806:	d0f7      	beq.n	4057f8 <__mcmp+0x18>
  405808:	d302      	bcc.n	405810 <__mcmp+0x30>
  40580a:	2001      	movs	r0, #1
  40580c:	bc30      	pop	{r4, r5}
  40580e:	4770      	bx	lr
  405810:	f04f 30ff 	mov.w	r0, #4294967295
  405814:	e7fa      	b.n	40580c <__mcmp+0x2c>
  405816:	bf00      	nop

00405818 <__mdiff>:
  405818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40581c:	690f      	ldr	r7, [r1, #16]
  40581e:	460e      	mov	r6, r1
  405820:	6911      	ldr	r1, [r2, #16]
  405822:	1a7f      	subs	r7, r7, r1
  405824:	2f00      	cmp	r7, #0
  405826:	4690      	mov	r8, r2
  405828:	d117      	bne.n	40585a <__mdiff+0x42>
  40582a:	0089      	lsls	r1, r1, #2
  40582c:	f106 0514 	add.w	r5, r6, #20
  405830:	f102 0e14 	add.w	lr, r2, #20
  405834:	186b      	adds	r3, r5, r1
  405836:	4471      	add	r1, lr
  405838:	e001      	b.n	40583e <__mdiff+0x26>
  40583a:	429d      	cmp	r5, r3
  40583c:	d25c      	bcs.n	4058f8 <__mdiff+0xe0>
  40583e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405842:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405846:	42a2      	cmp	r2, r4
  405848:	d0f7      	beq.n	40583a <__mdiff+0x22>
  40584a:	d25e      	bcs.n	40590a <__mdiff+0xf2>
  40584c:	4633      	mov	r3, r6
  40584e:	462c      	mov	r4, r5
  405850:	4646      	mov	r6, r8
  405852:	4675      	mov	r5, lr
  405854:	4698      	mov	r8, r3
  405856:	2701      	movs	r7, #1
  405858:	e005      	b.n	405866 <__mdiff+0x4e>
  40585a:	db58      	blt.n	40590e <__mdiff+0xf6>
  40585c:	f106 0514 	add.w	r5, r6, #20
  405860:	f108 0414 	add.w	r4, r8, #20
  405864:	2700      	movs	r7, #0
  405866:	6871      	ldr	r1, [r6, #4]
  405868:	f7ff fdbc 	bl	4053e4 <_Balloc>
  40586c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405870:	6936      	ldr	r6, [r6, #16]
  405872:	60c7      	str	r7, [r0, #12]
  405874:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405878:	46a6      	mov	lr, r4
  40587a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40587e:	f100 0414 	add.w	r4, r0, #20
  405882:	2300      	movs	r3, #0
  405884:	f85e 1b04 	ldr.w	r1, [lr], #4
  405888:	f855 8b04 	ldr.w	r8, [r5], #4
  40588c:	b28a      	uxth	r2, r1
  40588e:	fa13 f388 	uxtah	r3, r3, r8
  405892:	0c09      	lsrs	r1, r1, #16
  405894:	1a9a      	subs	r2, r3, r2
  405896:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40589a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40589e:	b292      	uxth	r2, r2
  4058a0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4058a4:	45f4      	cmp	ip, lr
  4058a6:	f844 2b04 	str.w	r2, [r4], #4
  4058aa:	ea4f 4323 	mov.w	r3, r3, asr #16
  4058ae:	d8e9      	bhi.n	405884 <__mdiff+0x6c>
  4058b0:	42af      	cmp	r7, r5
  4058b2:	d917      	bls.n	4058e4 <__mdiff+0xcc>
  4058b4:	46a4      	mov	ip, r4
  4058b6:	46ae      	mov	lr, r5
  4058b8:	f85e 2b04 	ldr.w	r2, [lr], #4
  4058bc:	fa13 f382 	uxtah	r3, r3, r2
  4058c0:	1419      	asrs	r1, r3, #16
  4058c2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4058c6:	b29b      	uxth	r3, r3
  4058c8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4058cc:	4577      	cmp	r7, lr
  4058ce:	f84c 2b04 	str.w	r2, [ip], #4
  4058d2:	ea4f 4321 	mov.w	r3, r1, asr #16
  4058d6:	d8ef      	bhi.n	4058b8 <__mdiff+0xa0>
  4058d8:	43ed      	mvns	r5, r5
  4058da:	442f      	add	r7, r5
  4058dc:	f027 0703 	bic.w	r7, r7, #3
  4058e0:	3704      	adds	r7, #4
  4058e2:	443c      	add	r4, r7
  4058e4:	3c04      	subs	r4, #4
  4058e6:	b922      	cbnz	r2, 4058f2 <__mdiff+0xda>
  4058e8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4058ec:	3e01      	subs	r6, #1
  4058ee:	2b00      	cmp	r3, #0
  4058f0:	d0fa      	beq.n	4058e8 <__mdiff+0xd0>
  4058f2:	6106      	str	r6, [r0, #16]
  4058f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058f8:	2100      	movs	r1, #0
  4058fa:	f7ff fd73 	bl	4053e4 <_Balloc>
  4058fe:	2201      	movs	r2, #1
  405900:	2300      	movs	r3, #0
  405902:	6102      	str	r2, [r0, #16]
  405904:	6143      	str	r3, [r0, #20]
  405906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40590a:	4674      	mov	r4, lr
  40590c:	e7ab      	b.n	405866 <__mdiff+0x4e>
  40590e:	4633      	mov	r3, r6
  405910:	f106 0414 	add.w	r4, r6, #20
  405914:	f102 0514 	add.w	r5, r2, #20
  405918:	4616      	mov	r6, r2
  40591a:	2701      	movs	r7, #1
  40591c:	4698      	mov	r8, r3
  40591e:	e7a2      	b.n	405866 <__mdiff+0x4e>

00405920 <__d2b>:
  405920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405924:	b082      	sub	sp, #8
  405926:	2101      	movs	r1, #1
  405928:	461c      	mov	r4, r3
  40592a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40592e:	4615      	mov	r5, r2
  405930:	9e08      	ldr	r6, [sp, #32]
  405932:	f7ff fd57 	bl	4053e4 <_Balloc>
  405936:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40593a:	4680      	mov	r8, r0
  40593c:	b10f      	cbz	r7, 405942 <__d2b+0x22>
  40593e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405942:	9401      	str	r4, [sp, #4]
  405944:	b31d      	cbz	r5, 40598e <__d2b+0x6e>
  405946:	a802      	add	r0, sp, #8
  405948:	f840 5d08 	str.w	r5, [r0, #-8]!
  40594c:	f7ff fdda 	bl	405504 <__lo0bits>
  405950:	2800      	cmp	r0, #0
  405952:	d134      	bne.n	4059be <__d2b+0x9e>
  405954:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405958:	f8c8 2014 	str.w	r2, [r8, #20]
  40595c:	2b00      	cmp	r3, #0
  40595e:	bf0c      	ite	eq
  405960:	2101      	moveq	r1, #1
  405962:	2102      	movne	r1, #2
  405964:	f8c8 3018 	str.w	r3, [r8, #24]
  405968:	f8c8 1010 	str.w	r1, [r8, #16]
  40596c:	b9df      	cbnz	r7, 4059a6 <__d2b+0x86>
  40596e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405972:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405976:	6030      	str	r0, [r6, #0]
  405978:	6918      	ldr	r0, [r3, #16]
  40597a:	f7ff fda3 	bl	4054c4 <__hi0bits>
  40597e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405980:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405984:	6018      	str	r0, [r3, #0]
  405986:	4640      	mov	r0, r8
  405988:	b002      	add	sp, #8
  40598a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40598e:	a801      	add	r0, sp, #4
  405990:	f7ff fdb8 	bl	405504 <__lo0bits>
  405994:	9b01      	ldr	r3, [sp, #4]
  405996:	f8c8 3014 	str.w	r3, [r8, #20]
  40599a:	2101      	movs	r1, #1
  40599c:	3020      	adds	r0, #32
  40599e:	f8c8 1010 	str.w	r1, [r8, #16]
  4059a2:	2f00      	cmp	r7, #0
  4059a4:	d0e3      	beq.n	40596e <__d2b+0x4e>
  4059a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4059a8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4059ac:	4407      	add	r7, r0
  4059ae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4059b2:	6037      	str	r7, [r6, #0]
  4059b4:	6018      	str	r0, [r3, #0]
  4059b6:	4640      	mov	r0, r8
  4059b8:	b002      	add	sp, #8
  4059ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4059be:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4059c2:	f1c0 0220 	rsb	r2, r0, #32
  4059c6:	fa03 f202 	lsl.w	r2, r3, r2
  4059ca:	430a      	orrs	r2, r1
  4059cc:	40c3      	lsrs	r3, r0
  4059ce:	9301      	str	r3, [sp, #4]
  4059d0:	f8c8 2014 	str.w	r2, [r8, #20]
  4059d4:	e7c2      	b.n	40595c <__d2b+0x3c>
  4059d6:	bf00      	nop

004059d8 <_realloc_r>:
  4059d8:	2900      	cmp	r1, #0
  4059da:	f000 8095 	beq.w	405b08 <_realloc_r+0x130>
  4059de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059e2:	460d      	mov	r5, r1
  4059e4:	4616      	mov	r6, r2
  4059e6:	b083      	sub	sp, #12
  4059e8:	4680      	mov	r8, r0
  4059ea:	f106 070b 	add.w	r7, r6, #11
  4059ee:	f7ff fced 	bl	4053cc <__malloc_lock>
  4059f2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4059f6:	2f16      	cmp	r7, #22
  4059f8:	f02e 0403 	bic.w	r4, lr, #3
  4059fc:	f1a5 0908 	sub.w	r9, r5, #8
  405a00:	d83c      	bhi.n	405a7c <_realloc_r+0xa4>
  405a02:	2210      	movs	r2, #16
  405a04:	4617      	mov	r7, r2
  405a06:	42be      	cmp	r6, r7
  405a08:	d83d      	bhi.n	405a86 <_realloc_r+0xae>
  405a0a:	4294      	cmp	r4, r2
  405a0c:	da43      	bge.n	405a96 <_realloc_r+0xbe>
  405a0e:	4bc4      	ldr	r3, [pc, #784]	; (405d20 <_realloc_r+0x348>)
  405a10:	6899      	ldr	r1, [r3, #8]
  405a12:	eb09 0004 	add.w	r0, r9, r4
  405a16:	4288      	cmp	r0, r1
  405a18:	f000 80b4 	beq.w	405b84 <_realloc_r+0x1ac>
  405a1c:	6843      	ldr	r3, [r0, #4]
  405a1e:	f023 0101 	bic.w	r1, r3, #1
  405a22:	4401      	add	r1, r0
  405a24:	6849      	ldr	r1, [r1, #4]
  405a26:	07c9      	lsls	r1, r1, #31
  405a28:	d54c      	bpl.n	405ac4 <_realloc_r+0xec>
  405a2a:	f01e 0f01 	tst.w	lr, #1
  405a2e:	f000 809b 	beq.w	405b68 <_realloc_r+0x190>
  405a32:	4631      	mov	r1, r6
  405a34:	4640      	mov	r0, r8
  405a36:	f7ff f8c5 	bl	404bc4 <_malloc_r>
  405a3a:	4606      	mov	r6, r0
  405a3c:	2800      	cmp	r0, #0
  405a3e:	d03a      	beq.n	405ab6 <_realloc_r+0xde>
  405a40:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405a44:	f023 0301 	bic.w	r3, r3, #1
  405a48:	444b      	add	r3, r9
  405a4a:	f1a0 0208 	sub.w	r2, r0, #8
  405a4e:	429a      	cmp	r2, r3
  405a50:	f000 8121 	beq.w	405c96 <_realloc_r+0x2be>
  405a54:	1f22      	subs	r2, r4, #4
  405a56:	2a24      	cmp	r2, #36	; 0x24
  405a58:	f200 8107 	bhi.w	405c6a <_realloc_r+0x292>
  405a5c:	2a13      	cmp	r2, #19
  405a5e:	f200 80db 	bhi.w	405c18 <_realloc_r+0x240>
  405a62:	4603      	mov	r3, r0
  405a64:	462a      	mov	r2, r5
  405a66:	6811      	ldr	r1, [r2, #0]
  405a68:	6019      	str	r1, [r3, #0]
  405a6a:	6851      	ldr	r1, [r2, #4]
  405a6c:	6059      	str	r1, [r3, #4]
  405a6e:	6892      	ldr	r2, [r2, #8]
  405a70:	609a      	str	r2, [r3, #8]
  405a72:	4629      	mov	r1, r5
  405a74:	4640      	mov	r0, r8
  405a76:	f7fe fd87 	bl	404588 <_free_r>
  405a7a:	e01c      	b.n	405ab6 <_realloc_r+0xde>
  405a7c:	f027 0707 	bic.w	r7, r7, #7
  405a80:	2f00      	cmp	r7, #0
  405a82:	463a      	mov	r2, r7
  405a84:	dabf      	bge.n	405a06 <_realloc_r+0x2e>
  405a86:	2600      	movs	r6, #0
  405a88:	230c      	movs	r3, #12
  405a8a:	4630      	mov	r0, r6
  405a8c:	f8c8 3000 	str.w	r3, [r8]
  405a90:	b003      	add	sp, #12
  405a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a96:	462e      	mov	r6, r5
  405a98:	1be3      	subs	r3, r4, r7
  405a9a:	2b0f      	cmp	r3, #15
  405a9c:	d81e      	bhi.n	405adc <_realloc_r+0x104>
  405a9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405aa2:	f003 0301 	and.w	r3, r3, #1
  405aa6:	4323      	orrs	r3, r4
  405aa8:	444c      	add	r4, r9
  405aaa:	f8c9 3004 	str.w	r3, [r9, #4]
  405aae:	6863      	ldr	r3, [r4, #4]
  405ab0:	f043 0301 	orr.w	r3, r3, #1
  405ab4:	6063      	str	r3, [r4, #4]
  405ab6:	4640      	mov	r0, r8
  405ab8:	f7ff fc8e 	bl	4053d8 <__malloc_unlock>
  405abc:	4630      	mov	r0, r6
  405abe:	b003      	add	sp, #12
  405ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ac4:	f023 0303 	bic.w	r3, r3, #3
  405ac8:	18e1      	adds	r1, r4, r3
  405aca:	4291      	cmp	r1, r2
  405acc:	db1f      	blt.n	405b0e <_realloc_r+0x136>
  405ace:	68c3      	ldr	r3, [r0, #12]
  405ad0:	6882      	ldr	r2, [r0, #8]
  405ad2:	462e      	mov	r6, r5
  405ad4:	60d3      	str	r3, [r2, #12]
  405ad6:	460c      	mov	r4, r1
  405ad8:	609a      	str	r2, [r3, #8]
  405ada:	e7dd      	b.n	405a98 <_realloc_r+0xc0>
  405adc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405ae0:	eb09 0107 	add.w	r1, r9, r7
  405ae4:	f002 0201 	and.w	r2, r2, #1
  405ae8:	444c      	add	r4, r9
  405aea:	f043 0301 	orr.w	r3, r3, #1
  405aee:	4317      	orrs	r7, r2
  405af0:	f8c9 7004 	str.w	r7, [r9, #4]
  405af4:	604b      	str	r3, [r1, #4]
  405af6:	6863      	ldr	r3, [r4, #4]
  405af8:	f043 0301 	orr.w	r3, r3, #1
  405afc:	3108      	adds	r1, #8
  405afe:	6063      	str	r3, [r4, #4]
  405b00:	4640      	mov	r0, r8
  405b02:	f7fe fd41 	bl	404588 <_free_r>
  405b06:	e7d6      	b.n	405ab6 <_realloc_r+0xde>
  405b08:	4611      	mov	r1, r2
  405b0a:	f7ff b85b 	b.w	404bc4 <_malloc_r>
  405b0e:	f01e 0f01 	tst.w	lr, #1
  405b12:	d18e      	bne.n	405a32 <_realloc_r+0x5a>
  405b14:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405b18:	eba9 0a01 	sub.w	sl, r9, r1
  405b1c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405b20:	f021 0103 	bic.w	r1, r1, #3
  405b24:	440b      	add	r3, r1
  405b26:	4423      	add	r3, r4
  405b28:	4293      	cmp	r3, r2
  405b2a:	db25      	blt.n	405b78 <_realloc_r+0x1a0>
  405b2c:	68c2      	ldr	r2, [r0, #12]
  405b2e:	6881      	ldr	r1, [r0, #8]
  405b30:	4656      	mov	r6, sl
  405b32:	60ca      	str	r2, [r1, #12]
  405b34:	6091      	str	r1, [r2, #8]
  405b36:	f8da 100c 	ldr.w	r1, [sl, #12]
  405b3a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405b3e:	1f22      	subs	r2, r4, #4
  405b40:	2a24      	cmp	r2, #36	; 0x24
  405b42:	60c1      	str	r1, [r0, #12]
  405b44:	6088      	str	r0, [r1, #8]
  405b46:	f200 8094 	bhi.w	405c72 <_realloc_r+0x29a>
  405b4a:	2a13      	cmp	r2, #19
  405b4c:	d96f      	bls.n	405c2e <_realloc_r+0x256>
  405b4e:	6829      	ldr	r1, [r5, #0]
  405b50:	f8ca 1008 	str.w	r1, [sl, #8]
  405b54:	6869      	ldr	r1, [r5, #4]
  405b56:	f8ca 100c 	str.w	r1, [sl, #12]
  405b5a:	2a1b      	cmp	r2, #27
  405b5c:	f200 80a2 	bhi.w	405ca4 <_realloc_r+0x2cc>
  405b60:	3508      	adds	r5, #8
  405b62:	f10a 0210 	add.w	r2, sl, #16
  405b66:	e063      	b.n	405c30 <_realloc_r+0x258>
  405b68:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405b6c:	eba9 0a03 	sub.w	sl, r9, r3
  405b70:	f8da 1004 	ldr.w	r1, [sl, #4]
  405b74:	f021 0103 	bic.w	r1, r1, #3
  405b78:	1863      	adds	r3, r4, r1
  405b7a:	4293      	cmp	r3, r2
  405b7c:	f6ff af59 	blt.w	405a32 <_realloc_r+0x5a>
  405b80:	4656      	mov	r6, sl
  405b82:	e7d8      	b.n	405b36 <_realloc_r+0x15e>
  405b84:	6841      	ldr	r1, [r0, #4]
  405b86:	f021 0b03 	bic.w	fp, r1, #3
  405b8a:	44a3      	add	fp, r4
  405b8c:	f107 0010 	add.w	r0, r7, #16
  405b90:	4583      	cmp	fp, r0
  405b92:	da56      	bge.n	405c42 <_realloc_r+0x26a>
  405b94:	f01e 0f01 	tst.w	lr, #1
  405b98:	f47f af4b 	bne.w	405a32 <_realloc_r+0x5a>
  405b9c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ba0:	eba9 0a01 	sub.w	sl, r9, r1
  405ba4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ba8:	f021 0103 	bic.w	r1, r1, #3
  405bac:	448b      	add	fp, r1
  405bae:	4558      	cmp	r0, fp
  405bb0:	dce2      	bgt.n	405b78 <_realloc_r+0x1a0>
  405bb2:	4656      	mov	r6, sl
  405bb4:	f8da 100c 	ldr.w	r1, [sl, #12]
  405bb8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405bbc:	1f22      	subs	r2, r4, #4
  405bbe:	2a24      	cmp	r2, #36	; 0x24
  405bc0:	60c1      	str	r1, [r0, #12]
  405bc2:	6088      	str	r0, [r1, #8]
  405bc4:	f200 808f 	bhi.w	405ce6 <_realloc_r+0x30e>
  405bc8:	2a13      	cmp	r2, #19
  405bca:	f240 808a 	bls.w	405ce2 <_realloc_r+0x30a>
  405bce:	6829      	ldr	r1, [r5, #0]
  405bd0:	f8ca 1008 	str.w	r1, [sl, #8]
  405bd4:	6869      	ldr	r1, [r5, #4]
  405bd6:	f8ca 100c 	str.w	r1, [sl, #12]
  405bda:	2a1b      	cmp	r2, #27
  405bdc:	f200 808a 	bhi.w	405cf4 <_realloc_r+0x31c>
  405be0:	3508      	adds	r5, #8
  405be2:	f10a 0210 	add.w	r2, sl, #16
  405be6:	6829      	ldr	r1, [r5, #0]
  405be8:	6011      	str	r1, [r2, #0]
  405bea:	6869      	ldr	r1, [r5, #4]
  405bec:	6051      	str	r1, [r2, #4]
  405bee:	68a9      	ldr	r1, [r5, #8]
  405bf0:	6091      	str	r1, [r2, #8]
  405bf2:	eb0a 0107 	add.w	r1, sl, r7
  405bf6:	ebab 0207 	sub.w	r2, fp, r7
  405bfa:	f042 0201 	orr.w	r2, r2, #1
  405bfe:	6099      	str	r1, [r3, #8]
  405c00:	604a      	str	r2, [r1, #4]
  405c02:	f8da 3004 	ldr.w	r3, [sl, #4]
  405c06:	f003 0301 	and.w	r3, r3, #1
  405c0a:	431f      	orrs	r7, r3
  405c0c:	4640      	mov	r0, r8
  405c0e:	f8ca 7004 	str.w	r7, [sl, #4]
  405c12:	f7ff fbe1 	bl	4053d8 <__malloc_unlock>
  405c16:	e751      	b.n	405abc <_realloc_r+0xe4>
  405c18:	682b      	ldr	r3, [r5, #0]
  405c1a:	6003      	str	r3, [r0, #0]
  405c1c:	686b      	ldr	r3, [r5, #4]
  405c1e:	6043      	str	r3, [r0, #4]
  405c20:	2a1b      	cmp	r2, #27
  405c22:	d82d      	bhi.n	405c80 <_realloc_r+0x2a8>
  405c24:	f100 0308 	add.w	r3, r0, #8
  405c28:	f105 0208 	add.w	r2, r5, #8
  405c2c:	e71b      	b.n	405a66 <_realloc_r+0x8e>
  405c2e:	4632      	mov	r2, r6
  405c30:	6829      	ldr	r1, [r5, #0]
  405c32:	6011      	str	r1, [r2, #0]
  405c34:	6869      	ldr	r1, [r5, #4]
  405c36:	6051      	str	r1, [r2, #4]
  405c38:	68a9      	ldr	r1, [r5, #8]
  405c3a:	6091      	str	r1, [r2, #8]
  405c3c:	461c      	mov	r4, r3
  405c3e:	46d1      	mov	r9, sl
  405c40:	e72a      	b.n	405a98 <_realloc_r+0xc0>
  405c42:	eb09 0107 	add.w	r1, r9, r7
  405c46:	ebab 0b07 	sub.w	fp, fp, r7
  405c4a:	f04b 0201 	orr.w	r2, fp, #1
  405c4e:	6099      	str	r1, [r3, #8]
  405c50:	604a      	str	r2, [r1, #4]
  405c52:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405c56:	f003 0301 	and.w	r3, r3, #1
  405c5a:	431f      	orrs	r7, r3
  405c5c:	4640      	mov	r0, r8
  405c5e:	f845 7c04 	str.w	r7, [r5, #-4]
  405c62:	f7ff fbb9 	bl	4053d8 <__malloc_unlock>
  405c66:	462e      	mov	r6, r5
  405c68:	e728      	b.n	405abc <_realloc_r+0xe4>
  405c6a:	4629      	mov	r1, r5
  405c6c:	f7ff fb4a 	bl	405304 <memmove>
  405c70:	e6ff      	b.n	405a72 <_realloc_r+0x9a>
  405c72:	4629      	mov	r1, r5
  405c74:	4630      	mov	r0, r6
  405c76:	461c      	mov	r4, r3
  405c78:	46d1      	mov	r9, sl
  405c7a:	f7ff fb43 	bl	405304 <memmove>
  405c7e:	e70b      	b.n	405a98 <_realloc_r+0xc0>
  405c80:	68ab      	ldr	r3, [r5, #8]
  405c82:	6083      	str	r3, [r0, #8]
  405c84:	68eb      	ldr	r3, [r5, #12]
  405c86:	60c3      	str	r3, [r0, #12]
  405c88:	2a24      	cmp	r2, #36	; 0x24
  405c8a:	d017      	beq.n	405cbc <_realloc_r+0x2e4>
  405c8c:	f100 0310 	add.w	r3, r0, #16
  405c90:	f105 0210 	add.w	r2, r5, #16
  405c94:	e6e7      	b.n	405a66 <_realloc_r+0x8e>
  405c96:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405c9a:	f023 0303 	bic.w	r3, r3, #3
  405c9e:	441c      	add	r4, r3
  405ca0:	462e      	mov	r6, r5
  405ca2:	e6f9      	b.n	405a98 <_realloc_r+0xc0>
  405ca4:	68a9      	ldr	r1, [r5, #8]
  405ca6:	f8ca 1010 	str.w	r1, [sl, #16]
  405caa:	68e9      	ldr	r1, [r5, #12]
  405cac:	f8ca 1014 	str.w	r1, [sl, #20]
  405cb0:	2a24      	cmp	r2, #36	; 0x24
  405cb2:	d00c      	beq.n	405cce <_realloc_r+0x2f6>
  405cb4:	3510      	adds	r5, #16
  405cb6:	f10a 0218 	add.w	r2, sl, #24
  405cba:	e7b9      	b.n	405c30 <_realloc_r+0x258>
  405cbc:	692b      	ldr	r3, [r5, #16]
  405cbe:	6103      	str	r3, [r0, #16]
  405cc0:	696b      	ldr	r3, [r5, #20]
  405cc2:	6143      	str	r3, [r0, #20]
  405cc4:	f105 0218 	add.w	r2, r5, #24
  405cc8:	f100 0318 	add.w	r3, r0, #24
  405ccc:	e6cb      	b.n	405a66 <_realloc_r+0x8e>
  405cce:	692a      	ldr	r2, [r5, #16]
  405cd0:	f8ca 2018 	str.w	r2, [sl, #24]
  405cd4:	696a      	ldr	r2, [r5, #20]
  405cd6:	f8ca 201c 	str.w	r2, [sl, #28]
  405cda:	3518      	adds	r5, #24
  405cdc:	f10a 0220 	add.w	r2, sl, #32
  405ce0:	e7a6      	b.n	405c30 <_realloc_r+0x258>
  405ce2:	4632      	mov	r2, r6
  405ce4:	e77f      	b.n	405be6 <_realloc_r+0x20e>
  405ce6:	4629      	mov	r1, r5
  405ce8:	4630      	mov	r0, r6
  405cea:	9301      	str	r3, [sp, #4]
  405cec:	f7ff fb0a 	bl	405304 <memmove>
  405cf0:	9b01      	ldr	r3, [sp, #4]
  405cf2:	e77e      	b.n	405bf2 <_realloc_r+0x21a>
  405cf4:	68a9      	ldr	r1, [r5, #8]
  405cf6:	f8ca 1010 	str.w	r1, [sl, #16]
  405cfa:	68e9      	ldr	r1, [r5, #12]
  405cfc:	f8ca 1014 	str.w	r1, [sl, #20]
  405d00:	2a24      	cmp	r2, #36	; 0x24
  405d02:	d003      	beq.n	405d0c <_realloc_r+0x334>
  405d04:	3510      	adds	r5, #16
  405d06:	f10a 0218 	add.w	r2, sl, #24
  405d0a:	e76c      	b.n	405be6 <_realloc_r+0x20e>
  405d0c:	692a      	ldr	r2, [r5, #16]
  405d0e:	f8ca 2018 	str.w	r2, [sl, #24]
  405d12:	696a      	ldr	r2, [r5, #20]
  405d14:	f8ca 201c 	str.w	r2, [sl, #28]
  405d18:	3518      	adds	r5, #24
  405d1a:	f10a 0220 	add.w	r2, sl, #32
  405d1e:	e762      	b.n	405be6 <_realloc_r+0x20e>
  405d20:	2000045c 	.word	0x2000045c

00405d24 <_sbrk_r>:
  405d24:	b538      	push	{r3, r4, r5, lr}
  405d26:	4c07      	ldr	r4, [pc, #28]	; (405d44 <_sbrk_r+0x20>)
  405d28:	2300      	movs	r3, #0
  405d2a:	4605      	mov	r5, r0
  405d2c:	4608      	mov	r0, r1
  405d2e:	6023      	str	r3, [r4, #0]
  405d30:	f7fb fc80 	bl	401634 <_sbrk>
  405d34:	1c43      	adds	r3, r0, #1
  405d36:	d000      	beq.n	405d3a <_sbrk_r+0x16>
  405d38:	bd38      	pop	{r3, r4, r5, pc}
  405d3a:	6823      	ldr	r3, [r4, #0]
  405d3c:	2b00      	cmp	r3, #0
  405d3e:	d0fb      	beq.n	405d38 <_sbrk_r+0x14>
  405d40:	602b      	str	r3, [r5, #0]
  405d42:	bd38      	pop	{r3, r4, r5, pc}
  405d44:	20000eb4 	.word	0x20000eb4

00405d48 <__sread>:
  405d48:	b510      	push	{r4, lr}
  405d4a:	460c      	mov	r4, r1
  405d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405d50:	f000 fa8e 	bl	406270 <_read_r>
  405d54:	2800      	cmp	r0, #0
  405d56:	db03      	blt.n	405d60 <__sread+0x18>
  405d58:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405d5a:	4403      	add	r3, r0
  405d5c:	6523      	str	r3, [r4, #80]	; 0x50
  405d5e:	bd10      	pop	{r4, pc}
  405d60:	89a3      	ldrh	r3, [r4, #12]
  405d62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405d66:	81a3      	strh	r3, [r4, #12]
  405d68:	bd10      	pop	{r4, pc}
  405d6a:	bf00      	nop

00405d6c <__swrite>:
  405d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d70:	4616      	mov	r6, r2
  405d72:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405d76:	461f      	mov	r7, r3
  405d78:	05d3      	lsls	r3, r2, #23
  405d7a:	460c      	mov	r4, r1
  405d7c:	4605      	mov	r5, r0
  405d7e:	d507      	bpl.n	405d90 <__swrite+0x24>
  405d80:	2200      	movs	r2, #0
  405d82:	2302      	movs	r3, #2
  405d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405d88:	f000 fa46 	bl	406218 <_lseek_r>
  405d8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405d90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405d94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405d98:	81a2      	strh	r2, [r4, #12]
  405d9a:	463b      	mov	r3, r7
  405d9c:	4632      	mov	r2, r6
  405d9e:	4628      	mov	r0, r5
  405da0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405da4:	f000 b892 	b.w	405ecc <_write_r>

00405da8 <__sseek>:
  405da8:	b510      	push	{r4, lr}
  405daa:	460c      	mov	r4, r1
  405dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405db0:	f000 fa32 	bl	406218 <_lseek_r>
  405db4:	89a3      	ldrh	r3, [r4, #12]
  405db6:	1c42      	adds	r2, r0, #1
  405db8:	bf0e      	itee	eq
  405dba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405dbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405dc2:	6520      	strne	r0, [r4, #80]	; 0x50
  405dc4:	81a3      	strh	r3, [r4, #12]
  405dc6:	bd10      	pop	{r4, pc}

00405dc8 <__sclose>:
  405dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405dcc:	f000 b98a 	b.w	4060e4 <_close_r>

00405dd0 <__ssprint_r>:
  405dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405dd4:	6893      	ldr	r3, [r2, #8]
  405dd6:	b083      	sub	sp, #12
  405dd8:	4690      	mov	r8, r2
  405dda:	2b00      	cmp	r3, #0
  405ddc:	d070      	beq.n	405ec0 <__ssprint_r+0xf0>
  405dde:	4682      	mov	sl, r0
  405de0:	460c      	mov	r4, r1
  405de2:	6817      	ldr	r7, [r2, #0]
  405de4:	688d      	ldr	r5, [r1, #8]
  405de6:	6808      	ldr	r0, [r1, #0]
  405de8:	e042      	b.n	405e70 <__ssprint_r+0xa0>
  405dea:	89a3      	ldrh	r3, [r4, #12]
  405dec:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405df0:	d02e      	beq.n	405e50 <__ssprint_r+0x80>
  405df2:	6965      	ldr	r5, [r4, #20]
  405df4:	6921      	ldr	r1, [r4, #16]
  405df6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405dfa:	eba0 0b01 	sub.w	fp, r0, r1
  405dfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405e02:	f10b 0001 	add.w	r0, fp, #1
  405e06:	106d      	asrs	r5, r5, #1
  405e08:	4430      	add	r0, r6
  405e0a:	42a8      	cmp	r0, r5
  405e0c:	462a      	mov	r2, r5
  405e0e:	bf84      	itt	hi
  405e10:	4605      	movhi	r5, r0
  405e12:	462a      	movhi	r2, r5
  405e14:	055b      	lsls	r3, r3, #21
  405e16:	d538      	bpl.n	405e8a <__ssprint_r+0xba>
  405e18:	4611      	mov	r1, r2
  405e1a:	4650      	mov	r0, sl
  405e1c:	f7fe fed2 	bl	404bc4 <_malloc_r>
  405e20:	2800      	cmp	r0, #0
  405e22:	d03c      	beq.n	405e9e <__ssprint_r+0xce>
  405e24:	465a      	mov	r2, fp
  405e26:	6921      	ldr	r1, [r4, #16]
  405e28:	9001      	str	r0, [sp, #4]
  405e2a:	f7ff f9d1 	bl	4051d0 <memcpy>
  405e2e:	89a2      	ldrh	r2, [r4, #12]
  405e30:	9b01      	ldr	r3, [sp, #4]
  405e32:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405e36:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405e3a:	81a2      	strh	r2, [r4, #12]
  405e3c:	eba5 020b 	sub.w	r2, r5, fp
  405e40:	eb03 000b 	add.w	r0, r3, fp
  405e44:	6165      	str	r5, [r4, #20]
  405e46:	6123      	str	r3, [r4, #16]
  405e48:	6020      	str	r0, [r4, #0]
  405e4a:	60a2      	str	r2, [r4, #8]
  405e4c:	4635      	mov	r5, r6
  405e4e:	46b3      	mov	fp, r6
  405e50:	465a      	mov	r2, fp
  405e52:	4649      	mov	r1, r9
  405e54:	f7ff fa56 	bl	405304 <memmove>
  405e58:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405e5c:	68a2      	ldr	r2, [r4, #8]
  405e5e:	6820      	ldr	r0, [r4, #0]
  405e60:	1b55      	subs	r5, r2, r5
  405e62:	4458      	add	r0, fp
  405e64:	1b9e      	subs	r6, r3, r6
  405e66:	60a5      	str	r5, [r4, #8]
  405e68:	6020      	str	r0, [r4, #0]
  405e6a:	f8c8 6008 	str.w	r6, [r8, #8]
  405e6e:	b33e      	cbz	r6, 405ec0 <__ssprint_r+0xf0>
  405e70:	687e      	ldr	r6, [r7, #4]
  405e72:	463b      	mov	r3, r7
  405e74:	3708      	adds	r7, #8
  405e76:	2e00      	cmp	r6, #0
  405e78:	d0fa      	beq.n	405e70 <__ssprint_r+0xa0>
  405e7a:	42ae      	cmp	r6, r5
  405e7c:	f8d3 9000 	ldr.w	r9, [r3]
  405e80:	46ab      	mov	fp, r5
  405e82:	d2b2      	bcs.n	405dea <__ssprint_r+0x1a>
  405e84:	4635      	mov	r5, r6
  405e86:	46b3      	mov	fp, r6
  405e88:	e7e2      	b.n	405e50 <__ssprint_r+0x80>
  405e8a:	4650      	mov	r0, sl
  405e8c:	f7ff fda4 	bl	4059d8 <_realloc_r>
  405e90:	4603      	mov	r3, r0
  405e92:	2800      	cmp	r0, #0
  405e94:	d1d2      	bne.n	405e3c <__ssprint_r+0x6c>
  405e96:	6921      	ldr	r1, [r4, #16]
  405e98:	4650      	mov	r0, sl
  405e9a:	f7fe fb75 	bl	404588 <_free_r>
  405e9e:	230c      	movs	r3, #12
  405ea0:	f8ca 3000 	str.w	r3, [sl]
  405ea4:	89a3      	ldrh	r3, [r4, #12]
  405ea6:	2200      	movs	r2, #0
  405ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405eac:	f04f 30ff 	mov.w	r0, #4294967295
  405eb0:	81a3      	strh	r3, [r4, #12]
  405eb2:	f8c8 2008 	str.w	r2, [r8, #8]
  405eb6:	f8c8 2004 	str.w	r2, [r8, #4]
  405eba:	b003      	add	sp, #12
  405ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ec0:	2000      	movs	r0, #0
  405ec2:	f8c8 0004 	str.w	r0, [r8, #4]
  405ec6:	b003      	add	sp, #12
  405ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405ecc <_write_r>:
  405ecc:	b570      	push	{r4, r5, r6, lr}
  405ece:	460d      	mov	r5, r1
  405ed0:	4c08      	ldr	r4, [pc, #32]	; (405ef4 <_write_r+0x28>)
  405ed2:	4611      	mov	r1, r2
  405ed4:	4606      	mov	r6, r0
  405ed6:	461a      	mov	r2, r3
  405ed8:	4628      	mov	r0, r5
  405eda:	2300      	movs	r3, #0
  405edc:	6023      	str	r3, [r4, #0]
  405ede:	f7fa f949 	bl	400174 <_write>
  405ee2:	1c43      	adds	r3, r0, #1
  405ee4:	d000      	beq.n	405ee8 <_write_r+0x1c>
  405ee6:	bd70      	pop	{r4, r5, r6, pc}
  405ee8:	6823      	ldr	r3, [r4, #0]
  405eea:	2b00      	cmp	r3, #0
  405eec:	d0fb      	beq.n	405ee6 <_write_r+0x1a>
  405eee:	6033      	str	r3, [r6, #0]
  405ef0:	bd70      	pop	{r4, r5, r6, pc}
  405ef2:	bf00      	nop
  405ef4:	20000eb4 	.word	0x20000eb4

00405ef8 <__swsetup_r>:
  405ef8:	b538      	push	{r3, r4, r5, lr}
  405efa:	4b30      	ldr	r3, [pc, #192]	; (405fbc <__swsetup_r+0xc4>)
  405efc:	681b      	ldr	r3, [r3, #0]
  405efe:	4605      	mov	r5, r0
  405f00:	460c      	mov	r4, r1
  405f02:	b113      	cbz	r3, 405f0a <__swsetup_r+0x12>
  405f04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405f06:	2a00      	cmp	r2, #0
  405f08:	d038      	beq.n	405f7c <__swsetup_r+0x84>
  405f0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405f0e:	b293      	uxth	r3, r2
  405f10:	0718      	lsls	r0, r3, #28
  405f12:	d50c      	bpl.n	405f2e <__swsetup_r+0x36>
  405f14:	6920      	ldr	r0, [r4, #16]
  405f16:	b1a8      	cbz	r0, 405f44 <__swsetup_r+0x4c>
  405f18:	f013 0201 	ands.w	r2, r3, #1
  405f1c:	d01e      	beq.n	405f5c <__swsetup_r+0x64>
  405f1e:	6963      	ldr	r3, [r4, #20]
  405f20:	2200      	movs	r2, #0
  405f22:	425b      	negs	r3, r3
  405f24:	61a3      	str	r3, [r4, #24]
  405f26:	60a2      	str	r2, [r4, #8]
  405f28:	b1f0      	cbz	r0, 405f68 <__swsetup_r+0x70>
  405f2a:	2000      	movs	r0, #0
  405f2c:	bd38      	pop	{r3, r4, r5, pc}
  405f2e:	06d9      	lsls	r1, r3, #27
  405f30:	d53c      	bpl.n	405fac <__swsetup_r+0xb4>
  405f32:	0758      	lsls	r0, r3, #29
  405f34:	d426      	bmi.n	405f84 <__swsetup_r+0x8c>
  405f36:	6920      	ldr	r0, [r4, #16]
  405f38:	f042 0308 	orr.w	r3, r2, #8
  405f3c:	81a3      	strh	r3, [r4, #12]
  405f3e:	b29b      	uxth	r3, r3
  405f40:	2800      	cmp	r0, #0
  405f42:	d1e9      	bne.n	405f18 <__swsetup_r+0x20>
  405f44:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405f48:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405f4c:	d0e4      	beq.n	405f18 <__swsetup_r+0x20>
  405f4e:	4628      	mov	r0, r5
  405f50:	4621      	mov	r1, r4
  405f52:	f7fe fde5 	bl	404b20 <__smakebuf_r>
  405f56:	89a3      	ldrh	r3, [r4, #12]
  405f58:	6920      	ldr	r0, [r4, #16]
  405f5a:	e7dd      	b.n	405f18 <__swsetup_r+0x20>
  405f5c:	0799      	lsls	r1, r3, #30
  405f5e:	bf58      	it	pl
  405f60:	6962      	ldrpl	r2, [r4, #20]
  405f62:	60a2      	str	r2, [r4, #8]
  405f64:	2800      	cmp	r0, #0
  405f66:	d1e0      	bne.n	405f2a <__swsetup_r+0x32>
  405f68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f6c:	061a      	lsls	r2, r3, #24
  405f6e:	d5dd      	bpl.n	405f2c <__swsetup_r+0x34>
  405f70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f74:	81a3      	strh	r3, [r4, #12]
  405f76:	f04f 30ff 	mov.w	r0, #4294967295
  405f7a:	bd38      	pop	{r3, r4, r5, pc}
  405f7c:	4618      	mov	r0, r3
  405f7e:	f7fe fa61 	bl	404444 <__sinit>
  405f82:	e7c2      	b.n	405f0a <__swsetup_r+0x12>
  405f84:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405f86:	b151      	cbz	r1, 405f9e <__swsetup_r+0xa6>
  405f88:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405f8c:	4299      	cmp	r1, r3
  405f8e:	d004      	beq.n	405f9a <__swsetup_r+0xa2>
  405f90:	4628      	mov	r0, r5
  405f92:	f7fe faf9 	bl	404588 <_free_r>
  405f96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405f9a:	2300      	movs	r3, #0
  405f9c:	6323      	str	r3, [r4, #48]	; 0x30
  405f9e:	2300      	movs	r3, #0
  405fa0:	6920      	ldr	r0, [r4, #16]
  405fa2:	6063      	str	r3, [r4, #4]
  405fa4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405fa8:	6020      	str	r0, [r4, #0]
  405faa:	e7c5      	b.n	405f38 <__swsetup_r+0x40>
  405fac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405fb0:	2309      	movs	r3, #9
  405fb2:	602b      	str	r3, [r5, #0]
  405fb4:	f04f 30ff 	mov.w	r0, #4294967295
  405fb8:	81a2      	strh	r2, [r4, #12]
  405fba:	bd38      	pop	{r3, r4, r5, pc}
  405fbc:	20000028 	.word	0x20000028

00405fc0 <__register_exitproc>:
  405fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405fc4:	4d2c      	ldr	r5, [pc, #176]	; (406078 <__register_exitproc+0xb8>)
  405fc6:	4606      	mov	r6, r0
  405fc8:	6828      	ldr	r0, [r5, #0]
  405fca:	4698      	mov	r8, r3
  405fcc:	460f      	mov	r7, r1
  405fce:	4691      	mov	r9, r2
  405fd0:	f7fe fd74 	bl	404abc <__retarget_lock_acquire_recursive>
  405fd4:	4b29      	ldr	r3, [pc, #164]	; (40607c <__register_exitproc+0xbc>)
  405fd6:	681c      	ldr	r4, [r3, #0]
  405fd8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405fdc:	2b00      	cmp	r3, #0
  405fde:	d03e      	beq.n	40605e <__register_exitproc+0x9e>
  405fe0:	685a      	ldr	r2, [r3, #4]
  405fe2:	2a1f      	cmp	r2, #31
  405fe4:	dc1c      	bgt.n	406020 <__register_exitproc+0x60>
  405fe6:	f102 0e01 	add.w	lr, r2, #1
  405fea:	b176      	cbz	r6, 40600a <__register_exitproc+0x4a>
  405fec:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405ff0:	2401      	movs	r4, #1
  405ff2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405ff6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405ffa:	4094      	lsls	r4, r2
  405ffc:	4320      	orrs	r0, r4
  405ffe:	2e02      	cmp	r6, #2
  406000:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406004:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406008:	d023      	beq.n	406052 <__register_exitproc+0x92>
  40600a:	3202      	adds	r2, #2
  40600c:	f8c3 e004 	str.w	lr, [r3, #4]
  406010:	6828      	ldr	r0, [r5, #0]
  406012:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406016:	f7fe fd53 	bl	404ac0 <__retarget_lock_release_recursive>
  40601a:	2000      	movs	r0, #0
  40601c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406020:	4b17      	ldr	r3, [pc, #92]	; (406080 <__register_exitproc+0xc0>)
  406022:	b30b      	cbz	r3, 406068 <__register_exitproc+0xa8>
  406024:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406028:	f7fe fdc4 	bl	404bb4 <malloc>
  40602c:	4603      	mov	r3, r0
  40602e:	b1d8      	cbz	r0, 406068 <__register_exitproc+0xa8>
  406030:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406034:	6002      	str	r2, [r0, #0]
  406036:	2100      	movs	r1, #0
  406038:	6041      	str	r1, [r0, #4]
  40603a:	460a      	mov	r2, r1
  40603c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406040:	f04f 0e01 	mov.w	lr, #1
  406044:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406048:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40604c:	2e00      	cmp	r6, #0
  40604e:	d0dc      	beq.n	40600a <__register_exitproc+0x4a>
  406050:	e7cc      	b.n	405fec <__register_exitproc+0x2c>
  406052:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406056:	430c      	orrs	r4, r1
  406058:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40605c:	e7d5      	b.n	40600a <__register_exitproc+0x4a>
  40605e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406062:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406066:	e7bb      	b.n	405fe0 <__register_exitproc+0x20>
  406068:	6828      	ldr	r0, [r5, #0]
  40606a:	f7fe fd29 	bl	404ac0 <__retarget_lock_release_recursive>
  40606e:	f04f 30ff 	mov.w	r0, #4294967295
  406072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406076:	bf00      	nop
  406078:	20000458 	.word	0x20000458
  40607c:	0040767c 	.word	0x0040767c
  406080:	00404bb5 	.word	0x00404bb5

00406084 <_calloc_r>:
  406084:	b510      	push	{r4, lr}
  406086:	fb02 f101 	mul.w	r1, r2, r1
  40608a:	f7fe fd9b 	bl	404bc4 <_malloc_r>
  40608e:	4604      	mov	r4, r0
  406090:	b1d8      	cbz	r0, 4060ca <_calloc_r+0x46>
  406092:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406096:	f022 0203 	bic.w	r2, r2, #3
  40609a:	3a04      	subs	r2, #4
  40609c:	2a24      	cmp	r2, #36	; 0x24
  40609e:	d818      	bhi.n	4060d2 <_calloc_r+0x4e>
  4060a0:	2a13      	cmp	r2, #19
  4060a2:	d914      	bls.n	4060ce <_calloc_r+0x4a>
  4060a4:	2300      	movs	r3, #0
  4060a6:	2a1b      	cmp	r2, #27
  4060a8:	6003      	str	r3, [r0, #0]
  4060aa:	6043      	str	r3, [r0, #4]
  4060ac:	d916      	bls.n	4060dc <_calloc_r+0x58>
  4060ae:	2a24      	cmp	r2, #36	; 0x24
  4060b0:	6083      	str	r3, [r0, #8]
  4060b2:	60c3      	str	r3, [r0, #12]
  4060b4:	bf11      	iteee	ne
  4060b6:	f100 0210 	addne.w	r2, r0, #16
  4060ba:	6103      	streq	r3, [r0, #16]
  4060bc:	6143      	streq	r3, [r0, #20]
  4060be:	f100 0218 	addeq.w	r2, r0, #24
  4060c2:	2300      	movs	r3, #0
  4060c4:	6013      	str	r3, [r2, #0]
  4060c6:	6053      	str	r3, [r2, #4]
  4060c8:	6093      	str	r3, [r2, #8]
  4060ca:	4620      	mov	r0, r4
  4060cc:	bd10      	pop	{r4, pc}
  4060ce:	4602      	mov	r2, r0
  4060d0:	e7f7      	b.n	4060c2 <_calloc_r+0x3e>
  4060d2:	2100      	movs	r1, #0
  4060d4:	f7fb fcb6 	bl	401a44 <memset>
  4060d8:	4620      	mov	r0, r4
  4060da:	bd10      	pop	{r4, pc}
  4060dc:	f100 0208 	add.w	r2, r0, #8
  4060e0:	e7ef      	b.n	4060c2 <_calloc_r+0x3e>
  4060e2:	bf00      	nop

004060e4 <_close_r>:
  4060e4:	b538      	push	{r3, r4, r5, lr}
  4060e6:	4c07      	ldr	r4, [pc, #28]	; (406104 <_close_r+0x20>)
  4060e8:	2300      	movs	r3, #0
  4060ea:	4605      	mov	r5, r0
  4060ec:	4608      	mov	r0, r1
  4060ee:	6023      	str	r3, [r4, #0]
  4060f0:	f7fb fabc 	bl	40166c <_close>
  4060f4:	1c43      	adds	r3, r0, #1
  4060f6:	d000      	beq.n	4060fa <_close_r+0x16>
  4060f8:	bd38      	pop	{r3, r4, r5, pc}
  4060fa:	6823      	ldr	r3, [r4, #0]
  4060fc:	2b00      	cmp	r3, #0
  4060fe:	d0fb      	beq.n	4060f8 <_close_r+0x14>
  406100:	602b      	str	r3, [r5, #0]
  406102:	bd38      	pop	{r3, r4, r5, pc}
  406104:	20000eb4 	.word	0x20000eb4

00406108 <_fclose_r>:
  406108:	b570      	push	{r4, r5, r6, lr}
  40610a:	b159      	cbz	r1, 406124 <_fclose_r+0x1c>
  40610c:	4605      	mov	r5, r0
  40610e:	460c      	mov	r4, r1
  406110:	b110      	cbz	r0, 406118 <_fclose_r+0x10>
  406112:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406114:	2b00      	cmp	r3, #0
  406116:	d03c      	beq.n	406192 <_fclose_r+0x8a>
  406118:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40611a:	07d8      	lsls	r0, r3, #31
  40611c:	d505      	bpl.n	40612a <_fclose_r+0x22>
  40611e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406122:	b92b      	cbnz	r3, 406130 <_fclose_r+0x28>
  406124:	2600      	movs	r6, #0
  406126:	4630      	mov	r0, r6
  406128:	bd70      	pop	{r4, r5, r6, pc}
  40612a:	89a3      	ldrh	r3, [r4, #12]
  40612c:	0599      	lsls	r1, r3, #22
  40612e:	d53c      	bpl.n	4061aa <_fclose_r+0xa2>
  406130:	4621      	mov	r1, r4
  406132:	4628      	mov	r0, r5
  406134:	f7fe f88e 	bl	404254 <__sflush_r>
  406138:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40613a:	4606      	mov	r6, r0
  40613c:	b133      	cbz	r3, 40614c <_fclose_r+0x44>
  40613e:	69e1      	ldr	r1, [r4, #28]
  406140:	4628      	mov	r0, r5
  406142:	4798      	blx	r3
  406144:	2800      	cmp	r0, #0
  406146:	bfb8      	it	lt
  406148:	f04f 36ff 	movlt.w	r6, #4294967295
  40614c:	89a3      	ldrh	r3, [r4, #12]
  40614e:	061a      	lsls	r2, r3, #24
  406150:	d422      	bmi.n	406198 <_fclose_r+0x90>
  406152:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406154:	b141      	cbz	r1, 406168 <_fclose_r+0x60>
  406156:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40615a:	4299      	cmp	r1, r3
  40615c:	d002      	beq.n	406164 <_fclose_r+0x5c>
  40615e:	4628      	mov	r0, r5
  406160:	f7fe fa12 	bl	404588 <_free_r>
  406164:	2300      	movs	r3, #0
  406166:	6323      	str	r3, [r4, #48]	; 0x30
  406168:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40616a:	b121      	cbz	r1, 406176 <_fclose_r+0x6e>
  40616c:	4628      	mov	r0, r5
  40616e:	f7fe fa0b 	bl	404588 <_free_r>
  406172:	2300      	movs	r3, #0
  406174:	6463      	str	r3, [r4, #68]	; 0x44
  406176:	f7fe f991 	bl	40449c <__sfp_lock_acquire>
  40617a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40617c:	2200      	movs	r2, #0
  40617e:	07db      	lsls	r3, r3, #31
  406180:	81a2      	strh	r2, [r4, #12]
  406182:	d50e      	bpl.n	4061a2 <_fclose_r+0x9a>
  406184:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406186:	f7fe fc97 	bl	404ab8 <__retarget_lock_close_recursive>
  40618a:	f7fe f98d 	bl	4044a8 <__sfp_lock_release>
  40618e:	4630      	mov	r0, r6
  406190:	bd70      	pop	{r4, r5, r6, pc}
  406192:	f7fe f957 	bl	404444 <__sinit>
  406196:	e7bf      	b.n	406118 <_fclose_r+0x10>
  406198:	6921      	ldr	r1, [r4, #16]
  40619a:	4628      	mov	r0, r5
  40619c:	f7fe f9f4 	bl	404588 <_free_r>
  4061a0:	e7d7      	b.n	406152 <_fclose_r+0x4a>
  4061a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061a4:	f7fe fc8c 	bl	404ac0 <__retarget_lock_release_recursive>
  4061a8:	e7ec      	b.n	406184 <_fclose_r+0x7c>
  4061aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061ac:	f7fe fc86 	bl	404abc <__retarget_lock_acquire_recursive>
  4061b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4061b4:	2b00      	cmp	r3, #0
  4061b6:	d1bb      	bne.n	406130 <_fclose_r+0x28>
  4061b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4061ba:	f016 0601 	ands.w	r6, r6, #1
  4061be:	d1b1      	bne.n	406124 <_fclose_r+0x1c>
  4061c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4061c2:	f7fe fc7d 	bl	404ac0 <__retarget_lock_release_recursive>
  4061c6:	4630      	mov	r0, r6
  4061c8:	bd70      	pop	{r4, r5, r6, pc}
  4061ca:	bf00      	nop

004061cc <_fstat_r>:
  4061cc:	b538      	push	{r3, r4, r5, lr}
  4061ce:	460b      	mov	r3, r1
  4061d0:	4c07      	ldr	r4, [pc, #28]	; (4061f0 <_fstat_r+0x24>)
  4061d2:	4605      	mov	r5, r0
  4061d4:	4611      	mov	r1, r2
  4061d6:	4618      	mov	r0, r3
  4061d8:	2300      	movs	r3, #0
  4061da:	6023      	str	r3, [r4, #0]
  4061dc:	f7fb fa49 	bl	401672 <_fstat>
  4061e0:	1c43      	adds	r3, r0, #1
  4061e2:	d000      	beq.n	4061e6 <_fstat_r+0x1a>
  4061e4:	bd38      	pop	{r3, r4, r5, pc}
  4061e6:	6823      	ldr	r3, [r4, #0]
  4061e8:	2b00      	cmp	r3, #0
  4061ea:	d0fb      	beq.n	4061e4 <_fstat_r+0x18>
  4061ec:	602b      	str	r3, [r5, #0]
  4061ee:	bd38      	pop	{r3, r4, r5, pc}
  4061f0:	20000eb4 	.word	0x20000eb4

004061f4 <_isatty_r>:
  4061f4:	b538      	push	{r3, r4, r5, lr}
  4061f6:	4c07      	ldr	r4, [pc, #28]	; (406214 <_isatty_r+0x20>)
  4061f8:	2300      	movs	r3, #0
  4061fa:	4605      	mov	r5, r0
  4061fc:	4608      	mov	r0, r1
  4061fe:	6023      	str	r3, [r4, #0]
  406200:	f7fb fa3c 	bl	40167c <_isatty>
  406204:	1c43      	adds	r3, r0, #1
  406206:	d000      	beq.n	40620a <_isatty_r+0x16>
  406208:	bd38      	pop	{r3, r4, r5, pc}
  40620a:	6823      	ldr	r3, [r4, #0]
  40620c:	2b00      	cmp	r3, #0
  40620e:	d0fb      	beq.n	406208 <_isatty_r+0x14>
  406210:	602b      	str	r3, [r5, #0]
  406212:	bd38      	pop	{r3, r4, r5, pc}
  406214:	20000eb4 	.word	0x20000eb4

00406218 <_lseek_r>:
  406218:	b570      	push	{r4, r5, r6, lr}
  40621a:	460d      	mov	r5, r1
  40621c:	4c08      	ldr	r4, [pc, #32]	; (406240 <_lseek_r+0x28>)
  40621e:	4611      	mov	r1, r2
  406220:	4606      	mov	r6, r0
  406222:	461a      	mov	r2, r3
  406224:	4628      	mov	r0, r5
  406226:	2300      	movs	r3, #0
  406228:	6023      	str	r3, [r4, #0]
  40622a:	f7fb fa29 	bl	401680 <_lseek>
  40622e:	1c43      	adds	r3, r0, #1
  406230:	d000      	beq.n	406234 <_lseek_r+0x1c>
  406232:	bd70      	pop	{r4, r5, r6, pc}
  406234:	6823      	ldr	r3, [r4, #0]
  406236:	2b00      	cmp	r3, #0
  406238:	d0fb      	beq.n	406232 <_lseek_r+0x1a>
  40623a:	6033      	str	r3, [r6, #0]
  40623c:	bd70      	pop	{r4, r5, r6, pc}
  40623e:	bf00      	nop
  406240:	20000eb4 	.word	0x20000eb4

00406244 <__ascii_mbtowc>:
  406244:	b082      	sub	sp, #8
  406246:	b149      	cbz	r1, 40625c <__ascii_mbtowc+0x18>
  406248:	b15a      	cbz	r2, 406262 <__ascii_mbtowc+0x1e>
  40624a:	b16b      	cbz	r3, 406268 <__ascii_mbtowc+0x24>
  40624c:	7813      	ldrb	r3, [r2, #0]
  40624e:	600b      	str	r3, [r1, #0]
  406250:	7812      	ldrb	r2, [r2, #0]
  406252:	1c10      	adds	r0, r2, #0
  406254:	bf18      	it	ne
  406256:	2001      	movne	r0, #1
  406258:	b002      	add	sp, #8
  40625a:	4770      	bx	lr
  40625c:	a901      	add	r1, sp, #4
  40625e:	2a00      	cmp	r2, #0
  406260:	d1f3      	bne.n	40624a <__ascii_mbtowc+0x6>
  406262:	4610      	mov	r0, r2
  406264:	b002      	add	sp, #8
  406266:	4770      	bx	lr
  406268:	f06f 0001 	mvn.w	r0, #1
  40626c:	e7f4      	b.n	406258 <__ascii_mbtowc+0x14>
  40626e:	bf00      	nop

00406270 <_read_r>:
  406270:	b570      	push	{r4, r5, r6, lr}
  406272:	460d      	mov	r5, r1
  406274:	4c08      	ldr	r4, [pc, #32]	; (406298 <_read_r+0x28>)
  406276:	4611      	mov	r1, r2
  406278:	4606      	mov	r6, r0
  40627a:	461a      	mov	r2, r3
  40627c:	4628      	mov	r0, r5
  40627e:	2300      	movs	r3, #0
  406280:	6023      	str	r3, [r4, #0]
  406282:	f7f9 ff59 	bl	400138 <_read>
  406286:	1c43      	adds	r3, r0, #1
  406288:	d000      	beq.n	40628c <_read_r+0x1c>
  40628a:	bd70      	pop	{r4, r5, r6, pc}
  40628c:	6823      	ldr	r3, [r4, #0]
  40628e:	2b00      	cmp	r3, #0
  406290:	d0fb      	beq.n	40628a <_read_r+0x1a>
  406292:	6033      	str	r3, [r6, #0]
  406294:	bd70      	pop	{r4, r5, r6, pc}
  406296:	bf00      	nop
  406298:	20000eb4 	.word	0x20000eb4

0040629c <__ascii_wctomb>:
  40629c:	b121      	cbz	r1, 4062a8 <__ascii_wctomb+0xc>
  40629e:	2aff      	cmp	r2, #255	; 0xff
  4062a0:	d804      	bhi.n	4062ac <__ascii_wctomb+0x10>
  4062a2:	700a      	strb	r2, [r1, #0]
  4062a4:	2001      	movs	r0, #1
  4062a6:	4770      	bx	lr
  4062a8:	4608      	mov	r0, r1
  4062aa:	4770      	bx	lr
  4062ac:	238a      	movs	r3, #138	; 0x8a
  4062ae:	6003      	str	r3, [r0, #0]
  4062b0:	f04f 30ff 	mov.w	r0, #4294967295
  4062b4:	4770      	bx	lr
  4062b6:	bf00      	nop

004062b8 <__aeabi_drsub>:
  4062b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4062bc:	e002      	b.n	4062c4 <__adddf3>
  4062be:	bf00      	nop

004062c0 <__aeabi_dsub>:
  4062c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004062c4 <__adddf3>:
  4062c4:	b530      	push	{r4, r5, lr}
  4062c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4062ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4062ce:	ea94 0f05 	teq	r4, r5
  4062d2:	bf08      	it	eq
  4062d4:	ea90 0f02 	teqeq	r0, r2
  4062d8:	bf1f      	itttt	ne
  4062da:	ea54 0c00 	orrsne.w	ip, r4, r0
  4062de:	ea55 0c02 	orrsne.w	ip, r5, r2
  4062e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4062e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4062ea:	f000 80e2 	beq.w	4064b2 <__adddf3+0x1ee>
  4062ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4062f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4062f6:	bfb8      	it	lt
  4062f8:	426d      	neglt	r5, r5
  4062fa:	dd0c      	ble.n	406316 <__adddf3+0x52>
  4062fc:	442c      	add	r4, r5
  4062fe:	ea80 0202 	eor.w	r2, r0, r2
  406302:	ea81 0303 	eor.w	r3, r1, r3
  406306:	ea82 0000 	eor.w	r0, r2, r0
  40630a:	ea83 0101 	eor.w	r1, r3, r1
  40630e:	ea80 0202 	eor.w	r2, r0, r2
  406312:	ea81 0303 	eor.w	r3, r1, r3
  406316:	2d36      	cmp	r5, #54	; 0x36
  406318:	bf88      	it	hi
  40631a:	bd30      	pophi	{r4, r5, pc}
  40631c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406320:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40632c:	d002      	beq.n	406334 <__adddf3+0x70>
  40632e:	4240      	negs	r0, r0
  406330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406338:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40633c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406340:	d002      	beq.n	406348 <__adddf3+0x84>
  406342:	4252      	negs	r2, r2
  406344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406348:	ea94 0f05 	teq	r4, r5
  40634c:	f000 80a7 	beq.w	40649e <__adddf3+0x1da>
  406350:	f1a4 0401 	sub.w	r4, r4, #1
  406354:	f1d5 0e20 	rsbs	lr, r5, #32
  406358:	db0d      	blt.n	406376 <__adddf3+0xb2>
  40635a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40635e:	fa22 f205 	lsr.w	r2, r2, r5
  406362:	1880      	adds	r0, r0, r2
  406364:	f141 0100 	adc.w	r1, r1, #0
  406368:	fa03 f20e 	lsl.w	r2, r3, lr
  40636c:	1880      	adds	r0, r0, r2
  40636e:	fa43 f305 	asr.w	r3, r3, r5
  406372:	4159      	adcs	r1, r3
  406374:	e00e      	b.n	406394 <__adddf3+0xd0>
  406376:	f1a5 0520 	sub.w	r5, r5, #32
  40637a:	f10e 0e20 	add.w	lr, lr, #32
  40637e:	2a01      	cmp	r2, #1
  406380:	fa03 fc0e 	lsl.w	ip, r3, lr
  406384:	bf28      	it	cs
  406386:	f04c 0c02 	orrcs.w	ip, ip, #2
  40638a:	fa43 f305 	asr.w	r3, r3, r5
  40638e:	18c0      	adds	r0, r0, r3
  406390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406398:	d507      	bpl.n	4063aa <__adddf3+0xe6>
  40639a:	f04f 0e00 	mov.w	lr, #0
  40639e:	f1dc 0c00 	rsbs	ip, ip, #0
  4063a2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4063a6:	eb6e 0101 	sbc.w	r1, lr, r1
  4063aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4063ae:	d31b      	bcc.n	4063e8 <__adddf3+0x124>
  4063b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4063b4:	d30c      	bcc.n	4063d0 <__adddf3+0x10c>
  4063b6:	0849      	lsrs	r1, r1, #1
  4063b8:	ea5f 0030 	movs.w	r0, r0, rrx
  4063bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4063c0:	f104 0401 	add.w	r4, r4, #1
  4063c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4063c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4063cc:	f080 809a 	bcs.w	406504 <__adddf3+0x240>
  4063d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4063d4:	bf08      	it	eq
  4063d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4063da:	f150 0000 	adcs.w	r0, r0, #0
  4063de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4063e2:	ea41 0105 	orr.w	r1, r1, r5
  4063e6:	bd30      	pop	{r4, r5, pc}
  4063e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4063ec:	4140      	adcs	r0, r0
  4063ee:	eb41 0101 	adc.w	r1, r1, r1
  4063f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4063f6:	f1a4 0401 	sub.w	r4, r4, #1
  4063fa:	d1e9      	bne.n	4063d0 <__adddf3+0x10c>
  4063fc:	f091 0f00 	teq	r1, #0
  406400:	bf04      	itt	eq
  406402:	4601      	moveq	r1, r0
  406404:	2000      	moveq	r0, #0
  406406:	fab1 f381 	clz	r3, r1
  40640a:	bf08      	it	eq
  40640c:	3320      	addeq	r3, #32
  40640e:	f1a3 030b 	sub.w	r3, r3, #11
  406412:	f1b3 0220 	subs.w	r2, r3, #32
  406416:	da0c      	bge.n	406432 <__adddf3+0x16e>
  406418:	320c      	adds	r2, #12
  40641a:	dd08      	ble.n	40642e <__adddf3+0x16a>
  40641c:	f102 0c14 	add.w	ip, r2, #20
  406420:	f1c2 020c 	rsb	r2, r2, #12
  406424:	fa01 f00c 	lsl.w	r0, r1, ip
  406428:	fa21 f102 	lsr.w	r1, r1, r2
  40642c:	e00c      	b.n	406448 <__adddf3+0x184>
  40642e:	f102 0214 	add.w	r2, r2, #20
  406432:	bfd8      	it	le
  406434:	f1c2 0c20 	rsble	ip, r2, #32
  406438:	fa01 f102 	lsl.w	r1, r1, r2
  40643c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406440:	bfdc      	itt	le
  406442:	ea41 010c 	orrle.w	r1, r1, ip
  406446:	4090      	lslle	r0, r2
  406448:	1ae4      	subs	r4, r4, r3
  40644a:	bfa2      	ittt	ge
  40644c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406450:	4329      	orrge	r1, r5
  406452:	bd30      	popge	{r4, r5, pc}
  406454:	ea6f 0404 	mvn.w	r4, r4
  406458:	3c1f      	subs	r4, #31
  40645a:	da1c      	bge.n	406496 <__adddf3+0x1d2>
  40645c:	340c      	adds	r4, #12
  40645e:	dc0e      	bgt.n	40647e <__adddf3+0x1ba>
  406460:	f104 0414 	add.w	r4, r4, #20
  406464:	f1c4 0220 	rsb	r2, r4, #32
  406468:	fa20 f004 	lsr.w	r0, r0, r4
  40646c:	fa01 f302 	lsl.w	r3, r1, r2
  406470:	ea40 0003 	orr.w	r0, r0, r3
  406474:	fa21 f304 	lsr.w	r3, r1, r4
  406478:	ea45 0103 	orr.w	r1, r5, r3
  40647c:	bd30      	pop	{r4, r5, pc}
  40647e:	f1c4 040c 	rsb	r4, r4, #12
  406482:	f1c4 0220 	rsb	r2, r4, #32
  406486:	fa20 f002 	lsr.w	r0, r0, r2
  40648a:	fa01 f304 	lsl.w	r3, r1, r4
  40648e:	ea40 0003 	orr.w	r0, r0, r3
  406492:	4629      	mov	r1, r5
  406494:	bd30      	pop	{r4, r5, pc}
  406496:	fa21 f004 	lsr.w	r0, r1, r4
  40649a:	4629      	mov	r1, r5
  40649c:	bd30      	pop	{r4, r5, pc}
  40649e:	f094 0f00 	teq	r4, #0
  4064a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4064a6:	bf06      	itte	eq
  4064a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4064ac:	3401      	addeq	r4, #1
  4064ae:	3d01      	subne	r5, #1
  4064b0:	e74e      	b.n	406350 <__adddf3+0x8c>
  4064b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4064b6:	bf18      	it	ne
  4064b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4064bc:	d029      	beq.n	406512 <__adddf3+0x24e>
  4064be:	ea94 0f05 	teq	r4, r5
  4064c2:	bf08      	it	eq
  4064c4:	ea90 0f02 	teqeq	r0, r2
  4064c8:	d005      	beq.n	4064d6 <__adddf3+0x212>
  4064ca:	ea54 0c00 	orrs.w	ip, r4, r0
  4064ce:	bf04      	itt	eq
  4064d0:	4619      	moveq	r1, r3
  4064d2:	4610      	moveq	r0, r2
  4064d4:	bd30      	pop	{r4, r5, pc}
  4064d6:	ea91 0f03 	teq	r1, r3
  4064da:	bf1e      	ittt	ne
  4064dc:	2100      	movne	r1, #0
  4064de:	2000      	movne	r0, #0
  4064e0:	bd30      	popne	{r4, r5, pc}
  4064e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4064e6:	d105      	bne.n	4064f4 <__adddf3+0x230>
  4064e8:	0040      	lsls	r0, r0, #1
  4064ea:	4149      	adcs	r1, r1
  4064ec:	bf28      	it	cs
  4064ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4064f2:	bd30      	pop	{r4, r5, pc}
  4064f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4064f8:	bf3c      	itt	cc
  4064fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4064fe:	bd30      	popcc	{r4, r5, pc}
  406500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40650c:	f04f 0000 	mov.w	r0, #0
  406510:	bd30      	pop	{r4, r5, pc}
  406512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406516:	bf1a      	itte	ne
  406518:	4619      	movne	r1, r3
  40651a:	4610      	movne	r0, r2
  40651c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406520:	bf1c      	itt	ne
  406522:	460b      	movne	r3, r1
  406524:	4602      	movne	r2, r0
  406526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40652a:	bf06      	itte	eq
  40652c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406530:	ea91 0f03 	teqeq	r1, r3
  406534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406538:	bd30      	pop	{r4, r5, pc}
  40653a:	bf00      	nop

0040653c <__aeabi_ui2d>:
  40653c:	f090 0f00 	teq	r0, #0
  406540:	bf04      	itt	eq
  406542:	2100      	moveq	r1, #0
  406544:	4770      	bxeq	lr
  406546:	b530      	push	{r4, r5, lr}
  406548:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40654c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406550:	f04f 0500 	mov.w	r5, #0
  406554:	f04f 0100 	mov.w	r1, #0
  406558:	e750      	b.n	4063fc <__adddf3+0x138>
  40655a:	bf00      	nop

0040655c <__aeabi_i2d>:
  40655c:	f090 0f00 	teq	r0, #0
  406560:	bf04      	itt	eq
  406562:	2100      	moveq	r1, #0
  406564:	4770      	bxeq	lr
  406566:	b530      	push	{r4, r5, lr}
  406568:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40656c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406574:	bf48      	it	mi
  406576:	4240      	negmi	r0, r0
  406578:	f04f 0100 	mov.w	r1, #0
  40657c:	e73e      	b.n	4063fc <__adddf3+0x138>
  40657e:	bf00      	nop

00406580 <__aeabi_f2d>:
  406580:	0042      	lsls	r2, r0, #1
  406582:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406586:	ea4f 0131 	mov.w	r1, r1, rrx
  40658a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40658e:	bf1f      	itttt	ne
  406590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40659c:	4770      	bxne	lr
  40659e:	f092 0f00 	teq	r2, #0
  4065a2:	bf14      	ite	ne
  4065a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4065a8:	4770      	bxeq	lr
  4065aa:	b530      	push	{r4, r5, lr}
  4065ac:	f44f 7460 	mov.w	r4, #896	; 0x380
  4065b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4065b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4065b8:	e720      	b.n	4063fc <__adddf3+0x138>
  4065ba:	bf00      	nop

004065bc <__aeabi_ul2d>:
  4065bc:	ea50 0201 	orrs.w	r2, r0, r1
  4065c0:	bf08      	it	eq
  4065c2:	4770      	bxeq	lr
  4065c4:	b530      	push	{r4, r5, lr}
  4065c6:	f04f 0500 	mov.w	r5, #0
  4065ca:	e00a      	b.n	4065e2 <__aeabi_l2d+0x16>

004065cc <__aeabi_l2d>:
  4065cc:	ea50 0201 	orrs.w	r2, r0, r1
  4065d0:	bf08      	it	eq
  4065d2:	4770      	bxeq	lr
  4065d4:	b530      	push	{r4, r5, lr}
  4065d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4065da:	d502      	bpl.n	4065e2 <__aeabi_l2d+0x16>
  4065dc:	4240      	negs	r0, r0
  4065de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4065e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4065e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4065ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4065ee:	f43f aedc 	beq.w	4063aa <__adddf3+0xe6>
  4065f2:	f04f 0203 	mov.w	r2, #3
  4065f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4065fa:	bf18      	it	ne
  4065fc:	3203      	addne	r2, #3
  4065fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406602:	bf18      	it	ne
  406604:	3203      	addne	r2, #3
  406606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40660a:	f1c2 0320 	rsb	r3, r2, #32
  40660e:	fa00 fc03 	lsl.w	ip, r0, r3
  406612:	fa20 f002 	lsr.w	r0, r0, r2
  406616:	fa01 fe03 	lsl.w	lr, r1, r3
  40661a:	ea40 000e 	orr.w	r0, r0, lr
  40661e:	fa21 f102 	lsr.w	r1, r1, r2
  406622:	4414      	add	r4, r2
  406624:	e6c1      	b.n	4063aa <__adddf3+0xe6>
  406626:	bf00      	nop

00406628 <__aeabi_dmul>:
  406628:	b570      	push	{r4, r5, r6, lr}
  40662a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40662e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406636:	bf1d      	ittte	ne
  406638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40663c:	ea94 0f0c 	teqne	r4, ip
  406640:	ea95 0f0c 	teqne	r5, ip
  406644:	f000 f8de 	bleq	406804 <__aeabi_dmul+0x1dc>
  406648:	442c      	add	r4, r5
  40664a:	ea81 0603 	eor.w	r6, r1, r3
  40664e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40665a:	bf18      	it	ne
  40665c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406668:	d038      	beq.n	4066dc <__aeabi_dmul+0xb4>
  40666a:	fba0 ce02 	umull	ip, lr, r0, r2
  40666e:	f04f 0500 	mov.w	r5, #0
  406672:	fbe1 e502 	umlal	lr, r5, r1, r2
  406676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40667a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40667e:	f04f 0600 	mov.w	r6, #0
  406682:	fbe1 5603 	umlal	r5, r6, r1, r3
  406686:	f09c 0f00 	teq	ip, #0
  40668a:	bf18      	it	ne
  40668c:	f04e 0e01 	orrne.w	lr, lr, #1
  406690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40669c:	d204      	bcs.n	4066a8 <__aeabi_dmul+0x80>
  40669e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4066a2:	416d      	adcs	r5, r5
  4066a4:	eb46 0606 	adc.w	r6, r6, r6
  4066a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4066ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4066b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4066b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4066b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4066bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4066c0:	bf88      	it	hi
  4066c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4066c6:	d81e      	bhi.n	406706 <__aeabi_dmul+0xde>
  4066c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4066cc:	bf08      	it	eq
  4066ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4066d2:	f150 0000 	adcs.w	r0, r0, #0
  4066d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4066da:	bd70      	pop	{r4, r5, r6, pc}
  4066dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4066e0:	ea46 0101 	orr.w	r1, r6, r1
  4066e4:	ea40 0002 	orr.w	r0, r0, r2
  4066e8:	ea81 0103 	eor.w	r1, r1, r3
  4066ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4066f0:	bfc2      	ittt	gt
  4066f2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4066f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4066fa:	bd70      	popgt	{r4, r5, r6, pc}
  4066fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406700:	f04f 0e00 	mov.w	lr, #0
  406704:	3c01      	subs	r4, #1
  406706:	f300 80ab 	bgt.w	406860 <__aeabi_dmul+0x238>
  40670a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40670e:	bfde      	ittt	le
  406710:	2000      	movle	r0, #0
  406712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406716:	bd70      	pople	{r4, r5, r6, pc}
  406718:	f1c4 0400 	rsb	r4, r4, #0
  40671c:	3c20      	subs	r4, #32
  40671e:	da35      	bge.n	40678c <__aeabi_dmul+0x164>
  406720:	340c      	adds	r4, #12
  406722:	dc1b      	bgt.n	40675c <__aeabi_dmul+0x134>
  406724:	f104 0414 	add.w	r4, r4, #20
  406728:	f1c4 0520 	rsb	r5, r4, #32
  40672c:	fa00 f305 	lsl.w	r3, r0, r5
  406730:	fa20 f004 	lsr.w	r0, r0, r4
  406734:	fa01 f205 	lsl.w	r2, r1, r5
  406738:	ea40 0002 	orr.w	r0, r0, r2
  40673c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406748:	fa21 f604 	lsr.w	r6, r1, r4
  40674c:	eb42 0106 	adc.w	r1, r2, r6
  406750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406754:	bf08      	it	eq
  406756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40675a:	bd70      	pop	{r4, r5, r6, pc}
  40675c:	f1c4 040c 	rsb	r4, r4, #12
  406760:	f1c4 0520 	rsb	r5, r4, #32
  406764:	fa00 f304 	lsl.w	r3, r0, r4
  406768:	fa20 f005 	lsr.w	r0, r0, r5
  40676c:	fa01 f204 	lsl.w	r2, r1, r4
  406770:	ea40 0002 	orr.w	r0, r0, r2
  406774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40677c:	f141 0100 	adc.w	r1, r1, #0
  406780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406784:	bf08      	it	eq
  406786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40678a:	bd70      	pop	{r4, r5, r6, pc}
  40678c:	f1c4 0520 	rsb	r5, r4, #32
  406790:	fa00 f205 	lsl.w	r2, r0, r5
  406794:	ea4e 0e02 	orr.w	lr, lr, r2
  406798:	fa20 f304 	lsr.w	r3, r0, r4
  40679c:	fa01 f205 	lsl.w	r2, r1, r5
  4067a0:	ea43 0302 	orr.w	r3, r3, r2
  4067a4:	fa21 f004 	lsr.w	r0, r1, r4
  4067a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4067ac:	fa21 f204 	lsr.w	r2, r1, r4
  4067b0:	ea20 0002 	bic.w	r0, r0, r2
  4067b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4067b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4067bc:	bf08      	it	eq
  4067be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4067c2:	bd70      	pop	{r4, r5, r6, pc}
  4067c4:	f094 0f00 	teq	r4, #0
  4067c8:	d10f      	bne.n	4067ea <__aeabi_dmul+0x1c2>
  4067ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4067ce:	0040      	lsls	r0, r0, #1
  4067d0:	eb41 0101 	adc.w	r1, r1, r1
  4067d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4067d8:	bf08      	it	eq
  4067da:	3c01      	subeq	r4, #1
  4067dc:	d0f7      	beq.n	4067ce <__aeabi_dmul+0x1a6>
  4067de:	ea41 0106 	orr.w	r1, r1, r6
  4067e2:	f095 0f00 	teq	r5, #0
  4067e6:	bf18      	it	ne
  4067e8:	4770      	bxne	lr
  4067ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4067ee:	0052      	lsls	r2, r2, #1
  4067f0:	eb43 0303 	adc.w	r3, r3, r3
  4067f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4067f8:	bf08      	it	eq
  4067fa:	3d01      	subeq	r5, #1
  4067fc:	d0f7      	beq.n	4067ee <__aeabi_dmul+0x1c6>
  4067fe:	ea43 0306 	orr.w	r3, r3, r6
  406802:	4770      	bx	lr
  406804:	ea94 0f0c 	teq	r4, ip
  406808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40680c:	bf18      	it	ne
  40680e:	ea95 0f0c 	teqne	r5, ip
  406812:	d00c      	beq.n	40682e <__aeabi_dmul+0x206>
  406814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406818:	bf18      	it	ne
  40681a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40681e:	d1d1      	bne.n	4067c4 <__aeabi_dmul+0x19c>
  406820:	ea81 0103 	eor.w	r1, r1, r3
  406824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406828:	f04f 0000 	mov.w	r0, #0
  40682c:	bd70      	pop	{r4, r5, r6, pc}
  40682e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406832:	bf06      	itte	eq
  406834:	4610      	moveq	r0, r2
  406836:	4619      	moveq	r1, r3
  406838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40683c:	d019      	beq.n	406872 <__aeabi_dmul+0x24a>
  40683e:	ea94 0f0c 	teq	r4, ip
  406842:	d102      	bne.n	40684a <__aeabi_dmul+0x222>
  406844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406848:	d113      	bne.n	406872 <__aeabi_dmul+0x24a>
  40684a:	ea95 0f0c 	teq	r5, ip
  40684e:	d105      	bne.n	40685c <__aeabi_dmul+0x234>
  406850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406854:	bf1c      	itt	ne
  406856:	4610      	movne	r0, r2
  406858:	4619      	movne	r1, r3
  40685a:	d10a      	bne.n	406872 <__aeabi_dmul+0x24a>
  40685c:	ea81 0103 	eor.w	r1, r1, r3
  406860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40686c:	f04f 0000 	mov.w	r0, #0
  406870:	bd70      	pop	{r4, r5, r6, pc}
  406872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40687a:	bd70      	pop	{r4, r5, r6, pc}

0040687c <__aeabi_ddiv>:
  40687c:	b570      	push	{r4, r5, r6, lr}
  40687e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40688a:	bf1d      	ittte	ne
  40688c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406890:	ea94 0f0c 	teqne	r4, ip
  406894:	ea95 0f0c 	teqne	r5, ip
  406898:	f000 f8a7 	bleq	4069ea <__aeabi_ddiv+0x16e>
  40689c:	eba4 0405 	sub.w	r4, r4, r5
  4068a0:	ea81 0e03 	eor.w	lr, r1, r3
  4068a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4068a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4068ac:	f000 8088 	beq.w	4069c0 <__aeabi_ddiv+0x144>
  4068b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4068b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4068b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4068bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4068c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4068c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4068c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4068cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4068d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4068d4:	429d      	cmp	r5, r3
  4068d6:	bf08      	it	eq
  4068d8:	4296      	cmpeq	r6, r2
  4068da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4068de:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4068e2:	d202      	bcs.n	4068ea <__aeabi_ddiv+0x6e>
  4068e4:	085b      	lsrs	r3, r3, #1
  4068e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4068ea:	1ab6      	subs	r6, r6, r2
  4068ec:	eb65 0503 	sbc.w	r5, r5, r3
  4068f0:	085b      	lsrs	r3, r3, #1
  4068f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4068f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4068fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4068fe:	ebb6 0e02 	subs.w	lr, r6, r2
  406902:	eb75 0e03 	sbcs.w	lr, r5, r3
  406906:	bf22      	ittt	cs
  406908:	1ab6      	subcs	r6, r6, r2
  40690a:	4675      	movcs	r5, lr
  40690c:	ea40 000c 	orrcs.w	r0, r0, ip
  406910:	085b      	lsrs	r3, r3, #1
  406912:	ea4f 0232 	mov.w	r2, r2, rrx
  406916:	ebb6 0e02 	subs.w	lr, r6, r2
  40691a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40691e:	bf22      	ittt	cs
  406920:	1ab6      	subcs	r6, r6, r2
  406922:	4675      	movcs	r5, lr
  406924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406928:	085b      	lsrs	r3, r3, #1
  40692a:	ea4f 0232 	mov.w	r2, r2, rrx
  40692e:	ebb6 0e02 	subs.w	lr, r6, r2
  406932:	eb75 0e03 	sbcs.w	lr, r5, r3
  406936:	bf22      	ittt	cs
  406938:	1ab6      	subcs	r6, r6, r2
  40693a:	4675      	movcs	r5, lr
  40693c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406940:	085b      	lsrs	r3, r3, #1
  406942:	ea4f 0232 	mov.w	r2, r2, rrx
  406946:	ebb6 0e02 	subs.w	lr, r6, r2
  40694a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40694e:	bf22      	ittt	cs
  406950:	1ab6      	subcs	r6, r6, r2
  406952:	4675      	movcs	r5, lr
  406954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406958:	ea55 0e06 	orrs.w	lr, r5, r6
  40695c:	d018      	beq.n	406990 <__aeabi_ddiv+0x114>
  40695e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406966:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40696a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40696e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40697a:	d1c0      	bne.n	4068fe <__aeabi_ddiv+0x82>
  40697c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406980:	d10b      	bne.n	40699a <__aeabi_ddiv+0x11e>
  406982:	ea41 0100 	orr.w	r1, r1, r0
  406986:	f04f 0000 	mov.w	r0, #0
  40698a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40698e:	e7b6      	b.n	4068fe <__aeabi_ddiv+0x82>
  406990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406994:	bf04      	itt	eq
  406996:	4301      	orreq	r1, r0
  406998:	2000      	moveq	r0, #0
  40699a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40699e:	bf88      	it	hi
  4069a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4069a4:	f63f aeaf 	bhi.w	406706 <__aeabi_dmul+0xde>
  4069a8:	ebb5 0c03 	subs.w	ip, r5, r3
  4069ac:	bf04      	itt	eq
  4069ae:	ebb6 0c02 	subseq.w	ip, r6, r2
  4069b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4069b6:	f150 0000 	adcs.w	r0, r0, #0
  4069ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4069be:	bd70      	pop	{r4, r5, r6, pc}
  4069c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4069c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4069c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4069cc:	bfc2      	ittt	gt
  4069ce:	ebd4 050c 	rsbsgt	r5, r4, ip
  4069d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4069d6:	bd70      	popgt	{r4, r5, r6, pc}
  4069d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4069dc:	f04f 0e00 	mov.w	lr, #0
  4069e0:	3c01      	subs	r4, #1
  4069e2:	e690      	b.n	406706 <__aeabi_dmul+0xde>
  4069e4:	ea45 0e06 	orr.w	lr, r5, r6
  4069e8:	e68d      	b.n	406706 <__aeabi_dmul+0xde>
  4069ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4069ee:	ea94 0f0c 	teq	r4, ip
  4069f2:	bf08      	it	eq
  4069f4:	ea95 0f0c 	teqeq	r5, ip
  4069f8:	f43f af3b 	beq.w	406872 <__aeabi_dmul+0x24a>
  4069fc:	ea94 0f0c 	teq	r4, ip
  406a00:	d10a      	bne.n	406a18 <__aeabi_ddiv+0x19c>
  406a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406a06:	f47f af34 	bne.w	406872 <__aeabi_dmul+0x24a>
  406a0a:	ea95 0f0c 	teq	r5, ip
  406a0e:	f47f af25 	bne.w	40685c <__aeabi_dmul+0x234>
  406a12:	4610      	mov	r0, r2
  406a14:	4619      	mov	r1, r3
  406a16:	e72c      	b.n	406872 <__aeabi_dmul+0x24a>
  406a18:	ea95 0f0c 	teq	r5, ip
  406a1c:	d106      	bne.n	406a2c <__aeabi_ddiv+0x1b0>
  406a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406a22:	f43f aefd 	beq.w	406820 <__aeabi_dmul+0x1f8>
  406a26:	4610      	mov	r0, r2
  406a28:	4619      	mov	r1, r3
  406a2a:	e722      	b.n	406872 <__aeabi_dmul+0x24a>
  406a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406a30:	bf18      	it	ne
  406a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406a36:	f47f aec5 	bne.w	4067c4 <__aeabi_dmul+0x19c>
  406a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406a3e:	f47f af0d 	bne.w	40685c <__aeabi_dmul+0x234>
  406a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406a46:	f47f aeeb 	bne.w	406820 <__aeabi_dmul+0x1f8>
  406a4a:	e712      	b.n	406872 <__aeabi_dmul+0x24a>

00406a4c <__gedf2>:
  406a4c:	f04f 3cff 	mov.w	ip, #4294967295
  406a50:	e006      	b.n	406a60 <__cmpdf2+0x4>
  406a52:	bf00      	nop

00406a54 <__ledf2>:
  406a54:	f04f 0c01 	mov.w	ip, #1
  406a58:	e002      	b.n	406a60 <__cmpdf2+0x4>
  406a5a:	bf00      	nop

00406a5c <__cmpdf2>:
  406a5c:	f04f 0c01 	mov.w	ip, #1
  406a60:	f84d cd04 	str.w	ip, [sp, #-4]!
  406a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406a70:	bf18      	it	ne
  406a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406a76:	d01b      	beq.n	406ab0 <__cmpdf2+0x54>
  406a78:	b001      	add	sp, #4
  406a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406a7e:	bf0c      	ite	eq
  406a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406a84:	ea91 0f03 	teqne	r1, r3
  406a88:	bf02      	ittt	eq
  406a8a:	ea90 0f02 	teqeq	r0, r2
  406a8e:	2000      	moveq	r0, #0
  406a90:	4770      	bxeq	lr
  406a92:	f110 0f00 	cmn.w	r0, #0
  406a96:	ea91 0f03 	teq	r1, r3
  406a9a:	bf58      	it	pl
  406a9c:	4299      	cmppl	r1, r3
  406a9e:	bf08      	it	eq
  406aa0:	4290      	cmpeq	r0, r2
  406aa2:	bf2c      	ite	cs
  406aa4:	17d8      	asrcs	r0, r3, #31
  406aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406aaa:	f040 0001 	orr.w	r0, r0, #1
  406aae:	4770      	bx	lr
  406ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406ab8:	d102      	bne.n	406ac0 <__cmpdf2+0x64>
  406aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406abe:	d107      	bne.n	406ad0 <__cmpdf2+0x74>
  406ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406ac8:	d1d6      	bne.n	406a78 <__cmpdf2+0x1c>
  406aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406ace:	d0d3      	beq.n	406a78 <__cmpdf2+0x1c>
  406ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
  406ad4:	4770      	bx	lr
  406ad6:	bf00      	nop

00406ad8 <__aeabi_cdrcmple>:
  406ad8:	4684      	mov	ip, r0
  406ada:	4610      	mov	r0, r2
  406adc:	4662      	mov	r2, ip
  406ade:	468c      	mov	ip, r1
  406ae0:	4619      	mov	r1, r3
  406ae2:	4663      	mov	r3, ip
  406ae4:	e000      	b.n	406ae8 <__aeabi_cdcmpeq>
  406ae6:	bf00      	nop

00406ae8 <__aeabi_cdcmpeq>:
  406ae8:	b501      	push	{r0, lr}
  406aea:	f7ff ffb7 	bl	406a5c <__cmpdf2>
  406aee:	2800      	cmp	r0, #0
  406af0:	bf48      	it	mi
  406af2:	f110 0f00 	cmnmi.w	r0, #0
  406af6:	bd01      	pop	{r0, pc}

00406af8 <__aeabi_dcmpeq>:
  406af8:	f84d ed08 	str.w	lr, [sp, #-8]!
  406afc:	f7ff fff4 	bl	406ae8 <__aeabi_cdcmpeq>
  406b00:	bf0c      	ite	eq
  406b02:	2001      	moveq	r0, #1
  406b04:	2000      	movne	r0, #0
  406b06:	f85d fb08 	ldr.w	pc, [sp], #8
  406b0a:	bf00      	nop

00406b0c <__aeabi_dcmplt>:
  406b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b10:	f7ff ffea 	bl	406ae8 <__aeabi_cdcmpeq>
  406b14:	bf34      	ite	cc
  406b16:	2001      	movcc	r0, #1
  406b18:	2000      	movcs	r0, #0
  406b1a:	f85d fb08 	ldr.w	pc, [sp], #8
  406b1e:	bf00      	nop

00406b20 <__aeabi_dcmple>:
  406b20:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b24:	f7ff ffe0 	bl	406ae8 <__aeabi_cdcmpeq>
  406b28:	bf94      	ite	ls
  406b2a:	2001      	movls	r0, #1
  406b2c:	2000      	movhi	r0, #0
  406b2e:	f85d fb08 	ldr.w	pc, [sp], #8
  406b32:	bf00      	nop

00406b34 <__aeabi_dcmpge>:
  406b34:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b38:	f7ff ffce 	bl	406ad8 <__aeabi_cdrcmple>
  406b3c:	bf94      	ite	ls
  406b3e:	2001      	movls	r0, #1
  406b40:	2000      	movhi	r0, #0
  406b42:	f85d fb08 	ldr.w	pc, [sp], #8
  406b46:	bf00      	nop

00406b48 <__aeabi_dcmpgt>:
  406b48:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b4c:	f7ff ffc4 	bl	406ad8 <__aeabi_cdrcmple>
  406b50:	bf34      	ite	cc
  406b52:	2001      	movcc	r0, #1
  406b54:	2000      	movcs	r0, #0
  406b56:	f85d fb08 	ldr.w	pc, [sp], #8
  406b5a:	bf00      	nop

00406b5c <__aeabi_dcmpun>:
  406b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406b64:	d102      	bne.n	406b6c <__aeabi_dcmpun+0x10>
  406b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406b6a:	d10a      	bne.n	406b82 <__aeabi_dcmpun+0x26>
  406b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406b74:	d102      	bne.n	406b7c <__aeabi_dcmpun+0x20>
  406b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406b7a:	d102      	bne.n	406b82 <__aeabi_dcmpun+0x26>
  406b7c:	f04f 0000 	mov.w	r0, #0
  406b80:	4770      	bx	lr
  406b82:	f04f 0001 	mov.w	r0, #1
  406b86:	4770      	bx	lr

00406b88 <__aeabi_d2iz>:
  406b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406b90:	d215      	bcs.n	406bbe <__aeabi_d2iz+0x36>
  406b92:	d511      	bpl.n	406bb8 <__aeabi_d2iz+0x30>
  406b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406b9c:	d912      	bls.n	406bc4 <__aeabi_d2iz+0x3c>
  406b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406bae:	fa23 f002 	lsr.w	r0, r3, r2
  406bb2:	bf18      	it	ne
  406bb4:	4240      	negne	r0, r0
  406bb6:	4770      	bx	lr
  406bb8:	f04f 0000 	mov.w	r0, #0
  406bbc:	4770      	bx	lr
  406bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406bc2:	d105      	bne.n	406bd0 <__aeabi_d2iz+0x48>
  406bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406bc8:	bf08      	it	eq
  406bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406bce:	4770      	bx	lr
  406bd0:	f04f 0000 	mov.w	r0, #0
  406bd4:	4770      	bx	lr
  406bd6:	bf00      	nop

00406bd8 <__aeabi_uldivmod>:
  406bd8:	b953      	cbnz	r3, 406bf0 <__aeabi_uldivmod+0x18>
  406bda:	b94a      	cbnz	r2, 406bf0 <__aeabi_uldivmod+0x18>
  406bdc:	2900      	cmp	r1, #0
  406bde:	bf08      	it	eq
  406be0:	2800      	cmpeq	r0, #0
  406be2:	bf1c      	itt	ne
  406be4:	f04f 31ff 	movne.w	r1, #4294967295
  406be8:	f04f 30ff 	movne.w	r0, #4294967295
  406bec:	f000 b97a 	b.w	406ee4 <__aeabi_idiv0>
  406bf0:	f1ad 0c08 	sub.w	ip, sp, #8
  406bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406bf8:	f000 f806 	bl	406c08 <__udivmoddi4>
  406bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
  406c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406c04:	b004      	add	sp, #16
  406c06:	4770      	bx	lr

00406c08 <__udivmoddi4>:
  406c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406c0c:	468c      	mov	ip, r1
  406c0e:	460d      	mov	r5, r1
  406c10:	4604      	mov	r4, r0
  406c12:	9e08      	ldr	r6, [sp, #32]
  406c14:	2b00      	cmp	r3, #0
  406c16:	d151      	bne.n	406cbc <__udivmoddi4+0xb4>
  406c18:	428a      	cmp	r2, r1
  406c1a:	4617      	mov	r7, r2
  406c1c:	d96d      	bls.n	406cfa <__udivmoddi4+0xf2>
  406c1e:	fab2 fe82 	clz	lr, r2
  406c22:	f1be 0f00 	cmp.w	lr, #0
  406c26:	d00b      	beq.n	406c40 <__udivmoddi4+0x38>
  406c28:	f1ce 0c20 	rsb	ip, lr, #32
  406c2c:	fa01 f50e 	lsl.w	r5, r1, lr
  406c30:	fa20 fc0c 	lsr.w	ip, r0, ip
  406c34:	fa02 f70e 	lsl.w	r7, r2, lr
  406c38:	ea4c 0c05 	orr.w	ip, ip, r5
  406c3c:	fa00 f40e 	lsl.w	r4, r0, lr
  406c40:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406c44:	0c25      	lsrs	r5, r4, #16
  406c46:	fbbc f8fa 	udiv	r8, ip, sl
  406c4a:	fa1f f987 	uxth.w	r9, r7
  406c4e:	fb0a cc18 	mls	ip, sl, r8, ip
  406c52:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406c56:	fb08 f309 	mul.w	r3, r8, r9
  406c5a:	42ab      	cmp	r3, r5
  406c5c:	d90a      	bls.n	406c74 <__udivmoddi4+0x6c>
  406c5e:	19ed      	adds	r5, r5, r7
  406c60:	f108 32ff 	add.w	r2, r8, #4294967295
  406c64:	f080 8123 	bcs.w	406eae <__udivmoddi4+0x2a6>
  406c68:	42ab      	cmp	r3, r5
  406c6a:	f240 8120 	bls.w	406eae <__udivmoddi4+0x2a6>
  406c6e:	f1a8 0802 	sub.w	r8, r8, #2
  406c72:	443d      	add	r5, r7
  406c74:	1aed      	subs	r5, r5, r3
  406c76:	b2a4      	uxth	r4, r4
  406c78:	fbb5 f0fa 	udiv	r0, r5, sl
  406c7c:	fb0a 5510 	mls	r5, sl, r0, r5
  406c80:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406c84:	fb00 f909 	mul.w	r9, r0, r9
  406c88:	45a1      	cmp	r9, r4
  406c8a:	d909      	bls.n	406ca0 <__udivmoddi4+0x98>
  406c8c:	19e4      	adds	r4, r4, r7
  406c8e:	f100 33ff 	add.w	r3, r0, #4294967295
  406c92:	f080 810a 	bcs.w	406eaa <__udivmoddi4+0x2a2>
  406c96:	45a1      	cmp	r9, r4
  406c98:	f240 8107 	bls.w	406eaa <__udivmoddi4+0x2a2>
  406c9c:	3802      	subs	r0, #2
  406c9e:	443c      	add	r4, r7
  406ca0:	eba4 0409 	sub.w	r4, r4, r9
  406ca4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406ca8:	2100      	movs	r1, #0
  406caa:	2e00      	cmp	r6, #0
  406cac:	d061      	beq.n	406d72 <__udivmoddi4+0x16a>
  406cae:	fa24 f40e 	lsr.w	r4, r4, lr
  406cb2:	2300      	movs	r3, #0
  406cb4:	6034      	str	r4, [r6, #0]
  406cb6:	6073      	str	r3, [r6, #4]
  406cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cbc:	428b      	cmp	r3, r1
  406cbe:	d907      	bls.n	406cd0 <__udivmoddi4+0xc8>
  406cc0:	2e00      	cmp	r6, #0
  406cc2:	d054      	beq.n	406d6e <__udivmoddi4+0x166>
  406cc4:	2100      	movs	r1, #0
  406cc6:	e886 0021 	stmia.w	r6, {r0, r5}
  406cca:	4608      	mov	r0, r1
  406ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cd0:	fab3 f183 	clz	r1, r3
  406cd4:	2900      	cmp	r1, #0
  406cd6:	f040 808e 	bne.w	406df6 <__udivmoddi4+0x1ee>
  406cda:	42ab      	cmp	r3, r5
  406cdc:	d302      	bcc.n	406ce4 <__udivmoddi4+0xdc>
  406cde:	4282      	cmp	r2, r0
  406ce0:	f200 80fa 	bhi.w	406ed8 <__udivmoddi4+0x2d0>
  406ce4:	1a84      	subs	r4, r0, r2
  406ce6:	eb65 0503 	sbc.w	r5, r5, r3
  406cea:	2001      	movs	r0, #1
  406cec:	46ac      	mov	ip, r5
  406cee:	2e00      	cmp	r6, #0
  406cf0:	d03f      	beq.n	406d72 <__udivmoddi4+0x16a>
  406cf2:	e886 1010 	stmia.w	r6, {r4, ip}
  406cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406cfa:	b912      	cbnz	r2, 406d02 <__udivmoddi4+0xfa>
  406cfc:	2701      	movs	r7, #1
  406cfe:	fbb7 f7f2 	udiv	r7, r7, r2
  406d02:	fab7 fe87 	clz	lr, r7
  406d06:	f1be 0f00 	cmp.w	lr, #0
  406d0a:	d134      	bne.n	406d76 <__udivmoddi4+0x16e>
  406d0c:	1beb      	subs	r3, r5, r7
  406d0e:	0c3a      	lsrs	r2, r7, #16
  406d10:	fa1f fc87 	uxth.w	ip, r7
  406d14:	2101      	movs	r1, #1
  406d16:	fbb3 f8f2 	udiv	r8, r3, r2
  406d1a:	0c25      	lsrs	r5, r4, #16
  406d1c:	fb02 3318 	mls	r3, r2, r8, r3
  406d20:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406d24:	fb0c f308 	mul.w	r3, ip, r8
  406d28:	42ab      	cmp	r3, r5
  406d2a:	d907      	bls.n	406d3c <__udivmoddi4+0x134>
  406d2c:	19ed      	adds	r5, r5, r7
  406d2e:	f108 30ff 	add.w	r0, r8, #4294967295
  406d32:	d202      	bcs.n	406d3a <__udivmoddi4+0x132>
  406d34:	42ab      	cmp	r3, r5
  406d36:	f200 80d1 	bhi.w	406edc <__udivmoddi4+0x2d4>
  406d3a:	4680      	mov	r8, r0
  406d3c:	1aed      	subs	r5, r5, r3
  406d3e:	b2a3      	uxth	r3, r4
  406d40:	fbb5 f0f2 	udiv	r0, r5, r2
  406d44:	fb02 5510 	mls	r5, r2, r0, r5
  406d48:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406d4c:	fb0c fc00 	mul.w	ip, ip, r0
  406d50:	45a4      	cmp	ip, r4
  406d52:	d907      	bls.n	406d64 <__udivmoddi4+0x15c>
  406d54:	19e4      	adds	r4, r4, r7
  406d56:	f100 33ff 	add.w	r3, r0, #4294967295
  406d5a:	d202      	bcs.n	406d62 <__udivmoddi4+0x15a>
  406d5c:	45a4      	cmp	ip, r4
  406d5e:	f200 80b8 	bhi.w	406ed2 <__udivmoddi4+0x2ca>
  406d62:	4618      	mov	r0, r3
  406d64:	eba4 040c 	sub.w	r4, r4, ip
  406d68:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406d6c:	e79d      	b.n	406caa <__udivmoddi4+0xa2>
  406d6e:	4631      	mov	r1, r6
  406d70:	4630      	mov	r0, r6
  406d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d76:	f1ce 0420 	rsb	r4, lr, #32
  406d7a:	fa05 f30e 	lsl.w	r3, r5, lr
  406d7e:	fa07 f70e 	lsl.w	r7, r7, lr
  406d82:	fa20 f804 	lsr.w	r8, r0, r4
  406d86:	0c3a      	lsrs	r2, r7, #16
  406d88:	fa25 f404 	lsr.w	r4, r5, r4
  406d8c:	ea48 0803 	orr.w	r8, r8, r3
  406d90:	fbb4 f1f2 	udiv	r1, r4, r2
  406d94:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406d98:	fb02 4411 	mls	r4, r2, r1, r4
  406d9c:	fa1f fc87 	uxth.w	ip, r7
  406da0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406da4:	fb01 f30c 	mul.w	r3, r1, ip
  406da8:	42ab      	cmp	r3, r5
  406daa:	fa00 f40e 	lsl.w	r4, r0, lr
  406dae:	d909      	bls.n	406dc4 <__udivmoddi4+0x1bc>
  406db0:	19ed      	adds	r5, r5, r7
  406db2:	f101 30ff 	add.w	r0, r1, #4294967295
  406db6:	f080 808a 	bcs.w	406ece <__udivmoddi4+0x2c6>
  406dba:	42ab      	cmp	r3, r5
  406dbc:	f240 8087 	bls.w	406ece <__udivmoddi4+0x2c6>
  406dc0:	3902      	subs	r1, #2
  406dc2:	443d      	add	r5, r7
  406dc4:	1aeb      	subs	r3, r5, r3
  406dc6:	fa1f f588 	uxth.w	r5, r8
  406dca:	fbb3 f0f2 	udiv	r0, r3, r2
  406dce:	fb02 3310 	mls	r3, r2, r0, r3
  406dd2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406dd6:	fb00 f30c 	mul.w	r3, r0, ip
  406dda:	42ab      	cmp	r3, r5
  406ddc:	d907      	bls.n	406dee <__udivmoddi4+0x1e6>
  406dde:	19ed      	adds	r5, r5, r7
  406de0:	f100 38ff 	add.w	r8, r0, #4294967295
  406de4:	d26f      	bcs.n	406ec6 <__udivmoddi4+0x2be>
  406de6:	42ab      	cmp	r3, r5
  406de8:	d96d      	bls.n	406ec6 <__udivmoddi4+0x2be>
  406dea:	3802      	subs	r0, #2
  406dec:	443d      	add	r5, r7
  406dee:	1aeb      	subs	r3, r5, r3
  406df0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406df4:	e78f      	b.n	406d16 <__udivmoddi4+0x10e>
  406df6:	f1c1 0720 	rsb	r7, r1, #32
  406dfa:	fa22 f807 	lsr.w	r8, r2, r7
  406dfe:	408b      	lsls	r3, r1
  406e00:	fa05 f401 	lsl.w	r4, r5, r1
  406e04:	ea48 0303 	orr.w	r3, r8, r3
  406e08:	fa20 fe07 	lsr.w	lr, r0, r7
  406e0c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406e10:	40fd      	lsrs	r5, r7
  406e12:	ea4e 0e04 	orr.w	lr, lr, r4
  406e16:	fbb5 f9fc 	udiv	r9, r5, ip
  406e1a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406e1e:	fb0c 5519 	mls	r5, ip, r9, r5
  406e22:	fa1f f883 	uxth.w	r8, r3
  406e26:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406e2a:	fb09 f408 	mul.w	r4, r9, r8
  406e2e:	42ac      	cmp	r4, r5
  406e30:	fa02 f201 	lsl.w	r2, r2, r1
  406e34:	fa00 fa01 	lsl.w	sl, r0, r1
  406e38:	d908      	bls.n	406e4c <__udivmoddi4+0x244>
  406e3a:	18ed      	adds	r5, r5, r3
  406e3c:	f109 30ff 	add.w	r0, r9, #4294967295
  406e40:	d243      	bcs.n	406eca <__udivmoddi4+0x2c2>
  406e42:	42ac      	cmp	r4, r5
  406e44:	d941      	bls.n	406eca <__udivmoddi4+0x2c2>
  406e46:	f1a9 0902 	sub.w	r9, r9, #2
  406e4a:	441d      	add	r5, r3
  406e4c:	1b2d      	subs	r5, r5, r4
  406e4e:	fa1f fe8e 	uxth.w	lr, lr
  406e52:	fbb5 f0fc 	udiv	r0, r5, ip
  406e56:	fb0c 5510 	mls	r5, ip, r0, r5
  406e5a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406e5e:	fb00 f808 	mul.w	r8, r0, r8
  406e62:	45a0      	cmp	r8, r4
  406e64:	d907      	bls.n	406e76 <__udivmoddi4+0x26e>
  406e66:	18e4      	adds	r4, r4, r3
  406e68:	f100 35ff 	add.w	r5, r0, #4294967295
  406e6c:	d229      	bcs.n	406ec2 <__udivmoddi4+0x2ba>
  406e6e:	45a0      	cmp	r8, r4
  406e70:	d927      	bls.n	406ec2 <__udivmoddi4+0x2ba>
  406e72:	3802      	subs	r0, #2
  406e74:	441c      	add	r4, r3
  406e76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406e7a:	eba4 0408 	sub.w	r4, r4, r8
  406e7e:	fba0 8902 	umull	r8, r9, r0, r2
  406e82:	454c      	cmp	r4, r9
  406e84:	46c6      	mov	lr, r8
  406e86:	464d      	mov	r5, r9
  406e88:	d315      	bcc.n	406eb6 <__udivmoddi4+0x2ae>
  406e8a:	d012      	beq.n	406eb2 <__udivmoddi4+0x2aa>
  406e8c:	b156      	cbz	r6, 406ea4 <__udivmoddi4+0x29c>
  406e8e:	ebba 030e 	subs.w	r3, sl, lr
  406e92:	eb64 0405 	sbc.w	r4, r4, r5
  406e96:	fa04 f707 	lsl.w	r7, r4, r7
  406e9a:	40cb      	lsrs	r3, r1
  406e9c:	431f      	orrs	r7, r3
  406e9e:	40cc      	lsrs	r4, r1
  406ea0:	6037      	str	r7, [r6, #0]
  406ea2:	6074      	str	r4, [r6, #4]
  406ea4:	2100      	movs	r1, #0
  406ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406eaa:	4618      	mov	r0, r3
  406eac:	e6f8      	b.n	406ca0 <__udivmoddi4+0x98>
  406eae:	4690      	mov	r8, r2
  406eb0:	e6e0      	b.n	406c74 <__udivmoddi4+0x6c>
  406eb2:	45c2      	cmp	sl, r8
  406eb4:	d2ea      	bcs.n	406e8c <__udivmoddi4+0x284>
  406eb6:	ebb8 0e02 	subs.w	lr, r8, r2
  406eba:	eb69 0503 	sbc.w	r5, r9, r3
  406ebe:	3801      	subs	r0, #1
  406ec0:	e7e4      	b.n	406e8c <__udivmoddi4+0x284>
  406ec2:	4628      	mov	r0, r5
  406ec4:	e7d7      	b.n	406e76 <__udivmoddi4+0x26e>
  406ec6:	4640      	mov	r0, r8
  406ec8:	e791      	b.n	406dee <__udivmoddi4+0x1e6>
  406eca:	4681      	mov	r9, r0
  406ecc:	e7be      	b.n	406e4c <__udivmoddi4+0x244>
  406ece:	4601      	mov	r1, r0
  406ed0:	e778      	b.n	406dc4 <__udivmoddi4+0x1bc>
  406ed2:	3802      	subs	r0, #2
  406ed4:	443c      	add	r4, r7
  406ed6:	e745      	b.n	406d64 <__udivmoddi4+0x15c>
  406ed8:	4608      	mov	r0, r1
  406eda:	e708      	b.n	406cee <__udivmoddi4+0xe6>
  406edc:	f1a8 0802 	sub.w	r8, r8, #2
  406ee0:	443d      	add	r5, r7
  406ee2:	e72b      	b.n	406d3c <__udivmoddi4+0x134>

00406ee4 <__aeabi_idiv0>:
  406ee4:	4770      	bx	lr
  406ee6:	bf00      	nop

00406ee8 <p_uc_charset10x14>:
	...
  406f04:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406f14:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406f24:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406f34:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406f44:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406f54:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406f64:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406f74:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406f8c:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406f9c:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406fac:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406fbc:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406fcc:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406fdc:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406fec:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406ffc:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407014:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407024:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407034:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407044:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407054:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407064:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407074:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407084:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407094:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4070a4:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4070b4:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4070c4:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4070d4:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4070e4:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4070f4:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407104:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407114:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407124:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407134:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407144:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407154:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407164:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407174:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407184:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407194:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4071a4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4071b4:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4071c4:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4071d4:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4071e4:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4071f4:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407204:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407214:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407224:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407234:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407244:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407254:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407264:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407274:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407284:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407294:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4072a4:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4072b4:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4072c4:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4072d4:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4072e4:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4072f4:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407304:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407314:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407324:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407334:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407344:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407354:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407364:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407374:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407384:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407394:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4073a4:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4073b4:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4073c4:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4073d4:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4073e4:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4073f4:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407404:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407414:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407424:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407434:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407444:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407454:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407464:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407474:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407484:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407494:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4074a4:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4074b4:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4074c4:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4074d4:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4074e4:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4074f4:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407504:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407514:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407524:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407534:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407544:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407554:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407564:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407574:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407584:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407594:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4075a4:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4075b4:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4075c4:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4075d4:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4075e4:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4075f4:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407604:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407614:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407624:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407634:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407644:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407654:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407664:	fcff fcff 6e49 6369 6169 696c 617a 6f64     ....Inicializado
  407674:	000d 0000 6925 0000                         ....%i..

0040767c <_global_impure_ptr>:
  40767c:	0030 2000 000a 0000 4e49 0046 6e69 0066     0.. ....INF.inf.
  40768c:	414e 004e 616e 006e 3130 3332 3534 3736     NAN.nan.01234567
  40769c:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
  4076ac:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
  4076bc:	6e28 6c75 296c 0000 0030 0000               (null)..0...

004076c8 <blanks.7223>:
  4076c8:	2020 2020 2020 2020 2020 2020 2020 2020                     

004076d8 <zeroes.7224>:
  4076d8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4076e8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004076f8 <__mprec_bigtens>:
  4076f8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407708:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407718:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407720 <__mprec_tens>:
  407720:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407730:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407740:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407750:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407760:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407770:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407780:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407790:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4077a0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4077b0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4077c0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4077d0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4077e0:	9db4 79d9 7843 44ea                         ...yCx.D

004077e8 <p05.6055>:
  4077e8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4077f8:	4f50 4953 0058 0000 002e 0000               POSIX.......

00407804 <_ctype_>:
  407804:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407814:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407824:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  407834:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  407844:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  407854:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  407864:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407874:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407884:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407908 <_init>:
  407908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40790a:	bf00      	nop
  40790c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40790e:	bc08      	pop	{r3}
  407910:	469e      	mov	lr, r3
  407912:	4770      	bx	lr

00407914 <__init_array_start>:
  407914:	004032b9 	.word	0x004032b9

00407918 <__frame_dummy_init_array_entry>:
  407918:	004000f1                                ..@.

0040791c <_fini>:
  40791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40791e:	bf00      	nop
  407920:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407922:	bc08      	pop	{r3}
  407924:	469e      	mov	lr, r3
  407926:	4770      	bx	lr

00407928 <__fini_array_start>:
  407928:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <usart_options.8528>:
20000018:	2580 0000 00c0 0000 0800 0000 0000 0000     .%..............

20000028 <_impure_ptr>:
20000028:	0030 2000 0000 0000                         0.. ....

20000030 <impure_data>:
20000030:	0000 0000 031c 2000 0384 2000 03ec 2000     ....... ... ... 
	...
200000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000458 <__atexit_recursive_mutex>:
20000458:	0e90 2000                                   ... 

2000045c <__malloc_av_>:
	...
20000464:	045c 2000 045c 2000 0464 2000 0464 2000     \.. \.. d.. d.. 
20000474:	046c 2000 046c 2000 0474 2000 0474 2000     l.. l.. t.. t.. 
20000484:	047c 2000 047c 2000 0484 2000 0484 2000     |.. |.. ... ... 
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 

20000864 <__malloc_sbrk_base>:
20000864:	ffff ffff                                   ....

20000868 <__malloc_trim_threshold>:
20000868:	0000 0002                                   ....

2000086c <__global_locale>:
2000086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000094c:	629d 0040 6245 0040 0000 0000 7804 0040     .b@.Eb@......x@.
2000095c:	7800 0040 76a4 0040 76a4 0040 76a4 0040     .x@..v@..v@..v@.
2000096c:	76a4 0040 76a4 0040 76a4 0040 76a4 0040     .v@..v@..v@..v@.
2000097c:	76a4 0040 76a4 0040 ffff ffff ffff ffff     .v@..v@.........
2000098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
200009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
