$date
	Mon Feb  4 15:32:51 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 4 # I [3:0] $end
$var reg 2 $ s [1:0] $end
$scope module DUT $end
$var wire 4 % I [3:0] $end
$var wire 2 & s [1:0] $end
$var wire 1 ! out $end
$upscope $end
$scope module DUT1 $end
$var wire 4 ' I [3:0] $end
$var wire 2 ( s [1:0] $end
$var reg 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1000 '
b0 &
b1000 %
b0 $
b1000 #
0"
0!
$end
#10
1!
1"
b10 $
b10 &
b10 (
b100 #
b100 %
b100 '
#20
0!
0"
b1 $
b1 &
b1 (
#30
