add wave -label Clock sim:/test_sisa/SoC/clk(2)
add wave -label F/D sim:/test_sisa/SoC/processor/UC/multi0/estat
add wave -label Instruccion sim:/test_sisa/SoC/processor/UC/control_ins/ir
add wave -divider SoC 
add wave -group SRAM_C sim:/test_sisa/SoC/SRAM_*
add wave -group proc_mem_int sim:/test_sisa/SoC/*to_mem
add wave sim:/test_sisa/SoC/rd_data_to_proc sim:/test_sisa/SoC/SW
add wave -divider Processor	
add wave -group Control sim:/test_sisa/SoC/processor/UC/control_ins/*
add wave -group Multi sim:/test_sisa/SoC/processor/UC/multi0/*
add wave -divider PATH
add wave -group ALU sim:/test_sisa/SoC/processor/PATH/alu_unit/*
add wave -group Reg_Bank sim:/test_sisa/SoC/processor/PATH/register_bank/*
add wave -divider Registres
add wave -label Registres sim:/test_sisa/SoC/processor/PATH/register_bank/reg_vector
add wave -divider Memoria
add wave -label Memoria {sim:/test_sisa/mem0/mem_array(53 downto 31)}
radix -hexadecimal