vhdl isim_temp "spi_master.vhd"
vhdl isim_temp "SPI_masterslave_TB.vhd"
verilog isim_temp "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
