../aes/rtl/AesControl.v
../aes/rtl/AesDecipher.v
../aes/rtl/AesEncipher.v
../aes/rtl/AesInvMixColumns.v
../aes/rtl/AesInvShiftRows.v
../aes/rtl/AesInvSubBytes.v
../aes/rtl/AesKeyExpansion.v
../aes/rtl/AesMixColumns.v
../aes/rtl/AesShiftRows.v
../aes/rtl/AesSubBytes.v
../aes/rtl/Aes.v
../aes/rtl/SPSR.v

./rtl/axis_interface.sv
./rtl/krnl_aes_axi_ctrl_slave.v
./rtl/aes_wrapper.sv
./rtl/krnl_aes.sv

./ip_generation/clk_gen/clk_gen_clk_wiz.v
./ip_generation/clk_gen/clk_gen.v

./ip_generation/axi_clock_converter/sim/axi_clock_converter.v
./ip_generation/axi_clock_converter/hdl/axi_clock_converter_v2_1_vl_rfs.v

./ip_generation/axis_clock_converter/sim/axis_clock_converter.v
./ip_generation/axis_clock_converter/hdl/axis_clock_converter_v1_1_vl_rfs.v
./ip_generation/axis_clock_converter/hdl/axis_infrastructure_v1_1_vl_rfs.v

./ip_generation/axi_vip_mst/sim/axi_vip_mst_pkg.sv
./ip_generation/axi_vip_mst/sim/axi_vip_mst.sv
./ip_generation/axi_vip_mst/hdl/axi_vip_v1_1_vl_rfs.sv
./ip_generation/axi_vip_mst/hdl/axi_infrastructure_v1_1_vl_rfs.v

./ip_generation/axis_vip_mst/sim/axis_vip_mst_pkg.sv
./ip_generation/axis_vip_mst/sim/axis_vip_mst.sv
./ip_generation/axis_vip_slv/sim/axis_vip_slv_pkg.sv
./ip_generation/axis_vip_slv/sim/axis_vip_slv.sv
./ip_generation/axis_vip_mst/hdl/axi4stream_vip_v1_1_vl_rfs.sv

./tbench/tb_krnl_aes.sv

$XILINX_VIVADO/data/verilog/src/glbl.v
