$date
	Sun Oct 23 04:27:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#917039
b1010 !
1"
#917042
b1010 &
b1010 %
1$
#917043
0"
#917046
b101 &
b101 %
#917050
b10000 &
b10000 %
#917054
b1000 &
b1000 %
#917058
b100 &
b100 %
#917062
b10 &
b10 %
#917066
b1 &
b1 %
1#
#917070
b0 &
0#
b0 %
0$
#1891771
b1000 !
1"
#1891774
b1000 &
b1000 %
1$
#1891775
0"
#1891778
b100 &
b100 %
#1891782
b10 &
b10 %
#1891786
b1 &
b1 %
1#
#1891790
b0 &
0#
b0 %
0$
#2915313
b11001 !
1"
#2915314
b11001 &
b11001 %
1$
#2915315
0"
#2915318
b1001100 &
b1001100 %
#2915322
b100110 &
b100110 %
#2915326
b10011 &
b10011 %
#2915330
b111010 &
b111010 %
#2915334
b11101 &
b11101 %
#2915338
b1011000 &
b1011000 %
#2915342
b101100 &
b101100 %
#2915346
b10110 &
b10110 %
#2915350
b1011 &
b1011 %
#2915354
b100010 &
b100010 %
#2915358
b10001 &
b10001 %
#2915362
b110100 &
b110100 %
#2915366
b11010 &
b11010 %
#2915370
b1101 &
b1101 %
#2915374
b101000 &
b101000 %
#2915378
b10100 &
b10100 %
#2915382
b1010 &
b1010 %
#2915386
b101 &
b101 %
#2915390
b10000 &
b10000 %
#2915394
b1000 &
b1000 %
#2915398
b100 &
b100 %
#2915402
b10 &
b10 %
#2915406
b1 &
1#
b1 %
#2915410
b0 &
b0 %
0#
0$
#4500012
