<div align="center">

# Hey, I'm Zihan Zhang ğŸ‘‹

<img src="https://readme-typing-svg.herokuapp.com?font=Inter&weight=500&size=22&duration=3000&pause=800&color=6366F1&center=true&vCenter=true&width=600&lines=Ph.D.+Candidate+in+ECE;NVM+Device+Modeling+%26+System+Co-Design;AI+Hardware+Acceleration+Researcher;Physics-Informed+ML+%26+Generative+Models" alt="Typing SVG" />

<p>
  <a href="mailto:zihan.zhang@tufts.edu">
    <img src="https://img.shields.io/badge/Email-zihan.zhang@tufts.edu-6366F1?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/>
  </a>
  <a href="https://linkedin.com/in/zihanz">
    <img src="https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
  </a>
  <a href="https://github.com/shadyn3mo">
    <img src="https://img.shields.io/badge/GitHub-Follow-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/>
  </a>
</p>

ğŸ“ Somerville, MA

<img src="https://komarev.com/ghpvc/?username=shadyn3mo&label=Visitors&color=6366F1&style=flat-square" alt="Profile views" />

</div>

---

## ğŸŒŸ About Me

I'm a Ph.D. Candidate in Electrical and Computer Engineering at **Tufts University**, where my doctoral research spans emerging non-volatile memories (NVM), AI/ML hardware acceleration, and advanced device modeling. I bridge device-level physics to system-level PPA (Performance/Power/Area) and reliability decisions using physics-informed neural networks (PINNs) and generative models (CVAEs).

**My Research Focus:**
- ğŸ”¬ **Non-Volatile Memory (NVM)**: ReRAM/FeFET device modeling and optimization
- ğŸš€ **AI Hardware Acceleration**: Designing efficient architectures for edge computing and XR systems
- ğŸ§  **Physics-Informed ML**: Combining PDEs with deep learning for rapid, accurate device simulation
- âš¡ **System Co-Design**: Automated technology-application co-design frameworks

**Recent Highlight:**
My first-author work on the **PIGen framework** (ICCAD 2025) achieved up to **93x speedup** over traditional SPICE simulations while maintaining over **96% accuracy** in key switching dynamics, enabling rapid and robust co-design exploration even from sparse data.

**Education:**
- ğŸ“ **Ph.D. in ECE** | Tufts University (2021 - Present)
- ğŸ“ **M.S. in Computer Engineering** | University of Delaware (3.97/4.0 GPA)

## ğŸ› ï¸ Technical Skills

<table>
<tr>
  <td valign="top" width="33%">

### Modeling & EDA
- **TCAD**: Synopsys Sentaurus
- **Circuit Sim**: Cadence Virtuoso/Spectre (SPICE)
- **Memory Sim**: NVSim
- **Multiphysics**: COMSOL
- **Version Control**: Git

  </td>
  <td valign="top" width="33%">

### Programming & ML
<div align="center">
  <img src="https://skillicons.dev/icons?i=python,pytorch,cpp,matlab&perline=2" />
</div>

- Python (PyTorch, NumPy, SciPy)
- C++ / Verilog-A
- MATLAB
- Machine Learning (PINNs, DNNs, CVAEs)

  </td>
  <td valign="top" width="33%">

### Research Domains
- Semiconductor Device Physics
- Non-Volatile Memory (ReRAM/FeFET)
- eDRAM Technology
- AI Hardware Acceleration
- Generative Models
- PPA & Reliability Analysis

  </td>
</tr>
</table>

## ğŸ“Š GitHub Activity

<div align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=shadyn3mo&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true&hide_border=true&bg_color=0d1117" alt="GitHub Stats"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=shadyn3mo&layout=compact&theme=tokyonight&hide_border=true&bg_color=0d1117" alt="Top Languages"/>
</div>

<div align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=shadyn3mo&theme=tokyonight&hide_border=true&background=0d1117" alt="GitHub Streak" />
</div>

## ğŸ”¬ Featured Research Projects

### PIGen: Generative Physics-Informed Co-Design for ReRAM
**ICCAD 2025 | First Author**

A novel PDE-constrained PINN + CVAE workflow that bridges device physics to system-level metrics for automated technology-application co-design.

**Key Achievements:**
- âš¡ **93x computational speedup** over SPICE for switching dynamics inference (7.1 ms vs. 664 ms)
- ğŸ¯ **>96% accuracy** in switching dynamics under sparse data conditions (~9% of training set)
- ğŸ”„ Enabled rapid design-space exploration with PINN-driven endurance landscapes
- ğŸ“Š Matched SPICE results while exposing reliability vs. PPA trade-offs

**Technologies:** Physics-Informed Neural Networks (PINN), Conditional Variational Autoencoders (CVAE), PyTorch, ReRAM Device Modeling

---

### MemSysExplorer (MSX): Next-Generation Memory Systems
**NSF CIRC Funded Program | Collaborative Research**

Community tools and interfaces for exploring and evaluating next-generation memory systems with focus on NVM and eDRAM technologies.

#### msxFI: A Memory Fault Injection Framework for Deep Learning Reliability

Designed and developed **msxFI**, a Python-based framework to evaluate the resilience of deep learning models against physical memory failuresâ€”my primary contribution to the MemSysExplorer project.

**Key Contributions:**
- ğŸ—ï¸ **Extensible Fault Model Architecture**: Implemented physically-grounded fault models for diverse memory technologies:
  - Non-Volatile Memories (RRAM, FeFET) with Multi-Level Cell (MLC) support
  - DRAM/eDRAM with operating-condition-aware models (temperature, refresh rate, voltage)

- ğŸ”— **PyTorch Integration**: Engineered seamless integration with PyTorch to inject faults directly into neural network parameters, enabling end-to-end evaluation of application-level accuracy degradation

- ğŸ“Š **Quantization Format Support**: Integrated extensive support for various data quantization formats and their corresponding bit-level mappings to memory cells:
  - FP32/FP16, bfloat16
  - Fixed-point representations
  - AdaptivFloat format

- ğŸ” **Design-Space Exploration Tool**: Developed automated parameter sweep capabilities to identify DRAM operating parameters that achieve user-defined target fault rates, facilitating reliability analysis

- ğŸ› ï¸ **Simulator Enhancement**: Enhanced NVSim simulator with NVM and 1T1C/3T1C eDRAM models for <16nm nodes to broaden system-level power and performance analysis

**Technologies:** Python, PyTorch, NVSim, Memory Architecture Simulation, Fault Injection, DNN Reliability Analysis, Quantization Formats

## ğŸ“ Publications

**PIGen: Accelerating Re-RAM Co-Design via Generative Physics-Informed Modeling**
*Zihan Zhang and Marco Donato*
**IEEE/ACM International Conference on Computer-Aided Design (ICCAD)**, October 2025

---

## ğŸ† Awards & Recognition

ğŸŒŸ **Featured Student, School of Engineering Brochure**
*Tufts University* | November 2024
Selected as a featured student highlighting academic excellence and research contributions

ğŸ¥ˆ **Second Place, ECE Poster Competition**
*Tufts University, ECE Department* | October 2023
Awarded for research and presentation of **nvmXR**: a novel design space exploration framework for optimizing hybrid NVM and Processing-In-Memory (PIM) architectures for energy-efficient Edge-XR systems

---

## ğŸ¤ Presentations

- **Work-in-Progress Presenter** | 61st & 62nd Design Automation Conference (DAC)
  ğŸ“ San Francisco, CA | June 2024 & June 2025

- **Presenter** | 14th Non-Volatile Memories Workshop (NVMW)
  ğŸ“ San Diego, CA | March 2023

---

## ğŸ’¡ Research Philosophy

> *"The best device models don't just simulate realityâ€”they illuminate the physics and accelerate innovation."*

I believe in bridging the gap between fundamental device physics and practical system design. By combining physics-informed machine learning with generative models, we can accelerate the design cycle while maintaining physical accuracy and enabling robust co-design exploration.

---

<div align="center">

### Let's Collaborate

I'm always interested in discussing emerging memory technologies, AI hardware acceleration, or collaborative research opportunities. Feel free to reach out!

**Thanks for visiting!**

</div>
