vlib work
vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/bram.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 17,2017
# vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 23:11:45 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 17,2017
# vlog -reportprogress 300 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi.sv 
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 23:11:45 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_avalon.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 17,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 23:11:45 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_debug.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 17,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_debug.sv 
# ** Error: (vlog-13069) /home/ecad/git/ECAD/exercise3/clarvi/clarvi_debug.sv(27): near "always_ff": syntax error, unexpected "SystemVerilog keyword 'always_ff'", expecting class.
# End time: 23:11:45 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_sim.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 17,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 23:11:45 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/riscv.svh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:45 on Nov 17,2017
# vlog -reportprogress 30 -work work /home/ecad/git/ECAD/exercise3/clarvi/riscv.svh 
# 
# Top level modules:
# 	--none--
# End time: 23:11:45 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0


l
# ambiguous command name "l": label labelframe langOf lappend lassign lattice_edition layout lconcat lecho left library_image light_green_class_image lindex linsert linux_edition list listbox live_item_image llength load local log lost_file_image lower lrange lremove lrepeat lreplace lreverse lrmdups ls lsearch lset lshift lsort lsublist ltTime lteTime luniq
do clarvi_test.do ../example-asm/build/mem.txt TRACE
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Nov 17,2017
# vlog -reportprogress 300 clarvi.sv "+define+TRACE" 
# ** Warning: riscv.svh(39): (vlog-13233) Design unit "clarvi_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package clarvi_sv_unit
# -- Compiling module clarvi
# 
# Top level modules:
# 	clarvi
# End time: 23:12:14 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Nov 17,2017
# vlog -reportprogress 300 clarvi_avalon.sv 
# -- Compiling module clarvi_avalon
# 
# Top level modules:
# 	clarvi_avalon
# End time: 23:12:14 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:14 on Nov 17,2017
# vlog -reportprogress 300 bram.sv 
# -- Compiling module dual_port_bram
# 
# Top level modules:
# 	dual_port_bram
# End time: 23:12:15 on Nov 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:15 on Nov 17,2017
# vlog -reportprogress 300 clarvi_sim.sv 
# -- Compiling module clarvi_sim
# -- Compiling module memory_debug
# -- Compiling module mock_waitrequest
# -- Compiling module mock_interrupt
# 
# Top level modules:
# 	clarvi_sim
# 	mock_waitrequest
# 	mock_interrupt
# End time: 23:12:15 on Nov 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.clarvi_sim -t ns -voptargs="+acc=npr" -GINIT_FILE=../example-asm/build/mem.txt 
# Start time: 23:12:15 on Nov 17,2017
# Loading sv_std.std
# Loading work.clarvi_sim
# Loading work.dual_port_bram
# Loading work.memory_debug
# Loading work.clarvi_avalon
# Loading work.clarvi_sv_unit
# Loading work.clarvi
run 1us
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0xxxxxxxxx:   ---
# 0x00000000:   AUIPC	sp, 0x00010000		sp := 0x00010000 
# 0x00000004:   ADDI	sp, sp, -32		sp := 0x0000ffe0, sp = 0x00010000 
# 0x00000008:   AUIPC	t0, 0x00000000		t0 := 0x00000008 
# 0x0000000c:   ADDI	t0, t0, 20		t0 := 0x0000001c, t0 = 0x00000008 
# 0x00000010:   CSRRW	zero, MTVEC, t0 
# 0x00000014:   JAL	ra, 32		ra := 0x00000018, target = 0x00000034 
# 0x00000018:   ---
# 0x0000001c:   ---
# 0x00000020:   ---
# 0x00000034:   ADDI	sp, sp, -32		sp := 0x0000ffc0, sp = 0x0000ffe0 
# 0x00000038:   SW	ra, 0(sp)		mem[0000ffc0] := 0x00000018, sp = 0x0000ffc0, ra = 0x00000018 
# 0x0000003c:   JAL	ra, -28		ra := 0x00000040, target = 0x00000020 
# 0x00000040:   ---
# 0x00000044:   ---
# 0x00000048:   ---
# 0x00000020:   ADDI	sp, sp, -32		sp := 0x0000ffa0, sp = 0x0000ffc0 
# 0x00000024:   SW	ra, 0(sp)		mem[0000ffa0] := 0x00000040, sp = 0x0000ffa0, ra = 0x00000040 
# 0x00000028:   LW 	ra, 0(sp)		ra := 0x00000040 = mem[0x0000ffa0], sp = 0x0000ffa0 
# 0x0000002c:   ADDI	sp, sp, 32		sp := 0x0000ffc0, sp = 0x0000ffa0 
# 0x00000030:   JALR	zero, ra, 0		, ra = 0x00000040, target = 0x00000040 
# 0x00000034:   ---
# 0x00000038:   ---
# 0x0000003c:   ---
# 0x00000040:   LW 	ra, 0(sp)		ra := 0x00000018 = mem[0x0000ffc0], sp = 0x0000ffc0 
# 0x00000044:   ADDI	sp, sp, 32		sp := 0x0000ffe0, sp = 0x0000ffc0 
# 0x00000048:   JALR	zero, ra, 0		, ra = 0x00000018, target = 0x00000018 
# 0x0000004c:   ---
# 0x00000050:   ---
# 0x00000054:   ---
# 0x00000018:   ECALL 
# time: 350, '{op:ECALL, rd:zero, rs1:zero, rs2:zero, rs1_used:0, rs2_used:0, immediate_used:0, immediate:x, funct12:F12_ECALL, memory_write:0, memory_read:0, memory_read_unsigned:0, memory_width:B, enable_wb:0, pc:24} instruction at 00000018, stopping simulator
# ** Note: $stop    : clarvi_debug.sv(44)
#    Time: 350 ns  Iteration: 1  Instance: /clarvi_sim/clarvi/clarvi
# Break in Module clarvi at clarvi_debug.sv line 44
