$date
	Sun Oct 23 05:49:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#657199
b100 !
1"
#657202
b100 &
b100 %
1$
#657203
0"
#657206
b10 &
b10 %
#657210
b1 &
b1 %
1#
#657214
b0 &
0#
b0 %
0$
#1750183
b11010 !
1"
#1750186
b11010 &
b11010 %
1$
#1750187
0"
#1750190
b1101 &
b1101 %
#1750194
b101000 &
b101000 %
#1750198
b10100 &
b10100 %
#1750202
b1010 &
b1010 %
#1750206
b101 &
b101 %
#1750210
b10000 &
b10000 %
#1750214
b1000 &
b1000 %
#1750218
b100 &
b100 %
#1750222
b10 &
b10 %
#1750226
b1 &
b1 %
1#
#1750230
b0 &
0#
b0 %
0$
#2658829
b1 !
1"
#2658830
b1 &
b1 %
1$
#2658831
0"
#2658834
1#
#2658838
b0 &
0#
b0 %
0$
#4500012
