{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607959524407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607959524407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:25:24 2020 " "Processing started: Mon Dec 14 17:25:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607959524407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959524407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959524407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607959524753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607959524754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Components " "Found entity 1: Components" {  } { { "Components.bdf" "" { Schematic "C:/FPGAProjects/Verilog_Components/Components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/FPGAProjects/Verilog_Components/ALU.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymanager.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "MemoryManager.v" "" { Text "C:/FPGAProjects/Verilog_Components/MemoryManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.v" "" { Text "C:/FPGAProjects/Verilog_Components/decoder8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder64.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder64 " "Found entity 1: decoder64" {  } { { "decoder64.v" "" { Text "C:/FPGAProjects/Verilog_Components/decoder64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Components " "Elaborating entity \"Components\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607959531431 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk memory_manager inst " "Port \"clk\" of type memory_manager and instance \"inst\" is missing source signal" {  } { { "Components.bdf" "" { Schematic "C:/FPGAProjects/Verilog_Components/Components.bdf" { { 248 360 704 392 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1607959531446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_manager memory_manager:inst " "Elaborating entity \"memory_manager\" for hierarchy \"memory_manager:inst\"" {  } { { "Components.bdf" "inst" { Schematic "C:/FPGAProjects/Verilog_Components/Components.bdf" { { 248 360 704 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder64 memory_manager:inst\|decoder64:d1 " "Elaborating entity \"decoder64\" for hierarchy \"memory_manager:inst\|decoder64:d1\"" {  } { { "MemoryManager.v" "d1" { Text "C:/FPGAProjects/Verilog_Components/MemoryManager.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder64.v" "LPM_DECODE_component" { Text "C:/FPGAProjects/Verilog_Components/decoder64.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder64.v" "" { Text "C:/FPGAProjects/Verilog_Components/decoder64.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607959531583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607959531583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607959531583 ""}  } { { "decoder64.v" "" { Text "C:/FPGAProjects/Verilog_Components/decoder64.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607959531583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l5f " "Found entity 1: decode_l5f" {  } { { "db/decode_l5f.tdf" "" { Text "C:/FPGAProjects/Verilog_Components/db/decode_l5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l5f memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated " "Elaborating entity \"decode_l5f\" for hierarchy \"memory_manager:inst\|decoder64:d1\|lpm_decode:LPM_DECODE_component\|decode_l5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8 memory_manager:inst\|decoder8:d2 " "Elaborating entity \"decoder8\" for hierarchy \"memory_manager:inst\|decoder8:d2\"" {  } { { "MemoryManager.v" "d2" { Text "C:/FPGAProjects/Verilog_Components/MemoryManager.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder8.v" "LPM_DECODE_component" { Text "C:/FPGAProjects/Verilog_Components/decoder8.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\"" {  } { { "decoder8.v" "" { Text "C:/FPGAProjects/Verilog_Components/decoder8.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607959531705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607959531705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607959531705 ""}  } { { "decoder8.v" "" { Text "C:/FPGAProjects/Verilog_Components/decoder8.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607959531705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_04f " "Found entity 1: decode_04f" {  } { { "db/decode_04f.tdf" "" { Text "C:/FPGAProjects/Verilog_Components/db/decode_04f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607959531742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959531742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_04f memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\|decode_04f:auto_generated " "Elaborating entity \"decode_04f\" for hierarchy \"memory_manager:inst\|decoder8:d2\|lpm_decode:LPM_DECODE_component\|decode_04f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607959531742 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1607959532113 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607959532121 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607959532207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 14 17:25:32 2020 " "Processing ended: Mon Dec 14 17:25:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607959532207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607959532207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607959532207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607959532207 ""}
