{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764788754015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764788754019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  3 14:05:53 2025 " "Processing started: Wed Dec  3 14:05:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764788754019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788754019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LightBoard -c LightBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off LightBoard -c LightBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788754019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764788754762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764788754762 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 LightBoard.v(73) " "Verilog HDL Expression warning at LightBoard.v(73): truncated literal to match 5 bits" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1764788759237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR LightBoard.v(23) " "Verilog HDL Declaration information at LightBoard.v(23): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764788759237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "val VAL LightBoard.v(24) " "Verilog HDL Declaration information at LightBoard.v(24): object \"val\" differs only in case from object \"VAL\" in the same scope" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764788759237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightboard.v 1 1 " "Found 1 design units, including 1 entities, in source file lightboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 LightBoard " "Found entity 1: LightBoard" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764788759240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788759240 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Packet.v(26) " "Verilog HDL Expression warning at Packet.v(26): truncated literal to match 3 bits" {  } { { "Packet.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1764788759266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA Packet.v(6) " "Verilog HDL Declaration information at Packet.v(6): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "Packet.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764788759268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Packet.v(10) " "Verilog HDL Declaration information at Packet.v(10): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Packet.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764788759268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packet.v 1 1 " "Found 1 design units, including 1 entities, in source file packet.v" { { "Info" "ISGN_ENTITY_NAME" "1 packet " "Found entity 1: packet" {  } { { "Packet.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/Packet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764788759271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788759271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LightBoard " "Elaborating entity \"LightBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764788760454 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shifted LightBoard.v(19) " "Verilog HDL warning at LightBoard.v(19): object shifted used but never assigned" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1764788760456 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr LightBoard.v(23) " "Verilog HDL or VHDL warning at LightBoard.v(23): object \"addr\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760456 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val LightBoard.v(24) " "Verilog HDL or VHDL warning at LightBoard.v(24): object \"val\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760456 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t0 LightBoard.v(30) " "Verilog HDL or VHDL warning at LightBoard.v(30): object \"t0\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760457 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 LightBoard.v(33) " "Verilog HDL or VHDL warning at LightBoard.v(33): object \"t1\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760458 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 LightBoard.v(36) " "Verilog HDL or VHDL warning at LightBoard.v(36): object \"t2\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760461 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 LightBoard.v(39) " "Verilog HDL or VHDL warning at LightBoard.v(39): object \"t3\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760462 "|LightBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t4 LightBoard.v(42) " "Verilog HDL or VHDL warning at LightBoard.v(42): object \"t4\" assigned a value but never read" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764788760463 "|LightBoard"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LightBoard.v(83) " "Verilog HDL Case Statement warning at LightBoard.v(83): incomplete case statement has no default case item" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764788760469 "|LightBoard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LightBoard.v(83) " "Verilog HDL Case Statement information at LightBoard.v(83): all case item expressions in this case statement are onehot" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764788760469 "|LightBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS LightBoard.v(83) " "Verilog HDL Always Construct warning at LightBoard.v(83): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764788760469 "|LightBoard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LightBoard.v(211) " "Verilog HDL Case Statement information at LightBoard.v(211): all case item expressions in this case statement are onehot" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 211 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764788760573 "|LightBoard"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shifted 0 LightBoard.v(19) " "Net \"shifted\" at LightBoard.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764788760939 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SHIFT LightBoard.v(83) " "Inferred latch for \"NS.SHIFT\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761664 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SET LightBoard.v(83) " "Inferred latch for \"NS.SET\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761666 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.SETX LightBoard.v(83) " "Inferred latch for \"NS.SETX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761666 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.QGO LightBoard.v(83) " "Inferred latch for \"NS.QGO\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761666 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.QGOX LightBoard.v(83) " "Inferred latch for \"NS.QGOX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RECQ LightBoard.v(83) " "Inferred latch for \"NS.RECQ\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RECQX LightBoard.v(83) " "Inferred latch for \"NS.RECQX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.TIME LightBoard.v(83) " "Inferred latch for \"NS.TIME\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.TIMEX LightBoard.v(83) " "Inferred latch for \"NS.TIMEX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.QNUM LightBoard.v(83) " "Inferred latch for \"NS.QNUM\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.QNUMX LightBoard.v(83) " "Inferred latch for \"NS.QNUMX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RECA LightBoard.v(83) " "Inferred latch for \"NS.RECA\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RECAX LightBoard.v(83) " "Inferred latch for \"NS.RECAX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761667 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.VAL LightBoard.v(83) " "Inferred latch for \"NS.VAL\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761669 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.VALX LightBoard.v(83) " "Inferred latch for \"NS.VALX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761669 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ADDR LightBoard.v(83) " "Inferred latch for \"NS.ADDR\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761669 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.ADDRX LightBoard.v(83) " "Inferred latch for \"NS.ADDRX\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761669 "|LightBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.HOME LightBoard.v(83) " "Inferred latch for \"NS.HOME\" at LightBoard.v(83)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788761669 "|LightBoard"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.HOME LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.HOME\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LightBoard.v(76) " "Constant driver at LightBoard.v(76)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 76 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.ADDRX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.ADDRX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.ADDR LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.ADDR\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.VALX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.VALX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.VAL LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.VAL\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.RECAX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.RECAX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762066 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.RECA LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.RECA\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.QNUMX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.QNUMX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.QNUM LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.QNUM\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.TIMEX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.TIMEX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.TIME LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.TIME\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.RECQX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.RECQX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.RECQ LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.RECQ\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.QGOX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.QGOX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.QGO LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.QGO\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.SETX LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.SETX\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762068 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.SET LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.SET\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762070 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "S.SHIFT LightBoard.v(194) " "Can't resolve multiple constant drivers for net \"S.SHIFT\" at LightBoard.v(194)" {  } { { "LightBoard.v" "" { Text "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/LightBoard.v" 194 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762070 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764788762219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/output_files/LightBoard.map.smsg " "Generated suppressed messages file M:/ECE287/GitHub/FPGA-Light-Board/FinalProject/output_files/LightBoard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762304 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764788762806 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  3 14:06:02 2025 " "Processing ended: Wed Dec  3 14:06:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764788762806 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764788762806 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764788762806 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788762806 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764788763927 ""}
