#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Nov 26 22:53:45 2025
# Process ID         : 18320
# Current directory  : C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.runs/synth_1
# Command line       : vivado.exe -log top_rand_fifo_sort.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_rand_fifo_sort.tcl
# Log file           : C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.runs/synth_1/top_rand_fifo_sort.vds
# Journal file       : C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.runs/synth_1\vivado.jou
# Running On         : Dhanush
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16745 MB
# Swap memory        : 1073 MB
# Total Virtual      : 17819 MB
# Available Virtual  : 2048 MB
#-----------------------------------------------------------
source top_rand_fifo_sort.tcl -notrace
Command: synth_design -top top_rand_fifo_sort -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13032
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 846.438 ; gain = 476.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_rand_fifo_sort' [C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_rand_fifo_sort.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_random_fifo' [C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_random_fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'lfsr_random_gen' [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:44]
INFO: [Synth 8-6155] done synthesizing module 'lfsr_random_gen' (0#1) [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_1' [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v:1]
	Parameter DSIZE bound to: 64 - type: integer 
	Parameter ASIZE bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'two_ff_sync' [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v:1]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'two_ff_sync' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO_memory' [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v:1]
	Parameter DATA_SIZE bound to: 64 - type: integer 
	Parameter ADDR_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO_memory' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'rptr_empty' [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/rptr_sync.v:1]
	Parameter ADDR_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rptr_empty' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/rptr_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'wptr_full' [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/wptr_full.v:1]
	Parameter ADDR_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wptr_full' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/wptr_full.v:1]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_1' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_random_fifo' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_random_fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'insertion_sort' [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:3]
	Parameter N bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6090] variable 'i' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:40]
INFO: [Synth 8-6155] done synthesizing module 'insertion_sort' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_rand_fifo_sort.v:101]
INFO: [Synth 8-6155] done synthesizing module 'top_rand_fifo_sort' (0#1) [C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.srcs/sources_1/new/top_rand_fifo_sort.v:3]
WARNING: [Synth 8-7137] Register internal_array_reg[0] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[1] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[2] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[3] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[4] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[5] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[6] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register internal_array_reg[7] in module lfsr_random_gen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Sorting_algorithms/Random_number/Random_number.srcs/sources_1/new/lfsr_random_gen.v:56]
WARNING: [Synth 8-7137] Register arr_reg[0] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[1] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[2] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[3] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[4] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[5] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[6] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
WARNING: [Synth 8-7137] Register arr_reg[7] in module insertion_sort has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhanu/Desktop/Major_project/Final_codes/Sorting_modules/Insertion_Sort/Insertion_Sort.srcs/sources_1/new/insertion_sort.v:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 958.449 ; gain = 588.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 958.449 ; gain = 588.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 958.449 ; gain = 588.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lfsr_random_gen'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'insertion_sort'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_rand_fifo_sort'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
              S_GENERATE |                              010 |                               01
                S_FINISH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lfsr_random_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    PICK |                              001 |                              010
                 COMPARE |                              010 |                              011
                  INSERT |                              011 |                              100
                  FINISH |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'insertion_sort'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                 S_PULSE |                              010 |                               01
                  S_WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_rand_fifo_sort'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 958.449 ; gain = 588.223
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 26    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	               8K Bit	(128 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1195.078 ; gain = 824.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_rand_fifo_sort | u_top_random_fifo/asyncfifomod/fifomem/mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.078 ; gain = 824.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_rand_fifo_sort | u_top_random_fifo/asyncfifomod/fifomem/mem_reg | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------+------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_top_random_fifo/asyncfifomod/fifomem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1195.078 ; gain = 824.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1382.738 ; gain = 1012.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1382.738 ; gain = 1012.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1382.738 ; gain = 1012.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1382.738 ; gain = 1012.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1382.742 ; gain = 1012.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1382.742 ; gain = 1012.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    29|
|3     |LUT1     |    66|
|4     |LUT2     |    25|
|5     |LUT3     |    45|
|6     |LUT4     |    98|
|7     |LUT5     |    35|
|8     |LUT6     |   110|
|9     |MUXF7    |    16|
|10    |RAMB36E1 |     1|
|11    |FDCE     |   349|
|12    |FDPE     |    10|
|13    |FDRE     |   128|
|14    |IBUF     |     4|
|15    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   983|
|2     |  u_insertion_sort  |insertion_sort  |   559|
|3     |  u_top_random_fifo |top_random_fifo |   281|
|4     |    asyncfifomod    |async_fifo_1    |   115|
|5     |      fifomem       |FIFO_memory     |     2|
|6     |      sync_r2w      |two_ff_sync     |    16|
|7     |      sync_w2r      |two_ff_sync_0   |    19|
|8     |      u_rptr_empty  |rptr_empty      |    38|
|9     |      u_wptr_full   |wptr_full       |    40|
|10    |    u_random        |lfsr_random_gen |   164|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1382.742 ; gain = 1012.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1382.742 ; gain = 1012.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1382.742 ; gain = 1012.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1396.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1513.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ba1fd591
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1513.277 ; gain = 1146.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1513.277 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/dhanu/Desktop/Major_project/Final_codes/Testing_folder/Testing_folder.runs/synth_1/top_rand_fifo_sort.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_rand_fifo_sort_utilization_synth.rpt -pb top_rand_fifo_sort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 22:54:32 2025...
