{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.74863,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79447,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0513682,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.062674,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00706254,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.062674,
	"finish__design__instance__count__class:antenna_cell": 148,
	"finish__design__instance__area__class:antenna_cell": 370.355,
	"finish__design__instance__count__class:clock_buffer": 415,
	"finish__design__instance__area__class:clock_buffer": 9061.19,
	"finish__design__instance__count__class:timing_repair_buffer": 1534,
	"finish__design__instance__area__class:timing_repair_buffer": 17078.9,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2691.33,
	"finish__design__instance__count__class:clock_inverter": 203,
	"finish__design__instance__area__class:clock_inverter": 2376.03,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79269.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11809,
	"finish__design__instance__area__class:multi_input_combinational_cell": 160624,
	"finish__design__instance__count": 17554,
	"finish__design__instance__area": 271472,
	"finish__timing__setup__tns": -168.058,
	"finish__timing__setup__ws": -3.32951,
	"finish__clock__skew__setup": 0.0965325,
	"finish__clock__skew__hold": 0.0965325,
	"finish__timing__drv__max_slew_limit": 0.187131,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.828833,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 321,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.382219,
	"finish__power__switching__total": 0.476528,
	"finish__power__leakage__total": 1.07408e-07,
	"finish__power__total": 0.858747,
	"finish__design__io": 771,
	"finish__design__die__area": 480090,
	"finish__design__core__area": 475147,
	"finish__design__instance__count": 23929,
	"finish__design__instance__area": 279448,
	"finish__design__instance__count__stdcell": 23929,
	"finish__design__instance__area__stdcell": 279448,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.58813,
	"finish__design__instance__utilization__stdcell": 0.58813,
	"finish__design__rows": 253,
	"finish__design__rows:unithd": 253,
	"finish__design__sites": 379753,
	"finish__design__sites:unithd": 379753,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}