# Generated from automata_verilog.g4 by ANTLR 4.7.2
# encoding: utf-8
from antlr4 import *
from io import StringIO
from typing.io import TextIO
import sys


def serializedATN():
    with StringIO() as buf:
        buf.write("\3\u608b\ua72a\u8133\ub9ed\u417c\u3be7\u7786\u5964\3\"")
        buf.write("\u011b\4\2\t\2\4\3\t\3\4\4\t\4\4\5\t\5\4\6\t\6\4\7\t\7")
        buf.write("\4\b\t\b\4\t\t\t\4\n\t\n\4\13\t\13\4\f\t\f\4\r\t\r\4\16")
        buf.write("\t\16\4\17\t\17\4\20\t\20\4\21\t\21\4\22\t\22\4\23\t\23")
        buf.write("\4\24\t\24\4\25\t\25\4\26\t\26\4\27\t\27\4\30\t\30\4\31")
        buf.write("\t\31\4\32\t\32\3\2\6\2\66\n\2\r\2\16\2\67\3\3\3\3\3\3")
        buf.write("\3\3\3\3\3\3\3\3\5\3A\n\3\3\4\3\4\3\4\3\4\3\4\3\4\3\4")
        buf.write("\3\5\3\5\3\6\3\6\7\6N\n\6\f\6\16\6Q\13\6\3\6\3\6\3\7\3")
        buf.write("\7\3\7\3\7\3\7\3\7\3\7\3\7\3\7\3\7\3\7\3\7\5\7a\n\7\3")
        buf.write("\b\3\b\7\be\n\b\f\b\16\bh\13\b\3\b\3\b\3\t\3\t\3\t\3\t")
        buf.write("\3\t\3\t\3\n\3\n\3\n\3\n\3\n\3\n\3\n\3\13\3\13\3\13\3")
        buf.write("\13\3\13\3\13\3\13\3\f\3\f\3\f\3\f\3\f\3\f\3\f\7\f\u0087")
        buf.write("\n\f\f\f\16\f\u008a\13\f\3\r\3\r\3\r\3\r\3\r\3\r\7\r\u0092")
        buf.write("\n\r\f\r\16\r\u0095\13\r\3\16\3\16\7\16\u0099\n\16\f\16")
        buf.write("\16\16\u009c\13\16\3\16\7\16\u009f\n\16\f\16\16\16\u00a2")
        buf.write("\13\16\3\16\7\16\u00a5\n\16\f\16\16\16\u00a8\13\16\3\16")
        buf.write("\3\16\3\17\3\17\3\17\3\17\3\17\3\17\3\17\3\17\3\20\3\20")
        buf.write("\3\20\3\20\3\21\3\21\3\21\3\21\3\21\3\22\3\22\3\22\3\22")
        buf.write("\3\22\3\23\3\23\3\23\3\23\3\23\3\23\3\23\3\23\5\23\u00ca")
        buf.write("\n\23\3\23\3\23\3\23\3\23\3\23\3\23\7\23\u00d2\n\23\f")
        buf.write("\23\16\23\u00d5\13\23\3\24\3\24\3\24\3\24\3\24\5\24\u00dc")
        buf.write("\n\24\3\24\3\24\3\24\3\25\3\25\3\25\7\25\u00e4\n\25\f")
        buf.write("\25\16\25\u00e7\13\25\3\25\3\25\3\26\3\26\3\26\3\26\3")
        buf.write("\26\3\26\3\27\3\27\3\27\7\27\u00f4\n\27\f\27\16\27\u00f7")
        buf.write("\13\27\3\27\3\27\3\30\3\30\3\31\3\31\3\31\3\31\3\31\3")
        buf.write("\31\3\31\5\31\u0104\n\31\3\32\3\32\3\32\3\32\3\32\3\32")
        buf.write("\3\32\3\32\3\32\3\32\7\32\u0110\n\32\f\32\16\32\u0113")
        buf.write("\13\32\3\32\3\32\3\32\3\32\5\32\u0119\n\32\3\32\2\5\26")
        buf.write("\30$\33\2\4\6\b\n\f\16\20\22\24\26\30\32\34\36 \"$&(*")
        buf.write(",.\60\62\2\2\2\u011c\2\65\3\2\2\2\4@\3\2\2\2\6B\3\2\2")
        buf.write("\2\bI\3\2\2\2\nO\3\2\2\2\f`\3\2\2\2\16f\3\2\2\2\20k\3")
        buf.write("\2\2\2\22q\3\2\2\2\24x\3\2\2\2\26\177\3\2\2\2\30\u008b")
        buf.write("\3\2\2\2\32\u0096\3\2\2\2\34\u00ab\3\2\2\2\36\u00b3\3")
        buf.write("\2\2\2 \u00b7\3\2\2\2\"\u00bc\3\2\2\2$\u00c9\3\2\2\2&")
        buf.write("\u00d6\3\2\2\2(\u00e5\3\2\2\2*\u00ea\3\2\2\2,\u00f5\3")
        buf.write("\2\2\2.\u00fa\3\2\2\2\60\u0103\3\2\2\2\62\u0118\3\2\2")
        buf.write("\2\64\66\5\4\3\2\65\64\3\2\2\2\66\67\3\2\2\2\67\65\3\2")
        buf.write("\2\2\678\3\2\2\28\3\3\2\2\29A\5\6\4\2:A\5\f\7\2;A\5\20")
        buf.write("\t\2<A\5\22\n\2=A\5\24\13\2>A\5&\24\2?A\5\b\5\2@9\3\2")
        buf.write("\2\2@:\3\2\2\2@;\3\2\2\2@<\3\2\2\2@=\3\2\2\2@>\3\2\2\2")
        buf.write("@?\3\2\2\2A\5\3\2\2\2BC\7\31\2\2CD\7 \2\2DE\7\3\2\2EF")
        buf.write("\5\n\6\2FG\7\4\2\2GH\7\36\2\2H\7\3\2\2\2IJ\7\32\2\2J\t")
        buf.write("\3\2\2\2KL\7 \2\2LN\7\5\2\2MK\3\2\2\2NQ\3\2\2\2OM\3\2")
        buf.write("\2\2OP\3\2\2\2PR\3\2\2\2QO\3\2\2\2RS\7 \2\2S\13\3\2\2")
        buf.write("\2TU\7\33\2\2UV\7\6\2\2VW\7\37\2\2WX\7\7\2\2XY\7\37\2")
        buf.write("\2YZ\7\b\2\2Z[\7 \2\2[a\7\36\2\2\\]\7\33\2\2]^\5\16\b")
        buf.write("\2^_\7\36\2\2_a\3\2\2\2`T\3\2\2\2`\\\3\2\2\2a\r\3\2\2")
        buf.write("\2bc\7 \2\2ce\7\5\2\2db\3\2\2\2eh\3\2\2\2fd\3\2\2\2fg")
        buf.write("\3\2\2\2gi\3\2\2\2hf\3\2\2\2ij\7 \2\2j\17\3\2\2\2kl\7")
        buf.write("\34\2\2lm\5\60\31\2mn\7\t\2\2no\5$\23\2op\7\36\2\2p\21")
        buf.write("\3\2\2\2qr\7\n\2\2rs\7\13\2\2st\7\3\2\2tu\5\26\f\2uv\7")
        buf.write("\4\2\2vw\5\32\16\2w\23\3\2\2\2xy\7\n\2\2yz\7\13\2\2z{")
        buf.write("\7\3\2\2{|\5\30\r\2|}\7\4\2\2}~\5\32\16\2~\25\3\2\2\2")
        buf.write("\177\u0080\b\f\1\2\u0080\u0081\7\r\2\2\u0081\u0082\5\60")
        buf.write("\31\2\u0082\u0088\3\2\2\2\u0083\u0084\f\4\2\2\u0084\u0085")
        buf.write("\7\f\2\2\u0085\u0087\5\26\f\5\u0086\u0083\3\2\2\2\u0087")
        buf.write("\u008a\3\2\2\2\u0088\u0086\3\2\2\2\u0088\u0089\3\2\2\2")
        buf.write("\u0089\27\3\2\2\2\u008a\u0088\3\2\2\2\u008b\u008c\b\r")
        buf.write("\1\2\u008c\u008d\5\60\31\2\u008d\u0093\3\2\2\2\u008e\u008f")
        buf.write("\f\4\2\2\u008f\u0090\7\f\2\2\u0090\u0092\5\30\r\5\u0091")
        buf.write("\u008e\3\2\2\2\u0092\u0095\3\2\2\2\u0093\u0091\3\2\2\2")
        buf.write("\u0093\u0094\3\2\2\2\u0094\31\3\2\2\2\u0095\u0093\3\2")
        buf.write("\2\2\u0096\u009a\7\16\2\2\u0097\u0099\5 \21\2\u0098\u0097")
        buf.write("\3\2\2\2\u0099\u009c\3\2\2\2\u009a\u0098\3\2\2\2\u009a")
        buf.write("\u009b\3\2\2\2\u009b\u00a0\3\2\2\2\u009c\u009a\3\2\2\2")
        buf.write("\u009d\u009f\5\"\22\2\u009e\u009d\3\2\2\2\u009f\u00a2")
        buf.write("\3\2\2\2\u00a0\u009e\3\2\2\2\u00a0\u00a1\3\2\2\2\u00a1")
        buf.write("\u00a6\3\2\2\2\u00a2\u00a0\3\2\2\2\u00a3\u00a5\5\34\17")
        buf.write("\2\u00a4\u00a3\3\2\2\2\u00a5\u00a8\3\2\2\2\u00a6\u00a4")
        buf.write("\3\2\2\2\u00a6\u00a7\3\2\2\2\u00a7\u00a9\3\2\2\2\u00a8")
        buf.write("\u00a6\3\2\2\2\u00a9\u00aa\7\17\2\2\u00aa\33\3\2\2\2\u00ab")
        buf.write("\u00ac\7\20\2\2\u00ac\u00ad\7\3\2\2\u00ad\u00ae\5\36\20")
        buf.write("\2\u00ae\u00af\7\4\2\2\u00af\u00b0\5\32\16\2\u00b0\u00b1")
        buf.write("\7\21\2\2\u00b1\u00b2\5\32\16\2\u00b2\35\3\2\2\2\u00b3")
        buf.write("\u00b4\5\60\31\2\u00b4\u00b5\7\22\2\2\u00b5\u00b6\5$\23")
        buf.write("\2\u00b6\37\3\2\2\2\u00b7\u00b8\5\60\31\2\u00b8\u00b9")
        buf.write("\7\t\2\2\u00b9\u00ba\5$\23\2\u00ba\u00bb\7\36\2\2\u00bb")
        buf.write("!\3\2\2\2\u00bc\u00bd\5\60\31\2\u00bd\u00be\7\23\2\2\u00be")
        buf.write("\u00bf\5$\23\2\u00bf\u00c0\7\36\2\2\u00c0#\3\2\2\2\u00c1")
        buf.write("\u00c2\b\23\1\2\u00c2\u00c3\7\24\2\2\u00c3\u00ca\5$\23")
        buf.write("\7\u00c4\u00c5\7\3\2\2\u00c5\u00c6\5$\23\2\u00c6\u00c7")
        buf.write("\7\4\2\2\u00c7\u00ca\3\2\2\2\u00c8\u00ca\5\60\31\2\u00c9")
        buf.write("\u00c1\3\2\2\2\u00c9\u00c4\3\2\2\2\u00c9\u00c8\3\2\2\2")
        buf.write("\u00ca\u00d3\3\2\2\2\u00cb\u00cc\f\6\2\2\u00cc\u00cd\7")
        buf.write("\25\2\2\u00cd\u00d2\5$\23\7\u00ce\u00cf\f\5\2\2\u00cf")
        buf.write("\u00d0\7\26\2\2\u00d0\u00d2\5$\23\6\u00d1\u00cb\3\2\2")
        buf.write("\2\u00d1\u00ce\3\2\2\2\u00d2\u00d5\3\2\2\2\u00d3\u00d1")
        buf.write("\3\2\2\2\u00d3\u00d4\3\2\2\2\u00d4%\3\2\2\2\u00d5\u00d3")
        buf.write("\3\2\2\2\u00d6\u00d7\7 \2\2\u00d7\u00d8\7 \2\2\u00d8\u00db")
        buf.write("\7\3\2\2\u00d9\u00dc\5(\25\2\u00da\u00dc\5,\27\2\u00db")
        buf.write("\u00d9\3\2\2\2\u00db\u00da\3\2\2\2\u00dc\u00dd\3\2\2\2")
        buf.write("\u00dd\u00de\7\4\2\2\u00de\u00df\7\36\2\2\u00df\'\3\2")
        buf.write("\2\2\u00e0\u00e1\5*\26\2\u00e1\u00e2\7\5\2\2\u00e2\u00e4")
        buf.write("\3\2\2\2\u00e3\u00e0\3\2\2\2\u00e4\u00e7\3\2\2\2\u00e5")
        buf.write("\u00e3\3\2\2\2\u00e5\u00e6\3\2\2\2\u00e6\u00e8\3\2\2\2")
        buf.write("\u00e7\u00e5\3\2\2\2\u00e8\u00e9\5*\26\2\u00e9)\3\2\2")
        buf.write("\2\u00ea\u00eb\7\35\2\2\u00eb\u00ec\5\62\32\2\u00ec\u00ed")
        buf.write("\7\3\2\2\u00ed\u00ee\5\62\32\2\u00ee\u00ef\7\4\2\2\u00ef")
        buf.write("+\3\2\2\2\u00f0\u00f1\5.\30\2\u00f1\u00f2\7\5\2\2\u00f2")
        buf.write("\u00f4\3\2\2\2\u00f3\u00f0\3\2\2\2\u00f4\u00f7\3\2\2\2")
        buf.write("\u00f5\u00f3\3\2\2\2\u00f5\u00f6\3\2\2\2\u00f6\u00f8\3")
        buf.write("\2\2\2\u00f7\u00f5\3\2\2\2\u00f8\u00f9\5.\30\2\u00f9-")
        buf.write("\3\2\2\2\u00fa\u00fb\5\62\32\2\u00fb/\3\2\2\2\u00fc\u00fd")
        buf.write("\7 \2\2\u00fd\u00fe\7\6\2\2\u00fe\u00ff\7\37\2\2\u00ff")
        buf.write("\u0104\7\b\2\2\u0100\u0104\7 \2\2\u0101\u0102\7!\2\2\u0102")
        buf.write("\u0104\7\37\2\2\u0103\u00fc\3\2\2\2\u0103\u0100\3\2\2")
        buf.write("\2\u0103\u0101\3\2\2\2\u0104\61\3\2\2\2\u0105\u0106\7")
        buf.write(" \2\2\u0106\u0107\7\6\2\2\u0107\u0108\7\37\2\2\u0108\u0109")
        buf.write("\7\7\2\2\u0109\u010a\7\37\2\2\u010a\u0119\7\b\2\2\u010b")
        buf.write("\u0111\7\27\2\2\u010c\u010d\5\60\31\2\u010d\u010e\7\5")
        buf.write("\2\2\u010e\u0110\3\2\2\2\u010f\u010c\3\2\2\2\u0110\u0113")
        buf.write("\3\2\2\2\u0111\u010f\3\2\2\2\u0111\u0112\3\2\2\2\u0112")
        buf.write("\u0114\3\2\2\2\u0113\u0111\3\2\2\2\u0114\u0115\5\60\31")
        buf.write("\2\u0115\u0116\7\30\2\2\u0116\u0119\3\2\2\2\u0117\u0119")
        buf.write("\5\60\31\2\u0118\u0105\3\2\2\2\u0118\u010b\3\2\2\2\u0118")
        buf.write("\u0117\3\2\2\2\u0119\63\3\2\2\2\25\67@O`f\u0088\u0093")
        buf.write("\u009a\u00a0\u00a6\u00c9\u00d1\u00d3\u00db\u00e5\u00f5")
        buf.write("\u0103\u0111\u0118")
        return buf.getvalue()


class automata_verilogParser ( Parser ):

    grammarFileName = "automata_verilog.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'('", "')'", "','", "'['", "':'", "']'", 
                     "'='", "'always'", "'@'", "'or'", "'posedge'", "'begin'", 
                     "'end'", "'if'", "'else'", "'=='", "'<='", "'~'", "'|'", 
                     "'&'", "'{'", "'}'", "'module'", "'endmodule'", "<INVALID>", 
                     "'assign'", "'.'", "';'", "<INVALID>", "<INVALID>", 
                     "'1'b'" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "MODULE_MARK", 
                      "END_MODULE_MARK", "NODE_TYPE", "ASSIGN_MARK", "INSTANCE_CONNECTION", 
                      "LINE_END", "NUM", "NAME", "BYTE_MARK", "WS" ]

    RULE_verilog_design = 0
    RULE_module_lines = 1
    RULE_module_define = 2
    RULE_end_module = 3
    RULE_module_pins = 4
    RULE_node_define = 5
    RULE_node_define_list = 6
    RULE_assign_define = 7
    RULE_always_edge = 8
    RULE_always_level = 9
    RULE_edge_situation = 10
    RULE_level_situation = 11
    RULE_begin_proc = 12
    RULE_if_proc = 13
    RULE_eq_situation = 14
    RULE_blocked_connect = 15
    RULE_non_blocked_connect = 16
    RULE_expr = 17
    RULE_instance_define = 18
    RULE_pin_connection_with_dot = 19
    RULE_with_dot_connection = 20
    RULE_pin_connection_wo_dot = 21
    RULE_wo_dot_connection = 22
    RULE_node_name = 23
    RULE_bus_name = 24

    ruleNames =  [ "verilog_design", "module_lines", "module_define", "end_module", 
                   "module_pins", "node_define", "node_define_list", "assign_define", 
                   "always_edge", "always_level", "edge_situation", "level_situation", 
                   "begin_proc", "if_proc", "eq_situation", "blocked_connect", 
                   "non_blocked_connect", "expr", "instance_define", "pin_connection_with_dot", 
                   "with_dot_connection", "pin_connection_wo_dot", "wo_dot_connection", 
                   "node_name", "bus_name" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    T__19=20
    T__20=21
    T__21=22
    MODULE_MARK=23
    END_MODULE_MARK=24
    NODE_TYPE=25
    ASSIGN_MARK=26
    INSTANCE_CONNECTION=27
    LINE_END=28
    NUM=29
    NAME=30
    BYTE_MARK=31
    WS=32

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.7.2")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class Verilog_designContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_lines(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.Module_linesContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.Module_linesContext,i)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_verilog_design

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterVerilog_design" ):
                listener.enterVerilog_design(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitVerilog_design" ):
                listener.exitVerilog_design(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitVerilog_design" ):
                return visitor.visitVerilog_design(self)
            else:
                return visitor.visitChildren(self)




    def verilog_design(self):

        localctx = automata_verilogParser.Verilog_designContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_verilog_design)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 51 
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while True:
                self.state = 50
                self.module_lines()
                self.state = 53 
                self._errHandler.sync(self)
                _la = self._input.LA(1)
                if not ((((_la) & ~0x3f) == 0 and ((1 << _la) & ((1 << automata_verilogParser.T__7) | (1 << automata_verilogParser.MODULE_MARK) | (1 << automata_verilogParser.END_MODULE_MARK) | (1 << automata_verilogParser.NODE_TYPE) | (1 << automata_verilogParser.ASSIGN_MARK) | (1 << automata_verilogParser.NAME))) != 0)):
                    break

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_linesContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_define(self):
            return self.getTypedRuleContext(automata_verilogParser.Module_defineContext,0)


        def node_define(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_defineContext,0)


        def assign_define(self):
            return self.getTypedRuleContext(automata_verilogParser.Assign_defineContext,0)


        def always_edge(self):
            return self.getTypedRuleContext(automata_verilogParser.Always_edgeContext,0)


        def always_level(self):
            return self.getTypedRuleContext(automata_verilogParser.Always_levelContext,0)


        def instance_define(self):
            return self.getTypedRuleContext(automata_verilogParser.Instance_defineContext,0)


        def end_module(self):
            return self.getTypedRuleContext(automata_verilogParser.End_moduleContext,0)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_module_lines

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_lines" ):
                listener.enterModule_lines(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_lines" ):
                listener.exitModule_lines(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_lines" ):
                return visitor.visitModule_lines(self)
            else:
                return visitor.visitChildren(self)




    def module_lines(self):

        localctx = automata_verilogParser.Module_linesContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_module_lines)
        try:
            self.state = 62
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,1,self._ctx)
            if la_ == 1:
                self.enterOuterAlt(localctx, 1)
                self.state = 55
                self.module_define()
                pass

            elif la_ == 2:
                self.enterOuterAlt(localctx, 2)
                self.state = 56
                self.node_define()
                pass

            elif la_ == 3:
                self.enterOuterAlt(localctx, 3)
                self.state = 57
                self.assign_define()
                pass

            elif la_ == 4:
                self.enterOuterAlt(localctx, 4)
                self.state = 58
                self.always_edge()
                pass

            elif la_ == 5:
                self.enterOuterAlt(localctx, 5)
                self.state = 59
                self.always_level()
                pass

            elif la_ == 6:
                self.enterOuterAlt(localctx, 6)
                self.state = 60
                self.instance_define()
                pass

            elif la_ == 7:
                self.enterOuterAlt(localctx, 7)
                self.state = 61
                self.end_module()
                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_defineContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def MODULE_MARK(self):
            return self.getToken(automata_verilogParser.MODULE_MARK, 0)

        def NAME(self):
            return self.getToken(automata_verilogParser.NAME, 0)

        def module_pins(self):
            return self.getTypedRuleContext(automata_verilogParser.Module_pinsContext,0)


        def LINE_END(self):
            return self.getToken(automata_verilogParser.LINE_END, 0)

        def getRuleIndex(self):
            return automata_verilogParser.RULE_module_define

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_define" ):
                listener.enterModule_define(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_define" ):
                listener.exitModule_define(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_define" ):
                return visitor.visitModule_define(self)
            else:
                return visitor.visitChildren(self)




    def module_define(self):

        localctx = automata_verilogParser.Module_defineContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_module_define)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 64
            self.match(automata_verilogParser.MODULE_MARK)
            self.state = 65
            self.match(automata_verilogParser.NAME)
            self.state = 66
            self.match(automata_verilogParser.T__0)
            self.state = 67
            self.module_pins()
            self.state = 68
            self.match(automata_verilogParser.T__1)
            self.state = 69
            self.match(automata_verilogParser.LINE_END)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class End_moduleContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def END_MODULE_MARK(self):
            return self.getToken(automata_verilogParser.END_MODULE_MARK, 0)

        def getRuleIndex(self):
            return automata_verilogParser.RULE_end_module

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEnd_module" ):
                listener.enterEnd_module(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEnd_module" ):
                listener.exitEnd_module(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEnd_module" ):
                return visitor.visitEnd_module(self)
            else:
                return visitor.visitChildren(self)




    def end_module(self):

        localctx = automata_verilogParser.End_moduleContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_end_module)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 71
            self.match(automata_verilogParser.END_MODULE_MARK)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_pinsContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return automata_verilogParser.RULE_module_pins

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)



    class Module_pin_single_pinContext(Module_pinsContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Module_pinsContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def NAME(self, i:int=None):
            if i is None:
                return self.getTokens(automata_verilogParser.NAME)
            else:
                return self.getToken(automata_verilogParser.NAME, i)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_pin_single_pin" ):
                listener.enterModule_pin_single_pin(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_pin_single_pin" ):
                listener.exitModule_pin_single_pin(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_pin_single_pin" ):
                return visitor.visitModule_pin_single_pin(self)
            else:
                return visitor.visitChildren(self)



    def module_pins(self):

        localctx = automata_verilogParser.Module_pinsContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_module_pins)
        try:
            localctx = automata_verilogParser.Module_pin_single_pinContext(self, localctx)
            self.enterOuterAlt(localctx, 1)
            self.state = 77
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,2,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 73
                    self.match(automata_verilogParser.NAME)
                    self.state = 74
                    self.match(automata_verilogParser.T__2) 
                self.state = 79
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,2,self._ctx)

            self.state = 80
            self.match(automata_verilogParser.NAME)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Node_defineContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return automata_verilogParser.RULE_node_define

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)



    class Node_bus_defineContext(Node_defineContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Node_defineContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def NODE_TYPE(self):
            return self.getToken(automata_verilogParser.NODE_TYPE, 0)
        def NUM(self, i:int=None):
            if i is None:
                return self.getTokens(automata_verilogParser.NUM)
            else:
                return self.getToken(automata_verilogParser.NUM, i)
        def NAME(self):
            return self.getToken(automata_verilogParser.NAME, 0)
        def LINE_END(self):
            return self.getToken(automata_verilogParser.LINE_END, 0)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNode_bus_define" ):
                listener.enterNode_bus_define(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNode_bus_define" ):
                listener.exitNode_bus_define(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNode_bus_define" ):
                return visitor.visitNode_bus_define(self)
            else:
                return visitor.visitChildren(self)


    class Node_pin_defineContext(Node_defineContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Node_defineContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def NODE_TYPE(self):
            return self.getToken(automata_verilogParser.NODE_TYPE, 0)
        def node_define_list(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_define_listContext,0)

        def LINE_END(self):
            return self.getToken(automata_verilogParser.LINE_END, 0)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNode_pin_define" ):
                listener.enterNode_pin_define(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNode_pin_define" ):
                listener.exitNode_pin_define(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNode_pin_define" ):
                return visitor.visitNode_pin_define(self)
            else:
                return visitor.visitChildren(self)



    def node_define(self):

        localctx = automata_verilogParser.Node_defineContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_node_define)
        try:
            self.state = 94
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,3,self._ctx)
            if la_ == 1:
                localctx = automata_verilogParser.Node_bus_defineContext(self, localctx)
                self.enterOuterAlt(localctx, 1)
                self.state = 82
                self.match(automata_verilogParser.NODE_TYPE)
                self.state = 83
                self.match(automata_verilogParser.T__3)
                self.state = 84
                self.match(automata_verilogParser.NUM)
                self.state = 85
                self.match(automata_verilogParser.T__4)
                self.state = 86
                self.match(automata_verilogParser.NUM)
                self.state = 87
                self.match(automata_verilogParser.T__5)
                self.state = 88
                self.match(automata_verilogParser.NAME)
                self.state = 89
                self.match(automata_verilogParser.LINE_END)
                pass

            elif la_ == 2:
                localctx = automata_verilogParser.Node_pin_defineContext(self, localctx)
                self.enterOuterAlt(localctx, 2)
                self.state = 90
                self.match(automata_verilogParser.NODE_TYPE)
                self.state = 91
                self.node_define_list()
                self.state = 92
                self.match(automata_verilogParser.LINE_END)
                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Node_define_listContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return automata_verilogParser.RULE_node_define_list

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)



    class Single_node_in_node_defineContext(Node_define_listContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Node_define_listContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def NAME(self, i:int=None):
            if i is None:
                return self.getTokens(automata_verilogParser.NAME)
            else:
                return self.getToken(automata_verilogParser.NAME, i)

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSingle_node_in_node_define" ):
                listener.enterSingle_node_in_node_define(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSingle_node_in_node_define" ):
                listener.exitSingle_node_in_node_define(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitSingle_node_in_node_define" ):
                return visitor.visitSingle_node_in_node_define(self)
            else:
                return visitor.visitChildren(self)



    def node_define_list(self):

        localctx = automata_verilogParser.Node_define_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_node_define_list)
        try:
            localctx = automata_verilogParser.Single_node_in_node_defineContext(self, localctx)
            self.enterOuterAlt(localctx, 1)
            self.state = 100
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,4,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 96
                    self.match(automata_verilogParser.NAME)
                    self.state = 97
                    self.match(automata_verilogParser.T__2) 
                self.state = 102
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,4,self._ctx)

            self.state = 103
            self.match(automata_verilogParser.NAME)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Assign_defineContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def ASSIGN_MARK(self):
            return self.getToken(automata_verilogParser.ASSIGN_MARK, 0)

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def expr(self):
            return self.getTypedRuleContext(automata_verilogParser.ExprContext,0)


        def LINE_END(self):
            return self.getToken(automata_verilogParser.LINE_END, 0)

        def getRuleIndex(self):
            return automata_verilogParser.RULE_assign_define

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAssign_define" ):
                listener.enterAssign_define(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAssign_define" ):
                listener.exitAssign_define(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAssign_define" ):
                return visitor.visitAssign_define(self)
            else:
                return visitor.visitChildren(self)




    def assign_define(self):

        localctx = automata_verilogParser.Assign_defineContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_assign_define)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 105
            self.match(automata_verilogParser.ASSIGN_MARK)
            self.state = 106
            self.node_name()
            self.state = 107
            self.match(automata_verilogParser.T__6)
            self.state = 108
            self.expr(0)
            self.state = 109
            self.match(automata_verilogParser.LINE_END)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Always_edgeContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def edge_situation(self):
            return self.getTypedRuleContext(automata_verilogParser.Edge_situationContext,0)


        def begin_proc(self):
            return self.getTypedRuleContext(automata_verilogParser.Begin_procContext,0)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_always_edge

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAlways_edge" ):
                listener.enterAlways_edge(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAlways_edge" ):
                listener.exitAlways_edge(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAlways_edge" ):
                return visitor.visitAlways_edge(self)
            else:
                return visitor.visitChildren(self)




    def always_edge(self):

        localctx = automata_verilogParser.Always_edgeContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_always_edge)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 111
            self.match(automata_verilogParser.T__7)
            self.state = 112
            self.match(automata_verilogParser.T__8)
            self.state = 113
            self.match(automata_verilogParser.T__0)
            self.state = 114
            self.edge_situation(0)
            self.state = 115
            self.match(automata_verilogParser.T__1)
            self.state = 116
            self.begin_proc()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Always_levelContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def level_situation(self):
            return self.getTypedRuleContext(automata_verilogParser.Level_situationContext,0)


        def begin_proc(self):
            return self.getTypedRuleContext(automata_verilogParser.Begin_procContext,0)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_always_level

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAlways_level" ):
                listener.enterAlways_level(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAlways_level" ):
                listener.exitAlways_level(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAlways_level" ):
                return visitor.visitAlways_level(self)
            else:
                return visitor.visitChildren(self)




    def always_level(self):

        localctx = automata_verilogParser.Always_levelContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_always_level)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 118
            self.match(automata_verilogParser.T__7)
            self.state = 119
            self.match(automata_verilogParser.T__8)
            self.state = 120
            self.match(automata_verilogParser.T__0)
            self.state = 121
            self.level_situation(0)
            self.state = 122
            self.match(automata_verilogParser.T__1)
            self.state = 123
            self.begin_proc()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Edge_situationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return automata_verilogParser.RULE_edge_situation

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class Edge_clock_triggerContext(Edge_situationContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Edge_situationContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEdge_clock_trigger" ):
                listener.enterEdge_clock_trigger(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEdge_clock_trigger" ):
                listener.exitEdge_clock_trigger(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEdge_clock_trigger" ):
                return visitor.visitEdge_clock_trigger(self)
            else:
                return visitor.visitChildren(self)


    class Multi_edge_triggerContext(Edge_situationContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Edge_situationContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def edge_situation(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.Edge_situationContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.Edge_situationContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMulti_edge_trigger" ):
                listener.enterMulti_edge_trigger(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMulti_edge_trigger" ):
                listener.exitMulti_edge_trigger(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitMulti_edge_trigger" ):
                return visitor.visitMulti_edge_trigger(self)
            else:
                return visitor.visitChildren(self)



    def edge_situation(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = automata_verilogParser.Edge_situationContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 20
        self.enterRecursionRule(localctx, 20, self.RULE_edge_situation, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            localctx = automata_verilogParser.Edge_clock_triggerContext(self, localctx)
            self._ctx = localctx
            _prevctx = localctx

            self.state = 126
            self.match(automata_verilogParser.T__10)
            self.state = 127
            self.node_name()
            self._ctx.stop = self._input.LT(-1)
            self.state = 134
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,5,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    localctx = automata_verilogParser.Multi_edge_triggerContext(self, automata_verilogParser.Edge_situationContext(self, _parentctx, _parentState))
                    self.pushNewRecursionContext(localctx, _startState, self.RULE_edge_situation)
                    self.state = 129
                    if not self.precpred(self._ctx, 2):
                        from antlr4.error.Errors import FailedPredicateException
                        raise FailedPredicateException(self, "self.precpred(self._ctx, 2)")
                    self.state = 130
                    self.match(automata_verilogParser.T__9)
                    self.state = 131
                    self.edge_situation(3) 
                self.state = 136
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,5,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class Level_situationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return automata_verilogParser.RULE_level_situation

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class Level_clock_triggerContext(Level_situationContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Level_situationContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLevel_clock_trigger" ):
                listener.enterLevel_clock_trigger(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLevel_clock_trigger" ):
                listener.exitLevel_clock_trigger(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLevel_clock_trigger" ):
                return visitor.visitLevel_clock_trigger(self)
            else:
                return visitor.visitChildren(self)


    class Multi_level_triggerContext(Level_situationContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.Level_situationContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def level_situation(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.Level_situationContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.Level_situationContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterMulti_level_trigger" ):
                listener.enterMulti_level_trigger(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitMulti_level_trigger" ):
                listener.exitMulti_level_trigger(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitMulti_level_trigger" ):
                return visitor.visitMulti_level_trigger(self)
            else:
                return visitor.visitChildren(self)



    def level_situation(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = automata_verilogParser.Level_situationContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 22
        self.enterRecursionRule(localctx, 22, self.RULE_level_situation, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            localctx = automata_verilogParser.Level_clock_triggerContext(self, localctx)
            self._ctx = localctx
            _prevctx = localctx

            self.state = 138
            self.node_name()
            self._ctx.stop = self._input.LT(-1)
            self.state = 145
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,6,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    if self._parseListeners is not None:
                        self.triggerExitRuleEvent()
                    _prevctx = localctx
                    localctx = automata_verilogParser.Multi_level_triggerContext(self, automata_verilogParser.Level_situationContext(self, _parentctx, _parentState))
                    self.pushNewRecursionContext(localctx, _startState, self.RULE_level_situation)
                    self.state = 140
                    if not self.precpred(self._ctx, 2):
                        from antlr4.error.Errors import FailedPredicateException
                        raise FailedPredicateException(self, "self.precpred(self._ctx, 2)")
                    self.state = 141
                    self.match(automata_verilogParser.T__9)
                    self.state = 142
                    self.level_situation(3) 
                self.state = 147
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,6,self._ctx)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.unrollRecursionContexts(_parentctx)
        return localctx


    class Begin_procContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def blocked_connect(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.Blocked_connectContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.Blocked_connectContext,i)


        def non_blocked_connect(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.Non_blocked_connectContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.Non_blocked_connectContext,i)


        def if_proc(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.If_procContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.If_procContext,i)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_begin_proc

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBegin_proc" ):
                listener.enterBegin_proc(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBegin_proc" ):
                listener.exitBegin_proc(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBegin_proc" ):
                return visitor.visitBegin_proc(self)
            else:
                return visitor.visitChildren(self)




    def begin_proc(self):

        localctx = automata_verilogParser.Begin_procContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_begin_proc)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 148
            self.match(automata_verilogParser.T__11)
            self.state = 152
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,7,self._ctx)
            while _alt!=2 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1:
                    self.state = 149
                    self.blocked_connect() 
                self.state = 154
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,7,self._ctx)

            self.state = 158
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==automata_verilogParser.NAME or _la==automata_verilogParser.BYTE_MARK:
                self.state = 155
                self.non_blocked_connect()
                self.state = 160
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 164
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while _la==automata_verilogParser.T__13:
                self.state = 161
                self.if_proc()
                self.state = 166
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 167
            self.match(automata_verilogParser.T__12)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class If_procContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def eq_situation(self):
            return self.getTypedRuleContext(automata_verilogParser.Eq_situationContext,0)


        def begin_proc(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.Begin_procContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.Begin_procContext,i)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_if_proc

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIf_proc" ):
                listener.enterIf_proc(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIf_proc" ):
                listener.exitIf_proc(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIf_proc" ):
                return visitor.visitIf_proc(self)
            else:
                return visitor.visitChildren(self)




    def if_proc(self):

        localctx = automata_verilogParser.If_procContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_if_proc)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 169
            self.match(automata_verilogParser.T__13)
            self.state = 170
            self.match(automata_verilogParser.T__0)
            self.state = 171
            self.eq_situation()
            self.state = 172
            self.match(automata_verilogParser.T__1)
            self.state = 173
            self.begin_proc()
            self.state = 174
            self.match(automata_verilogParser.T__14)
            self.state = 175
            self.begin_proc()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Eq_situationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def expr(self):
            return self.getTypedRuleContext(automata_verilogParser.ExprContext,0)


        def getRuleIndex(self):
            return automata_verilogParser.RULE_eq_situation

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterEq_situation" ):
                listener.enterEq_situation(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitEq_situation" ):
                listener.exitEq_situation(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitEq_situation" ):
                return visitor.visitEq_situation(self)
            else:
                return visitor.visitChildren(self)




    def eq_situation(self):

        localctx = automata_verilogParser.Eq_situationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_eq_situation)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 177
            self.node_name()
            self.state = 178
            self.match(automata_verilogParser.T__15)
            self.state = 179
            self.expr(0)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Blocked_connectContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def expr(self):
            return self.getTypedRuleContext(automata_verilogParser.ExprContext,0)


        def LINE_END(self):
            return self.getToken(automata_verilogParser.LINE_END, 0)

        def getRuleIndex(self):
            return automata_verilogParser.RULE_blocked_connect

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterBlocked_connect" ):
                listener.enterBlocked_connect(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitBlocked_connect" ):
                listener.exitBlocked_connect(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitBlocked_connect" ):
                return visitor.visitBlocked_connect(self)
            else:
                return visitor.visitChildren(self)




    def blocked_connect(self):

        localctx = automata_verilogParser.Blocked_connectContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_blocked_connect)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 181
            self.node_name()
            self.state = 182
            self.match(automata_verilogParser.T__6)
            self.state = 183
            self.expr(0)
            self.state = 184
            self.match(automata_verilogParser.LINE_END)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Non_blocked_connectContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def expr(self):
            return self.getTypedRuleContext(automata_verilogParser.ExprContext,0)


        def LINE_END(self):
            return self.getToken(automata_verilogParser.LINE_END, 0)

        def getRuleIndex(self):
            return automata_verilogParser.RULE_non_blocked_connect

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNon_blocked_connect" ):
                listener.enterNon_blocked_connect(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNon_blocked_connect" ):
                listener.exitNon_blocked_connect(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNon_blocked_connect" ):
                return visitor.visitNon_blocked_connect(self)
            else:
                return visitor.visitChildren(self)




    def non_blocked_connect(self):

        localctx = automata_verilogParser.Non_blocked_connectContext(self, self._ctx, self.state)
        self.enterRule(localctx, 32, self.RULE_non_blocked_connect)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 186
            self.node_name()
            self.state = 187
            self.match(automata_verilogParser.T__16)
            self.state = 188
            self.expr(0)
            self.state = 189
            self.match(automata_verilogParser.LINE_END)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class ExprContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return automata_verilogParser.RULE_expr

     
        def copyFrom(self, ctx:ParserRuleContext):
            super().copyFrom(ctx)


    class Not_exprContext(ExprContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.ExprContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expr(self):
            return self.getTypedRuleContext(automata_verilogParser.ExprContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterNot_expr" ):
                listener.enterNot_expr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitNot_expr" ):
                listener.exitNot_expr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitNot_expr" ):
                return visitor.visitNot_expr(self)
            else:
                return visitor.visitChildren(self)


    class Sub_exprContext(ExprContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.ExprContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expr(self):
            return self.getTypedRuleContext(automata_verilogParser.ExprContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSub_expr" ):
                listener.enterSub_expr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSub_expr" ):
                listener.exitSub_expr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitSub_expr" ):
                return visitor.visitSub_expr(self)
            else:
                return visitor.visitChildren(self)


    class Expr_node_nameContext(ExprContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.ExprContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def node_name(self):
            return self.getTypedRuleContext(automata_verilogParser.Node_nameContext,0)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterExpr_node_name" ):
                listener.enterExpr_node_name(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitExpr_node_name" ):
                listener.exitExpr_node_name(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitExpr_node_name" ):
                return visitor.visitExpr_node_name(self)
            else:
                return visitor.visitChildren(self)


    class And_exprContext(ExprContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.ExprContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expr(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.ExprContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.ExprContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterAnd_expr" ):
                listener.enterAnd_expr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitAnd_expr" ):
                listener.exitAnd_expr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitAnd_expr" ):
                return visitor.visitAnd_expr(self)
            else:
                return visitor.visitChildren(self)


    class Or_exprContext(ExprContext):

        def __init__(self, parser, ctx:ParserRuleContext): # actually a automata_verilogParser.ExprContext
            super().__init__(parser)
            self.copyFrom(ctx)

        def expr(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(automata_verilogParser.ExprContext)
            else:
                return self.getTypedRuleContext(automata_verilogParser.ExprContext,i)


        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterOr_expr" ):
                listener.enterOr_expr(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitOr_expr" ):
                listener.exitOr_expr(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitOr_expr" ):
                return visitor.visitOr_expr(self)
            else:
                return visitor.visitChildren(self)



    def expr(self, _p:int=0):
        _parentctx = self._ctx
        _parentState = self.state
        localctx = automata_verilogParser.ExprContext(self, self._ctx, _parentState)
        _prevctx = localctx
        _startState = 34
        self.enterRecursionRule(localctx, 34, self.RULE_expr, _p)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 199
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [automata_verilogParser.T__17]:
                localctx = automata_verilogParser.Not_exprContext(self, localctx)
                self._ctx = localctx
              
