`timescale 1ns / 1ps


module MIPS_uC_tb;

  reg rst;
  reg clk;
  wire [31:0] port_io;
  reg [2:0] botao;

  // instancia controlador
  MIPS_uC uut (
    .rst_sync(rst),
    .sys_clk(clk),
    .port_io(port_io)
  );

  // gera clock
  initial begin
    clk = 0;
    forever #10 clk = ~clk;
  end

  // reset
  initial begin
    rst = 1;
    #50;
    rst = 0;
  end

  initial begin
    #2000;
    botao[1] = 1;
    #3000;
    botao[1] = 0;
  end

  assign port_io = botao;
  
  // tempo simulacao
  initial begin
    #10000;
    $finish;
  end

endmodule
