
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -321.28

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.73

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.73

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.59   18.15   36.12   36.12 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.15    0.02   36.14 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.85    7.31   43.45 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.85    0.01   43.46 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.46   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.46   data arrival time
-----------------------------------------------------------------------------
                                 35.07   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.96   30.78   43.29   43.29 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.78    0.14   43.42 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.12   68.38  111.80 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.12    0.10  111.90 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.01   18.44   41.85  153.75 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.44    0.02  153.76 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.83   21.70  175.47 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.83    0.01  175.47 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.84   11.73   20.24  195.71 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.74    0.20  195.91 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.50   15.96   20.29  216.20 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.96    0.02  216.22 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.23   11.67   24.47  240.69 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.67    0.04  240.73 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.12   10.13   28.98  269.71 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.13    0.02  269.73 ^ resp_msg[13] (out)
                                269.73   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.73   data arrival time
-----------------------------------------------------------------------------
                                -21.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.96   30.78   43.29   43.29 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.78    0.14   43.42 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.12   68.38  111.80 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.12    0.10  111.90 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.01   18.44   41.85  153.75 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.44    0.02  153.76 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.83   21.70  175.47 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.83    0.01  175.47 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.84   11.73   20.24  195.71 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.74    0.20  195.91 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.50   15.96   20.29  216.20 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 15.96    0.02  216.22 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.23   11.67   24.47  240.69 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.67    0.04  240.73 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.12   10.13   28.98  269.71 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.13    0.02  269.73 ^ resp_msg[13] (out)
                                269.73   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.73   data arrival time
-----------------------------------------------------------------------------
                                -21.73   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
231.24696350097656

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7226

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.64946746826172

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8094

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.67   42.67 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.96  109.63 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.74  147.37 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.79  165.15 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.40  185.56 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.25  205.81 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.39  223.20 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.65  250.86 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.96  276.82 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
   9.97  286.79 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.73  312.52 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.02  312.54 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.54   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.94  299.06   library setup time
         299.06   data required time
---------------------------------------------------------
         299.06   data required time
        -312.54   data arrival time
---------------------------------------------------------
         -13.48   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.12   36.12 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.33   43.45 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.46 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.46   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.46   data arrival time
---------------------------------------------------------
          35.07   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.7293

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.7293

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.055966

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.38e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.62e-04 100.0%
                          67.9%      32.1%       0.0%
