Selecting top level module MULT18X18
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":44247:7:44247:18|Synthesizing module PREADD9_CORE in library work.

	SIGNEDSTATIC_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	SUBSTRACT_EN=89'b00101001101010101010000100101010001010010010000010100001101010100010010010100111101001110
	CSIGNED=65'b00100010001001001010100110100000101000010010011000100010101000100
	BSIGNED_OPERAND_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	BYPASS_PREADD9=49'b0010000100101100101010000010000010101001101010011
	REGBYPSBR0=65'b00000000000000000010000100101100101010000010000010101001101010011
	REGBYPSBR1=65'b00000000000000000010000100101100101010000010000010101001101010011
	REGBYPSBL=65'b00101001001000101010001110100100101010011010101000100010101010010
	SHIFTBR=65'b00101001001000101010001110100100101010011010101000100010101010010
	SHIFTBL=65'b00101001001000101010001110100100101010011010101000100010101010010
	GSR=65'b00000000001000101010011100100000101000010010011000100010101000100
	PREADDCAS_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	SR_18BITSHIFT_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	OPC=217'b0010010010100111001010000010101010101010001011111010000100101111101000001010100110101111101010000010100100100010101000001010001000100010001000101010100100101111101001111010100000100010101010010010000010100111001000100
	RESET=41'b00000000001010011010110010100111001000011
   Generated name = PREADD9_CORE_Z1
@W: CG532 :"/build/impl/syntmp/MULT18X18.v":44665:1:44665:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":45803:7:45803:21|Synthesizing module PREADD9_hw_sync in library work.
@W: CG360 :"/build/impl/syntmp/MULT18X18.v":46045:5:46045:16|Removing wire dsp_sleep_lt, as there is no assignment to it.
Running optimization stage 1 on PREADD9_hw_sync .......
Finished optimization stage 1 on PREADD9_hw_sync (CPU Time 0h:00m:00s, Memory Used current: 929MB peak: 929MB)
Running optimization stage 1 on PREADD9_CORE_Z1 .......
Finished optimization stage 1 on PREADD9_CORE_Z1 (CPU Time 0h:00m:00s, Memory Used current: 929MB peak: 929MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":46301:7:46301:16|Synthesizing module MULT9_CORE in library work.

	SIGNEDSTATIC_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	ASIGNED_OPERAND_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	BYPASS_MULT9=49'b0000000000000000001010101010100110100010101000100
	REGBYPSB=65'b00000000000000000010000100101100101010000010000010101001101010011
	REGBYPSA1=65'b00000000000000000010000100101100101010000010000010101001101010011
	REGBYPSA2=65'b00000000000000000010000100101100101010000010000010101001101010011
	SHIFTA=65'b00100010001001001010100110100000101000010010011000100010101000100
	SR_18BITSHIFT_EN=65'b00100010001001001010100110100000101000010010011000100010101000100
	GSR=65'b00000000001000101010011100100000101000010010011000100010101000100
	RESET=41'b00000000001010011010110010100111001000011
   Generated name = MULT9_CORE_DISABLED_DISABLED_USED_BYPASS_BYPASS_BYPASS_DISABLED_DISABLED_ENABLED_SYNC_Z2
@W: CG532 :"/build/impl/syntmp/MULT18X18.v":46713:1:46713:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":47639:7:47639:19|Synthesizing module MULT9_hw_sync in library work.
@W: CG360 :"/build/impl/syntmp/MULT18X18.v":47897:5:47897:16|Removing wire dsp_sleep_lt, as there is no assignment to it.
Running optimization stage 1 on MULT9_hw_sync .......
Finished optimization stage 1 on MULT9_hw_sync (CPU Time 0h:00m:00s, Memory Used current: 929MB peak: 929MB)
Running optimization stage 1 on MULT9_CORE_DISABLED_DISABLED_USED_BYPASS_BYPASS_BYPASS_DISABLED_DISABLED_ENABLED_SYNC_Z2 .......
Finished optimization stage 1 on MULT9_CORE_DISABLED_DISABLED_USED_BYPASS_BYPASS_BYPASS_DISABLED_DISABLED_ENABLED_SYNC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 929MB peak: 929MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":43147:7:43147:15|Synthesizing module MULT18_hw in library work.
Running optimization stage 1 on MULT18_hw .......
Finished optimization stage 1 on MULT18_hw (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 931MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":42531:7:42531:17|Synthesizing module MULT18_CORE in library work.

	SFTEN=65'b00100010001001001010100110100000101000010010011000100010101000100
	MULT18X18=65'b00000000001000101010011100100000101000010010011000100010101000100
	ROUNDHALFUP=65'b00100010001001001010100110100000101000010010011000100010101000100
	ROUNDRTZI=137'b00000000000000000000000000000000001010010010011110101010101001110010001000101111101010100010011110101111101011010010001010101001001001111
	ROUNDBIT=113'b00000000001010010010011110101010101001110010001000101111101010100010011110101111101000010010010010101010000110000
   Generated name = MULT18_CORE_DISABLED_ENABLED_DISABLED_ROUND_TO_ZERO_ROUND_TO_BIT0_Z3
Running optimization stage 1 on MULT18_CORE_DISABLED_ENABLED_DISABLED_ROUND_TO_ZERO_ROUND_TO_BIT0_Z3 .......
Finished optimization stage 1 on MULT18_CORE_DISABLED_ENABLED_DISABLED_ROUND_TO_ZERO_ROUND_TO_BIT0_Z3 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 931MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":43501:7:43501:16|Synthesizing module REG18_CORE in library work.

	REGBYPS=65'b00101001001000101010001110100100101010011010101000100010101010010
	GSR=65'b00000000001000101010011100100000101000010010011000100010101000100
	RESET=41'b00000000001010011010110010100111001000011
   Generated name = REG18_CORE_REGISTER_ENABLED_SYNC
@W: CG532 :"/build/impl/syntmp/MULT18X18.v":43673:1:43673:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":44079:7:44079:19|Synthesizing module REG18_hw_sync in library work.
@W: CG360 :"/build/impl/syntmp/MULT18X18.v":44191:5:44191:16|Removing wire dsp_sleep_lt, as there is no assignment to it.
Running optimization stage 1 on REG18_hw_sync .......
Finished optimization stage 1 on REG18_hw_sync (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
Running optimization stage 1 on REG18_CORE_REGISTER_ENABLED_SYNC .......
Finished optimization stage 1 on REG18_CORE_REGISTER_ENABLED_SYNC (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":14:7:14:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":24:7:24:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
@N: CG364 :"/build/impl/syntmp/MULT18X18.v":34:7:34:15|Synthesizing module MULT18X18 in library work.
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":544:14:544:14|Input BRS10 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":546:14:546:14|Input BRS11 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":548:14:548:14|Input BRS12 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":550:14:550:14|Input BRS13 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":552:14:552:14|Input BRS14 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":554:14:554:14|Input BRS15 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":556:14:556:14|Input BRS16 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":558:14:558:14|Input BRS17 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":560:14:560:14|Input BRS18 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":562:14:562:14|Input BRS20 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":564:14:564:14|Input BRS21 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":566:14:566:14|Input BRS22 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":568:14:568:14|Input BRS23 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":570:14:570:14|Input BRS24 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":572:14:572:14|Input BRS25 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":574:14:574:14|Input BRS26 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":576:14:576:14|Input BRS27 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":578:14:578:14|Input BRS28 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":598:14:598:14|Input BLS20 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":600:14:600:14|Input BLS21 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":602:14:602:14|Input BLS22 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":604:14:604:14|Input BLS23 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":606:14:606:14|Input BLS24 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":608:14:608:14|Input BLS25 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":610:14:610:14|Input BLS26 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":612:14:612:14|Input BLS27 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":614:14:614:14|Input BLS28 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":616:14:616:14|Input BRSS1 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":618:14:618:14|Input BRSS2 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":622:14:622:14|Input BLSS2 on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":624:16:624:16|Input PRCASIN on instance PREADD9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":776:14:776:14|Input BRS20 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":778:14:778:14|Input BRS21 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":780:14:780:14|Input BRS22 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":782:14:782:14|Input BRS23 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":784:14:784:14|Input BRS24 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":786:14:786:14|Input BRS25 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":788:14:788:14|Input BRS26 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":790:14:790:14|Input BRS27 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":792:14:792:14|Input BRS28 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":812:14:812:14|Input BLS20 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":814:14:814:14|Input BLS21 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":816:14:816:14|Input BLS22 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":818:14:818:14|Input BLS23 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":820:14:820:14|Input BLS24 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":822:14:822:14|Input BLS25 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":824:14:824:14|Input BLS26 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":826:14:826:14|Input BLS27 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":828:14:828:14|Input BLS28 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":832:14:832:14|Input BRSS2 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":836:14:836:14|Input BLSS2 on instance PREADD9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":970:13:970:13|Input AS10 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":972:13:972:13|Input AS11 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":974:13:974:13|Input AS12 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":976:13:976:13|Input AS13 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":978:13:978:13|Input AS14 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":980:13:980:13|Input AS15 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":982:13:982:13|Input AS16 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":984:13:984:13|Input AS17 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":986:13:986:13|Input AS18 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":988:13:988:13|Input AS20 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":990:13:990:13|Input AS21 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":992:13:992:13|Input AS22 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":994:13:994:13|Input AS23 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":996:13:996:13|Input AS24 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":998:13:998:13|Input AS25 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1000:13:1000:13|Input AS26 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1002:13:1002:13|Input AS27 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1004:13:1004:13|Input AS28 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1006:18:1006:18|Input ASSIGNED1 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1008:18:1008:18|Input ASSIGNED2 on instance MULT9_L0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1196:13:1196:13|Input AS20 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1198:13:1198:13|Input AS21 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1200:13:1200:13|Input AS22 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1202:13:1202:13|Input AS23 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1204:13:1204:13|Input AS24 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1206:13:1206:13|Input AS25 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1208:13:1208:13|Input AS26 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1210:13:1210:13|Input AS27 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1212:13:1212:13|Input AS28 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/impl/syntmp/MULT18X18.v":1216:18:1216:18|Input ASSIGNED2 on instance MULT9_H0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on MULT18X18 .......
Finished optimization stage 1 on MULT18X18 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
Running optimization stage 2 on MULT18X18 .......
Finished optimization stage 2 on MULT18X18 (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 931MB peak: 932MB)
Running optimization stage 2 on REG18_hw_sync .......
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":44119:16:44119:24|Input dsp_sleep is unused.
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":44133:9:44133:12|Input gsrn is unused.
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":44149:10:44149:20|Input mc1_gsrn_en is unused.
Finished optimization stage 2 on REG18_hw_sync (CPU Time 0h:00m:00s, Memory Used current: 932MB peak: 932MB)
Running optimization stage 2 on REG18_CORE_REGISTER_ENABLED_SYNC .......
Finished optimization stage 2 on REG18_CORE_REGISTER_ENABLED_SYNC (CPU Time 0h:00m:00s, Memory Used current: 932MB peak: 932MB)
Running optimization stage 2 on MULT18_CORE_DISABLED_ENABLED_DISABLED_ROUND_TO_ZERO_ROUND_TO_BIT0_Z3 .......
Finished optimization stage 2 on MULT18_CORE_DISABLED_ENABLED_DISABLED_ROUND_TO_ZERO_ROUND_TO_BIT0_Z3 (CPU Time 0h:00m:00s, Memory Used current: 932MB peak: 932MB)
Running optimization stage 2 on MULT18_hw .......
@W: CL246 :"/build/impl/syntmp/MULT18X18.v":43191:12:43191:15|Input port bits 19 to 18 of pl18[19:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MULT18_hw (CPU Time 0h:00m:00s, Memory Used current: 937MB peak: 937MB)
Running optimization stage 2 on MULT9_hw_sync .......
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":47733:16:47733:24|Input dsp_sleep is unused.
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":47763:9:47763:12|Input gsrn is unused.
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":47819:10:47819:20|Input mc1_gsrn_en is unused.
Finished optimization stage 2 on MULT9_hw_sync (CPU Time 0h:00m:00s, Memory Used current: 939MB peak: 940MB)
Running optimization stage 2 on MULT9_CORE_DISABLED_DISABLED_USED_BYPASS_BYPASS_BYPASS_DISABLED_DISABLED_ENABLED_SYNC_Z2 .......
Finished optimization stage 2 on MULT9_CORE_DISABLED_DISABLED_USED_BYPASS_BYPASS_BYPASS_DISABLED_DISABLED_ENABLED_SYNC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 939MB peak: 940MB)
Running optimization stage 2 on PREADD9_hw_sync .......
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":45915:16:45915:24|Input dsp_sleep is unused.
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":45947:9:45947:12|Input gsrn is unused.
@N: CL159 :"/build/impl/syntmp/MULT18X18.v":45999:10:45999:20|Input mc1_gsrn_en is unused.
Finished optimization stage 2 on PREADD9_hw_sync (CPU Time 0h:00m:00s, Memory Used current: 947MB peak: 947MB)
Running optimization stage 2 on PREADD9_CORE_Z1 .......
Finished optimization stage 2 on PREADD9_CORE_Z1 (CPU Time 0h:00m:00s, Memory Used current: 947MB peak: 947MB)
