<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<MicomToolCommonProjectFile Version="1.00">
  <CreatorType Name="CubeSuite+" Version="V8.05.00  [26 Nov 2020]" />
  <Placeholders>
    <PlaceholderPrefix>%</PlaceholderPrefix>
    <PlaceholderPostfix>%</PlaceholderPostfix>
  </Placeholders>
  <Project Name="test" Type="Application">
    <Files>
      <Path>cstart.asm</Path>
      <Path>stkinit.asm</Path>
      <Path>iodefine.h</Path>
      <Category Name="Code Generator">
        <Path>r_main.c</Path>
        <Path>r_systeminit.c</Path>
        <Path>r_cg_cgc.c</Path>
        <Path>r_cg_cgc_user.c</Path>
        <Path>r_cg_wdt.c</Path>
        <Path>r_cg_wdt_user.c</Path>
        <Path>r_cg_macrodriver.h</Path>
        <Path>r_cg_userdefine.h</Path>
        <Path>r_cg_cgc.h</Path>
        <Path>r_cg_wdt.h</Path>
        <Path>r_cg_timer.c</Path>
        <Path>r_cg_timer_user.c</Path>
        <Path>r_cg_timer.h</Path>
      </Category>
      <Category Name="RTOS">
        <Path>RTOS\event_groups.c</Path>
        <Category Name="include">
          <Path>RTOS\include\croutine.h</Path>
          <Path>RTOS\include\deprecated_definitions.h</Path>
          <Path>RTOS\include\event_groups.h</Path>
          <Path>RTOS\include\FreeRTOS.h</Path>
          <Path>RTOS\include\FreeRTOSConfig.h</Path>
          <Path>RTOS\include\list.h</Path>
          <Path>RTOS\include\mpu_prototypes.h</Path>
          <Path>RTOS\include\mpu_wrappers.h</Path>
          <Path>RTOS\include\portable.h</Path>
          <Path>RTOS\include\projdefs.h</Path>
          <Path>RTOS\include\queue.h</Path>
          <Path>RTOS\include\semphr.h</Path>
          <Path>RTOS\include\StackMacros.h</Path>
          <Path>RTOS\include\stack_macros.h</Path>
          <Path>RTOS\include\task.h</Path>
          <Path>RTOS\include\timers.h</Path>
        </Category>
        <Path>RTOS\list.c</Path>
        <Category Name="portable">
          <Category Name="CS+">
            <Path>RTOS\portable\CS+\Core.c</Path>
            <Path>RTOS\portable\CS+\port.c</Path>
            <Path>RTOS\portable\CS+\portmacro.h</Path>
            <Path>RTOS\portable\CS+\interrupt.asm</Path>
          </Category>
          <Category Name="MemMang">
            <Path>RTOS\portable\MemMang\heap_1.c</Path>
          </Category>
        </Category>
        <Path>RTOS\queue.c</Path>
        <Path>RTOS\tasks.c</Path>
      </Category>
    </Files>
    <DebugOptions>
      <ConnectSettings>
        <MainClock>4000000</MainClock>
      </ConnectSettings>
      <DebugToolSettings />
    </DebugOptions>
    <Device Series="RL78">R5F10BMG</Device>
    <BuildOptions Name="CC-RL" Version="V1.10.00">
      <BuildMode Name="DefaultBuild" Active="True">
        <LinkOrder>
          <Path>DefaultBuild\cstart.obj</Path>
          <Path>DefaultBuild\stkinit.obj</Path>
          <Path>DefaultBuild\r_main.obj</Path>
          <Path>DefaultBuild\r_systeminit.obj</Path>
          <Path>DefaultBuild\r_cg_cgc.obj</Path>
          <Path>DefaultBuild\r_cg_cgc_user.obj</Path>
          <Path>DefaultBuild\r_cg_wdt.obj</Path>
          <Path>DefaultBuild\r_cg_wdt_user.obj</Path>
          <Path>DefaultBuild\event_groups.obj</Path>
          <Path>DefaultBuild\list.obj</Path>
          <Path>DefaultBuild\queue.obj</Path>
          <Path>DefaultBuild\tasks.obj</Path>
          <Path>DefaultBuild\Core.obj</Path>
          <Path>DefaultBuild\port.obj</Path>
          <Path>DefaultBuild\heap_1.obj</Path>
          <Path>DefaultBuild\r_cg_timer.obj</Path>
          <Path>DefaultBuild\r_cg_timer_user.obj</Path>
          <Path>DefaultBuild\interrupt.obj</Path>
        </LinkOrder>
        <CommonOptions>
          <IncludePathForC>RTOS\portable\CS+</IncludePathForC>
          <IncludePathForC>RTOS\include</IncludePathForC>
          <IncludePathForC>.</IncludePathForC>
        </CommonOptions>
        <GeneralOptions>
          <SimultaneouslyBuild>False</SimultaneouslyBuild>
        </GeneralOptions>
        <CompileOptions>
          <Option>-cpu=S3</Option>
          <Option>-obj_path=%BuildModeName%</Option>
          <Option>-dev=%MicomToolPath%\Device\RL78\Devicefile\DR5F10BMG.DVF</Option>
          <Option>-g</Option>
          <Option>-g_line</Option>
          <Option>-I RTOS\portable\CS+</Option>
          <Option>-I RTOS\include</Option>
          <Option>-I .</Option>
          <Option>-c</Option>
        </CompileOptions>
        <AssembleOptions>
          <Option>-cpu=S3</Option>
          <Option>-obj_path=%BuildModeName%</Option>
          <Option>-dev=%MicomToolPath%\Device\RL78\Devicefile\DR5F10BMG.DVF</Option>
          <Option>-g</Option>
          <Option>-c</Option>
        </AssembleOptions>
        <LinkOptions>
          <Option>-SECURITY_ID=00000000000000000000</Option>
          <Option>-DEVICE=%MicomToolPath%\Device\RL78\Devicefile\DR5F10BMG.DVF</Option>
          <Option>-DEBug</Option>
          <Option>-NOCOmpress</Option>
          <Option>-NOOPtimize</Option>
          <Option>-OUtput=%BuildModeName%\%ProjectName%.abs</Option>
          <Option>-LIBrary=%MicomToolPath%\CC-RL\V1.10.00\lib\rl78em4s.lib</Option>
          <Option>-LIBrary=%MicomToolPath%\CC-RL\V1.10.00\lib\malloc_n.lib</Option>
          <Option>-LIBrary=%MicomToolPath%\CC-RL\V1.10.00\lib\rl78em4r.lib</Option>
          <Option>-OCDBG=84</Option>
          <Option>-DEBUG_MONITOR=1FE00-1FFFF</Option>
          <Option>-USER_OPT_BYTE=EFFFE8</Option>
          <Option>-LISt=%BuildModeName%\%ProjectName%.map</Option>
          <Option>-SHow=SYmbol,Reference,Total_size</Option>
          <Option>-STARt=.const,.text,.RLIB,.SLIB,.textf,.constf,.data,.sdata/02000,.dataR,.bss/FDF00,.sdataR,.sbss/FFE20</Option>
          <Option>-ROm=.data=.dataR</Option>
          <Option>-ROm=.sdata=.sdataR</Option>
          <Option>-NO_CHECK_SECTION_LAYOUT</Option>
          <Option>-NOMessage</Option>
          <Option>-NOLOgo</Option>
          <Option>-END</Option>
          <Option>-Input=%BuildModeName%\%ProjectName%.abs</Option>
          <Option>-DEVICE=%MicomToolPath%\Device\RL78\Devicefile\DR5F10BMG.DVF</Option>
          <Option>-OUtput=%BuildModeName%\%ProjectName%.mot</Option>
          <Option>-FOrm=Stype</Option>
          <Option>-NOMessage</Option>
          <Option>-EXIt</Option>
        </LinkOptions>
        <IOHeaderGenerationOptions>
          <Option>-df=%MicomToolPath%\Device\RL78\Devicefile\DR5F10BMG.DVF</Option>
          <Option>-o=%ProjectDir%\iodefine.h</Option>
          <Option>-f</Option>
          <UpdateIOMode>None</UpdateIOMode>
        </IOHeaderGenerationOptions>
      </BuildMode>
    </BuildOptions>
    <Extension_CodePart2>
      <CodeGeneratorData>&lt;RL78F13&gt;
  &lt;VAR&gt;
    &lt;fCLK Name="fCLK" Value="32" Comment="4M" Trigger="fCLK"&gt;
      &lt;Effect&gt;
        &lt;ADC /&gt;
        &lt;SAU0 /&gt;
        &lt;SAU1 /&gt;
        &lt;IICA0 /&gt;
        &lt;TAU0 /&gt;
        &lt;TAU1 /&gt;
        &lt;TMRJ0 /&gt;
      &lt;/Effect&gt;
    &lt;/fCLK&gt;
    &lt;ISPullupForPort Name="ISPullupForPort" Text="P00-P01-P02-P10-P11-P12-P13-P14-P15-P16-P17-P30-P31-P32-P40-P41-P42-P43-P44-P45-P46-P47-P50-P51-P52-P53-P54-P55-P56-P57-P60-P61-P62-P63-P64-P65-P66-P67-P70-P71-P72-P73-P74-P75-P76-P77-P96-P97-P120-P125-P126-P140-" Comment="unused" /&gt;
    &lt;fHOCO Name="fHOCO" Value="64" Comment="64M" Trigger="fHOCO" /&gt;
    &lt;fIH Name="fIH" Value="32" Comment="32M" /&gt;
    &lt;fSUB Name="fSUB" Value="0" Comment="0K" Trigger="fSUB"&gt;
      &lt;Effect&gt;
        &lt;TAU0 /&gt;
        &lt;TAU1 /&gt;
        &lt;TMRJ0 /&gt;
      &lt;/Effect&gt;
    &lt;/fSUB&gt;
    &lt;fIL Name="fIL" Value="15" Comment="15K" Trigger="fIL"&gt;
      &lt;Effect&gt;
        &lt;TMRJ0 /&gt;
        &lt;WDT /&gt;
        &lt;TAU0 /&gt;
        &lt;TAU1 /&gt;
      &lt;/Effect&gt;
    &lt;/fIL&gt;
    &lt;fSL Name="fSL" Value="15" Comment="15K" Trigger="fSL"&gt;
      &lt;Effect&gt;
        &lt;PCLBUZ0 /&gt;
        &lt;TMRJ0 /&gt;
        &lt;TAU0 /&gt;
        &lt;TAU1 /&gt;
      &lt;/Effect&gt;
    &lt;/fSL&gt;
    &lt;fPLL Name="fPLL" Value="32" Comment="24M" Trigger="fPLL" /&gt;
    &lt;fRTC Name="fRTC" Value="32.7868852459016" Comment="15k" Trigger="fRTC"&gt;
      &lt;Effect&gt;
        &lt;RTC /&gt;
      &lt;/Effect&gt;
    &lt;/fRTC&gt;
    &lt;fTRD Name="fTRD" Value="32" Comment="64M" Trigger="fTRD"&gt;
      &lt;Effect&gt;
        &lt;TMRD0 /&gt;
        &lt;TMRD1 /&gt;
      &lt;/Effect&gt;
    &lt;/fTRD&gt;
    &lt;fMAIN Name="fMAIN" Value="4" Comment="32M" Trigger="fMAIN"&gt;
      &lt;Effect&gt;
        &lt;PCLBUZ0 /&gt;
      &lt;/Effect&gt;
    &lt;/fMAIN&gt;
    &lt;fTRDSource Name="fTRDSource" Trigger="fTRD" Text="fCLK" /&gt;
    &lt;VDD_MIN Name="VDD_MIN" Value="4" Comment="4.0V" Trigger="VDD"&gt;
      &lt;Effect&gt;
        &lt;PCLBUZ0 /&gt;
        &lt;IICA0 /&gt;
        &lt;SAU0 /&gt;
        &lt;SAU1 /&gt;
      &lt;/Effect&gt;
    &lt;/VDD_MIN&gt;
    &lt;VDD_MAX Name="VDD_MAX" Value="5.5" Comment="5.5V" /&gt;
    &lt;VDD Name="VDD" Text="false" Comment="used" /&gt;
    &lt;VDDValue Name="VDDValue" Value="2.7" Comment="2.7V" Trigger="VDD"&gt;
      &lt;Effect&gt;
        &lt;ADC /&gt;
      &lt;/Effect&gt;
    &lt;/VDDValue&gt;
    &lt;AD_ADPC_USEDPIN Name="AD_ADPC_USEDPIN" Text="false" /&gt;
    &lt;AD_ADS_USEDPIN Name="AD_ADS_USEDPIN" Text="false" /&gt;
    &lt;ADPCForPort3 Name="ADPCForPort3" Value="255" Comment="ADPCForPort3" /&gt;
    &lt;ADPCForPort8 Name="ADPCForPort8" Value="255" Comment="ADPCForPort8" /&gt;
    &lt;ADPCForPort9 Name="ADPCForPort9" Value="255" Comment="ADPCForPort9" /&gt;
    &lt;ADPCForKey Name="ADPCForKey" Value="255" Comment="ADPCForKey" /&gt;
    &lt;OnChipDebugTraceDTC Name="GTraceRam" Text="2" Trigger="ocdtraceram"&gt;
      &lt;Effect&gt;
        &lt;DTC /&gt;
      &lt;/Effect&gt;
    &lt;/OnChipDebugTraceDTC&gt;
    &lt;OnChipDebugTrace Name="GTrace" Text="2" /&gt;
    &lt;OnChipDebugHotPlugDTC Name="GHotPlugRam" Text="2" Trigger="ocdhotplugram"&gt;
      &lt;Effect&gt;
        &lt;DTC /&gt;
      &lt;/Effect&gt;
    &lt;/OnChipDebugHotPlugDTC&gt;
    &lt;KR0 Name="KR0" Text="false" Comment="unused" Trigger="KR0"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR0&gt;
    &lt;KR1 Name="KR1" Text="false" Comment="unused" Trigger="KR1"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR1&gt;
    &lt;KR2 Name="KR2" Text="false" Comment="unused" Trigger="KR2"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR2&gt;
    &lt;KR3 Name="KR3" Text="false" Comment="unused" Trigger="KR3"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR3&gt;
    &lt;KR4 Name="KR4" Text="false" Comment="unused" Trigger="KR4"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR4&gt;
    &lt;KR5 Name="KR5" Text="false" Comment="unused" Trigger="KR5"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR5&gt;
    &lt;KR6 Name="KR6" Text="false" Comment="unused" Trigger="KR6"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR6&gt;
    &lt;KR7 Name="KR7" Text="false" Comment="unused" Trigger="KR7"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/KR7&gt;
    &lt;OnChipDebugHotPlug Name="GHotPlug" Text="2" /&gt;
    &lt;IIC00 Name="IIC00" Text="false" Comment="unused" Trigger="IIC00"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/IIC00&gt;
    &lt;IIC01 Name="IIC01" Text="false" Comment="unused" Trigger="IIC01"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/IIC01&gt;
    &lt;IIC10 Name="IIC10" Text="false" Comment="unused" Trigger="IIC10"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/IIC10&gt;
    &lt;IIC11 Name="IIC11" Text="false" Comment="unused" Trigger="IIC11"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/IIC11&gt;
    &lt;IICA0 Name="IICA0" Text="false" Comment="unused" Trigger="IICA0"&gt;
      &lt;Effect&gt;
        &lt;PORT Forcible="" /&gt;
      &lt;/Effect&gt;
    &lt;/IICA0&gt;
    &lt;PIOR00Value Name="PIOR00Value" Text="0" /&gt;
    &lt;PIOR01Value Name="PIOR01Value" Text="0" /&gt;
    &lt;PIOR02Value Name="PIOR02Value" Text="0" /&gt;
    &lt;PIOR03Value Name="PIOR03Value" Text="0" /&gt;
    &lt;PIOR04Value Name="PIOR04Value" Text="0" /&gt;
    &lt;PIOR05Value Name="PIOR05Value" Text="0" /&gt;
    &lt;PIOR06Value Name="PIOR06Value" Text="0" /&gt;
    &lt;PIOR07Value Name="PIOR07Value" Text="0" /&gt;
    &lt;PIOR10Value Name="PIOR10Value" Text="0" /&gt;
    &lt;PIOR11Value Name="PIOR11Value" Text="0" /&gt;
    &lt;PIOR12Value Name="PIOR12Value" Text="0" /&gt;
    &lt;PIOR13Value Name="PIOR13Value" Text="0" /&gt;
    &lt;PIOR14Value Name="PIOR14Value" Text="0" /&gt;
    &lt;PIOR15Value Name="PIOR15Value" Text="0" /&gt;
    &lt;PIOR16Value Name="PIOR16Value" Text="0" /&gt;
    &lt;PIOR17Value Name="PIOR17Value" Text="0" /&gt;
    &lt;PIOR20Value Name="PIOR20Value" Text="0" /&gt;
    &lt;PIOR21Value Name="PIOR21Value" Text="0" /&gt;
    &lt;PIOR22Value Name="PIOR22Value" Text="0" /&gt;
    &lt;PIOR23Value Name="PIOR23Value" Text="0" /&gt;
    &lt;PIOR24Value Name="PIOR24Value" Text="0" /&gt;
    &lt;PIOR25Value Name="PIOR25Value" Text="0" /&gt;
    &lt;PIOR26Value Name="PIOR26Value" Text="0" /&gt;
    &lt;PIOR27Value Name="PIOR27Value" Text="0" /&gt;
    &lt;PIOR30Value Name="PIOR30Value" Text="0" /&gt;
    &lt;PIOR31Value Name="PIOR31Value" Text="0" /&gt;
    &lt;PIOR32Value Name="PIOR32Value" Text="0" /&gt;
    &lt;PIOR33Value Name="PIOR33Value" Text="0" /&gt;
    &lt;PIOR34Value Name="PIOR34Value" Text="0" /&gt;
    &lt;PIOR35Value Name="PIOR35Value" Text="0" /&gt;
    &lt;PIOR36Value Name="PIOR36Value" Text="0" /&gt;
    &lt;PIOR37Value Name="PIOR37Value" Text="0" /&gt;
    &lt;PIOR40Value Name="PIOR40Value" Text="0" /&gt;
    &lt;PIOR41Value Name="PIOR41Value" Text="0" /&gt;
    &lt;PIOR42Value Name="PIOR42Value" Text="0" /&gt;
    &lt;PIOR43Value Name="PIOR43Value" Text="0" /&gt;
    &lt;PIOR44Value Name="PIOR44Value" Text="0" /&gt;
    &lt;PIOR45Value Name="PIOR45Value" Text="0" /&gt;
    &lt;PIOR46Value Name="PIOR46Value" Text="0" /&gt;
    &lt;PIOR50Value Name="PIOR50Value" Text="0" /&gt;
    &lt;PIOR52Value Name="PIOR52Value" Text="0" /&gt;
    &lt;PIOR53Value Name="PIOR53Value" Text="0" /&gt;
    &lt;PIOR60Value Name="PIOR60Value" Text="0" /&gt;
    &lt;PIOR61Value Name="PIOR61Value" Text="0" /&gt;
    &lt;PIOR62Value Name="PIOR62Value" Text="0" /&gt;
    &lt;PIOR63Value Name="PIOR63Value" Text="0" /&gt;
    &lt;PIOR64Value Name="PIOR64Value" Text="0" /&gt;
    &lt;PIOR65Value Name="PIOR65Value" Text="0" /&gt;
    &lt;PIOR66Value Name="PIOR66Value" Text="0" /&gt;
    &lt;PIOR67Value Name="PIOR67Value" Text="0" /&gt;
    &lt;PIOR70Value Name="PIOR70Value" Text="0" /&gt;
    &lt;PIOR71Value Name="PIOR71Value" Text="0" /&gt;
    &lt;PIOR73Value Name="PIOR73Value" Text="0" /&gt;
    &lt;RTC1HZ Name="RTC1HZ" Text="disable" Trigger="RTC1HZ"&gt;
      &lt;Effect&gt;
        &lt;TAU0 /&gt;
        &lt;TAU1 /&gt;
      &lt;/Effect&gt;
    &lt;/RTC1HZ&gt;
    &lt;RXD0 Name="RXD0" Text="disable" /&gt;
    &lt;ProjectName Name="PrjName" Text="test" /&gt;
    &lt;ProjectPath Name="PrjPath" Text="D:\client\Motherson Mixlab\RTOS freeRTOS\RL78_F13\working_final_final\CCRL\No bank register concept used\test" /&gt;
    &lt;ProjectKind Name="PrjKind" Text="Project78K0R" /&gt;
    &lt;DeviceName Name="DeviceName" Fixed="" Text="RL78F13" /&gt;
    &lt;MCUName Name="MCUName" Text="RL78F13_80pin" /&gt;
    &lt;ChipName Name="ChipName" Text="R5F10BMG" /&gt;
    &lt;ChipID Name="ChipID" Text="R5F10BMG" /&gt;
    &lt;CPUCoreType Name="CPUCoreType" Fixed="" Text="1" /&gt;
    &lt;MCUType Name="MCUType" Fixed="" Text="RL78" /&gt;
    &lt;Compiler Name="Compiler" Text="CCRL" /&gt;
    &lt;UseSecurityId Name="GI" Text="0" /&gt;
    &lt;SecurityId Name="GIValue" Text="00000000000000000000" /&gt;
    &lt;LinkDirectiveFile Name="D0" Text="lk.dr" /&gt;
    &lt;OnChipDebugOptionBytes Name="GO" Text="1" /&gt;
    &lt;OnChipDebugOptionBytesValue Name="GOValue" Text="04" /&gt;
    &lt;StartAddressOfOnChipDebugOptionBytes Name="GOStart" Text="1FE00" /&gt;
    &lt;SizeOfOnChipDebugOptionBytesArea Name="GOSizeValue" Text="512" /&gt;
    &lt;UserOptionBytes Name="GB" Text="1" /&gt;
    &lt;UserOptionBytesValue Name="GBValue" Text="FFFFE8" /&gt;
    &lt;RAMStartAddress Chip="R5F10AGG,R5F10ALG,R5F10AMG,R5F10BAG,R5F10BBG,R5F10BGG,R5F10BLG,R5F10BMG" Name="RAMStartAddress" Fixed="" Text="000FDF00" /&gt;
    &lt;RAMEndAddress Name="RAMEndAddress" Fixed="" Text="000FFEFF" /&gt;
    &lt;ROMEndAddress Chip="R5F10AGG,R5F10ALG,R5F10AMG,R5F10BAG,R5F10BBG,R5F10BGG,R5F10BLG,R5F10BMG" Name="ROMEndAddress" Fixed="" Text="0001FFFF" /&gt;
    &lt;MirrorROM Chip="R5F10AGG,R5F10ALG,R5F10AMG,R5F10BAG,R5F10BBG,R5F10BGG,R5F10BLG,R5F10BMG" Name="MirrorROM" Fixed="" Text="47.75" /&gt;
    &lt;TAUUsedRTC1Hz Name="TAUUsedRTC1Hz" Text="false" Comment="unused" Trigger="RTC1HZ"&gt;
      &lt;Effect&gt;
        &lt;RTC /&gt;
      &lt;/Effect&gt;
    &lt;/TAUUsedRTC1Hz&gt;
    &lt;TRDCLKUSE1 Name="TRDCLKUSE1" Value="0" Comment="unused" Trigger="TRDCLK input"&gt;
      &lt;Effect&gt;
        &lt;TMRD0 /&gt;
      &lt;/Effect&gt;
    &lt;/TRDCLKUSE1&gt;
    &lt;fMP Name="fMP" Value="32" /&gt;
    &lt;TRDCLKTag Name="TRDCLKTag" Value="-1" /&gt;
    &lt;TRDCLKUSE0 Name="TRDCLKUSE0" Value="0" /&gt;
    &lt;GroupName Name="GroupName" Text="groupc2" /&gt;
    &lt;CodePath Name="CodePath" Text=".\" /&gt;
    &lt;ReportType Name="ReportType" Text="Html" /&gt;
    &lt;CreationDateType Name="CreationDateType" Text="OutputDate" /&gt;
    &lt;GenerateType Name="GenerateType" Text="Merge" /&gt;
    &lt;APIOutputType Name="APIOutputType" Text="Default" /&gt;
    &lt;FileRegister Name="FileRegister" Text="Yes" /&gt;
    &lt;PinReflect Name="PinReflect" Text="Reflected" /&gt;
    &lt;fCLKSource Name="fCLKSource" Text="fMX" /&gt;
    &lt;UseFDL Name="UseFDL" Text="no" /&gt;
    &lt;DataFlash Name="DataFlash" Text="0" /&gt;
    &lt;OCDROM Name="OCDROM" Text="Unused" /&gt;
    &lt;OCDROM_Address Name="OCDROM_Address" Text="0001FE00" /&gt;
    &lt;OCDROM_Length Name="OCDROM_Length" Text="512" /&gt;
    &lt;HasRRMRam Name="HasRRMRam" Text="" /&gt;
    &lt;HasTraceRam Name="HasTraceRam" Text="" /&gt;
    &lt;HasHotRam Name="HasHotRam" Text="" /&gt;
    &lt;PrjVersion Name="PrjVersion" Text="1.2.0.1" /&gt;
    &lt;LinkFileName Name="LinkFileName" Text="" /&gt;
    &lt;TO02_PWM Name="TO02_PWM" Text="false" /&gt;
    &lt;TO03_PWM Name="TO03_PWM" Text="false" /&gt;
    &lt;Ch3UseTI03 Name="Ch3UseTI03" Text="false" /&gt;
    &lt;Ch4UseTI03 Name="Ch4UseTI03" Text="false" /&gt;
    &lt;Ch5UseTI03 Name="Ch5UseTI03" Text="false" /&gt;
    &lt;INPT0USE0 Name="INPT0USE0" Text="false" /&gt;
    &lt;TRDINTP0LINK0 Name="TRDINTP0LINK0" Text="false" /&gt;
    &lt;TRDIOC1_PWM Name="TRDIOC1_PWM" Text="false" /&gt;
    &lt;TRDIOD1_PWM Name="TRDIOD1_PWM" Text="false" /&gt;
    &lt;INPT0USE1 Name="INPT0USE1" Text="false" /&gt;
    &lt;TRDINTP0LINK1 Name="TRDINTP0LINK1" Text="false" /&gt;
    &lt;ProductVersion Name="ProductVersion" Text="4.08.05.01" /&gt;
  &lt;/VAR&gt;
  &lt;DIR&gt;
    &lt;PIN&gt;
      &lt;CGC&gt;
        &lt;X1 Port="P121" Point="-" /&gt;
        &lt;X2 Port="P122" Point="-" /&gt;
        &lt;EXCLK Port="P122" Point="I" /&gt;
        &lt;TOOL0 Port="P40" Point="I/O" /&gt;
        &lt;RESOUT Port="P130" Point="O" /&gt;
      &lt;/CGC&gt;
      &lt;PORT&gt;
        &lt;Port0 Chip="RL78F13_80pin" Pullup="true"&gt;
          &lt;P00 Name="P00/TI05/TO05/INTP9" AltFunc="" Point="I/O" /&gt;
          &lt;P01 Name="P01/TI04/TO04" AltFunc="" Point="I/O" /&gt;
          &lt;P02 Name="P02/TI06/TO06" AltFunc="" Point="I/O" /&gt;
        &lt;/Port0&gt;
        &lt;Port1 Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" Pullup="true"&gt;
          &lt;P10 Name="P10/TI13/TO13/TRJO0/_SCK10/SCL10/LTXD1/CTXD0" Chip="groupb,groupc1,groupc2" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P11 Name="P11/TI12/TO12/TRDIOB0/SI10/SDA10/RXD1/LRXD1/CRXD0" Chip="groupb,groupc1,groupc2" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P12 Name="P12/TI11/TO11/TRDIOD0/INTP5/SO10/TXD1/SNZOUT3" Chip="groupb,groupc1,groupc2" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P13 Name="P13/TI04/TO04/TRDIOA0/TRDCLK0/SI01/SDA01/LTXD0" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P14 Name="P14/TI06/TO06/TRDIOC0/_SCK01/SCL01/LRXD0" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P15 Name="P15/TI05/TO05/TRDIOA1/TRDIOA0/TRDCLK0/SO00/TXD0/TOOLTXD/RTC1HZ" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P16 Name="P16/TI02/TO02/TRDIOC1/SI00/SDA00/RXD0/TOOLRXD" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P17 Name="P17/TI00/TO00/TRDIOB1/_SCK00/SCL00/INTP3" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
        &lt;/Port1&gt;
        &lt;Port3 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
          &lt;P30 Name="P30/TI01/TO01/TRDIOD1/_SSI00/INTP2/SNZOUT0" TTL="true" PITHL="true" Pullup="true" AltFunc="" Point="I/O" /&gt;
          &lt;P31 Name="P31/TI14/TO14/STOPST/INTP2" Pullup="true" AltFunc="" Point="I/O" /&gt;
          &lt;P32 Name="P32/TI16/TO16/INTP7" Pullup="true" AltFunc="" Point="I/O" /&gt;
          &lt;P33 Name="P33/AVREFP/ANI00" AltFunc="" Point="I/O" /&gt;
          &lt;P34 Name="P34/AVREFM/ANI01" AltFunc="" Point="I/O" /&gt;
        &lt;/Port3&gt;
        &lt;Port4 Chip="RL78F13_80pin" Pullup="true"&gt;
          &lt;P40 Name="P40/TOOL0" AltFunc="" Point="I/O" /&gt;
          &lt;P41 Name="P41/TI10/TO10/TRJIO0/VCOUT0/SNZOUT2" AltFunc="" Point="I/O" /&gt;
          &lt;P42 Name="P42/LTXD0" AltFunc="" Point="I/O" /&gt;
          &lt;P43 Name="P43/LRXD0" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P44 Name="P44/TI07/TO07" AltFunc="" Point="I/O" /&gt;
          &lt;P45 Name="P45/TI10/TO10" AltFunc="" Point="I/O" /&gt;
          &lt;P46 Name="P46/TI12/TO12" AltFunc="" Point="I/O" /&gt;
          &lt;P47 Name="P47/INTP13" AltFunc="" Point="I/O" /&gt;
        &lt;/Port4&gt;
        &lt;Port5 Chip="RL78F13_80pin" Pullup="true"&gt;
          &lt;P50 Name="P50/_SSI01/INTP3" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P51 Name="P51/SO01/INTP11" AltFunc="" Point="I/O" /&gt;
          &lt;P52 Name="P52/_SCK01/SCL01/STOPST" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P53 Name="P53/SI01/SDA01/INTP10" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P54 Name="P54/TI11/TO11/_SSI10" TTL="true" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P55 Name="P55/TI13/TO13" AltFunc="" Point="I/O" /&gt;
          &lt;P56 Name="P56/TI15/TO15/SNZOUT1" AltFunc="" Point="I/O" /&gt;
          &lt;P57 Name="P57/TI17/TO17/SNZOUT0" AltFunc="" Point="I/O" /&gt;
        &lt;/Port5&gt;
        &lt;Port6 Chip="RL78F13_80pin" Pullup="true"&gt;
          &lt;P60 Name="P60/_SCK00/SCL00" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P61 Name="P61/SI00/SDA00/RXD0" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P62 Name="P62/SO00/TXD0/SCLA0" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P63 Name="P63/_SSI00/SDAA0" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P64 Name="P64/TI14/TO14/SNZOUT3" AltFunc="" Point="I/O" /&gt;
          &lt;P65 Name="P65/TI16/TO16/SNZOUT2" AltFunc="" Point="I/O" /&gt;
          &lt;P66 Name="P66/TI00/TO00" AltFunc="" Point="I/O" /&gt;
          &lt;P67 Name="P67/TI02/TO02" AltFunc="" Point="I/O" /&gt;
        &lt;/Port6&gt;
        &lt;Port7 Chip="RL78F13_64pin,RL78F13_80pin" Pullup="true"&gt;
          &lt;P70 Name="P70/ANI26/KR0/TI15/TO15/INTP8/SI11/SDA11/SNZOUT4" Chip="R5F10ALF,R5F10ALG,5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P71 Name="P71/ANI27/KR1/TI17/TO17/INTP6/_SCK11/SCL11/SNZOUT5" Chip="R5F10ALF,R5F10ALG,R5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" TTL="true" PITHL="true" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P72 Name="P72/ANI28/KR2/CTXD0/SO11/SNZOUT6" Chip="R5F10ALF,R5F10ALG,R5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" Nch="true" AltFunc="" Point="I/O" /&gt;
          &lt;P73 Name="P73/ANI29/KR3/CRXD0/_SSI11/SNZOUT7" Chip="R5F10ALF,R5F10ALG,R5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" TTL="true" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P74 Name="P74/ANI30/KR4/SO10/TXD1" AltFunc="" Point="I/O" /&gt;
          &lt;P75 Name="P75/KR5/SI10/SDA10/RXD1" Chip="R5F10ALF,R5F10ALG,R5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P76 Name="P76/KR6/_SCK10/SCL10" Chip="R5F10ALF,R5F10ALG,R5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" PITHL="true" AltFunc="" Point="I/O" /&gt;
          &lt;P77 Name="P77/KR7/_SSI10/INTP12" Chip="R5F10ALF,R5F10ALG,R5F10AME,R5F10AMF,R5F10AMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" PITHL="true" AltFunc="" Point="I/O" /&gt;
        &lt;/Port7&gt;
        &lt;Port8 Chip="RL78F13_30pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
          &lt;P80 Name="P80/ANI02/ANO0" AltFunc="" Point="I/O" /&gt;
          &lt;P81 Name="P81/ANI03/IVCMP00" AltFunc="" Point="I/O" /&gt;
          &lt;P82 Name="P82/ANI04/IVCMP01" AltFunc="" Point="I/O" /&gt;
          &lt;P83 Name="P83/ANI05/IVCMP02" AltFunc="" Point="I/O" /&gt;
          &lt;P84 Name="P84/ANI06/IVCMP03" AltFunc="" Point="I/O" /&gt;
          &lt;P85 Name="P85/ANI07/IVREF0" AltFunc="" Point="I/O" /&gt;
          &lt;P86 Name="P86/ANI08" AltFunc="" Point="I/O" /&gt;
          &lt;P87 Name="P87/ANI09" AltFunc="" Point="I/O" /&gt;
        &lt;/Port8&gt;
        &lt;Port9 Chip="RL78F13_80pin"&gt;
          &lt;P90 Name="P90/ANI10" AltFunc="" Point="I/O" /&gt;
          &lt;P91 Name="P91/ANI11" AltFunc="" Point="I/O" /&gt;
          &lt;P92 Name="P92/ANI12" AltFunc="" Point="I/O" /&gt;
          &lt;P93 Name="P93/ANI13" AltFunc="" Point="I/O" /&gt;
          &lt;P94 Name="P94/ANI14" AltFunc="" Point="I/O" /&gt;
          &lt;P95 Name="P95/ANI15" AltFunc="" Point="I/O" /&gt;
          &lt;P96 Name="P96/ANI16" DIN="true" AltFunc="" Pullup="true" Point="I/O" /&gt;
          &lt;P97 Name="P97/ANI17" DIN="true" AltFunc="" Pullup="true" Point="I/O" /&gt;
        &lt;/Port9&gt;
        &lt;Port12 Chip="RL78F13_80pin"&gt;
          &lt;P120 Name="P120/ANI25/TI07/TO07/TRDIOD0/SO01/INTP4" DIN="true" Nch="true" Pullup="true" AltFunc="" Point="I/O" /&gt;
          &lt;P121 Name="P121/X1" AltFunc="X1" Point="I" /&gt;
          &lt;P122 Name="P122/X2/EXCLK" AltFunc="X2" Point="I" /&gt;
          &lt;P123 Name="P123/XT1" AltFunc="" Point="I" /&gt;
          &lt;P124 Name="P124/XT2/EXCLKS" AltFunc="" Point="I" /&gt;
          &lt;P125 Name="P125/ANI24/TI03/TO03/TRDIOB0/_SSI01/INTP1/SNZOUT1" DIN="true" TTL="true" PITHL="true" Pullup="true" AltFunc="" Point="I/O" /&gt;
          &lt;P126 Name="P126/TI01/TO01" Pullup="true" AltFunc="" Point="I/O" /&gt;
        &lt;/Port12&gt;
        &lt;Port13 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
          &lt;P130 Name="P130/RESOUT" AltFunc="" Point="O" /&gt;
          &lt;P137 Name="P137/INTP0" AltFunc="" Point="I" /&gt;
        &lt;/Port13&gt;
        &lt;Port14 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" Pullup="true"&gt;
          &lt;P140 Name="P140/PCLBUZ0" AltFunc="" Point="I/O" /&gt;
        &lt;/Port14&gt;
      &lt;/PORT&gt;
      &lt;INTC&gt;
        &lt;INTP&gt;
          &lt;INTP0 Port="P137" Point="I" /&gt;
          &lt;INTP1 Port="P125" Point="I" /&gt;
          &lt;INTP2 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin,RL78F13_30pin,RL78F13_32pin,RL78F13_20pin" PIOR52="0" Port="P30" Point="I" /&gt;
          &lt;INTP3 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin,RL78F13_30pin,RL78F13_32pin,RL78F13_20pin" PIOR53="0" Port="P17" Point="I" /&gt;
          &lt;INTP4 Port="P120" Point="I" /&gt;
          &lt;INTP5 Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" Port="P12" Point="I" /&gt;
          &lt;INTP6 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" Port="P71" Point="I" /&gt;
          &lt;INTP7 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" Port="P32" Point="I" /&gt;
          &lt;INTP8 Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin" Port="P70" Point="I" /&gt;
          &lt;INTP9 Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin" Port="P00" Point="I" /&gt;
          &lt;INTP10 Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin" Port="P53" Point="I" /&gt;
          &lt;INTP11 Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin" Port="P51" Point="I" /&gt;
        &lt;/INTP&gt;
        &lt;KEY&gt;
          &lt;KR0 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P70" Point="I" /&gt;
          &lt;KR1 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P71" Point="I" /&gt;
          &lt;KR2 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P72" Point="I" /&gt;
          &lt;KR3 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P73" Point="I" /&gt;
          &lt;KR4 Chip="RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P74" Point="I" /&gt;
          &lt;KR5 Chip="RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P75" Point="I" /&gt;
          &lt;KR6 Chip="RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P76" Point="I" /&gt;
          &lt;KR7 Chip="RL78F13_64pin,RL78F13_80pin" PIOR50="0" Port="P77" Point="I" /&gt;
        &lt;/KEY&gt;
      &lt;/INTC&gt;
      &lt;ADC&gt;
        &lt;ANI0 Port="P33" Point="I" /&gt;
        &lt;ANI1 Port="P34" Point="I" /&gt;
        &lt;ANI2 Port="P80" Point="I" /&gt;
        &lt;ANI3 Port="P81" Point="I" /&gt;
        &lt;ANI4 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P82" Point="I" /&gt;
        &lt;ANI5 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P83" Point="I" /&gt;
        &lt;ANI6 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P84" Point="I" /&gt;
        &lt;ANI7 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P85" Point="I" /&gt;
        &lt;ANI8 Chip="RL78F13_30pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P86" Point="I" /&gt;
        &lt;ANI9 Chip="RL78F13_30pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P87" Point="I" /&gt;
        &lt;ANI10 Chip="RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P90" Point="I" /&gt;
        &lt;ANI11 Chip="RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P91" Point="I" /&gt;
        &lt;ANI12 Chip="R5F10BGC, R5F10BGD, R5F10BGE, R5F10BGF, R5F10BGG, R5F10AGF, R5F10AGG, R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P92" Point="I" /&gt;
        &lt;ANI13 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P93" Point="I" /&gt;
        &lt;ANI14 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P94" Point="I" /&gt;
        &lt;ANI15 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P95" Point="I" /&gt;
        &lt;ANI24 Chip="R5F10BGC, R5F10BGD, R5F10BGE, R5F10BGF, R5F10BGG, R5F10AGF, R5F10AGG, R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin, R5F10BBC, R5F10BBD, R5F10BBE, R5F10BBF, R5F10BBG, R5F10BAC, R5F10BAD, R5F10BAE, R5F10BAF, R5F10BAG" Port="P125" Point="I" /&gt;
        &lt;ANI25 Chip="R5F10BGC, R5F10BGD, R5F10BGE, R5F10BGF, R5F10BGG, R5F10AGF, R5F10AGG, R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin, R5F10BBC, R5F10BBD, R5F10BBE, R5F10BBF, R5F10BBG, R5F10BAC, R5F10BAD, R5F10BAE, R5F10BAF, R5F10BAG" Port="P120" Point="I" /&gt;
        &lt;ANI26 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin, " Port="P96" Point="I" /&gt;
        &lt;ANI27 Chip="RL78F13_80pin, " Port="P97" Point="I" /&gt;
        &lt;AVREFP Port="P33" Point="I" /&gt;
        &lt;AVREFM Port="P34" Point="I" /&gt;
        &lt;ANALOG_0 Port="P33" Point="I" RealName="ANI0" /&gt;
        &lt;ANALOG_1 Port="P34" Point="I" RealName="ANI1" /&gt;
        &lt;ANALOG_2 Port="P80" Point="I" RealName="ANI2" /&gt;
        &lt;ANALOG_3 Port="P81" Point="I" RealName="ANI3" /&gt;
        &lt;ANALOG_4 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P82" Point="I" RealName="ANI4" /&gt;
        &lt;ANALOG_5 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P83" Point="I" RealName="ANI5" /&gt;
        &lt;ANALOG_6 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P84" Point="I" RealName="ANI6" /&gt;
        &lt;ANALOG_7 Chip="RL78F13_30pin, RL78F13_32pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P85" Point="I" RealName="ANI7" /&gt;
        &lt;ANALOG_8 Chip="RL78F13_30pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P86" Point="I" RealName="ANI8" /&gt;
        &lt;ANALOG_9 Chip="RL78F13_30pin, RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P87" Point="I" RealName="ANI9" /&gt;
        &lt;ANALOG_10 Chip="RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P90" Point="I" RealName="ANI10" /&gt;
        &lt;ANALOG_11 Chip="RL78F13_48pin, RL78F13_64pin, RL78F13_80pin" Port="P91" Point="I" RealName="ANI11" /&gt;
        &lt;ANALOG_12 Chip="R5F10BGC, R5F10BGD, R5F10BGE, R5F10BGF, R5F10BGG, R5F10AGF, R5F10AGG, R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P92" Point="I" RealName="ANI12" /&gt;
        &lt;ANALOG_13 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P93" Point="I" RealName="ANI13" /&gt;
        &lt;ANALOG_14 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P94" Point="I" RealName="ANI14" /&gt;
        &lt;ANALOG_15 Chip="R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, R5F10ALG, RL78F13_80pin" Port="P95" Point="I" RealName="ANI15" /&gt;
      &lt;/ADC&gt;
      &lt;Serial&gt;
        &lt;SAU0&gt;
          &lt;UART0&gt;
            &lt;RXD0 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" Port="P16" Point="I" /&gt;
            &lt;TXD0 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" Port="P15" Point="O" /&gt;
          &lt;/UART0&gt;
          &lt;CSI00&gt;
            &lt;SO00 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" Port="P15" Point="O" /&gt;
            &lt;SI00 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" Port="P16" Point="I" /&gt;
            &lt;SCK00 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" RealName="_SCK00" Port="P17" Point="I/O" /&gt;
            &lt;SSI00 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" RealName="_SSI00" Port="P30" Point="I" /&gt;
          &lt;/CSI00&gt;
          &lt;CSI01&gt;
            &lt;SO01 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR41="0" Port="P120" Point="O" /&gt;
            &lt;SI01 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR41="0" Port="P13" Point="I" /&gt;
            &lt;SCK01 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR41="0" Port="P14" RealName="_SCK01" Point="I/O" /&gt;
            &lt;SSI01 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR41="0" RealName="_SSI01" Port="P125" Point="I" /&gt;
          &lt;/CSI01&gt;
          &lt;IIC00&gt;
            &lt;SCL00 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" Port="P17" Point="O" CheckNch="true" /&gt;
            &lt;SDA00 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR40="0" Port="P16" Point="O" CheckNch="true" /&gt;
          &lt;/IIC00&gt;
          &lt;IIC01&gt;
            &lt;SCL01 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR41="0" Port="P14" Point="O" CheckNch="true" /&gt;
            &lt;SDA01 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR41="0" Port="P13" Point="O" CheckNch="true" /&gt;
          &lt;/IIC01&gt;
        &lt;/SAU0&gt;
        &lt;SAU1&gt;
          &lt;UART1&gt;
            &lt;RXD1 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P11" Point="I" /&gt;
            &lt;TXD1 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P12" Point="O" /&gt;
          &lt;/UART1&gt;
          &lt;CSI10&gt;
            &lt;SO10 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P12" Point="O" /&gt;
            &lt;SI10 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P11" Point="I" /&gt;
            &lt;SCK10 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P10" RealName="_SCK10" Point="I/O" /&gt;
            &lt;SSI10 Chip="RL78F13_80pin" PIOR42="0" RealName="_SSI10" Port="P54" Point="I" /&gt;
          &lt;/CSI10&gt;
          &lt;CSI11 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG"&gt;
            &lt;SO11 PIOR43="0" Port="P72" Point="O" /&gt;
            &lt;SI11 PIOR43="0" Port="P70" Point="I" /&gt;
            &lt;SCK11 PIOR43="0" Port="P71" RealName="_SCK11" Point="I/O" /&gt;
            &lt;SSI11 PIOR43="0" RealName="_SSI11" Port="P73" Point="I" /&gt;
          &lt;/CSI11&gt;
          &lt;IIC10&gt;
            &lt;SCL10 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P10" Point="O" CheckNch="true" /&gt;
            &lt;SDA10 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG" PIOR42="0" Port="P11" Point="O" CheckNch="true" /&gt;
          &lt;/IIC10&gt;
          &lt;IIC11 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG"&gt;
            &lt;SCL11 PIOR43="0" Port="P71" Point="O" CheckNch="true" /&gt;
            &lt;SDA11 PIOR43="0" Port="P70" Point="O" CheckNch="true" /&gt;
          &lt;/IIC11&gt;
        &lt;/SAU1&gt;
        &lt;IICA0&gt;
          &lt;SCLA0 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" Port="P62" Point="I/O" /&gt;
          &lt;SDAA0 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" Port="P63" Point="I/O" /&gt;
        &lt;/IICA0&gt;
      &lt;/Serial&gt;
      &lt;TAU&gt;
        &lt;TAU0&gt;
          &lt;Channel0&gt;
            &lt;TI00 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR00="0" Port="P17" Point="I" /&gt;
            &lt;TO00 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR10="0" Port="P17" Point="O" /&gt;
          &lt;/Channel0&gt;
          &lt;Channel1&gt;
            &lt;TI01 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR01="0" Port="P30" Point="I" /&gt;
            &lt;TO01 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR11="0" Port="P30" Point="O" /&gt;
          &lt;/Channel1&gt;
          &lt;Channel2&gt;
            &lt;TI02 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR02="0" Port="P16" Point="I" /&gt;
            &lt;TO02 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR12="0" Port="P16" Point="O" /&gt;
          &lt;/Channel2&gt;
          &lt;Channel3&gt;
            &lt;TI03 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR03="0" Port="P125" Point="I" /&gt;
            &lt;TO03 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR13="0" Port="P125" Point="O" /&gt;
          &lt;/Channel3&gt;
          &lt;Channel4&gt;
            &lt;TI04 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR04="0" Port="P13" Point="I" /&gt;
            &lt;TO04 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR14="0" Port="P13" Point="O" /&gt;
          &lt;/Channel4&gt;
          &lt;Channel5&gt;
            &lt;TI05 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR05="0" Port="P15" Point="I" /&gt;
            &lt;TO05 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR15="0" Port="P15" Point="O" /&gt;
          &lt;/Channel5&gt;
          &lt;Channel6&gt;
            &lt;TI06 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR06="0" Port="P14" Point="I" /&gt;
            &lt;TO06 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR16="0" Port="P14" Point="O" /&gt;
          &lt;/Channel6&gt;
          &lt;Channel7&gt;
            &lt;TI07 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR07="0" Port="P120" Point="I" /&gt;
            &lt;TO07 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR17="0" Port="P120" Point="O" /&gt;
          &lt;/Channel7&gt;
        &lt;/TAU0&gt;
        &lt;TAU1 Chip="groupb,groupc1,groupc2"&gt;
          &lt;Channel0&gt;
            &lt;TI10 Chip="RL78F13_80pin" PIOR20="0" Port="P41" Point="I" /&gt;
            &lt;TO10 Chip="RL78F13_80pin" PIOR30="0" Port="P41" Point="O" /&gt;
          &lt;/Channel0&gt;
          &lt;Channel1&gt;
            &lt;TI11 Chip="RL78F13_80pin" PIOR21="0" Port="P12" Point="I" /&gt;
            &lt;TO11 Chip="RL78F13_80pin" PIOR31="0" Port="P12" Point="O" /&gt;
          &lt;/Channel1&gt;
          &lt;Channel2&gt;
            &lt;TI12 Chip="RL78F13_80pin" PIOR22="0" Port="P11" Point="I" /&gt;
            &lt;TO12 Chip="RL78F13_80pin" PIOR32="0" Port="P11" Point="O" /&gt;
          &lt;/Channel2&gt;
          &lt;Channel3&gt;
            &lt;TI13 Chip="RL78F13_80pin" PIOR23="0" Port="P10" Point="I" /&gt;
            &lt;TO13 Chip="RL78F13_80pin" PIOR33="0" Port="P10" Point="O" /&gt;
          &lt;/Channel3&gt;
        &lt;/TAU1&gt;
        &lt;TMRJ0 Chip="RL78F13_80pin,RL78F13_64pin,RL78F13_48pin,RL78F13_32pin,RL78F13_30pin"&gt;
          &lt;TRJIO0 Port="P41" Point="I/O" /&gt;
          &lt;TRJO0 Port="P10" Point="O" /&gt;
        &lt;/TMRJ0&gt;
        &lt;TMRD0&gt;
          &lt;TRDCLK_P13_0 PIOR70="0" Port="P13" Point="I/O" UnConflict="TRDCLK_P13_1" RealName="TRDCLK0" /&gt;
          &lt;TRDIOA0_P13 PIOR70="0" Port="P13" Point="I/O" UnConflict="TRDCLK_P13_0" RealName="TRDIOA0" /&gt;
          &lt;TRDIOB0_P125 PIOR71="0" Port="P125" Point="I/O" RealName="TRDIOB0" /&gt;
          &lt;TRDIOC0_P14 Port="P14" Point="I/O" RealName="TRDIOC0" /&gt;
          &lt;TRDIOD0_P120 PIOR73="0" Port="P120" Point="I/O" RealName="TRDIOD0" /&gt;
          &lt;TRDIOA1_P15_0 Port="P15" Point="I/O" UnConflict="TRDIOA1_P15" RealName="TRDIOA1" /&gt;
          &lt;TRDIOB1_P17_0 Port="P17" Point="I/O" UnConflict="TRDIOB1_P17" RealName="TRDIOB1" /&gt;
          &lt;TRDIOC1_P16_0 Port="P16" Point="I/O" UnConflict="TRDIOC1_P16" RealName="TRDIOC1" /&gt;
          &lt;TRDIOD1_P30_0 Port="P30" Point="I/O" UnConflict="TRDIOD1_P30" RealName="TRDIOD1" /&gt;
        &lt;/TMRD0&gt;
        &lt;TMRD1&gt;
          &lt;TRDCLK_P13_1 PIOR70="0" Port="P13" Point="I/O" UnConflict="TRDCLK_P13_0,TRDIOA0_P13" RealName="TRDCLK0" /&gt;
          &lt;TRDIOA1_P15 Port="P15" Point="I/O" UnConflict="TRDIOA1_P15_0" RealName="TRDIOA1" /&gt;
          &lt;TRDIOB1_P17 Port="P17" Point="I/O" UnConflict="TRDIOB1_P17_0" RealName="TRDIOB1" /&gt;
          &lt;TRDIOC1_P16 Port="P16" Point="I/O" UnConflict="TRDIOC1_P16_0" RealName="TRDIOC1" /&gt;
          &lt;TRDIOD1_P30 Port="P30" Point="I/O" UnConflict="TRDIOD1_P30_0" RealName="TRDIOD1" /&gt;
        &lt;/TMRD1&gt;
      &lt;/TAU&gt;
      &lt;RTC&gt;
        &lt;RTC1HZ Port="P15" Point="O" /&gt;
      &lt;/RTC&gt;
      &lt;PCLBUZ Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
        &lt;PCLBUZ0&gt;
          &lt;PCLBUZ0 Port="P140" Point="O" /&gt;
        &lt;/PCLBUZ0&gt;
      &lt;/PCLBUZ&gt;
      &lt;SNOOZE Chip="RL78F13_80pin"&gt;
        &lt;SNZOUT0 PIOR60="0" Port="P30" Point="O" /&gt;
        &lt;SNZOUT1 PIOR61="0" Port="P125" Point="O" /&gt;
        &lt;SNZOUT2 PIOR62="0" Port="P41" Point="O" /&gt;
        &lt;SNZOUT3 PIOR63="0" Port="P12" Point="O" /&gt;
        &lt;SNZOUT4 PIOR64="0" Port="P70" Point="O" /&gt;
        &lt;SNZOUT5 PIOR65="0" Port="P71" Point="O" /&gt;
        &lt;SNZOUT6 PIOR66="0" Port="P72" Point="O" /&gt;
        &lt;SNZOUT7 PIOR67="0" Port="P73" Point="O" /&gt;
      &lt;/SNOOZE&gt;
      &lt;LIN&gt;
        &lt;LTxD0 Chip="RL78F13_80pin,RL78F13_64pin,RL78F13_48pin,RL78F13_32pin" PIOR44="0" Port="P13" Point="O" /&gt;
        &lt;LRxD0 Chip="RL78F13_80pin,RL78F13_64pin,RL78F13_48pin,RL78F13_32pin" PIOR44="0" Port="P14" Point="I" /&gt;
      &lt;/LIN&gt;
      &lt;CAN&gt;
        &lt;CTxD0 Chip="R5F10BME,R5F10BMF,R5F10BMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,R5F10BAC" PIOR46="0" Port="P10" Point="O" /&gt;
        &lt;CRxD0 Chip="R5F10BME,R5F10BMF,R5F10BMG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,R5F10BAC" PIOR46="0" Port="P11" Point="I" /&gt;
      &lt;/CAN&gt;
      &lt;Others&gt;
        &lt;VDD AltFunc="VDD" Point="-" /&gt;
        &lt;VSS AltFunc="VSS" Point="-" /&gt;
        &lt;EVDD0 Chip="RL78F13_64pin,RL78F13_80pin" AltFunc="EVDD0" Point="-" /&gt;
        &lt;EVSS0 Chip="RL78F13_64pin,RL78F13_80pin" AltFunc="EVSS0" Point="-" /&gt;
        &lt;REGC AltFunc="REGC" Point="-" /&gt;
        &lt;_RESET AltFunc="_RESET" RealName="_RESET" Point="I" /&gt;
      &lt;/Others&gt;
    &lt;/PIN&gt;
    &lt;INT&gt;
      &lt;CGC&gt;
        &lt;INTCLM InUse="0" ISR="r_cgc_clockmonitor_interrupt" /&gt;
        &lt;INTRAM InUse="0" ISR="r_cgc_ram_ecc_interrupt" /&gt;
        &lt;INTSPM InUse="0" ISR="r_cgc_stackpointer_interrupt" /&gt;
      &lt;/CGC&gt;
      &lt;INTC&gt;
        &lt;INTP&gt;
          &lt;INTP0 InUse="0" ISR="r_intc0_interrupt" /&gt;
          &lt;INTP1 InUse="0" ISR="r_intc1_interrupt" /&gt;
          &lt;INTP2 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin,RL78F13_30pin,RL78F13_32pin,RL78F13_20pin" PIOR52="0" InUse="0" ISR="r_intc2_interrupt" /&gt;
          &lt;INTP3 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin,RL78F13_30pin,RL78F13_32pin,RL78F13_20pin" PIOR53="0" InUse="0" ISR="r_intc3_interrupt" /&gt;
          &lt;INTP4 InUse="0" ISR="r_intc4_interrupt" /&gt;
          &lt;INTP5 Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" InUse="0" ISR="r_intc5_interrupt" /&gt;
          &lt;INTP6 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" InUse="0" ISR="r_intc6_interrupt" /&gt;
          &lt;INTP7 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" InUse="0" ISR="r_intc7_interrupt" /&gt;
          &lt;INTP8 Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin" InUse="0" ISR="r_intc8_interrupt" /&gt;
          &lt;INTP9 Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin" InUse="0" ISR="r_intc9_interrupt" /&gt;
          &lt;INTP10 Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin" InUse="0" ISR="r_intc10_interrupt" /&gt;
          &lt;INTP11 Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin" InUse="0" ISR="r_intc11_interrupt" /&gt;
        &lt;/INTP&gt;
        &lt;KEY&gt;
          &lt;INTKR Chip="RL78F13_80pin" PIOR50="0" InUse="0" ISR="r_key_interrupt" /&gt;
        &lt;/KEY&gt;
      &lt;/INTC&gt;
      &lt;Serial&gt;
        &lt;SAU0&gt;
          &lt;INTCSI00 InUse="0" ISR="r_csi00_interrupt" /&gt;
          &lt;INTCSI01 InUse="0" ISR="r_csi01_interrupt" /&gt;
          &lt;INTST0 InUse="0" ISR="r_uart0_interrupt_send" /&gt;
          &lt;INTSR0 InUse="0" ISR="r_uart0_interrupt_receive" /&gt;
          &lt;INTIIC00 InUse="0" ISR="r_iic00_interrupt" /&gt;
          &lt;INTIIC01 InUse="0" ISR="r_iic01_interrupt" /&gt;
        &lt;/SAU0&gt;
        &lt;SAU1&gt;
          &lt;INTCSI10 InUse="0" ISR="r_csi10_interrupt" /&gt;
          &lt;INTCSI11 InUse="0" ISR="r_csi11_interrupt" /&gt;
          &lt;INTST1 InUse="0" ISR="r_uart1_interrupt_send" /&gt;
          &lt;INTSR1 InUse="0" ISR="r_uart1_interrupt_receive" /&gt;
          &lt;INTIIC10 InUse="0" ISR="r_iic10_interrupt" /&gt;
          &lt;INTIIC11 InUse="0" ISR="r_iic11_interrupt" /&gt;
        &lt;/SAU1&gt;
        &lt;IICA0&gt;
          &lt;INTIICA0 InUse="0" ISR="r_iica0_interrupt" /&gt;
        &lt;/IICA0&gt;
      &lt;/Serial&gt;
      &lt;ADC&gt;
        &lt;INTAD InUse="0" ISR="r_adc_interrupt" IsDMATrigger="true" /&gt;
      &lt;/ADC&gt;
      &lt;TAU&gt;
        &lt;TAU0&gt;
          &lt;Channel0&gt;
            &lt;INTTM00 InUse="1" ISR="r_tau0_channel0_interrupt" /&gt;
          &lt;/Channel0&gt;
          &lt;Channel1&gt;
            &lt;INTTM01 InUse="0" ISR="r_tau0_channel1_interrupt" /&gt;
            &lt;INTTM01H InUse="0" ISR="r_tau0_channel1_higher8bits_interrupt" /&gt;
          &lt;/Channel1&gt;
          &lt;Channel2&gt;
            &lt;INTTM02 InUse="0" ISR="r_tau0_channel2_interrupt" /&gt;
          &lt;/Channel2&gt;
          &lt;Channel3&gt;
            &lt;INTTM03 InUse="0" ISR="r_tau0_channel3_interrupt" /&gt;
            &lt;INTTM03H InUse="0" ISR="r_tau0_channel3_higher8bits_interrupt" /&gt;
          &lt;/Channel3&gt;
          &lt;Channel4&gt;
            &lt;INTTM04 InUse="0" ISR="r_tau0_channel4_interrupt" /&gt;
          &lt;/Channel4&gt;
          &lt;Channel5&gt;
            &lt;INTTM05 InUse="0" ISR="r_tau0_channel5_interrupt" /&gt;
          &lt;/Channel5&gt;
          &lt;Channel6&gt;
            &lt;INTTM06 InUse="0" ISR="r_tau0_channel6_interrupt" /&gt;
          &lt;/Channel6&gt;
          &lt;Channel7&gt;
            &lt;INTTM07 InUse="0" ISR="r_tau0_channel7_interrupt" /&gt;
          &lt;/Channel7&gt;
        &lt;/TAU0&gt;
        &lt;TAU1&gt;
          &lt;Channel0&gt;
            &lt;INTTM10 InUse="0" ISR="r_tau1_channel0_interrupt" /&gt;
          &lt;/Channel0&gt;
          &lt;Channel1&gt;
            &lt;INTTM11 InUse="0" ISR="r_tau1_channel1_interrupt" /&gt;
            &lt;INTTM11H InUse="0" ISR="r_tau1_channel1_higher8bits_interrupt" /&gt;
          &lt;/Channel1&gt;
          &lt;Channel2&gt;
            &lt;INTTM12 InUse="0" ISR="r_tau1_channel2_interrupt" /&gt;
          &lt;/Channel2&gt;
          &lt;Channel3&gt;
            &lt;INTTM13 InUse="0" ISR="r_tau1_channel3_interrupt" /&gt;
            &lt;INTTM13H InUse="0" ISR="r_tau1_channel3_higher8bits_interrupt" /&gt;
          &lt;/Channel3&gt;
          &lt;Channel4&gt;
            &lt;INTTM14 InUse="0" ISR="r_tau1_channel4_interrupt" /&gt;
          &lt;/Channel4&gt;
          &lt;Channel5&gt;
            &lt;INTTM15 InUse="0" ISR="r_tau1_channel5_interrupt" /&gt;
          &lt;/Channel5&gt;
          &lt;Channel6&gt;
            &lt;INTTM16 InUse="0" ISR="r_tau1_channel6_interrupt" /&gt;
          &lt;/Channel6&gt;
          &lt;Channel7&gt;
            &lt;INTTM17 InUse="0" ISR="r_tau1_channel7_interrupt" /&gt;
          &lt;/Channel7&gt;
        &lt;/TAU1&gt;
        &lt;TMRJ0&gt;
          &lt;INTTRJ0 InUse="0" ISR="r_tmr_rj0_interrupt" /&gt;
        &lt;/TMRJ0&gt;
        &lt;TMRD0&gt;
          &lt;INTTRD0 InUse="0" ISR="r_tmr_rd0_interrupt" /&gt;
        &lt;/TMRD0&gt;
        &lt;TMRD1&gt;
          &lt;INTTRD1 InUse="0" ISR="r_tmr_rd1_interrupt" /&gt;
        &lt;/TMRD1&gt;
      &lt;/TAU&gt;
      &lt;RTC&gt;
        &lt;INTRTC InUse="0" ISR="r_rtc_interrupt" /&gt;
      &lt;/RTC&gt;
      &lt;WDT&gt;
        &lt;INTWDTI InUse="1" ISR="r_wdt_interrupt" /&gt;
      &lt;/WDT&gt;
      &lt;LVD&gt;
        &lt;INTLVI InUse="0" ISR="r_lvd_interrupt" IsDMATrigger="true" /&gt;
      &lt;/LVD&gt;
    &lt;/INT&gt;
    &lt;FUNC&gt;
      &lt;Common&gt;
        &lt;r_main.c UserName="r_main.c" LibName="main.c" IsLibrary="false" InUse="2"&gt;
          &lt;Type main="void main(void)" R_MAIN_UserInit="void R_MAIN_UserInit(void)" /&gt;
          &lt;main UserName="main" LibName="main" FixedName="" InUse="2" ForRTOS="false" Init="" /&gt;
          &lt;R_MAIN_UserInit UserName="R_MAIN_UserInit" LibName="R_MAIN_UserInit" InUse="2" /&gt;
        &lt;/r_main.c&gt;
        &lt;r_systeminit.c UserName="r_systeminit.c" LibName="systeminit.c" Compiler="CARL78,ICCRL78,CCRL" InUse="1"&gt;
          &lt;Type systeminit="void R_Systeminit(void)" hdwinit="void hdwinit(void)" low_level_init="int __low_level_init(void)" inti_handler="void inti_handler(void)" idle_handler="void idle_handler(void)" /&gt;
          &lt;R_Systeminit UserName="R_Systeminit" LibName="systeminit" InUse="1" Init="" /&gt;
          &lt;hdwinit UserName="hdwinit" LibName="hdwinit" FixedName="" Compiler="CARL78,CCRL" InUse="1" Init="" /&gt;
          &lt;__low_level_init UserName="" LibName="low_level_init" FixedName="" Compiler="ICCRL78" InUse="1" Init="" /&gt;
        &lt;/r_systeminit.c&gt;
        &lt;r_hardware_setup.c UserName="" LibName="hardwaresetup.c" Compiler="GCCRL78" InUse="1"&gt;
          &lt;Type systeminit="void R_Systeminit(void)" hardwaresetup="void HardwareSetup(void)" /&gt;
          &lt;R_Systeminit UserName="" LibName="systeminit" InUse="1" Init="" /&gt;
          &lt;HardwareSetup UserName="" LibName="hardwaresetup" FixedName="" InUse="1" Init="" /&gt;
        &lt;/r_hardware_setup.c&gt;
        &lt;r_cg_vector_table.c UserName="" LibName="vectortable.c" Compiler="GCCRL78" InUse="1"&gt;
          &lt;Type R_Dummy="void R_Dummy(void)" /&gt;
          &lt;R_Dummy UserName="R_Dummy" LibName="R_Dummy" InUse="1" /&gt;
        &lt;/r_cg_vector_table.c&gt;
        &lt;r_reset_program.asm UserName="" LibName="resetprogram.s" Compiler="GCCRL78" InUse="1" /&gt;
        &lt;r_cg_interrupt_handlers.h UserName="" LibName="interrupthandlers.h" Compiler="GCCRL78" InUse="1" /&gt;
        &lt;r_cg_macrodriver.h UserName="r_cg_macrodriver.h" LibName="macrodriver1.h" InUse="1" /&gt;
        &lt;r_cg_userdefine.h UserName="r_cg_userdefine.h" LibName="userdefine.h" InUse="1" /&gt;
        &lt;r_lk.dr UserName="" LibName="lk.dr" IsLibrary="false" Compiler="CARL78" InUse="1" /&gt;
        &lt;r_mdlnk.xcl UserName="" LibName="md_lnk.xcl" Visible="false" IsLibrary="false" Compiler="ICCRL78" InUse="1" /&gt;
        &lt;iodefine.head UserName="" LibName="iodefine.head" Visible="false" IsLibrary="false" Compiler="GCCRL78" InUse="1" /&gt;
        &lt;iodefineext.head UserName="" LibName="iodefineext.head" Visible="false" IsLibrary="false" Compiler="GCCRL78" InUse="1" /&gt;
        &lt;mdt.customdebuglinker UserName="" LibName="mdt.customdebuglinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;mdt.debuglinker UserName="" LibName="mdt.debuglinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;mdt.hardwaredebuglinker UserName="" LibName="mdt.hardwaredebuglinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;mdt.releaselinker UserName="" LibName="mdt.releaselinker" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;mdt.project UserName="" LibName="mdt.project" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;mdt.cproject UserName="" LibName="mdt.cproject" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;mdt.info UserName="" LibName="mdt.info" Visible="false" IsLibrary="false" Compiler="GCCRL78" ForAP="true" InUse="1" /&gt;
        &lt;r_mdt.ipcf UserName="" LibName="mdt.ipcf" Visible="false" IsLibrary="false" Compiler="ICCRL78" ForAP="true" InUse="1" /&gt;
        &lt;r_mdt.eww UserName="" LibName="mdt.eww" Visible="false" IsLibrary="false" Compiler="ICCRL78" ForAP="true" InUse="1" /&gt;
        &lt;r_mdt.ewp UserName="" LibName="rl78mdt.ewp" Visible="false" IsLibrary="false" Compiler="ICCRL78" ForAP="true" InUse="1" /&gt;
        &lt;r_mdt.txt UserName="r_mdt.txt" LibName="mdt.txt" Visible="false" IsLibrary="false" Compiler="CARL78,CCRL" ForAP="true" InUse="1" /&gt;
      &lt;/Common&gt;
      &lt;CGC&gt;
        &lt;r_cg_cgc.c UserName="r_cg_cgc.c" LibName=".c" InUse="1"&gt;
          &lt;Type R_CGC_Create="void R_CGC_Create(void)" R_CGC_Set_ClockMode="MD_STATUS R_CGC_Set_ClockMode(enum ClockMode mode)" R_CGC_ClockMonitor_Start="void R_CGC_ClockMonitor_Start(void)" R_CGC_ClockMonitor_Stop="void R_CGC_ClockMonitor_Stop(void)" R_CGC_StackPointer_Start="void R_CGC_StackPointer_Start(void)" R_CGC_StackPointer_Stop="void R_CGC_StackPointer_Stop(void)" R_CGC_RAMECC_Start="void R_CGC_RAMECC_Start(void)" R_CGC_RAMECC_Stop="void R_CGC_RAMECC_Stop(void)" /&gt;
          &lt;R_CGC_Create UserName="R_CGC_Create" LibName="R_CGC_Create" InUse="1" Init="1" InitMode="" /&gt;
          &lt;R_CGC_Set_ClockMode UserName="R_CGC_Set_ClockMode" LibName="R_CGC_Set_ClockMode" InUse="0" /&gt;
          &lt;R_CGC_ClockMonitor_Start UserName="R_CGC_ClockMonitor_Start" LibName="R_CGC_ClockMonitor_Start" InUse="0" /&gt;
          &lt;R_CGC_ClockMonitor_Stop UserName="R_CGC_ClockMonitor_Stop" LibName="R_CGC_ClockMonitor_Stop" InUse="0" /&gt;
          &lt;R_CGC_StackPointer_Start UserName="R_CGC_StackPointer_Start" LibName="R_CGC_StackPointer_Start" InUse="0" /&gt;
          &lt;R_CGC_StackPointer_Stop UserName="R_CGC_StackPointer_Stop" LibName="R_CGC_StackPointer_Stop" InUse="0" /&gt;
          &lt;R_CGC_RAMECC_Start UserName="R_CGC_RAMECC_Start" LibName="R_CGC_RAMECC_Start" InUse="0" /&gt;
          &lt;R_CGC_RAMECC_Stop UserName="R_CGC_RAMECC_Stop" LibName="R_CGC_RAMECC_Stop" InUse="0" /&gt;
        &lt;/r_cg_cgc.c&gt;
        &lt;r_cg_cgc_user.c UserName="r_cg_cgc_user.c" LibName="_user.c" InUse="1"&gt;
          &lt;Type R_CGC_Get_ResetSource="void R_CGC_Get_ResetSource(void)" R_CGC_Create_UserInit="void R_CGC_Create_UserInit(void)" r_cgc_clockmonitor_interrupt="__interrupt static void r_cgc_clockmonitor_interrupt(void)" r_cgc_stackpointer_interrupt="__interrupt static void r_cgc_stackpointer_interrupt(void)" r_cgc_ram_ecc_interrupt="__interrupt static void r_cgc_ram_ecc_interrupt(void)" /&gt;
          &lt;R_CGC_Create_UserInit UserName="R_CGC_Create_UserInit" LibName="R_CGC_Create_UserInit" InUse="0" /&gt;
          &lt;R_CGC_Get_ResetSource UserName="R_CGC_Get_ResetSource" LibName="R_CGC_Get_ResetSource" Init="0" InUse="1" /&gt;
          &lt;r_cgc_clockmonitor_interrupt UserName="r_cgc_clockmonitor_interrupt" INTHandle="" LibName="r_cgc_clockmonitor_interrupt" InUse="0" /&gt;
          &lt;r_cgc_stackpointer_interrupt UserName="r_cgc_stackpointer_interrupt" INTHandle="" LibName="r_cgc_stackpointer_interrupt" InUse="0" /&gt;
          &lt;r_cgc_ram_ecc_interrupt UserName="r_cgc_ram_ecc_interrupt" INTHandle="" LibName="r_cgc_ram_ecc_interrupt" InUse="0" /&gt;
        &lt;/r_cg_cgc_user.c&gt;
        &lt;r_cg_cgc.h UserName="r_cg_cgc.h" LibName=".h" InUse="1" /&gt;
        &lt;r_cg_pfdl.c UserName="r_cg_pfdl.c" LibName="_pfdl.c" InUse="1"&gt;
          &lt;Type R_FDL_Create="void R_FDL_Create(void)" R_FDL_Write="pfdl_status_t R_FDL_Write(pfdl_u16 index, __near pfdl_u08* buffer, pfdl_u16 bytecount)" R_FDL_Read="pfdl_status_t R_FDL_Read(pfdl_u16 index, __near pfdl_u08* buffer, pfdl_u16 bytecount)" R_FDL_Erase="pfdl_status_t R_FDL_Erase(pfdl_u16 blockno)" R_FDL_Open="void R_FDL_Open(void)" R_FDL_Close="void PFDL_Close(void)" R_FDL_BlankCheck="pfdl_status_t R_FDL_BlankCheck(pfdl_u16 index, pfdl_u16 bytecount)" R_FDL_IVerify="pfdl_status_t R_FDL_IVerify(pfdl_u16 index, pfdl_u16 bytecount)" /&gt;
          &lt;R_FDL_Create UserName="R_FDL_Create" LibName="R_FDL_Create" InUse="0" InitMode="" /&gt;
          &lt;R_FDL_Write UserName="R_FDL_Write" LibName="R_FDL_Write" InUse="0" /&gt;
          &lt;R_FDL_Read UserName="R_FDL_Read" LibName="R_FDL_Read" InUse="0" /&gt;
          &lt;R_FDL_Erase UserName="R_FDL_Erase" LibName="R_FDL_Erase" InUse="0" /&gt;
          &lt;R_FDL_Open UserName="R_FDL_Open" LibName="R_FDL_Open" InUse="0" /&gt;
          &lt;R_FDL_Close UserName="R_FDL_Close" LibName="R_FDL_Close" InUse="0" /&gt;
          &lt;R_FDL_BlankCheck UserName="R_FDL_BlankCheck" LibName="R_FDL_BlankCheck" InUse="0" /&gt;
          &lt;R_FDL_IVerify UserName="R_FDL_IVerify" LibName="R_FDL_IVerify" InUse="0" /&gt;
        &lt;/r_cg_pfdl.c&gt;
        &lt;r_cg_pfdl.h UserName="r_cg_pfdl.h" LibName="_pfdl.h" InUse="0" /&gt;
      &lt;/CGC&gt;
      &lt;PORT&gt;
        &lt;r_cg_port.c UserName="r_cg_port.c" LibName=".c"&gt;
          &lt;Type R_PORT_Create="void R_PORT_Create(void)" /&gt;
          &lt;R_PORT_Create UserName="R_PORT_Create" LibName="R_PORT_Create" Init="1" InitMode="" /&gt;
        &lt;/r_cg_port.c&gt;
        &lt;r_cg_port_user.c UserName="r_cg_port_user.c" LibName="_user.c"&gt;
          &lt;Type R_PORT_Create_UserInit="void R_PORT_Create_UserInit(void)" /&gt;
          &lt;R_PORT_Create_UserInit UserName="R_PORT_Create_UserInit" LibName="R_PORT_Create_UserInit" /&gt;
        &lt;/r_cg_port_user.c&gt;
        &lt;r_cg_port.h UserName="r_cg_port.h" LibName=".h" /&gt;
      &lt;/PORT&gt;
      &lt;INTC&gt;
        &lt;r_cg_intc.c UserName="r_cg_intc.c" LibName=".c" InUse=""&gt;
          &lt;Type R_INTC_Create="void R_INTC_Create(void)" R_INTCn_Start="void R_INTCn_Start(void)" R_INTCn_Stop="void R_INTCn_Stop(void)" R_KEY_Create="void R_KEY_Create(void)" R_KEY_Start="void R_KEY_Start(void)" R_KEY_Stop="void R_KEY_Stop(void)" /&gt;
          &lt;INTP&gt;
            &lt;R_INTC_Create UserName="R_INTC_Create" LibName="R_INTC_Create" InUse="" Init="2" InitMode="" /&gt;
            &lt;INTP0&gt;
              &lt;R_INTC0_Start UserName="R_INTC0_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC0_Stop UserName="R_INTC0_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP0&gt;
            &lt;INTP1&gt;
              &lt;R_INTC1_Start UserName="R_INTC1_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC1_Stop UserName="R_INTC1_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP1&gt;
            &lt;INTP2 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
              &lt;R_INTC2_Start UserName="R_INTC2_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC2_Stop UserName="R_INTC2_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP2&gt;
            &lt;INTP3 Chip="RL78F13_64pin,RL78F13_80pin"&gt;
              &lt;R_INTC3_Start UserName="R_INTC3_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC3_Stop UserName="R_INTC3_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP3&gt;
            &lt;INTP4&gt;
              &lt;R_INTC4_Start UserName="R_INTC4_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC4_Stop UserName="R_INTC4_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP4&gt;
            &lt;INTP5 Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
              &lt;R_INTC5_Start UserName="R_INTC5_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC5_Stop UserName="R_INTC5_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP5&gt;
            &lt;INTP6 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
              &lt;R_INTC6_Start UserName="R_INTC6_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC6_Stop UserName="R_INTC6_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP6&gt;
            &lt;INTP7 Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
              &lt;R_INTC7_Start UserName="R_INTC7_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC7_Stop UserName="R_INTC7_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP7&gt;
            &lt;INTP8 Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin"&gt;
              &lt;R_INTC8_Start UserName="R_INTC8_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC8_Stop UserName="R_INTC8_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP8&gt;
            &lt;INTP9 Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin"&gt;
              &lt;R_INTC9_Start UserName="R_INTC9_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC9_Stop UserName="R_INTC9_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP9&gt;
            &lt;INTP10 Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin"&gt;
              &lt;R_INTC10_Start UserName="R_INTC10_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC10_Stop UserName="R_INTC10_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP10&gt;
            &lt;INTP11 Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin"&gt;
              &lt;R_INTC11_Start UserName="R_INTC11_Start" LibName="R_INTCn_Start" InUse="" /&gt;
              &lt;R_INTC11_Stop UserName="R_INTC11_Stop" LibName="R_INTCn_Stop" InUse="" /&gt;
            &lt;/INTP11&gt;
          &lt;/INTP&gt;
          &lt;KEY Chip="RL78F13_80pin" PIOR50="0"&gt;
            &lt;R_KEY_Create UserName="R_KEY_Create" LibName="R_KEY_Create" InUse="" Init="2" InitMode="" /&gt;
            &lt;R_KEY_Start UserName="R_KEY_Start" LibName="R_KEY_Start" InUse="" /&gt;
            &lt;R_KEY_Stop UserName="R_KEY_Stop" LibName="R_KEY_Stop" InUse="" /&gt;
          &lt;/KEY&gt;
        &lt;/r_cg_intc.c&gt;
        &lt;r_cg_intc_user.c UserName="r_cg_intc_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_INTC_Create_UserInit="void R_INTC_Create_UserInit(void)" r_intc0_interrupt="__interrupt static void r_intc0_interrupt(void)" r_intc1_interrupt="__interrupt static void r_intc1_interrupt(void)" r_intc2_interrupt="__interrupt static void r_intc2_interrupt(void)" r_intc3_interrupt="__interrupt static void r_intc3_interrupt(void)" r_intc4_interrupt="__interrupt static void r_intc4_interrupt(void)" r_intc5_interrupt="__interrupt static void r_intc5_interrupt(void)" r_intc6_interrupt="__interrupt static void r_intc6_interrupt(void)" r_intc7_interrupt="__interrupt static void r_intc7_interrupt(void)" r_intc8_interrupt="__interrupt static void r_intc8_interrupt(void)" r_intc9_interrupt="__interrupt static void r_intc9_interrupt(void)" r_intc10_interrupt="__interrupt static void r_intc10_interrupt(void)" r_intc11_interrupt="__interrupt static void r_intc11_interrupt(void)" R_KEY_Create_UserInit="void R_KEY_Create_UserInit(void)" r_key_interrupt="__interrupt static void r_key_interrupt(void)" /&gt;
          &lt;INTP&gt;
            &lt;R_INTC_Create_UserInit UserName="R_INTC_Create_UserInit" LibName="R_INTC_Create_UserInit" InUse="" /&gt;
            &lt;r_intc0_interrupt UserName="r_intc0_interrupt" LibName="r_intc0_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc1_interrupt UserName="r_intc1_interrupt" LibName="r_intc1_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc2_interrupt Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" UserName="r_intc2_interrupt" LibName="r_intc2_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc3_interrupt Chip="RL78F13_64pin,RL78F13_80pin" UserName="r_intc3_interrupt" LibName="r_intc3_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc4_interrupt UserName="r_intc4_interrupt" LibName="r_intc4_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc5_interrupt Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" UserName="r_intc5_interrupt" LibName="r_intc5_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc6_interrupt Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" UserName="r_intc6_interrupt" LibName="r_intc6_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc7_interrupt Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" UserName="r_intc7_interrupt" LibName="r_intc7_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc8_interrupt Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin" UserName="r_intc8_interrupt" LibName="r_intc8_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc9_interrupt Chip="R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10AGF,R5F10AGG,R5F10ALF,R5F10ALG,RL78F13_80pin" UserName="r_intc9_interrupt" LibName="r_intc9_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc10_interrupt Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin" UserName="r_intc10_interrupt" LibName="r_intc10_interrupt" INTHandle="" InUse="" /&gt;
            &lt;r_intc11_interrupt Chip="R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10ALF,R5F10ALG,RL78F13_80pin" UserName="r_intc11_interrupt" LibName="r_intc11_interrupt" INTHandle="" InUse="" /&gt;
          &lt;/INTP&gt;
          &lt;KEY Chip="RL78F13_80pin" PIOR50="0"&gt;
            &lt;R_KEY_Create_UserInit UserName="R_KEY_Create_UserInit" LibName="R_KEY_Create_UserInit" InUse="" /&gt;
            &lt;r_key_interrupt UserName="r_key_interrupt" LibName="r_key_interrupt" INTHandle="" InUse="" /&gt;
          &lt;/KEY&gt;
        &lt;/r_cg_intc_user.c&gt;
        &lt;r_cg_intc.h UserName="r_cg_intc.h" LibName=".h" InUse="" /&gt;
      &lt;/INTC&gt;
      &lt;Serial&gt;
        &lt;r_cg_serial.c UserName="r_cg_serial.c" LibName=".c" InUse=""&gt;
          &lt;Type R_SAUn_Create="void R_SAUn_Create(void)" R_SAUn_Set_PowerOff="void R_SAUn_Set_PowerOff(void)" R_SAUn_Set_SnoozeOn="void R_SAUn_Set_SnoozeOn(void)" R_SAUn_Set_SnoozeOff="void R_SAUn_Set_SnoozeOff(void)" R_UARTn_Create="void R_UARTn_Create(void)" R_UARTn_Send="MD_STATUS R_UARTn_Send(uint8_t const * tx_buf, uint16_t tx_num)" R_UARTn_Receive="MD_STATUS R_UARTn_Receive(uint8_t const * rx_buf, uint16_t rx_num)" R_UARTn_Start="void R_UARTn_Start(void)" R_UARTn_Stop="void R_UARTn_Stop(void)" R_CSIn_Create="void R_CSIn_Create(void)" R_CSIn_Send="MD_STATUS R_CSIn_Send(uint8_t const * tx_buf, uint16_t tx_num)" R_CSIn_Receive="MD_STATUS R_CSIn_Receive(uint8_t const * rx_buf, uint16_t rx_num) " R_CSIn_Send_Receive="MD_STATUS R_CSIn_Send_Receive(uint8_t const * tx_buf, uint16_t tx_num, uint8_t const * rx_buf) " R_CSIn_Start="void R_CSIn_Start(void)" R_CSIn_Stop="void R_CSIn_Stop(void)" R_IICn_Create="void R_IICn_Create(void)" R_IICn_Master_Send="void R_IICn_Master_Send(uint8_t adr, uint8_t const * tx_buf, uint16_t txnum)" R_IICn_Master_Receive="void R_IICn_Master_Receive(uint8_t adr, uint8_t const * rx_buf, uint16_t rx_num) " R_IICn_Stop="void R_IICn_Stop(void)" R_IICn_StartCondition="void R_IICn_StartCondition(void)" R_IICn_StopCondition="void R_IICn_StopCondition(void)" R_UARTFn_Create="void R_UARTFn_Create(void)" R_UARTFn_Send="MD_STATUS R_UARTFn_Send(uint8_t * const tx_buf, uint16_t tx_num)" R_UARTFn_Receive="MD_STATUS R_UARTFn_Receive(uint8_t * const rx_buf, uint16_t rx_num)" R_UARTFn_Set_ComparisonData="void R_UARTFn_Set_ComparisonData(uint16_t com_data)" R_UARTFn_Set_DataComparisonOn="void R_UARTFn_Set_DataComparisonOn(void)" R_UARTFn_Set_DataComparisonOff="void R_UARTFn_Set_DataComparisonOff(void)" R_UARTFn_Set_PowerOff="void R_UARTFn_Set_PowerOff(void)" R_IICAn_Create="void R_IICAn_Create(void)" R_IICAn_Master_Send="MD_STATUS R_IICAn_Master_Send(uint8_t adr, uint8_t * const tx_buf, uint16_t tx_num, uint8_t wait)" R_IICAn_Master_Receive="MD_STATUS R_IICAn_Master_Receive(uint8_t adr, uint8_t * const rx_buf, uint16_t rx_num, uint8_t wait)" R_IICAn_Slave_Send="void R_IICAn_Slave_Send(uint8_t * const tx_buf, uint16_t tx_num)" R_IICAn_Slave_Receive="void R_IICAn_Slave_Receive(uint8_t * const rx_buf, uint16_t rx_num)" R_IICAn_Stop="void R_IICAn_Stop(void)" R_IICAn_StopCondition="void R_IICAn_StopCondition(void)" R_IICAn_Set_SnoozeOn="void R_IICAn_Set_SnoozeOn(void)" R_IICAn_Set_SnoozeOff="void R_IICAn_Set_SnoozeOff(void)" R_IICAn_Set_PowerOff="void R_IICAn_Set_PowerOff(void)" /&gt;
          &lt;SAU0 InUse=""&gt;
            &lt;R_SAU0_Create UserName="R_SAU0_Create" LibName="R_SAUn_Create" InUse="" Init="1" InitMode="" /&gt;
            &lt;R_SAU0_Set_PowerOff UserName="R_SAU0_Set_PowerOff" LibName="R_SAUn_Set_PowerOff" InUse="" /&gt;
            &lt;R_SAU0_Set_SnoozeOn UserName="R_SAU0_Set_SnoozeOn" LibName="R_SAUn_Set_SnoozeOn" InUse="" /&gt;
            &lt;R_SAU0_Set_SnoozeOff UserName="R_SAU0_Set_SnoozeOff" LibName="R_SAUn_Set_SnoozeOff" InUse="" /&gt;
            &lt;UART0 InUse=""&gt;
              &lt;R_UART0_Create UserName="R_UART0_Create" LibName="R_UARTn_Create" InUse="" InitMode="" /&gt;
              &lt;R_UART0_Start UserName="R_UART0_Start" LibName="R_UARTn_Start" InUse="" /&gt;
              &lt;R_UART0_Stop UserName="R_UART0_Stop" LibName="R_UARTn_Stop" InUse="" /&gt;
              &lt;R_UART0_Send UserName="R_UART0_Send" LibName="R_UARTn_Send" InUse="" /&gt;
              &lt;R_UART0_Receive UserName="R_UART0_Receive" LibName="R_UARTn_Receive" InUse="" /&gt;
            &lt;/UART0&gt;
            &lt;CSI00 InUse=""&gt;
              &lt;R_CSI00_Create UserName="R_CSI00_Create" LibName="R_CSIn_Create" InUse="" InitMode="" /&gt;
              &lt;R_CSI00_Start UserName="R_CSI00_Start" LibName="R_CSIn_Start" InUse="" /&gt;
              &lt;R_CSI00_Stop UserName="R_CSI00_Stop" LibName="R_CSIn_Stop" InUse="" /&gt;
              &lt;R_CSI00_Send UserName="R_CSI00_Send" LibName="R_CSIn_Send" InUse="" /&gt;
              &lt;R_CSI00_Receive UserName="R_CSI00_Receive" LibName="R_CSIn_Receive" InUse="" /&gt;
              &lt;R_CSI00_Send_Receive UserName="R_CSI00_Send_Receive" LibName="R_CSIn_Send_Receive" InUse="" /&gt;
            &lt;/CSI00&gt;
            &lt;CSI01 InUse="" Chip="RL78F13_64pin,RL78F13_80pin,RL78F13_48pin,RL78F13_32pin" PIOR41="0"&gt;
              &lt;R_CSI01_Create UserName="R_CSI01_Create" LibName="R_CSIn_Create" InUse="" InitMode="" /&gt;
              &lt;R_CSI01_Start UserName="R_CSI01_Start" LibName="R_CSIn_Start" InUse="" /&gt;
              &lt;R_CSI01_Stop UserName="R_CSI01_Stop" LibName="R_CSIn_Stop" InUse="" /&gt;
              &lt;R_CSI01_Send UserName="R_CSI01_Send" LibName="R_CSIn_Send" InUse="" /&gt;
              &lt;R_CSI01_Receive UserName="R_CSI01_Receive" LibName="R_CSIn_Receive" InUse="" /&gt;
              &lt;R_CSI01_Send_Receive UserName="R_CSI01_Send_Receive" LibName="R_CSIn_Send_Receive" InUse="" /&gt;
            &lt;/CSI01&gt;
            &lt;IIC00 InUse=""&gt;
              &lt;R_IIC00_Create UserName="R_IIC00_Create" LibName="R_IICn_Create" InUse="" InitMode="" /&gt;
              &lt;R_IIC00_Master_Send UserName="R_IIC00_Master_Send" LibName="R_IICn_Master_Send" InUse="" /&gt;
              &lt;R_IIC00_Master_Receive UserName="R_IIC00_Master_Receive" LibName="R_IICn_Master_Receive" InUse="" /&gt;
              &lt;R_IIC00_Stop UserName="R_IIC00_Stop" LibName="R_IICn_Stop" InUse="" /&gt;
              &lt;R_IIC00_StartCondition UserName="R_IIC00_StartCondition" LibName="R_IICn_StartCondition" InUse="" /&gt;
              &lt;R_IIC00_StopCondition UserName="R_IIC00_StopCondition" LibName="R_IICn_StopCondition" InUse="" /&gt;
            &lt;/IIC00&gt;
            &lt;IIC01 InUse="" Chip="RL78F13_64pin,RL78F13_80pin,RL78F13_48pin,RL78F13_32pin" PIOR41="0"&gt;
              &lt;R_IIC01_Create UserName="R_IIC01_Create" LibName="R_IICn_Create" InUse="" InitMode="" /&gt;
              &lt;R_IIC01_Master_Send UserName="R_IIC01_Master_Send" LibName="R_IICn_Master_Send" InUse="" /&gt;
              &lt;R_IIC01_Master_Receive UserName="R_IIC01_Master_Receive" LibName="R_IICn_Master_Receive" InUse="" /&gt;
              &lt;R_IIC01_Stop UserName="R_IIC01_Stop" LibName="R_IICn_Stop" InUse="" /&gt;
              &lt;R_IIC01_StartCondition UserName="R_IIC01_StartCondition" LibName="R_IICn_StartCondition" InUse="" /&gt;
              &lt;R_IIC01_StopCondition UserName="R_IIC01_StopCondition" LibName="R_IICn_StopCondition" InUse="" /&gt;
            &lt;/IIC01&gt;
          &lt;/SAU0&gt;
          &lt;SAU1 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" PIOR42="0" InUse=""&gt;
            &lt;R_SAU1_Create UserName="R_SAU1_Create" LibName="R_SAUn_Create" InUse="" Init="1" InitMode="" /&gt;
            &lt;R_SAU1_Set_PowerOff UserName="R_SAU1_Set_PowerOff" LibName="R_SAUn_Set_PowerOff" InUse="" /&gt;
            &lt;UART1 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" PIOR42="0" InUse=""&gt;
              &lt;R_UART1_Create UserName="R_UART1_Create" LibName="R_UARTn_Create" InUse="" InitMode="" /&gt;
              &lt;R_UART1_Start UserName="R_UART1_Start" LibName="R_UARTn_Start" InUse="" /&gt;
              &lt;R_UART1_Stop UserName="R_UART1_Stop" LibName="R_UARTn_Stop" InUse="" /&gt;
              &lt;R_UART1_Send UserName="R_UART1_Send" LibName="R_UARTn_Send" InUse="" /&gt;
              &lt;R_UART1_Receive UserName="R_UART1_Receive" LibName="R_UARTn_Receive" InUse="" /&gt;
            &lt;/UART1&gt;
            &lt;CSI10 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" InUse=""&gt;
              &lt;R_CSI10_Create UserName="R_CSI10_Create" LibName="R_CSIn_Create" InUse="" InitMode="" /&gt;
              &lt;R_CSI10_Start UserName="R_CSI10_Start" LibName="R_CSIn_Start" InUse="" /&gt;
              &lt;R_CSI10_Stop UserName="R_CSI10_Stop" LibName="R_CSIn_Stop" InUse="" /&gt;
              &lt;R_CSI10_Send UserName="R_CSI10_Send" LibName="R_CSIn_Send" InUse="" /&gt;
              &lt;R_CSI10_Receive UserName="R_CSI10_Receive" LibName="R_CSIn_Receive" InUse="" /&gt;
              &lt;R_CSI10_Send_Receive UserName="R_CSI10_Send_Receive" LibName="R_CSIn_Send_Receive" InUse="" /&gt;
            &lt;/CSI10&gt;
            &lt;CSI11 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG" PIOR43="0" InUse=""&gt;
              &lt;R_CSI11_Create UserName="R_CSI11_Create" LibName="R_CSIn_Create" InUse="" InitMode="" /&gt;
              &lt;R_CSI11_Start UserName="R_CSI11_Start" LibName="R_CSIn_Start" InUse="" /&gt;
              &lt;R_CSI11_Stop UserName="R_CSI11_Stop" LibName="R_CSIn_Stop" InUse="" /&gt;
              &lt;R_CSI11_Send UserName="R_CSI11_Send" LibName="R_CSIn_Send" InUse="" /&gt;
              &lt;R_CSI11_Receive UserName="R_CSI11_Receive" LibName="R_CSIn_Receive" InUse="" /&gt;
              &lt;R_CSI11_Send_Receive UserName="R_CSI11_Send_Receive" LibName="R_CSIn_Send_Receive" InUse="" /&gt;
            &lt;/CSI11&gt;
            &lt;IIC10 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" InUse=""&gt;
              &lt;R_IIC10_Create UserName="R_IIC10_Create" LibName="R_IICn_Create" InUse="" InitMode="" /&gt;
              &lt;R_IIC10_Master_Send UserName="R_IIC10_Master_Send" LibName="R_IICn_Master_Send" InUse="" /&gt;
              &lt;R_IIC10_Master_Receive UserName="R_IIC10_Master_Receive" LibName="R_IICn_Master_Receive" InUse="" /&gt;
              &lt;R_IIC10_Stop UserName="R_IIC10_Stop" LibName="R_IICn_Stop" InUse="" /&gt;
              &lt;R_IIC10_StartCondition UserName="R_IIC10_StartCondition" LibName="R_IICn_StartCondition" InUse="" /&gt;
              &lt;R_IIC10_StopCondition UserName="R_IIC10_StopCondition" LibName="R_IICn_StopCondition" InUse="" /&gt;
            &lt;/IIC10&gt;
            &lt;IIC11 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG" PIOR43="0" InUse=""&gt;
              &lt;R_IIC11_Create UserName="R_IIC11_Create" LibName="R_IICn_Create" InUse="" InitMode="" /&gt;
              &lt;R_IIC11_Master_Send UserName="R_IIC11_Master_Send" LibName="R_IICn_Master_Send" InUse="" /&gt;
              &lt;R_IIC11_Master_Receive UserName="R_IIC11_Master_Receive" LibName="R_IICn_Master_Receive" InUse="" /&gt;
              &lt;R_IIC11_Stop UserName="R_IIC11_Stop" LibName="R_IICn_Stop" InUse="" /&gt;
              &lt;R_IIC11_StartCondition UserName="R_IIC11_StartCondition" LibName="R_IICn_StartCondition" InUse="" /&gt;
              &lt;R_IIC11_StopCondition UserName="R_IIC11_StopCondition" LibName="R_IICn_StopCondition" InUse="" /&gt;
            &lt;/IIC11&gt;
          &lt;/SAU1&gt;
          &lt;IICA0 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" InUse=""&gt;
            &lt;R_IICA0_Create UserName="R_IICA0_Create" LibName="R_IICAn_Create" InUse="" Init="1" InitMode="" /&gt;
            &lt;R_IICA0_Master_Send UserName="R_IICA0_Master_Send" LibName="R_IICAn_Master_Send" InUse="" /&gt;
            &lt;R_IICA0_Master_Receive UserName="R_IICA0_Master_Receive" LibName="R_IICAn_Master_Receive" InUse="" /&gt;
            &lt;R_IICA0_Slave_Send UserName="R_IICA0_Slave_Send" LibName="R_IICAn_Slave_Send" InUse="" /&gt;
            &lt;R_IICA0_Slave_Receive UserName="R_IICA0_Slave_Receive" LibName="R_IICAn_Slave_Receive" InUse="" /&gt;
            &lt;R_IICA0_Stop UserName="R_IICA0_Stop" LibName="R_IICAn_Stop" InUse="" /&gt;
            &lt;R_IICA0_StopCondition UserName="R_IICA0_StopCondition" LibName="R_IICAn_StopCondition" InUse="" /&gt;
            &lt;R_IICA0_Set_SnoozeOn UserName="R_IICA0_Set_SnoozeOn" LibName="R_IICAn_Set_SnoozeOn" InUse="" /&gt;
            &lt;R_IICA0_Set_SnoozeOff UserName="R_IICA0_Set_SnoozeOff" LibName="R_IICAn_Set_SnoozeOff" InUse="" /&gt;
            &lt;R_IICA0_Set_PowerOff UserName="R_IICA0_Set_PowerOff" LibName="R_IICAn_Set_PowerOff" InUse="" /&gt;
          &lt;/IICA0&gt;
        &lt;/r_cg_serial.c&gt;
        &lt;r_cg_serial_user.c UserName="r_cg_serial_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_SAUn_Create_UserInit="void R_SAUn_Create_UserInit(void)" r_uartn_interrupt_receive="__interrupt void r_uartn_interrupt_receive(void)" r_uartn_interrupt_error="__interrupt void r_uartn_interrupt_error(void)" r_uartn_interrupt_send="__interrupt void r_uartn_interrupt_send(void)" r_uartn_callback_sendend="void r_uartn_callback_sendend(void)" r_uartn_callback_receiveend="void r_uartn_callback_receiveend(void)" r_uartn_callback_error="void r_uartn_callback_error(uint16_t err_type)" r_uartn_callback_softwareoverrun="void r_uartn_callback_softwareoverrun(uint16_t err_type)" r_csin_interrupt="__interrupt void r_csin_interrupt(void)" r_csin_callback_receiveend="void r_csin_callback_receiveend(void)" r_csin_callback_error="void r_csin_callback_error(uint16_t err_type)" r_csin_callback_sendend="void r_csin_callback_sendend(void)" r_iicn_interrupt="__interrupt void r_iicn_interrupt(void)" r_iicn_callback_master_receiveend="void r_iicn_callback_master_receiveend(void)" r_iicn_callback_master_sendend="void r_iicn_callback_master_sendend(void)" r_iicn_callback_master_error="void r_iicn_callback_master_error(MD_STATUS flag)" R_UARTFn_Create_UserInit="void R_UARTFn_Create_UserInit(void)" r_uartfn_interrupt_receive="__interrupt static void r_uartfn_interrupt_receive(void)" r_uartfn_interrupt_error="__interrupt static void r_uartfn_interrupt_error(void)" r_uartfn_interrupt_send="__interrupt static void r_uartfn_interrupt_send(void)" r_uartfn_callback_receiveend="static void r_uartfn_callback_receiveend(void)" r_uartfn_callback_sendend="static void r_uartfn_callback_sendend(void)" r_uartfn_callback_error="static void r_uartfn_callback_error(void)" r_uartfn_callback_softwareoverrun="static void r_uartfn_callback_softwareoverrun(uint16_t rx_data)" r_uartfn_callback_expbitdetect="static void r_uartfn_callback_expbitdetect(void)" r_uartfn_callback_idmatch="static void r_uartfn_callback_idmatch(void)" R_IICAn_Create_UserInit="void R_IICAn_Create_UserInit(void)" r_iican_interrupt="__interrupt static r_iican_interrupt(void)" r_iican_callback_master_sendend="static void r_iican_callback_master_sendend(void)" r_iican_callback_master_receiveend="static void r_iican_callback_master_receiveend(void)" r_iican_callback_slave_sendend="static void r_iican_callback_slave_sendend(void)" r_iican_callback_slave_receiveend="static void r_iican_callback_slave_receiveend(void)" r_iican_callback_master_error="static void r_iican_callback_master_error(MD_STATUS flag)" r_iican_callback_slave_error="static void r_iican_callback_slave_error(MD_STATUS flag)" r_iican_callback_getstopcondition="static void r_iican_callback_getstopcondition(void)" /&gt;
          &lt;SAU0 InUse=""&gt;
            &lt;R_SAU0_Create_UserInit UserName="R_SAU0_Create_UserInit" LibName="R_SAUn_Create_UserInit" InUse="" /&gt;
            &lt;UART0 InUse=""&gt;
              &lt;r_uart0_interrupt_receive UserName="r_uart0_interrupt_receive" INTHandle="" LibName="r_uartn_interrupt_receive" InUse="" /&gt;
              &lt;r_uart0_interrupt_send UserName="r_uart0_interrupt_send" INTHandle="" LibName="r_uartn_interrupt_send" InUse="" /&gt;
              &lt;r_uart0_callback_receiveend UserName="r_uart0_callback_receiveend" LibName="r_uartn_callback_receiveend" InUse="" /&gt;
              &lt;r_uart0_callback_sendend UserName="r_uart0_callback_sendend" LibName="r_uartn_callback_sendend" InUse="" /&gt;
              &lt;r_uart0_callback_error UserName="r_uart0_callback_error" LibName="r_uartn_callback_error" InUse="" /&gt;
              &lt;r_uart0_callback_softwareoverrun UserName="r_uart0_callback_softwareoverrun" LibName="r_uartn_callback_softwareoverrun" InUse="" /&gt;
            &lt;/UART0&gt;
            &lt;CSI00 InUse=""&gt;
              &lt;r_csi00_interrupt UserName="r_csi00_interrupt" INTHandle="" LibName="r_csin_interrupt" InUse="" /&gt;
              &lt;r_csi00_callback_receiveend UserName="r_csi00_callback_receiveend" LibName="r_csin_callback_receiveend" InUse="" /&gt;
              &lt;r_csi00_callback_error UserName="r_csi00_callback_error" LibName="r_csin_callback_error" InUse="" /&gt;
              &lt;r_csi00_callback_sendend UserName="r_csi00_callback_sendend" LibName="r_csin_callback_sendend" InUse="" /&gt;
            &lt;/CSI00&gt;
            &lt;CSI01 InUse="" Chip="RL78F13_64pin,RL78F13_80pin,RL78F13_48pin,RL78F13_32pin" PIOR41="0"&gt;
              &lt;r_csi01_interrupt UserName="r_csi01_interrupt" INTHandle="" LibName="r_csin_interrupt" InUse="" /&gt;
              &lt;r_csi01_callback_receiveend UserName="r_csi01_callback_receiveend" LibName="r_csin_callback_receiveend" InUse="" /&gt;
              &lt;r_csi01_callback_error UserName="r_csi01_callback_error" LibName="r_csin_callback_error" InUse="" /&gt;
              &lt;r_csi01_callback_sendend UserName="r_csi01_callback_sendend" LibName="r_csin_callback_sendend" InUse="" /&gt;
            &lt;/CSI01&gt;
            &lt;IIC00 InUse=""&gt;
              &lt;r_iic00_interrupt UserName="r_iic00_interrupt" INTHandle="" LibName="r_iicn_interrupt" InUse="" /&gt;
              &lt;r_iic00_callback_master_receiveend UserName="r_iic00_callback_master_receiveend" LibName="r_iicn_callback_master_receiveend" InUse="" /&gt;
              &lt;r_iic00_callback_master_sendend UserName="r_iic00_callback_master_sendend" LibName="r_iicn_callback_master_sendend" InUse="" /&gt;
              &lt;r_iic00_callback_master_error UserName="r_iic00_callback_master_error" LibName="r_iicn_callback_master_error" InUse="" /&gt;
            &lt;/IIC00&gt;
            &lt;IIC01 InUse="" Chip="RL78F13_64pin,RL78F13_80pin,RL78F13_48pin,RL78F13_32pin" PIOR41="0"&gt;
              &lt;r_iic01_interrupt UserName="r_iic01_interrupt" INTHandle="" LibName="r_iicn_interrupt" InUse="" /&gt;
              &lt;r_iic01_callback_master_receiveend UserName="r_iic01_callback_master_receiveend" LibName="r_iicn_callback_master_receiveend" InUse="" /&gt;
              &lt;r_iic01_callback_master_sendend UserName="r_iic01_callback_master_sendend" LibName="r_iicn_callback_master_sendend" InUse="" /&gt;
              &lt;r_iic01_callback_master_error UserName="r_iic01_callback_master_error" LibName="r_iicn_callback_master_error" InUse="" /&gt;
            &lt;/IIC01&gt;
          &lt;/SAU0&gt;
          &lt;SAU1 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" PIOR42="0" InUse=""&gt;
            &lt;R_SAU1_Create_UserInit UserName="R_SAU1_Create_UserInit" LibName="R_SAUn_Create_UserInit" InUse="" /&gt;
            &lt;UART1 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" InUse=""&gt;
              &lt;r_uart1_interrupt_receive UserName="r_uart1_interrupt_receive" INTHandle="" LibName="r_uartn_interrupt_receive" InUse="" /&gt;
              &lt;r_uart1_interrupt_send UserName="r_uart1_interrupt_send" INTHandle="" LibName="r_uartn_interrupt_send" InUse="" /&gt;
              &lt;r_uart1_callback_receiveend UserName="r_uart1_callback_receiveend" LibName="r_uartn_callback_receiveend" InUse="" /&gt;
              &lt;r_uart1_callback_sendend UserName="r_uart1_callback_sendend" LibName="r_uartn_callback_sendend" InUse="" /&gt;
              &lt;r_uart1_callback_error UserName="r_uart1_callback_error" LibName="r_uartn_callback_error" InUse="" /&gt;
              &lt;r_uart1_callback_softwareoverrun UserName="r_uart1_callback_softwareoverrun" LibName="r_uartn_callback_softwareoverrun" InUse="" /&gt;
            &lt;/UART1&gt;
            &lt;CSI10 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" InUse=""&gt;
              &lt;r_csi10_interrupt UserName="r_csi10_interrupt" INTHandle="" LibName="r_csin_interrupt" InUse="" /&gt;
              &lt;r_csi10_callback_receiveend UserName="r_csi10_callback_receiveend" LibName="r_csin_callback_receiveend" InUse="" /&gt;
              &lt;r_csi10_callback_error UserName="r_csi10_callback_error" LibName="r_csin_callback_error" InUse="" /&gt;
              &lt;r_csi10_callback_sendend UserName="r_csi10_callback_sendend" LibName="r_csin_callback_sendend" InUse="" /&gt;
            &lt;/CSI10&gt;
            &lt;CSI11 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG" PIOR43="0" InUse=""&gt;
              &lt;r_csi11_interrupt UserName="r_csi11_interrupt" INTHandle="" LibName="r_csin_interrupt" InUse="" /&gt;
              &lt;r_csi11_callback_receiveend UserName="r_csi11_callback_receiveend" LibName="r_csin_callback_receiveend" InUse="" /&gt;
              &lt;r_csi11_callback_error UserName="r_csi11_callback_error" LibName="r_csin_callback_error" InUse="" /&gt;
              &lt;r_csi11_callback_sendend UserName="r_csi11_callback_sendend" LibName="r_csin_callback_sendend" InUse="" /&gt;
            &lt;/CSI11&gt;
            &lt;IIC10 Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2" InUse=""&gt;
              &lt;r_iic10_interrupt UserName="r_iic10_interrupt" INTHandle="" LibName="r_iicn_interrupt" InUse="" /&gt;
              &lt;r_iic10_callback_master_receiveend UserName="r_iic10_callback_master_receiveend" LibName="r_iicn_callback_master_receiveend" InUse="" /&gt;
              &lt;r_iic10_callback_master_sendend UserName="r_iic10_callback_master_sendend" LibName="r_iicn_callback_master_sendend" InUse="" /&gt;
              &lt;r_iic10_callback_master_error UserName="r_iic10_callback_master_error" LibName="r_iicn_callback_master_error" InUse="" /&gt;
            &lt;/IIC10&gt;
            &lt;IIC11 Chip="RL78F13_80pin,R5F10ALF,R5F10ALG,R5F10AGF,R5F10AGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG" PIOR43="0" InUse=""&gt;
              &lt;r_iic11_interrupt UserName="r_iic11_interrupt" INTHandle="" LibName="r_iicn_interrupt" InUse="" /&gt;
              &lt;r_iic11_callback_master_receiveend UserName="r_iic11_callback_master_receiveend" LibName="r_iicn_callback_master_receiveend" InUse="" /&gt;
              &lt;r_iic11_callback_master_sendend UserName="r_iic11_callback_master_sendend" LibName="r_iicn_callback_master_sendend" InUse="" /&gt;
              &lt;r_iic11_callback_master_error UserName="r_iic11_callback_master_error" LibName="r_iicn_callback_master_error" InUse="" /&gt;
            &lt;/IIC11&gt;
          &lt;/SAU1&gt;
          &lt;IICA0 Chip="RL78F13_32pin,RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" InUse=""&gt;
            &lt;R_IICA0_Create_UserInit UserName="R_IICA0_Create_UserInit" LibName="R_IICAn_Create_UserInit" InUse="" /&gt;
            &lt;r_iica0_interrupt UserName="r_iica0_interrupt" INTHandle="" LibName="r_iican_interrupt" InUse="" /&gt;
            &lt;r_iica0_callback_master_sendend UserName="r_iica0_callback_master_sendend" LibName="r_iican_callback_master_sendend" InUse="" /&gt;
            &lt;r_iica0_callback_master_receiveend UserName="r_iica0_callback_master_receiveend" LibName="r_iican_callback_master_receiveend" InUse="" /&gt;
            &lt;r_iica0_callback_slave_sendend UserName="r_iica0_callback_slave_sendend" LibName="r_iican_callback_slave_sendend" InUse="" /&gt;
            &lt;r_iica0_callback_slave_receiveend UserName="r_iica0_callback_slave_receiveend" LibName="r_iican_callback_slave_receiveend" InUse="" /&gt;
            &lt;r_iica0_callback_master_error UserName="r_iica0_callback_master_error" LibName="r_iican_callback_master_error" InUse="" /&gt;
            &lt;r_iica0_callback_slave_error UserName="r_iica0_callback_slave_error" LibName="r_iican_callback_slave_error" InUse="" /&gt;
            &lt;r_iica0_callback_getstopcondition UserName="r_iica0_callback_getstopcondition" LibName="r_iican_callback_getstopcondition" InUse="" /&gt;
          &lt;/IICA0&gt;
        &lt;/r_cg_serial_user.c&gt;
        &lt;r_cg_serial.h UserName="r_cg_serial.h" LibName=".h" InUse="" /&gt;
      &lt;/Serial&gt;
      &lt;ADC&gt;
        &lt;r_cg_adc.c UserName="r_cg_adc.c" LibName=".c" InUse=""&gt;
          &lt;Type R_ADC_Create="void R_ADC_Create(void)" R_ADC_Start="void R_ADC_Start(void)" R_ADC_Stop="void R_ADC_Stop(void)" R_ADC_Set_OperationOn="void R_ADC_Set_OperationOn(void)" R_ADC_Set_OperationOff="void R_ADC_Set_OperationOff(void)" R_ADC_Get_Result="void R_ADC_Get_Result(uint16_t * const buffer)" R_ADC_Get_Result_8bit="void R_ADC_Get_Result_8bit(uint8_t * const buffer)" R_ADC_Set_ADChannel="MD_STATUS R_ADC_Set_ADChannel(ad_channel_t channel)" R_ADC_Set_SnoozeOn="void R_ADC_Set_SnoozeOn(void)" R_ADC_Set_SnoozeOff="void R_ADC_Set_SnoozeOff(void)" R_ADC_Set_TestChannel="MD_STATUS R_ADC_Set_TestChannel(test_channel_t channel)" R_ADC_Set_PowerOff="void R_ADC_Set_PowerOff(void)" /&gt;
          &lt;R_ADC_Create UserName="R_ADC_Create" LibName="R_ADC_Create" InUse="" Init="1" InitMode="" /&gt;
          &lt;R_ADC_Start UserName="R_ADC_Start" LibName="R_ADC_Start" InUse="" /&gt;
          &lt;R_ADC_Stop UserName="R_ADC_Stop" LibName="R_ADC_Stop" InUse="" /&gt;
          &lt;R_ADC_Set_OperationOn UserName="R_ADC_Set_OperationOn" LibName="R_ADC_Set_OperationOn" InUse="" /&gt;
          &lt;R_ADC_Set_OperationOff UserName="R_ADC_Set_OperationOff" LibName="R_ADC_Set_OperationOff" InUse="" /&gt;
          &lt;R_ADC_Get_Result UserName="R_ADC_Get_Result" LibName="R_ADC_Get_Result" InUse="" /&gt;
          &lt;R_ADC_Get_Result_8bit UserName="R_ADC_Get_Result_8bit" LibName="R_ADC_Get_Result_8bit" InUse="" /&gt;
          &lt;R_ADC_Set_ADChannel UserName="R_ADC_Set_ADChannel" LibName="R_ADC_Set_ADChannel" InUse="" /&gt;
          &lt;R_ADC_Set_SnoozeOn UserName="R_ADC_Set_SnoozeOn" LibName="R_ADC_Set_SnoozeOn" InUse="" /&gt;
          &lt;R_ADC_Set_SnoozeOff UserName="R_ADC_Set_SnoozeOff" LibName="R_ADC_Set_SnoozeOff" InUse="" /&gt;
          &lt;R_ADC_Set_TestChannel UserName="R_ADC_Set_TestChannel" LibName="R_ADC_Set_TestChannel" InUse="" /&gt;
          &lt;R_ADC_Set_PowerOff UserName="R_ADC_Set_PowerOff" LibName="R_ADC_Set_PowerOff" InUse="" /&gt;
        &lt;/r_cg_adc.c&gt;
        &lt;r_cg_adc_user.c UserName="r_cg_adc_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_ADC_Create_UserInit="void R_ADC_Create_UserInit(void)" r_adc_interrupt="__interrupt static void r_adc_interrupt(void)" /&gt;
          &lt;R_ADC_Create_UserInit UserName="R_ADC_Create_UserInit" LibName="R_ADC_Create_UserInit" InUse="" /&gt;
          &lt;r_adc_interrupt UserName="r_adc_interrupt" INTHandle="" LibName="r_adc_interrupt" InUse="" /&gt;
        &lt;/r_cg_adc_user.c&gt;
        &lt;r_cg_adc.h UserName="r_cg_adc.h" LibName=".h" InUse="" /&gt;
      &lt;/ADC&gt;
      &lt;TAU&gt;
        &lt;r_cg_timer.c UserName="r_cg_timer.c" LibName=".c" InUse="1"&gt;
          &lt;Type R_TAU_Create="void R_TAU_Create(void)" R_TAU_Set_PowerOff="void R_TAU_Set_PowerOff(void)" R_TAU_Channeln_Start="void R_TAU_Channeln_Start(void)" R_TAU_Channeln_Higher8bits_Start="void R_TAU_Channeln_Higher8bits_Start(void)" R_TAU_Channeln_Lower8bits_Start="void R_TAU_Channeln_Lower8bits_Start(void)" R_TAU_Channeln_Stop="void R_TAU_Channeln_Stop(void)" R_TAU_Channeln_Higher8bits_Stop="void R_TAU_Channeln_Higher8bits_Stop(void)" R_TAU_Channeln_Lower8bits_Stop="void R_TAU_Channeln_Lower8bits_Stop(void)" R_TAU_Channeln_Get_PulseWidth="void R_TAU_Channeln_Get_PulseWidth(uint32_t * const width)" R_TAU_Channeln_Set_SoftwareTriggerOn="void R_TAU_Channeln_Set_SoftwareTriggerOn(void)" R_WUTM_Create="void R_WUTM_Create(void)" R_WUTM_Start="void R_WUTM_Start(void)" R_WUTM_Stop="void R_WUTM_Stop(void)" R_WUTM_Set_PowerOff="void R_WUTM_Set_PowerOff(void)" /&gt;
          &lt;TAU0&gt;
            &lt;R_TAU0_Create UserName="R_TAU0_Create" LibName="R_TAU_Create" InUse="1" Init="1" InitMode="" /&gt;
            &lt;R_TAU0_Set_PowerOff UserName="R_TAU0_Set_PowerOff" LibName="R_TAU_Set_PowerOff" InUse="0" /&gt;
            &lt;Channel0 InUse=""&gt;
              &lt;R_TAU0_Channel0_Start UserName="R_TAU0_Channel0_Start" LibName="R_TAU_Channeln_Start" InUse="1" /&gt;
              &lt;R_TAU0_Channel0_Stop UserName="R_TAU0_Channel0_Stop" LibName="R_TAU_Channeln_Stop" InUse="1" /&gt;
              &lt;R_TAU0_Channel0_Get_PulseWidth Chip="RL78F13_80pin" UserName="R_TAU0_Channel0_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
              &lt;R_TAU0_Channel0_Set_SoftwareTriggerOn UserName="R_TAU0_Channel0_Set_SoftwareTriggerOn" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="0" /&gt;
            &lt;/Channel0&gt;
            &lt;Channel1 InUse=""&gt;
              &lt;R_TAU0_Channel1_Start UserName="R_TAU0_Channel1_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel1_Higher8bits_Start UserName="R_TAU0_Channel1_Higher8bits_Start" LibName="R_TAU_Channeln_Higher8bits_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel1_Lower8bits_Start UserName="R_TAU0_Channel1_Lower8bits_Start" LibName="R_TAU_Channeln_Lower8bits_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel1_Stop UserName="R_TAU0_Channel1_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel1_Higher8bits_Stop UserName="R_TAU0_Channel1_Higher8bits_Stop" LibName="R_TAU_Channeln_Higher8bits_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel1_Lower8bits_Stop UserName="R_TAU0_Channel1_Lower8bits_Stop" LibName="R_TAU_Channeln_Lower8bits_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel1_Get_PulseWidth UserName="R_TAU0_Channel1_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
            &lt;/Channel1&gt;
            &lt;Channel2 InUse=""&gt;
              &lt;R_TAU0_Channel2_Start UserName="R_TAU0_Channel2_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel2_Stop UserName="R_TAU0_Channel2_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel2_Get_PulseWidth Chip="RL78F13_80pin" UserName="R_TAU0_Channel2_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
              &lt;R_TAU0_Channel2_Set_SoftwareTriggerOn UserName="R_TAU0_Channel2_Set_SoftwareTriggerOn" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="0" /&gt;
            &lt;/Channel2&gt;
            &lt;Channel3 InUse=""&gt;
              &lt;R_TAU0_Channel3_Start UserName="R_TAU0_Channel3_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel3_Higher8bits_Start UserName="R_TAU0_Channel3_Higher8bits_Start" LibName="R_TAU_Channeln_Higher8bits_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel3_Lower8bits_Start UserName="R_TAU0_Channel3_Lower8bits_Start" LibName="R_TAU_Channeln_Lower8bits_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel3_Stop UserName="R_TAU0_Channel3_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel3_Higher8bits_Stop UserName="R_TAU0_Channel3_Higher8bits_Stop" LibName="R_TAU_Channeln_Higher8bits_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel3_Lower8bits_Stop UserName="R_TAU0_Channel3_Lower8bits_Stop" LibName="R_TAU_Channeln_Lower8bits_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel3_Get_PulseWidth Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" PIOR03="0" UserName="R_TAU0_Channel3_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
            &lt;/Channel3&gt;
            &lt;Channel4 InUse=""&gt;
              &lt;R_TAU0_Channel4_Start UserName="R_TAU0_Channel4_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel4_Stop UserName="R_TAU0_Channel4_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel4_Get_PulseWidth Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_20pin,RL78F13_80pin" UserName="R_TAU0_Channel4_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
              &lt;R_TAU0_Channel4_Set_SoftwareTriggerOn UserName="R_TAU0_Channel4_Set_SoftwareTriggerOn" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="0" /&gt;
            &lt;/Channel4&gt;
            &lt;Channel5 InUse=""&gt;
              &lt;R_TAU0_Channel5_Start UserName="R_TAU0_Channel5_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel5_Stop UserName="R_TAU0_Channel5_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel5_Get_PulseWidth Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" UserName="R_TAU0_Channel5_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
            &lt;/Channel5&gt;
            &lt;Channel6 InUse=""&gt;
              &lt;R_TAU0_Channel6_Start UserName="R_TAU0_Channel6_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel6_Stop UserName="R_TAU0_Channel6_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel6_Get_PulseWidth UserName="R_TAU0_Channel6_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
              &lt;R_TAU0_Channel6_Set_SoftwareTriggerOn Chip="RL78F13_30pin,RL78F13_32pin,RL78F13_20pin,RL78F13_80pin" UserName="R_TAU0_Channel6_Set_SoftwareTriggerOn" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="0" /&gt;
            &lt;/Channel6&gt;
            &lt;Channel7 InUse=""&gt;
              &lt;R_TAU0_Channel7_Start UserName="R_TAU0_Channel7_Start" LibName="R_TAU_Channeln_Start" InUse="0" /&gt;
              &lt;R_TAU0_Channel7_Stop UserName="R_TAU0_Channel7_Stop" LibName="R_TAU_Channeln_Stop" InUse="0" /&gt;
              &lt;R_TAU0_Channel7_Get_PulseWidth UserName="R_TAU0_Channel7_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="0" /&gt;
            &lt;/Channel7&gt;
          &lt;/TAU0&gt;
          &lt;TAU1 Chip="groupb,groupc1,groupc2"&gt;
            &lt;R_TAU1_Create UserName="R_TAU1_Create" LibName="R_TAU_Create" InUse="" Init="1" InitMode="" /&gt;
            &lt;R_TAU1_Set_PowerOff UserName="R_TAU1_Set_PowerOff" LibName="R_TAU_Set_PowerOff" InUse="" /&gt;
            &lt;Channel0 InUse=""&gt;
              &lt;R_TAU1_Channel0_Start UserName="R_TAU1_Channel0_Start" LibName="R_TAU_Channeln_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel0_Stop UserName="R_TAU1_Channel0_Stop" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel0_Get_PulseWidth Chip="RL78F13_80pin" UserName="R_TAU1_Channel0_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;
              &lt;R_TAU1_Channel0_Set_SoftwareTriggerOn UserName="R_TAU1_Channel0_Set_SoftwareTriggerOn" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="" /&gt;
            &lt;/Channel0&gt;
            &lt;Channel1 InUse=""&gt;
              &lt;R_TAU1_Channel1_Start UserName="R_TAU1_Channel1_Start" LibName="R_TAU_Channeln_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel1_Higher8bits_Start UserName="R_TAU1_Channel1_Higher8bits_Start" LibName="R_TAU_Channeln_Higher8bits_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel1_Lower8bits_Start UserName="R_TAU1_Channel1_Lower8bits_Start" LibName="R_TAU_Channeln_Lower8bits_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel1_Stop UserName="R_TAU1_Channel1_Stop" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel1_Higher8bits_Stop UserName="R_TAU1_Channel1_Higher8bits_Stop" LibName="R_TAU_Channeln_Higher8bits_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel1_Lower8bits_Stop UserName="R_TAU1_Channel1_Lower8bits_Stop" LibName="R_TAU_Channeln_Lower8bits_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel1_Get_PulseWidth Chip="RL78F13_80pin" UserName="R_TAU1_Channel1_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;
            &lt;/Channel1&gt;
            &lt;Channel2 InUse=""&gt;
              &lt;R_TAU1_Channel2_Start UserName="R_TAU1_Channel2_Start" LibName="R_TAU_Channeln_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel2_Stop UserName="R_TAU1_Channel2_Stop" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel2_Get_PulseWidth Chip="RL78F13_80pin" UserName="R_TAU1_Channel2_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;
              &lt;R_TAU1_Channel2_Set_SoftwareTriggerOn UserName="R_TAU1_Channel2_Set_SoftwareTriggerOn" LibName="R_TAU_Channeln_Set_SoftwareTriggerOn" InUse="" /&gt;
            &lt;/Channel2&gt;
            &lt;Channel3 InUse=""&gt;
              &lt;R_TAU1_Channel3_Start UserName="R_TAU1_Channel3_Start" LibName="R_TAU_Channeln_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel3_Higher8bits_Start UserName="R_TAU1_Channel3_Higher8bits_Start" LibName="R_TAU_Channeln_Higher8bits_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel3_Lower8bits_Start UserName="R_TAU1_Channel3_Lower8bits_Start" LibName="R_TAU_Channeln_Lower8bits_Start" InUse="" /&gt;
              &lt;R_TAU1_Channel3_Stop UserName="R_TAU1_Channel3_Stop" LibName="R_TAU_Channeln_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel3_Higher8bits_Stop UserName="R_TAU1_Channel3_Higher8bits_Stop" LibName="R_TAU_Channeln_Higher8bits_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel3_Lower8bits_Stop UserName="R_TAU1_Channel3_Lower8bits_Stop" LibName="R_TAU_Channeln_Lower8bits_Stop" InUse="" /&gt;
              &lt;R_TAU1_Channel3_Get_PulseWidth Chip="RL78F13_80pin" UserName="R_TAU1_Channel3_Get_PulseWidth" LibName="R_TAU_Channeln_Get_PulseWidth" InUse="" /&gt;
            &lt;/Channel3&gt;
          &lt;/TAU1&gt;
          &lt;TMRJ0 InUse=""&gt;
            &lt;R_TMR_RJ0_Create UserName="R_TMR_RJ0_Create" LibName="R_TMR_RJn_Create" InUse="" Init="2" InitMode="" /&gt;
            &lt;R_TMR_RJ0_Start UserName="R_TMR_RJ0_Start" LibName="R_TMR_RJn_Start" InUse="" /&gt;
            &lt;R_TMR_RJ0_Stop UserName="R_TMR_RJ0_Stop" LibName="R_TMR_RJn_Stop" InUse="" /&gt;
            &lt;R_TMR_RJ0_Get_PulseWidth Chip="RL78F13_80pin,RL78F13_64pin,RL78F13_48pin,RL78F13_32pin,RL78F13_30pin" UserName="R_TMR_RJ0_Get_PulseWidth" LibName="R_TMR_RJn_Get_PulseWidth" InUse="" /&gt;
            &lt;R_TMR_RJ0_Set_PowerOff UserName="R_TMR_RJ0_Set_PowerOff" LibName="R_TMR_RJn_Set_PowerOff" InUse="" /&gt;
          &lt;/TMRJ0&gt;
          &lt;TMRD0 InUse=""&gt;
            &lt;R_TMR_RD0_Create UserName="R_TMR_RD0_Create" LibName="R_TMR_RDn_Create" InUse="" Init="2" InitMode="" /&gt;
            &lt;R_TMR_RD0_Start UserName="R_TMR_RD0_Start" LibName="R_TMR_RDn_Start" InUse="" /&gt;
            &lt;R_TMR_RD0_Stop UserName="R_TMR_RD0_Stop" LibName="R_TMR_RDn_Stop" InUse="" /&gt;
            &lt;R_TMR_RD0_Get_PulseWidth UserName="R_TMR_RD0_Get_PulseWidth" LibName="R_TMR_RDn_Get_PulseWidth" InUse="" /&gt;
            &lt;R_TMR_RD0_Set_PowerOff UserName="R_TMR_RD0_Set_PowerOff" LibName="R_TMR_RDn_Set_PowerOff" InUse="" /&gt;
            &lt;R_TMR_RD0_ForcedOutput_Start UserName="R_TMR_RD0_ForcedOutput_Start" LibName="R_TMR_RDn_ForcedOutput_Start" InUse="" /&gt;
            &lt;R_TMR_RD0_ForcedOutput_Stop UserName="R_TMR_RD0_ForcedOutput_Stop" LibName="R_TMR_RDn_ForcedOutput_Stop" InUse="" /&gt;
          &lt;/TMRD0&gt;
          &lt;TMRD1 InUse=""&gt;
            &lt;R_TMR_RD1_Create UserName="R_TMR_RD1_Create" LibName="R_TMR_RDn_Create" InUse="" Init="2" InitMode="" /&gt;
            &lt;R_TMR_RD1_Start UserName="R_TMR_RD1_Start" LibName="R_TMR_RDn_Start" InUse="" /&gt;
            &lt;R_TMR_RD1_Stop UserName="R_TMR_RD1_Stop" LibName="R_TMR_RDn_Stop" InUse="" /&gt;
            &lt;R_TMR_RD1_Get_PulseWidth UserName="R_TMR_RD1_Get_PulseWidth" LibName="R_TMR_RDn_Get_PulseWidth" InUse="" /&gt;
            &lt;R_TMR_RD1_Set_PowerOff UserName="R_TMR_RD1_Set_PowerOff" LibName="R_TMR_RDn_Set_PowerOff" InUse="" /&gt;
            &lt;R_TMR_RD1_ForcedOutput_Start UserName="R_TMR_RD1_ForcedOutput_Start" LibName="R_TMR_RDn_ForcedOutput_Start" InUse="" /&gt;
            &lt;R_TMR_RD1_ForcedOutput_Stop UserName="R_TMR_RD1_ForcedOutput_Stop" LibName="R_TMR_RDn_ForcedOutput_Stop" InUse="" /&gt;
          &lt;/TMRD1&gt;
        &lt;/r_cg_timer.c&gt;
        &lt;r_cg_timer_user.c UserName="r_cg_timer_user.c" LibName="_user.c" InUse="1"&gt;
          &lt;Type R_TAU_Create_UserInit="void R_TAUn_Create_UserInit(void)" r_tau_channeln_interrupt="__interrupt static void r_tau_channeln_interrupt(void)" r_tau_channeln_higher8bits_interrupt="__interrupt static void r_tau_channeln_higher8bits_interrupt(void)" R_WUTM_Create_UserInit="void R_WUTM_Create_UserInit(void)" r_wutm_interrupt="__interrupt static void r_wutm_interrupt(void)" /&gt;
          &lt;TAU0&gt;
            &lt;R_TAU0_Create_UserInit UserName="R_TAU0_Create_UserInit" LibName="R_TAU_Create_UserInit" InUse="0" /&gt;
            &lt;Channel0 InUse=""&gt;
              &lt;r_tau0_channel0_interrupt UserName="r_tau0_channel0_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="1" /&gt;
            &lt;/Channel0&gt;
            &lt;Channel1 InUse=""&gt;
              &lt;r_tau0_channel1_interrupt UserName="r_tau0_channel1_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
              &lt;r_tau0_channel1_higher8bits_interrupt UserName="r_tau0_channel1_higher8bits_interrupt" INTHandle="" LibName="r_tau_channeln_higher8bits_interrupt" InUse="0" /&gt;
            &lt;/Channel1&gt;
            &lt;Channel2 InUse=""&gt;
              &lt;r_tau0_channel2_interrupt UserName="r_tau0_channel2_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
            &lt;/Channel2&gt;
            &lt;Channel3 InUse=""&gt;
              &lt;r_tau0_channel3_interrupt UserName="r_tau0_channel3_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
              &lt;r_tau0_channel3_higher8bits_interrupt UserName="r_tau0_channel3_higher8bits_interrupt" INTHandle="" LibName="r_tau_channeln_higher8bits_interrupt" InUse="0" /&gt;
            &lt;/Channel3&gt;
            &lt;Channel4 InUse=""&gt;
              &lt;r_tau0_channel4_interrupt UserName="r_tau0_channel4_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
            &lt;/Channel4&gt;
            &lt;Channel5 InUse=""&gt;
              &lt;r_tau0_channel5_interrupt UserName="r_tau0_channel5_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
            &lt;/Channel5&gt;
            &lt;Channel6 InUse=""&gt;
              &lt;r_tau0_channel6_interrupt UserName="r_tau0_channel6_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
            &lt;/Channel6&gt;
            &lt;Channel7 InUse=""&gt;
              &lt;r_tau0_channel7_interrupt UserName="r_tau0_channel7_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="0" /&gt;
            &lt;/Channel7&gt;
          &lt;/TAU0&gt;
          &lt;TAU1 Chip="groupb,groupc1,groupc2"&gt;
            &lt;R_TAU1_Create_UserInit UserName="R_TAU1_Create_UserInit" LibName="R_TAU_Create_UserInit" InUse="" /&gt;
            &lt;Channel0 InUse=""&gt;
              &lt;r_tau1_channel0_interrupt UserName="r_tau1_channel0_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;
            &lt;/Channel0&gt;
            &lt;Channel1 InUse=""&gt;
              &lt;r_tau1_channel1_interrupt UserName="r_tau1_channel1_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;
              &lt;r_tau1_channel1_higher8bits_interrupt UserName="r_tau1_channel1_higher8bits_interrupt" INTHandle="" LibName="r_tau_channeln_higher8bits_interrupt" InUse="" /&gt;
            &lt;/Channel1&gt;
            &lt;Channel2 InUse=""&gt;
              &lt;r_tau1_channel2_interrupt UserName="r_tau1_channel2_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;
            &lt;/Channel2&gt;
            &lt;Channel3 InUse=""&gt;
              &lt;r_tau1_channel3_interrupt UserName="r_tau1_channel3_interrupt" INTHandle="" LibName="r_tau_channeln_interrupt" InUse="" /&gt;
              &lt;r_tau1_channel3_higher8bits_interrupt UserName="r_tau1_channel3_higher8bits_interrupt" INTHandle="" LibName="r_tau_channeln_higher8bits_interrupt" InUse="" /&gt;
            &lt;/Channel3&gt;
          &lt;/TAU1&gt;
          &lt;TMRJ0 InUse=""&gt;
            &lt;R_TMR_RJ0_Create_UserInit UserName="R_TMR_RJ0_Create_UserInit" LibName="R_TMR_RJn_Create_UserInit" InUse="" /&gt;
            &lt;r_tmr_rj0_interrupt UserName="r_tmr_rj0_interrupt" LibName="r_tmr_rjn_interrupt" INTHandle="" InUse="" /&gt;
          &lt;/TMRJ0&gt;
          &lt;TMRD0 InUse=""&gt;
            &lt;R_TMR_RD0_Create_UserInit UserName="R_TMR_RD0_Create_UserInit" LibName="R_TMR_RDn_Create_UserInit" InUse="" /&gt;
            &lt;r_tmr_rd0_interrupt UserName="r_tmr_rd0_interrupt" LibName="r_tmr_rdn_interrupt" INTHandle="" InUse="" /&gt;
          &lt;/TMRD0&gt;
          &lt;TMRD1 InUse=""&gt;
            &lt;R_TMR_RD1_Create_UserInit UserName="R_TMR_RD1_Create_UserInit" LibName="R_TMR_RDn_Create_UserInit" InUse="" /&gt;
            &lt;r_tmr_rd1_interrupt UserName="r_tmr_rd1_interrupt" LibName="r_tmr_rdn_interrupt" INTHandle="" InUse="" /&gt;
          &lt;/TMRD1&gt;
        &lt;/r_cg_timer_user.c&gt;
        &lt;r_cg_timer.h UserName="r_cg_timer.h" LibName=".h" InUse="1" /&gt;
      &lt;/TAU&gt;
      &lt;WDT&gt;
        &lt;r_cg_wdt.c UserName="r_cg_wdt.c" LibName=".c" InUse="1"&gt;
          &lt;Type R_WDT_Create="void R_WDT_Create(void)" R_WDT_Restart="void R_WDT_Restart(void)" /&gt;
          &lt;R_WDT_Create UserName="R_WDT_Create" LibName="R_WDT_Create" InUse="1" Init="1" InitMode="" /&gt;
          &lt;R_WDT_Restart UserName="R_WDT_Restart" LibName="R_WDT_Restart" InUse="1" /&gt;
        &lt;/r_cg_wdt.c&gt;
        &lt;r_cg_wdt_user.c UserName="r_cg_wdt_user.c" LibName="_user.c" InUse="1"&gt;
          &lt;Type R_WDT_Create_UserInit="void R_WDT_Create_UserInit(void)" r_wdt_interrupt="__interrupt static void r_wdt_interrupt(void)" /&gt;
          &lt;R_WDT_Create_UserInit UserName="R_WDT_Create_UserInit" LibName="R_WDT_Create_UserInit" InUse="" /&gt;
          &lt;r_wdt_interrupt UserName="r_wdt_interrupt" INTHandle="" LibName="r_wdt_interrupt" InUse="1" /&gt;
        &lt;/r_cg_wdt_user.c&gt;
        &lt;r_cg_wdt.h UserName="r_cg_wdt.h" LibName=".h" InUse="1" /&gt;
      &lt;/WDT&gt;
      &lt;RTC&gt;
        &lt;r_cg_rtc.c UserName="r_cg_rtc.c" LibName=".c" InUse=""&gt;
          &lt;Type R_RTC_Create="void R_RTC_Create(void)" R_RTC_Start="void R_RTC_Start(void)" R_RTC_Stop="void R_RTC_Stop(void)" R_RTC_Set_HourSystem="MD_STATUS R_RTC_SetHourSystem(rtc_hour_system_t hour_system)" R_RTC_Get_CounterValue="MD_STATUS R_RTC_Get_CounterValue(rtc_counter_value_t * const counter_read_val)" R_RTC_Set_CounterValue="MD_STATUS R_RTC_Set_CounterValue(rtc_counter_value_t counter_write_val)" R_RTC_Set_AlarmOn="void R_RTC_Set_AlarmOn(void)" R_RTC_Set_AlarmOff="void R_RTC_Set_AlarmOff(void)" R_RTC_Set_AlarmValue="void R_RTC_Set_AlarmValue(rtc_alarm_value_t alarm_val)" R_RTC_Get_AlarmValue="void R_RTC_Get_AlarmValue(rtc_alarm_value_t * const alarm_val)" R_RTC_Set_ConstPeriodInterruptOn="MD_STATUS R_RTC_Set_ConstPeriodInterruptOn(rtc_int_period_t period)" R_RTC_Set_ConstPeriodInterruptOff="void R_RTC_Set_ConstPeriodInterruptOff(void)" R_RTC_Set_RTC1HZOn="void R_RTC_Set_RTC1HZOn(void)" R_RTC_Set_RTC1HZOff="void R_RTC_Set_RTC1HZOff(void)" R_RTC_Set_PowerOff="void R_RTC_Set_PowerOff(void)" /&gt;
          &lt;R_RTC_Create UserName="R_RTC_Create" LibName="R_RTC_Create" InUse="" Init="1" InitMode="" /&gt;
          &lt;R_RTC_Start UserName="R_RTC_Start" LibName="R_RTC_Start" InUse="" /&gt;
          &lt;R_RTC_Stop UserName="R_RTC_Stop" LibName="R_RTC_Stop" InUse="" /&gt;
          &lt;R_RTC_Set_HourSystem UserName="R_RTC_Set_HourSystem" LibName="R_RTC_Set_HourSystem" InUse="" /&gt;
          &lt;R_RTC_Get_CounterValue UserName="R_RTC_Get_CounterValue" LibName="R_RTC_Get_CounterValue" InUse="" /&gt;
          &lt;R_RTC_Set_CounterValue UserName="R_RTC_Set_CounterValue" LibName="R_RTC_Set_CounterValue" InUse="" /&gt;
          &lt;R_RTC_Set_AlarmOn UserName="R_RTC_Set_AlarmOn" LibName="R_RTC_Set_AlarmOn" InUse="" /&gt;
          &lt;R_RTC_Set_AlarmOff UserName="R_RTC_Set_AlarmOff" LibName="R_RTC_Set_AlarmOff" InUse="" /&gt;
          &lt;R_RTC_Set_AlarmValue UserName="R_RTC_Set_AlarmValue" LibName="R_RTC_Set_AlarmValue" InUse="" /&gt;
          &lt;R_RTC_Get_AlarmValue UserName="R_RTC_Get_AlarmValue" LibName="R_RTC_Get_AlarmValue" InUse="" /&gt;
          &lt;R_RTC_Set_ConstPeriodInterruptOn UserName="R_RTC_Set_ConstPeriodInterruptOn" LibName="R_RTC_Set_ConstPeriodInterruptOn" InUse="" /&gt;
          &lt;R_RTC_Set_ConstPeriodInterruptOff UserName="R_RTC_Set_ConstPeriodInterruptOff" LibName="R_RTC_Set_ConstPeriodInterruptOff" InUse="" /&gt;
          &lt;R_RTC_Set_RTC1HZOn UserName="R_RTC_Set_RTC1HZOn" LibName="R_RTC_Set_RTC1HZOn" InUse="" /&gt;
          &lt;R_RTC_Set_RTC1HZOff UserName="R_RTC_Set_RTC1HZOff" LibName="R_RTC_Set_RTC1HZOff" InUse="" /&gt;
          &lt;R_RTC_Set_PowerOff UserName="R_RTC_Set_PowerOff" LibName="R_RTC_Set_PowerOff" InUse="" /&gt;
        &lt;/r_cg_rtc.c&gt;
        &lt;r_cg_rtc_user.c UserName="r_cg_rtc_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_RTC_Create_UserInit="void R_RTC_Create_UserInit(void)" r_rtc_interrupt="__interrupt static void r_rtc_interrupt(void)" r_rtc_callback_constperiod="static void r_rtc_callback_constperiod(void)" r_rtc_callback_alarm="static void r_rtc_callback_alarm(void)" /&gt;
          &lt;R_RTC_Create_UserInit UserName="R_RTC_Create_UserInit" LibName="R_RTC_Create_UserInit" InUse="" /&gt;
          &lt;r_rtc_interrupt UserName="r_rtc_interrupt" INTHandle="" LibName="r_rtc_interrupt" InUse="" /&gt;
          &lt;r_rtc_callback_constperiod UserName="r_rtc_callback_constperiod" LibName="r_rtc_callback_constperiod" InUse="" /&gt;
          &lt;r_rtc_callback_alarm UserName="r_rtc_callback_alarm" LibName="r_rtc_callback_alarm" InUse="" /&gt;
        &lt;/r_cg_rtc_user.c&gt;
        &lt;r_cg_rtc.h UserName="r_cg_rtc.h" LibName=".h" InUse="" /&gt;
      &lt;/RTC&gt;
      &lt;DTC InUse=""&gt;
        &lt;r_cg_dtc.c UserName="r_cg_dtc.c" LibName=".c" InUse=""&gt;
          &lt;Type R_DTC_Create="void R_DTC_Create(void)" R_DTCDn_Start="void R_DTCDn_Start(void)" R_DTCDn_Stop="void R_DTCDn_Stop(void)" R_DTC_Set_PowerOff="void R_DTC_Set_PowerOff(void)" /&gt;
          &lt;R_DTC_Create UserName="R_DTC_Create" LibName="R_DTC_Create" InUse="" Init="2" InitMode="" /&gt;
          &lt;DTCD0&gt;
            &lt;R_DTCD0_Start LibName="R_DTCDn_Start" InUse="" Visible="False" /&gt;
            &lt;R_DTCD0_Stop LibName="R_DTCDn_Stop" InUse="" Visible="False" /&gt;
          &lt;/DTCD0&gt;
          &lt;DTCD1&gt;
            &lt;R_DTCD1_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD1_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD1&gt;
          &lt;DTCD2&gt;
            &lt;R_DTCD2_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD2_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD2&gt;
          &lt;DTCD3&gt;
            &lt;R_DTCD3_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD3_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD3&gt;
          &lt;DTCD4&gt;
            &lt;R_DTCD4_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD4_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD4&gt;
          &lt;DTCD5&gt;
            &lt;R_DTCD5_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD5_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD5&gt;
          &lt;DTCD6&gt;
            &lt;R_DTCD6_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD6_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD6&gt;
          &lt;DTCD7&gt;
            &lt;R_DTCD7_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD7_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD7&gt;
          &lt;DTCD8&gt;
            &lt;R_DTCD8_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD8_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD8&gt;
          &lt;DTCD9&gt;
            &lt;R_DTCD9_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD9_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD9&gt;
          &lt;DTCD10&gt;
            &lt;R_DTCD10_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD10_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD10&gt;
          &lt;DTCD11&gt;
            &lt;R_DTCD11_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD11_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD11&gt;
          &lt;DTCD12&gt;
            &lt;R_DTCD12_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD12_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD12&gt;
          &lt;DTCD13&gt;
            &lt;R_DTCD13_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD13_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD13&gt;
          &lt;DTCD14&gt;
            &lt;R_DTCD14_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD14_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD14&gt;
          &lt;DTCD15&gt;
            &lt;R_DTCD15_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD15_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD15&gt;
          &lt;DTCD16&gt;
            &lt;R_DTCD16_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD16_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD16&gt;
          &lt;DTCD17&gt;
            &lt;R_DTCD17_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD17_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD17&gt;
          &lt;DTCD18&gt;
            &lt;R_DTCD18_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD18_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD18&gt;
          &lt;DTCD19&gt;
            &lt;R_DTCD19_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD19_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD19&gt;
          &lt;DTCD20&gt;
            &lt;R_DTCD20_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD20_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD20&gt;
          &lt;DTCD21&gt;
            &lt;R_DTCD21_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD21_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD21&gt;
          &lt;DTCD22&gt;
            &lt;R_DTCD22_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD22_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD22&gt;
          &lt;DTCD23&gt;
            &lt;R_DTCD23_Start LibName="R_DTCDn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCD23_Stop LibName="R_DTCDn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCD23&gt;
          &lt;DTCH0&gt;
            &lt;R_DTCH0_Start LibName="R_DTCHn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCH0_Stop LibName="R_DTCHn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCH0&gt;
          &lt;DTCH1&gt;
            &lt;R_DTCH1_Start LibName="R_DTCHn_Start" InUse="" Visible="false" /&gt;
            &lt;R_DTCH1_Stop LibName="R_DTCHn_Stop" InUse="" Visible="false" /&gt;
          &lt;/DTCH1&gt;
          &lt;R_DTC_Set_PowerOff UserName="R_DTC_Set_PowerOff" LibName="R_DTC_Set_PowerOff" InUse="" /&gt;
        &lt;/r_cg_dtc.c&gt;
        &lt;r_cg_dtc_user.c UserName="r_cg_dtc_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_DTC_Create_UserInit="void R_DTC_Create_UserInit(void)" /&gt;
          &lt;R_DTC_Create_UserInit UserName="R_DTC_Create_UserInit" LibName="R_DTC_Create_UserInit" InUse="" /&gt;
        &lt;/r_cg_dtc_user.c&gt;
        &lt;r_cg_dtc.h UserName="r_cg_dtc.h" LibName=".h" InUse="" /&gt;
      &lt;/DTC&gt;
      &lt;PCLBUZ Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin"&gt;
        &lt;r_cg_pclbuz.c UserName="r_cg_pclbuz.c" LibName=".c" InUse=""&gt;
          &lt;Type R_PCLBUZn_Create="void R_PCLBUZn_Create(void) " R_PCLBUZn_Start="void R_PCLBUZn_Start(void)" R_PCLBUZn_Stop="void R_PCLBUZn_Stop(void)" /&gt;
          &lt;PCLBUZ0 InUse=""&gt;
            &lt;R_PCLBUZ0_Create UserName="R_PCLBUZ0_Create" LibName="R_PCLBUZn_Create" InUse="" Init="1" InitMode="" /&gt;
            &lt;R_PCLBUZ0_Start UserName="R_PCLBUZ0_Start" LibName="R_PCLBUZn_Start" InUse="" /&gt;
            &lt;R_PCLBUZ0_Stop UserName="R_PCLBUZ0_Stop" LibName="R_PCLBUZn_Stop" InUse="" /&gt;
          &lt;/PCLBUZ0&gt;
        &lt;/r_cg_pclbuz.c&gt;
        &lt;r_cg_pclbuz_user.c UserName="r_cg_pclbuz_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_PCLBUZn_Create_UserInit="void R_PCLBUZn_Create_UserInit(void) " /&gt;
          &lt;PCLBUZ0 InUse=""&gt;
            &lt;R_PCLBUZ0_Create_UserInit UserName="R_PCLBUZ0_Create_UserInit" LibName="R_PCLBUZn_Create_UserInit" InUse="" Init="1" /&gt;
          &lt;/PCLBUZ0&gt;
        &lt;/r_cg_pclbuz_user.c&gt;
        &lt;r_cg_pclbuz.h UserName="r_cg_pclbuz.h" LibName=".h" InUse="" /&gt;
      &lt;/PCLBUZ&gt;
      &lt;LVD&gt;
        &lt;r_cg_lvd.c UserName="r_cg_lvd.c" LibName=".c" InUse=""&gt;
          &lt;Type R_LVD_Create="void R_LVD_Create(void)" R_LVD_InterruptMode_Start="void R_LVD_InterruptMode_Start(void)" /&gt;
          &lt;R_LVD_Create UserName="R_LVD_Create" LibName="R_LVD_Create" InUse="" Init="1" InitMode="" /&gt;
          &lt;R_LVD_InterruptMode_Start UserName="R_LVD_InterruptMode_Start" LibName="R_LVD_InterruptMode_Start" InUse="" /&gt;
        &lt;/r_cg_lvd.c&gt;
        &lt;r_cg_lvd_user.c UserName="r_cg_lvd_user.c" LibName="_user.c" InUse=""&gt;
          &lt;Type R_LVD_Create_UserInit="void R_LVD_Create_UserInit(void)" r_lvd_interrupt="__interrupt static void r_lvd_interrupt(void)" /&gt;
          &lt;R_LVD_Create_UserInit UserName="R_LVD_Create_UserInit" LibName="R_LVD_Create_UserInit" InUse="" /&gt;
          &lt;r_lvd_interrupt UserName="r_lvd_interrupt" INTHandle="" LibName="r_lvd_interrupt" InUse="" /&gt;
        &lt;/r_cg_lvd_user.c&gt;
        &lt;r_cg_lvd.h UserName="r_cg_lvd.h" LibName=".h" InUse="" /&gt;
      &lt;/LVD&gt;
    &lt;/FUNC&gt;
    &lt;TAG&gt;
      &lt;GlobleUserTag&gt;
        &lt;cg_security9 Name="cg_security9" Value="00" /&gt;
        &lt;cg_security7 Name="cg_security7" Value="00" /&gt;
        &lt;pior_value7 Name="pior_value7" Value="00" /&gt;
        &lt;pior_value1 Name="pior_value1" Value="00" /&gt;
        &lt;cg_security5 Name="cg_security5" Value="00" /&gt;
        &lt;cg_crc_area Name="cg_crc_area" Value="00" /&gt;
        &lt;pior_value2 Name="pior_value2" Value="00" /&gt;
        &lt;cg_security3 Name="cg_security3" Value="00" /&gt;
        &lt;cg_security0 Name="cg_security0" Value="00" /&gt;
        &lt;pior_value5 Name="pior_value5" Value="00" /&gt;
        &lt;cg_security1 Name="cg_security1" Value="00" /&gt;
        &lt;wdt_option Name="wdt_option" Value="F9" /&gt;
        &lt;clock_option Name="clock_option" Value="E8" /&gt;
        &lt;pior_value6 Name="pior_value6" Value="00" /&gt;
        &lt;cg_option Name="cg_option" Value="04" /&gt;
        &lt;cg_security8 Name="cg_security8" Value="00" /&gt;
        &lt;cg_security6 Name="cg_security6" Value="00" /&gt;
        &lt;pior_value3 Name="pior_value3" Value="00" /&gt;
        &lt;cg_security4 Name="cg_security4" Value="00" /&gt;
        &lt;ocdstart Name="ocdstart" Value="1FE00" /&gt;
        &lt;cg_security2 Name="cg_security2" Value="00" /&gt;
        &lt;cg_iawctl_value Name="cg_iawctl_value" Value="00" /&gt;
        &lt;lvi_option Name="lvi_option" Value="FF" /&gt;
        &lt;pior_value4 Name="pior_value4" Value="00" /&gt;
        &lt;pior_value0 Name="pior_value0" Value="00" /&gt;
      &lt;/GlobleUserTag&gt;
    &lt;/TAG&gt;
  &lt;/DIR&gt;
  &lt;MACRO&gt;
    &lt;CGC Prepared="true" SetFlag="True" NeedRefresh="False"&gt;
      &lt;CGC SetFlag="True" MacroName="cgc" /&gt;
    &lt;/CGC&gt;
    &lt;PORT HelpID="port" Prepared="true" SetFlag="" NeedRefresh="False"&gt;
      &lt;PORT SetFlag="" MacroName="PORT" /&gt;
    &lt;/PORT&gt;
    &lt;INTC SetFlag="" HelpID="int" NeedRefresh="False"&gt;
      &lt;INTP Accelerate="No" MacroName="INTP" /&gt;
      &lt;KEY Chip="RL78F13_80pin" PIOR50="0" MacroName="KEY" /&gt;
    &lt;/INTC&gt;
    &lt;Serial SetFlag="" HelpID="serial" NeedRefresh="False"&gt;
      &lt;SAU0 Accelerate="No" MacroName="SAU" Channel="0"&gt;
        &lt;Channel0 UART="0" CSI="00" IIC="00" Channel="0" /&gt;
        &lt;Channel1 Chip="RL78F13_64pin,RL78F13_80pin,RL78F13_48pin,RL78F13_32pin" PIOR41="0" UART="0" CSI="01" IIC="01" Channel="1" /&gt;
      &lt;/SAU0&gt;
      &lt;SAU1 Accelerate="No" MacroName="SAU" Channel="1" PIOR42="0" Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,groupc2"&gt;
        &lt;Channel0 UART="1" CSI="10" IIC="10" Channel="0" /&gt;
        &lt;Channel1 Chip="groupb,groupc2" PIOR43="0" UART="1" CSI="11" IIC="11" Channel="1" /&gt;
      &lt;/SAU1&gt;
      &lt;IICA0 Accelerate="No" Chip="groupb,R5F10BBC,R5F10BBD,R5F10BBE,R5F10BBF,R5F10BBG,R5F10BGC,R5F10BGD,R5F10BGE,R5F10BGF,R5F10BGG,R5F10BLC,R5F10BLD,R5F10BLE,R5F10BLF,R5F10BLG,R5F10BME,R5F10BMF,R5F10BMG" MacroName="IICA" Channel="0" /&gt;
    &lt;/Serial&gt;
    &lt;ADC SetFlag="" HelpID="adc" NeedRefresh="False"&gt;
      &lt;ADC SetFlag="" MacroName="ADC" /&gt;
    &lt;/ADC&gt;
    &lt;TAU SetFlag="True" HelpID="timer" NeedRefresh="False"&gt;
      &lt;TAU0 Accelerate="No" MacroName="TAU" Channel="0" ChannelNum="0,1,2,3,4,5,6,7" SetFlag="True" TabEnable="True" /&gt;
      &lt;TAU1 Accelerate="No" Chip="groupb,groupc1,groupc2" MacroName="TAU" Channel="1" ChannelNum="0,1,2,3" TabEnable="True" /&gt;
      &lt;TMRJ0 SetFlag="" MacroName="TMRJ" Channel="0" TabEnable="True" /&gt;
      &lt;TMRD0 SetFlag="" MacroName="TMRD" Channel="0" TabEnable="True" /&gt;
      &lt;TMRD1 SetFlag="" MacroName="TMRD" Channel="1" TabEnable="True" /&gt;
    &lt;/TAU&gt;
    &lt;WDT Prepared="true" SetFlag="true" HelpID="watchdogtimer" NeedRefresh="False"&gt;
      &lt;WDT SetFlag="true" MacroName="WDT" /&gt;
    &lt;/WDT&gt;
    &lt;RTC SetFlag="" HelpID="rtc" NeedRefresh="False"&gt;
      &lt;RTC MacroName="RTC" /&gt;
    &lt;/RTC&gt;
    &lt;DTC HelpID="dtc" SetFlag="" NeedRefresh="False"&gt;
      &lt;DTC SetFlag="" /&gt;
    &lt;/DTC&gt;
    &lt;PCLBUZ Chip="RL78F13_48pin,RL78F13_64pin,RL78F13_80pin" SetFlag="" HelpID="PCLBUZ" NeedRefresh="False"&gt;
      &lt;PCLBUZ0 MacroName="PCLBUZ" Channel="0" /&gt;
    &lt;/PCLBUZ&gt;
    &lt;LVD SetFlag="" Prepared="true" NeedRefresh="False"&gt;
      &lt;LVD MacroName="LVD" /&gt;
    &lt;/LVD&gt;
  &lt;/MACRO&gt;
  &lt;SETTING&gt;
    &lt;CGC&gt;
      &lt;setting name="PIN_ASSIGNMENT_FIX_SETTING" value="false" /&gt;
      &lt;setting name="OPERATION_MODE_HS_27_55" value="false" /&gt;
      &lt;setting name="OPERATION_MODE_HS_40_55" value="true" /&gt;
      &lt;setting name="MAIN_CLOCK_SELECT_HIGH_SYSTEM_CLOCK" value="true" /&gt;
      &lt;setting name="MAIN_CLOCK_SELECT_HIGH_INTERNAL_CLOCK" value="false" /&gt;
      &lt;setting name="INTERNAL_HIGH_CLOCK_OPERATION" value="true" /&gt;
      &lt;setting name="INTERNAL_HIGH_CLOCK_FREQUENCY" value="6" /&gt;
      &lt;setting name="HIGH_SYSTEM_CLOCK_OPERATION" value="true" /&gt;
      &lt;setting name="HIGH_SYSTEM_CLOCK_SELECT_EXTERNAL_CLOCK" value="false" /&gt;
      &lt;setting name="HIGH_SYSTEM_CLOCK_SELECT_X1_CLOCK" value="true" /&gt;
      &lt;setting name="X1_CLOCK_STABLE_TIME" value="7" /&gt;
      &lt;setting name="HIGH_SYSTEM_CLOCK_FREQUENCY" value="4" /&gt;
      &lt;setting name="SUBCLOCK_SELECT_XT1_CLOCK" value="true" /&gt;
      &lt;setting name="SUBCLOCK_XT1_OSCILLATION_MODE" value="0" /&gt;
      &lt;setting name="SUBCLOCK_OPERATION" value="false" /&gt;
      &lt;setting name="SUBCLOCK_SELECT_EXTERNAL_CLOCK" value="false" /&gt;
      &lt;setting name="SUBCLOCK_HALT_STOP_STATUS" value="0" /&gt;
      &lt;setting name="CPU_PERIPHERAL_CLOCK_FREQUENCY" value="0" /&gt;
      &lt;setting name="FPLL_FREQUENCY_VALUE" value="1" /&gt;
      &lt;setting name="FPLL_FREQUENCY_OPERATION" value="true" /&gt;
      &lt;setting name="FPLL_LOCKUP_WAIT_COUNTER" value="0" /&gt;
      &lt;setting name="FMP_FREQUENCY_VALUE" value="1" /&gt;
      &lt;setting name="TRD_FREQUENCY_VALUE" value="0" /&gt;
      &lt;setting name="FSL_FREQUENCY_VALUE" value="0" /&gt;
      &lt;setting name="RTC_IT_CLOCK" value="0" /&gt;
      &lt;setting name="OCD_UNUSED" value="true" /&gt;
      &lt;setting name="OCD_USED" value="false" /&gt;
      &lt;setting name="RRM_UNUSED" value="false" /&gt;
      &lt;setting name="RRM_USED" value="true" /&gt;
      &lt;setting name="TRACE_UNUSED" value="false" /&gt;
      &lt;setting name="TRACE_USED" value="true" /&gt;
      &lt;setting name="HOTPLUG_UNUSED" value="true" /&gt;
      &lt;setting name="HOTPLUG_USED" value="false" /&gt;
      &lt;setting name="SECURITY_ID_AUTHENTICATION_ERASE" value="true" /&gt;
      &lt;setting name="SECURITY_ID_AUTHENTICATION_NOT_ERASE" value="false" /&gt;
      &lt;setting name="SECURITY_ID_SELECT" value="true" /&gt;
      &lt;setting name="SECURITY_ID_VALUE" value="0x00000000000000000000" /&gt;
      &lt;setting name="RESET_SOURCE_FUNCTION_OUTPUT" value="true" /&gt;
      &lt;setting name="RESOUT_UNUSED" value="true" /&gt;
      &lt;setting name="RESOUT_USED" value="false" /&gt;
      &lt;setting name="ILLEGAL_MEMORY_ACCESS_UNUSED" value="true" /&gt;
      &lt;setting name="ILLEGAL_MEMORY_ACCESS_USED" value="false" /&gt;
      &lt;setting name="RAM_GUARD_UNUSED" value="true" /&gt;
      &lt;setting name="RAM_GUARD_USED" value="false" /&gt;
      &lt;setting name="RAM_GUARD_AREA" value="0" /&gt;
      &lt;setting name="PORT_GUARD_UNUSED" value="true" /&gt;
      &lt;setting name="PORT_GUARD_USED" value="false" /&gt;
      &lt;setting name="INTERRUPT_GUARD_UNUSED" value="true" /&gt;
      &lt;setting name="INTERRUPT_GUARD_USED" value="false" /&gt;
      &lt;setting name="CHIP_CONTROL_GUARD_UNUSED" value="true" /&gt;
      &lt;setting name="CHIP_CONTROL_GUARD_USED" value="false" /&gt;
      &lt;setting name="STACKPOINTER_INTERRUPT_PRIORITY" value="3" /&gt;
      &lt;setting name="STACKPOINTER_INTERRUPT_USED" value="true" /&gt;
      &lt;setting name="CLOCK_MONITOR_INTERRUPT_PRIORITY" value="3" /&gt;
      &lt;setting name="CLOCK_MONITOR_INTERRUPT_USED" value="true" /&gt;
      &lt;setting name="CLOCK_MONITOR_UNUSED" value="true" /&gt;
      &lt;setting name="CLOCK_MONITOR_USED" value="false" /&gt;
      &lt;setting name="STACK_POINTER_UNUSED" value="true" /&gt;
      &lt;setting name="STACK_POINTER_USED" value="false" /&gt;
      &lt;setting name="STACK_POINTER_UNDERFLOW_DATA" value="0x0000" /&gt;
      &lt;setting name="STACK_POINTER_OVERFLOW_DATA" value="0xFFFE" /&gt;
      &lt;setting name="RAM_ECC_INTERRUPT_USED" value="false" /&gt;
      &lt;setting name="RAM_ECC_INTERRUPT_PRIORITY" value="3" /&gt;
      &lt;setting name="DataFlash" value="unused" /&gt;
      &lt;setting name="ProgramFlash" value="unused" /&gt;
      &lt;setting name="Monitor" value="unused" /&gt;
      &lt;setting name="StartStop" value="unused" /&gt;
      &lt;setting name="Emulator" value="E1" /&gt;
    &lt;/CGC&gt;
    &lt;WDT&gt;
      &lt;setting name="WDT_MODULE_USED" value="true" /&gt;
      &lt;setting name="WDT_MODULE_UNUSE" value="false" /&gt;
      &lt;setting name="WDT_OVERFLOW_TIME" value="4" /&gt;
      &lt;setting name="WDT_WINDOW_OPEN_TIME" value="2" /&gt;
      &lt;setting name="WDT_HALT_STOP_OPERATION_ENABLE" value="true" /&gt;
      &lt;setting name="WDT_HALT_STOP_OPERATION_STOP" value="false" /&gt;
      &lt;setting name="WDT_INTERRUPT_USED" value="true" /&gt;
      &lt;setting name="WDT_INTERRUPT_PRIORITY" value="3" /&gt;
    &lt;/WDT&gt;
    &lt;TAU0&gt;
      &lt;Channel0&gt;
        &lt;setting name="ChannelFunction" value="1" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
        &lt;TAUInterval0&gt;
          &lt;setting name="OperationMode" value="16bits" /&gt;
          &lt;setting name="Count_clock" value="MCK clock" /&gt;
          &lt;setting name="Sub_clock_mode" value="-1" /&gt;
          &lt;setting name="Interval_value" value="10" /&gt;
          &lt;setting name="Value_scale" value="0" /&gt;
          &lt;setting name="Intervalvalue_High8bits" value="100" /&gt;
          &lt;setting name="Intervalvalue_High8bits_scale" value="-1" /&gt;
          &lt;setting name="Intervalvalue_Low8bits" value="100" /&gt;
          &lt;setting name="Intervalvalue_Low8bits_Scale" value="-1" /&gt;
          &lt;setting name="Generate_interrupt_when_couting_started" value="no" /&gt;
          &lt;setting name="Interrupt" value="used" /&gt;
          &lt;setting name="Interrupt_priority" value="3" /&gt;
          &lt;setting name="InterruptH_priority" value="3" /&gt;
          &lt;setting name="InterruptH8" value="unused" /&gt;
        &lt;/TAUInterval0&gt;
      &lt;/Channel0&gt;
      &lt;Channel1&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel1&gt;
      &lt;Channel2&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel2&gt;
      &lt;Channel3&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel3&gt;
      &lt;Channel4&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel4&gt;
      &lt;Channel5&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel5&gt;
      &lt;Channel6&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel6&gt;
      &lt;Channel7&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel7&gt;
    &lt;/TAU0&gt;
    &lt;TAU1&gt;
      &lt;Channel0&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel0&gt;
      &lt;Channel1&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel1&gt;
      &lt;Channel2&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel2&gt;
      &lt;Channel3&gt;
        &lt;setting name="ChannelFunction" value="0" /&gt;
        &lt;setting name="Pinselection" value="-1" /&gt;
      &lt;/Channel3&gt;
    &lt;/TAU1&gt;
    &lt;TMRJ0&gt;
      &lt;setting name="Function" value="Unused" /&gt;
    &lt;/TMRJ0&gt;
    &lt;TMRD0&gt;
      &lt;setting name="Function" value="Unused" /&gt;
    &lt;/TMRD0&gt;
    &lt;TMRD1&gt;
      &lt;setting name="Function" value="Unused" /&gt;
    &lt;/TMRD1&gt;
  &lt;/SETTING&gt;
&lt;/RL78F13&gt;</CodeGeneratorData>
    </Extension_CodePart2>
  </Project>
</MicomToolCommonProjectFile>