Partition Merge report for FPGACode
Fri Sep 26 00:20:16 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Partition Merge Summary                                                              ;
+------------------------------------+-------------------------------------------------+
; Partition Merge Status             ; Successful - Fri Sep 26 00:20:16 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; FPGACode                                        ;
; Top-level Entity Name              ; ethernet_switch                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,488                                           ;
;     Total combinational functions  ; 959                                             ;
;     Dedicated logic registers      ; 1,041                                           ;
; Total registers                    ; 1041                                            ;
; Total pins                         ; 37                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 21,504                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+
; Name                                                                                   ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                      ; Details ;
+----------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|gnd                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; auto_signaltap_0|vcc                                                                   ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                    ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[0]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                          ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[10]                          ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[1]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[2]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[3]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[4]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[5]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[6]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[7]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[8]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|cnt_addr[9]                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                          ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|packet_valid                          ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                            ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.IDLE                            ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                            ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.LAST                            ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.READY                           ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                       ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi|state.RECEIVING                       ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                              ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|byte_valid                              ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[0]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                            ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[10]                            ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[1]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[2]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[3]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[4]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[5]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[6]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[7]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[8]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|cnt_addr[9]                             ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[0]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]                     ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[10]                     ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[1]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[2]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[3]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[4]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[5]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[6]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[7]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[8]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]                      ; N/A     ;
; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt|r_packet_length[9]                      ; N/A     ;
; eth_tx_tb_driver:debug_tx|tlast                                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_tx_tb_driver:debug_tx|tlast                                                        ; N/A     ;
; eth_tx_tb_driver:debug_tx|tlast                                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; eth_tx_tb_driver:debug_tx|tlast                                                        ; N/A     ;
; pll_main:c_pll|altpll:altpll_component|pll_main_altpll:auto_generated|wire_pll1_clk[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; pll_main:c_pll|altpll:altpll_component|pll_main_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
+----------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 423   ; 152              ; 914                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 408   ; 126              ; 425                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 187   ; 54               ; 207                            ; 0                              ;
;     -- 3 input functions                    ; 48    ; 34               ; 121                            ; 0                              ;
;     -- <=2 input functions                  ; 173   ; 38               ; 97                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 284   ; 118              ; 358                            ; 0                              ;
;     -- arithmetic mode                      ; 124   ; 8                ; 67                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 198   ; 90               ; 753                            ; 0                              ;
;     -- Dedicated logic registers            ; 198   ; 90               ; 753                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 37    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0     ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 16384 ; 0                ; 5120                           ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0                ; 0                              ; 1                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 215   ; 133              ; 1125                           ; 1                              ;
;     -- Registered Input Connections         ; 198   ; 101              ; 857                            ; 0                              ;
;     -- Output Connections                   ; 581   ; 185              ; 34                             ; 674                            ;
;     -- Registered Output Connections        ; 78    ; 185              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 2797  ; 867              ; 4393                           ; 677                            ;
;     -- Registered Connections               ; 1293  ; 636              ; 2992                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 0     ; 122              ; 459                            ; 215                            ;
;     -- sld_hub:auto_hub                     ; 122   ; 20               ; 176                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 459   ; 176              ; 64                             ; 460                            ;
;     -- hard_block:auto_generated_inst       ; 215   ; 0                ; 460                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 15    ; 45               ; 189                            ; 1                              ;
;     -- Output Ports                         ; 26    ; 62               ; 95                             ; 2                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 4                ; 86                             ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 29               ; 81                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 0                ; 15                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 0                ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 25               ; 44                             ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 30               ; 58                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 29               ; 83                             ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                               ;
+-----------------------------------+-----------+---------------+----------+-------------+
; Name                              ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------+-----------+---------------+----------+-------------+
; ETH0_LED_GRN                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH0_LED_GRN               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH0_LED_GRN~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH0_LED_YEL                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH0_LED_YEL               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH0_LED_YEL~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH0_RX                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- ETH0_RX                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ETH0_RX~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH0_TX                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH0_TX                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH0_TX~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH0_TX_EN                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH0_TX_EN                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH0_TX_EN~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH1_LED_GRN                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH1_LED_GRN               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH1_LED_GRN~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH1_LED_YEL                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH1_LED_YEL               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH1_LED_YEL~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH1_RX                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- ETH1_RX                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ETH1_RX~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH1_TX                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH1_TX                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH1_TX~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH1_TX_EN                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH1_TX_EN                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH1_TX_EN~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH2_LED_GRN                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH2_LED_GRN               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH2_LED_GRN~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH2_LED_YEL                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH2_LED_YEL               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH2_LED_YEL~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH2_RX                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- ETH2_RX                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ETH2_RX~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH2_TX                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH2_TX                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH2_TX~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH2_TX_EN                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH2_TX_EN                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH2_TX_EN~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH3_LED_GRN                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH3_LED_GRN               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH3_LED_GRN~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH3_LED_YEL                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH3_LED_YEL               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH3_LED_YEL~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH3_RX                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- ETH3_RX                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ETH3_RX~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH3_TX                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH3_TX                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH3_TX~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH3_TX_EN                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH3_TX_EN                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH3_TX_EN~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH4_LED_GRN                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH4_LED_GRN               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH4_LED_GRN~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH4_LED_YEL                      ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH4_LED_YEL               ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH4_LED_YEL~output        ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH4_RX                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- ETH4_RX                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ETH4_RX~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH4_TX                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH4_TX                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH4_TX~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; ETH4_TX_EN                        ; Top       ; Output Port   ; n/a      ;             ;
;     -- ETH4_TX_EN                 ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ETH4_TX_EN~output          ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; KEY1                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY1                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY1~input                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; KEY2                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY2                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY2~input                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; KEY3                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY3                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY3~input                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; KEY4                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- KEY4                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- KEY4~input                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; LED1                              ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED1                       ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED1~output                ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; LED2                              ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED2                       ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED2~output                ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; LED3                              ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED3                       ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED3~output                ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; LED4                              ; Top       ; Output Port   ; n/a      ;             ;
;     -- LED4                       ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LED4~output                ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; MAIN_CLK                          ; Top       ; Input Port    ; n/a      ;             ;
;     -- MAIN_CLK                   ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- MAIN_CLK~input             ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; RESET                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- RESET                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- RESET~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; UART_RX                           ; Top       ; Input Port    ; n/a      ;             ;
;     -- UART_RX                    ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- UART_RX~input              ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; UART_TX                           ; Top       ; Output Port   ; n/a      ;             ;
;     -- UART_TX                    ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- UART_TX~output             ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tck               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdi               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tdo               ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
; altera_reserved_tms               ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                   ;           ;               ;          ;             ;
+-----------------------------------+-----------+---------------+----------+-------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,488                    ;
;                                             ;                          ;
; Total combinational functions               ; 959                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 448                      ;
;     -- 3 input functions                    ; 203                      ;
;     -- <=2 input functions                  ; 308                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 760                      ;
;     -- arithmetic mode                      ; 199                      ;
;                                             ;                          ;
; Total registers                             ; 1041                     ;
;     -- Dedicated logic registers            ; 1041                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 37                       ;
; Total memory bits                           ; 21504                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 487                      ;
; Total fan-out                               ; 7225                     ;
; Average fan-out                             ; 3.39                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+
; eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM                                                                            ; M9K  ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ram_preamble.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 40           ; 128          ; 40           ; 5120  ; None             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Sep 26 00:20:16 2025
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 113 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY1" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 10
    Warning (15610): No output dependent on input pin "KEY2" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 11
    Warning (15610): No output dependent on input pin "KEY3" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 12
    Warning (15610): No output dependent on input pin "UART_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 20
    Warning (15610): No output dependent on input pin "ETH0_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 23
    Warning (15610): No output dependent on input pin "ETH1_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 29
    Warning (15610): No output dependent on input pin "ETH2_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 35
    Warning (15610): No output dependent on input pin "ETH3_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 41
    Warning (15610): No output dependent on input pin "ETH4_RX" File: G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd Line: 47
Info (21057): Implemented 1600 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 1508 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Fri Sep 26 00:20:16 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


