# ğŸ§© 8-bit Pipelined RISC CPU â€” Verilog Project

A custom-designed 8-bit RISC CPU core implemented in Verilog, featuring a simple 2-stage pipeline, ALU, register file, ROM, and hazard-free control flow.

Designed and simulated for educational purposes to demonstrate core CPU architecture concepts, digital design skills, and RTL verification.

---

## ğŸ“Œ Key Highlights

* âœ… 8-bit RISC-style architecture with minimal instruction set
* âœ… 2-stage instruction pipeline: Fetch & Execute
* âœ… Custom ALU & Register File modules
* âœ… ROM for instruction storage and PC flow
* âœ… Hazard-free instruction execution
* âœ… Verified using Icarus Verilog & GTKWave
* âœ… Testbenches for functional verification

---

## ğŸš€ How to Run

1ï¸âƒ£ **Install Tools**

* [Icarus Verilog](http://iverilog.icarus.com/)
* [GTKWave](http://gtkwave.sourceforge.net/)

2ï¸âƒ£ **Compile Design**

```
iverilog -o cpu_tb.vvp CPU_tb.v CPU.v ALU.v RegisterFile.v ControlUnit.v
```

3ï¸âƒ£ **Run Simulation**

```
vvp cpu_tb.vvp
```

4ï¸âƒ£ **View Waveforms**

```
gtkwave cpu_pipeline.vcd
```

---

## ğŸ“‚ Project Structure

```
8bit_risc_cpu/
â”œâ”€â”€ CPU.v             # Top-level CPU module
â”œâ”€â”€ ALU.v             # Arithmetic Logic Unit
â”œâ”€â”€ RegisterFile.v    # Register File
â”œâ”€â”€ ControlUnit.v     # Control Unit
â”œâ”€â”€ CPU_tb.v          # Testbench
â”œâ”€â”€ cpu_pipeline.vcd  # Waveform dump
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
```

---

## ğŸ“ Why This Project

âœ… **Educational:** Demonstrates basic CPU architecture and RTL design.
âœ… **Practical:** Simulated with industry-standard open-source tools.
âœ… **Internship Ready:** Highlights practical Verilog, modular design, and digital design fundamentals.

---

## ğŸ“¬ About Me

**ğŸ‘¤ Shubham Gupta**
B.Tech undergraduate interested in digital design, VLSI, and computer architecture.

ğŸ”— [LinkedIn](https://www.linkedin.com/in/shubhamgupta2510)

---

## âš–ï¸ License

This project is licensed under the MIT License â€” see [LICENSE](./LICENSE) for details.