Analysis & Synthesis Status : Successful - Sun Oct 04 15:48:50 2020
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : shiftreg
Top-level Entity Name : shiftreg
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 0
    Dedicated logic registers : 4
Total registers : 4
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
