{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@468:478@HdlIdDef", "reg [7:0] read_counter = 0;\nreg [7:0] dataout_time = 'h02;\nreg [7:0] datain_time = 'h10;\nreg [7:0] datain_counter = 0;\n\nreg [4:0] margin_x = 8;\nreg [10:0] safe_x1 = 0;\nreg [10:0] safe_x2 = 'h220; //'h60;\n\n// blitter registers\nreg [15:0] blitter_x1 = 0; // 20\n"], "Clone Blocks": [["amiga2000-gfxcard/z2-minispartan/z2.v@470:480", "reg [7:0] datain_time = 'h10;\nreg [7:0] datain_counter = 0;\n\nreg [4:0] margin_x = 8;\nreg [10:0] safe_x1 = 0;\nreg [10:0] safe_x2 = 'h220; //'h60;\n\n// blitter registers\nreg [15:0] blitter_x1 = 0; // 20\nreg [15:0] blitter_y1 = 0; // 22\nreg [15:0] blitter_x2 = 0; // 24\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@464:474", "reg [31:0] ram_high = 32'h9f0000;\nreg [31:0] reg_low  = 32'h9f0000;\nreg [31:0] reg_high = 32'h9f1000;\n\nreg [7:0] read_counter = 0;\nreg [7:0] dataout_time = 'h02;\nreg [7:0] datain_time = 'h10;\nreg [7:0] datain_counter = 0;\n\nreg [4:0] margin_x = 8;\nreg [10:0] safe_x1 = 0;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@466:476", "reg [31:0] reg_high = 32'h9f1000;\n\nreg [7:0] read_counter = 0;\nreg [7:0] dataout_time = 'h02;\nreg [7:0] datain_time = 'h10;\nreg [7:0] datain_counter = 0;\n\nreg [4:0] margin_x = 8;\nreg [10:0] safe_x1 = 0;\nreg [10:0] safe_x2 = 'h220; //'h60;\n\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@465:475", "reg [31:0] reg_low  = 32'h9f0000;\nreg [31:0] reg_high = 32'h9f1000;\n\nreg [7:0] read_counter = 0;\nreg [7:0] dataout_time = 'h02;\nreg [7:0] datain_time = 'h10;\nreg [7:0] datain_counter = 0;\n\nreg [4:0] margin_x = 8;\nreg [10:0] safe_x1 = 0;\nreg [10:0] safe_x2 = 'h220; //'h60;\n"], ["amiga2000-gfxcard/z2-minispartan/z2.v@469:479", "reg [7:0] dataout_time = 'h02;\nreg [7:0] datain_time = 'h10;\nreg [7:0] datain_counter = 0;\n\nreg [4:0] margin_x = 8;\nreg [10:0] safe_x1 = 0;\nreg [10:0] safe_x2 = 'h220; //'h60;\n\n// blitter registers\nreg [15:0] blitter_x1 = 0; // 20\nreg [15:0] blitter_y1 = 0; // 22\n"]], "Diff Content": {"Delete": [[473, "reg [4:0] margin_x = 8;\n"]], "Add": [[473, "reg [4:0] margin_x = 10;\n"]]}}