

================================================================
== Vitis HLS Report for 'cache_access'
================================================================
* Date:           Wed May  8 03:01:12 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        caches
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.432 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      142|  60.000 ns|  1.420 us|    7|  143|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226   |cache_access_Pipeline_VITIS_LOOP_24_1   |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238  |cache_access_Pipeline_VITIS_LOOP_24_11  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      35|     184|    -|
|Memory           |        1|     -|       5|       3|    0|
|Multiplexer      |        -|     -|       -|     290|    -|
|Register         |        -|     -|     107|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     147|     552|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226   |cache_access_Pipeline_VITIS_LOOP_24_1   |        0|   0|  16|   83|    0|
    |grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238  |cache_access_Pipeline_VITIS_LOOP_24_11  |        0|   0|  19|  101|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                        |        0|   0|  35|  184|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cache_U        |cache_RAM_AUTO_1R1W        |        1|  0|   0|    0|   512|   32|     1|        16384|
    |cache_tag_U    |cache_tag_RAM_AUTO_1R1W    |        0|  3|   1|    0|     8|    3|     1|           24|
    |cache_valid_U  |cache_valid_RAM_AUTO_1R1W  |        0|  1|   1|    0|     8|    1|     1|            8|
    |cache_dirty_U  |cache_valid_RAM_AUTO_1R1W  |        0|  1|   1|    0|     8|    1|     1|            8|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  5|   3|    0|   536|   37|     4|        16424|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |address_1_fu_293_p2              |         -|   0|  0|  18|          11|          11|
    |ap_block_state7_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |grp_fu_248_p2                    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln9_1_fu_337_p2             |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln9_2_fu_350_p2             |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln9_fu_324_p2               |      icmp|   0|  0|   9|           2|           1|
    |oned_fu_298_p2                   |        or|   0|  0|   3|           3|           1|
    |or_ln57_fu_420_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln9_1_fu_342_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln9_2_fu_355_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln9_fu_329_p3             |    select|   0|  0|   2|           1|           1|
    |xor_ln52_fu_371_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_414_p2               |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  75|          31|          30|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_phi_mux_cache_index_1_phi_fu_191_p6  |  14|          3|    3|          9|
    |ap_phi_mux_ret_value_1_phi_fu_219_p4    |   9|          2|   32|         64|
    |cache_address0                          |  20|          4|    9|         36|
    |cache_ce0                               |  20|          4|    1|          4|
    |cache_d0                                |  14|          3|   32|         96|
    |cache_dirty_address0                    |  20|          4|    3|         12|
    |cache_dirty_d0                          |  14|          3|    1|          3|
    |cache_index_1_reg_188                   |  14|          3|    3|          9|
    |cache_tag_address0                      |  26|          5|    3|         15|
    |cache_valid_address0                    |  14|          3|    3|          9|
    |cache_we0                               |  14|          3|    1|          3|
    |mymem_address0                          |  14|          3|   11|         33|
    |mymem_ce0                               |  14|          3|    1|          3|
    |mymem_we0                               |   9|          2|    1|          2|
    |ret_value_1_reg_216                     |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 290|         60|  137|        375|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |address_1_reg_485                                               |  11|   0|   11|          0|
    |ap_CS_fsm                                                       |  12|   0|   12|          0|
    |cache_addr_reg_549                                              |   9|   0|    9|          0|
    |cache_dirty_addr_reg_530                                        |   3|   0|    3|          0|
    |cache_dirty_load_reg_535                                        |   1|   0|    1|          0|
    |cache_index_1_reg_188                                           |   3|   0|    3|          0|
    |cache_tag_load_2_reg_544                                        |   3|   0|    3|          0|
    |cache_valid_addr_reg_515                                        |   3|   0|    3|          0|
    |grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238_ap_start_reg  |   1|   0|    1|          0|
    |grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln43_reg_495                                               |   1|   0|    1|          0|
    |index_reg_449                                                   |   2|   0|    2|          0|
    |not_in_cache_reg_200                                            |   1|   0|    1|          0|
    |offset_reg_458                                                  |   6|   0|    6|          0|
    |oned_reg_490                                                    |   2|   0|    3|          1|
    |or_ln57_reg_526                                                 |   1|   0|    1|          0|
    |ret_value_1_reg_216                                             |  32|   0|   32|          0|
    |set_old_0                                                       |   1|   0|    1|          0|
    |set_old_1                                                       |   1|   0|    1|          0|
    |set_old_2                                                       |   1|   0|    1|          0|
    |set_old_3                                                       |   1|   0|    1|          0|
    |tag_reg_443                                                     |   3|   0|    3|          0|
    |tmp_1_reg_520                                                   |   3|   0|    9|          6|
    |zerod_reg_464                                                   |   2|   0|    3|          1|
    |zext_ln57_reg_507                                               |   3|   0|   64|         61|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 107|   0|  176|         69|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cache_access|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  cache_access|  return value|
|address         |   in|   11|     ap_none|       address|        scalar|
|value_r         |   in|   32|     ap_none|       value_r|        scalar|
|action          |   in|    1|     ap_none|        action|        scalar|
|mymem_address0  |  out|   11|   ap_memory|         mymem|         array|
|mymem_ce0       |  out|    1|   ap_memory|         mymem|         array|
|mymem_we0       |  out|    1|   ap_memory|         mymem|         array|
|mymem_d0        |  out|   32|   ap_memory|         mymem|         array|
|mymem_q0        |   in|   32|   ap_memory|         mymem|         array|
+----------------+-----+-----+------------+--------------+--------------+

