INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.sim/sim_1/synth/func/testbench_RKOA_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized0
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized1
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized10
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized11
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized12
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized13
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized14
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized15
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized16
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized17
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized18
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized19
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized2
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized20
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized21
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized22
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized23
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized24
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized25
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized26
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized27
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized28
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized29
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized3
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized30
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized31
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized32
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized33
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized34
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized35
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized36
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized37
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized38
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized39
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized4
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized40
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized41
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized42
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized43
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized44
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized45
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized46
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized47
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized48
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized49
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized5
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized50
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized51
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized52
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized53
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized54
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized55
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized56
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized57
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized58
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized59
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized6
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized60
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized61
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized62
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized63
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized64
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized65
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized66
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized67
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized68
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized69
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized7
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized70
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized71
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized72
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized73
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized74
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized75
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized76
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized77
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized78
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized79
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized8
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized80
INFO: [VRFC 10-311] analyzing module KOA_c__parameterized9
INFO: [VRFC 10-311] analyzing module RecursiveKOA
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module adder__parameterized19
INFO: [VRFC 10-311] analyzing module adder__parameterized28
INFO: [VRFC 10-311] analyzing module adder__parameterized29
INFO: [VRFC 10-311] analyzing module adder__parameterized39
INFO: [VRFC 10-311] analyzing module adder__parameterized40
INFO: [VRFC 10-311] analyzing module adder__parameterized41
INFO: [VRFC 10-311] analyzing module adder__parameterized45
INFO: [VRFC 10-311] analyzing module adder__parameterized54
INFO: [VRFC 10-311] analyzing module adder__parameterized55
INFO: [VRFC 10-311] analyzing module adder__parameterized56
INFO: [VRFC 10-311] analyzing module adder__parameterized59
INFO: [VRFC 10-311] analyzing module adder__parameterized62
INFO: [VRFC 10-311] analyzing module adder__parameterized70
INFO: [VRFC 10-311] analyzing module adder__parameterized8
INFO: [VRFC 10-311] analyzing module adder__parameterized9
INFO: [VRFC 10-311] analyzing module multiplier_C
INFO: [VRFC 10-311] analyzing module multiplier_C_0
INFO: [VRFC 10-311] analyzing module multiplier_C_10
INFO: [VRFC 10-311] analyzing module multiplier_C_12
INFO: [VRFC 10-311] analyzing module multiplier_C_13
INFO: [VRFC 10-311] analyzing module multiplier_C_15
INFO: [VRFC 10-311] analyzing module multiplier_C_17
INFO: [VRFC 10-311] analyzing module multiplier_C_18
INFO: [VRFC 10-311] analyzing module multiplier_C_2
INFO: [VRFC 10-311] analyzing module multiplier_C_20
INFO: [VRFC 10-311] analyzing module multiplier_C_3
INFO: [VRFC 10-311] analyzing module multiplier_C_5
INFO: [VRFC 10-311] analyzing module multiplier_C_7
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized0
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized1
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized10
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized11
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized12
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized13
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized14
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized15
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized16
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized17
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized18
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized19
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized2
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized20
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized21
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized22
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized23
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized24
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized25
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized26
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized27
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized28
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized29
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized3
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized30
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized31
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized32
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized33
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized34
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized35
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized36
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized37
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized38
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized39
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized4
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized40
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized41
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized5
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized6
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized7
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized8
INFO: [VRFC 10-311] analyzing module multiplier_C__parameterized9
INFO: [VRFC 10-311] analyzing module substractor
INFO: [VRFC 10-311] analyzing module substractor_1
INFO: [VRFC 10-311] analyzing module substractor_11
INFO: [VRFC 10-311] analyzing module substractor_14
INFO: [VRFC 10-311] analyzing module substractor_16
INFO: [VRFC 10-311] analyzing module substractor_19
INFO: [VRFC 10-311] analyzing module substractor_4
INFO: [VRFC 10-311] analyzing module substractor_6
INFO: [VRFC 10-311] analyzing module substractor_8
INFO: [VRFC 10-311] analyzing module substractor_9
INFO: [VRFC 10-311] analyzing module substractor__parameterized1
INFO: [VRFC 10-311] analyzing module substractor__parameterized11
INFO: [VRFC 10-311] analyzing module substractor__parameterized13
INFO: [VRFC 10-311] analyzing module substractor__parameterized15
INFO: [VRFC 10-311] analyzing module substractor__parameterized17
INFO: [VRFC 10-311] analyzing module substractor__parameterized19
INFO: [VRFC 10-311] analyzing module substractor__parameterized21
INFO: [VRFC 10-311] analyzing module substractor__parameterized23
INFO: [VRFC 10-311] analyzing module substractor__parameterized25
INFO: [VRFC 10-311] analyzing module substractor__parameterized27
INFO: [VRFC 10-311] analyzing module substractor__parameterized29
INFO: [VRFC 10-311] analyzing module substractor__parameterized3
INFO: [VRFC 10-311] analyzing module substractor__parameterized31
INFO: [VRFC 10-311] analyzing module substractor__parameterized5
INFO: [VRFC 10-311] analyzing module substractor__parameterized7
INFO: [VRFC 10-311] analyzing module substractor__parameterized9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterAdd
WARNING: [VRFC 10-1195] overwriting previous definition of module RegisterAdd [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/MultiplexTxT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplexTxT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-2458] undeclared symbol sign_result, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-2458] undeclared symbol Overflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:63]
INFO: [VRFC 10-2458] undeclared symbol Underflow_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/exp_operation.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Rotate_Mux_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotate_Mux_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/sgn_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgn_result
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/shift_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_mux_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Multiplexer_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_AC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/add_sub_carry_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/xor_tri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_tri
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Combinational_Logic_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinational_Logic_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Round_Sgf_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_Sgf_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Priority_Codec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Priority_Codec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Tenth_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_PG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FSM_Add_Subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_Sgf_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_Sgf_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sgf_Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sgf_Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substractor
WARNING: [VRFC 10-1195] overwriting previous definition of module substractor [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/substractor.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/RegisterMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterMult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_FPU_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Equal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Barrel_Shifter_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Barrel_Shifter_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FPU_Multiplication_Function.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Exp_operation_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exp_Operation_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round_decoder_M
INFO: [VRFC 10-2458] undeclared symbol round_ok, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Round_decoder_M.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/First_Phase_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module First_Phase_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Comparator_Less.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_Less
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/XOR_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_M
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Adder_Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_Round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Deco_Round_Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deco_Round_Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/OR_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Zero_InfMult_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_InfMult_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/FSM_Mult_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Mult_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Mult/Sign_result_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_result_m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/new/Testbench_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Transmisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmisor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ROM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceptorRX
INFO: [VRFC 10-2458] undeclared symbol rx_ready, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/ReceptorRX.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Receptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receptor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FSM_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/UBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/cont_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/Coun_Baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coun_Baud
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/fpuuart/FPU_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-2458] undeclared symbol zero_flag, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/FPU_Add_Subtract_Function.v:168]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comb_LZA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Comb_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/LZD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_Multiplication_Function_v2
INFO: [VRFC 10-2458] undeclared symbol FSM_Shift_Value, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:156]
INFO: [VRFC 10-2458] undeclared symbol FSM_selector_C, assumed default net type wire [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/FPU_Multiplication_Function_v2.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RecursiveKOA
WARNING: [VRFC 10-1195] overwriting previous definition of module RecursiveKOA [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/RecursiveKOA.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_C
WARNING: [VRFC 10-1195] overwriting previous definition of module multiplier_C [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/multiplier_combinational.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c
WARNING: [VRFC 10-1195] overwriting previous definition of module KOA_c [/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v2.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/rtl/KOA_c_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KOA_c_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jorge/Documents/Karatsuba_FPU/Karat/MUL_FPU_FUNCIONAL_v1/MUL_FPU_FUNCIONAL_v1.srcs/sim_1/imports/sim/testbench_RKOA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RKOA
