 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : FullAdder_16bit
Version: U-2022.12-SP7
Date   : Wed Dec 13 18:22:06 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[0] (input port)
  Endpoint: sum[15] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U5/Q (AO22X1)                  0.17       3.14 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_54)
                                                          0.00       3.14 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_53)     0.00       3.14 f
  full_adder_ripple[11].FA/U5/Q (AO22X1)                  0.17       3.31 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_53)
                                                          0.00       3.31 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_52)     0.00       3.31 f
  full_adder_ripple[12].FA/U5/Q (AO22X1)                  0.17       3.49 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_52)
                                                          0.00       3.49 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_51)     0.00       3.49 f
  full_adder_ripple[13].FA/U5/Q (AO22X1)                  0.17       3.66 f
  full_adder_ripple[13].FA/cout (full_adder_ripple_51)
                                                          0.00       3.66 f
  full_adder_ripple[14].FA/cin (full_adder_ripple_50)     0.00       3.66 f
  full_adder_ripple[14].FA/U5/Q (AO22X1)                  0.17       3.84 f
  full_adder_ripple[14].FA/cout (full_adder_ripple_50)
                                                          0.00       3.84 f
  full_adder_ripple[15].FA/cin (full_adder_ripple_49)     0.00       3.84 f
  full_adder_ripple[15].FA/U4/Q (XOR2X1)                  0.24       4.08 f
  full_adder_ripple[15].FA/sum (full_adder_ripple_49)     0.00       4.08 f
  sum[15] (out)                                           0.22       4.29 f
  data arrival time                                                  4.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: cout (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U5/Q (AO22X1)                  0.17       3.14 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_54)
                                                          0.00       3.14 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_53)     0.00       3.14 f
  full_adder_ripple[11].FA/U5/Q (AO22X1)                  0.17       3.31 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_53)
                                                          0.00       3.31 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_52)     0.00       3.31 f
  full_adder_ripple[12].FA/U5/Q (AO22X1)                  0.17       3.49 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_52)
                                                          0.00       3.49 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_51)     0.00       3.49 f
  full_adder_ripple[13].FA/U5/Q (AO22X1)                  0.17       3.66 f
  full_adder_ripple[13].FA/cout (full_adder_ripple_51)
                                                          0.00       3.66 f
  full_adder_ripple[14].FA/cin (full_adder_ripple_50)     0.00       3.66 f
  full_adder_ripple[14].FA/U5/Q (AO22X1)                  0.17       3.84 f
  full_adder_ripple[14].FA/cout (full_adder_ripple_50)
                                                          0.00       3.84 f
  full_adder_ripple[15].FA/cin (full_adder_ripple_49)     0.00       3.84 f
  full_adder_ripple[15].FA/U5/Q (AO22X1)                  0.19       4.02 f
  full_adder_ripple[15].FA/cout (full_adder_ripple_49)
                                                          0.00       4.02 f
  cout (out)                                              0.22       4.24 f
  data arrival time                                                  4.24
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[14] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U5/Q (AO22X1)                  0.17       3.14 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_54)
                                                          0.00       3.14 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_53)     0.00       3.14 f
  full_adder_ripple[11].FA/U5/Q (AO22X1)                  0.17       3.31 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_53)
                                                          0.00       3.31 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_52)     0.00       3.31 f
  full_adder_ripple[12].FA/U5/Q (AO22X1)                  0.17       3.49 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_52)
                                                          0.00       3.49 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_51)     0.00       3.49 f
  full_adder_ripple[13].FA/U5/Q (AO22X1)                  0.17       3.66 f
  full_adder_ripple[13].FA/cout (full_adder_ripple_51)
                                                          0.00       3.66 f
  full_adder_ripple[14].FA/cin (full_adder_ripple_50)     0.00       3.66 f
  full_adder_ripple[14].FA/U4/Q (XOR2X1)                  0.24       3.90 f
  full_adder_ripple[14].FA/sum (full_adder_ripple_50)     0.00       3.90 f
  sum[14] (out)                                           0.22       4.12 f
  data arrival time                                                  4.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[13] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U5/Q (AO22X1)                  0.17       3.14 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_54)
                                                          0.00       3.14 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_53)     0.00       3.14 f
  full_adder_ripple[11].FA/U5/Q (AO22X1)                  0.17       3.31 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_53)
                                                          0.00       3.31 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_52)     0.00       3.31 f
  full_adder_ripple[12].FA/U5/Q (AO22X1)                  0.17       3.49 f
  full_adder_ripple[12].FA/cout (full_adder_ripple_52)
                                                          0.00       3.49 f
  full_adder_ripple[13].FA/cin (full_adder_ripple_51)     0.00       3.49 f
  full_adder_ripple[13].FA/U4/Q (XOR2X1)                  0.24       3.73 f
  full_adder_ripple[13].FA/sum (full_adder_ripple_51)     0.00       3.73 f
  sum[13] (out)                                           0.22       3.95 f
  data arrival time                                                  3.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[12] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U5/Q (AO22X1)                  0.17       3.14 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_54)
                                                          0.00       3.14 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_53)     0.00       3.14 f
  full_adder_ripple[11].FA/U5/Q (AO22X1)                  0.17       3.31 f
  full_adder_ripple[11].FA/cout (full_adder_ripple_53)
                                                          0.00       3.31 f
  full_adder_ripple[12].FA/cin (full_adder_ripple_52)     0.00       3.31 f
  full_adder_ripple[12].FA/U4/Q (XOR2X1)                  0.24       3.55 f
  full_adder_ripple[12].FA/sum (full_adder_ripple_52)     0.00       3.55 f
  sum[12] (out)                                           0.22       3.77 f
  data arrival time                                                  3.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U5/Q (AO22X1)                  0.17       3.14 f
  full_adder_ripple[10].FA/cout (full_adder_ripple_54)
                                                          0.00       3.14 f
  full_adder_ripple[11].FA/cin (full_adder_ripple_53)     0.00       3.14 f
  full_adder_ripple[11].FA/U4/Q (XOR2X1)                  0.24       3.38 f
  full_adder_ripple[11].FA/sum (full_adder_ripple_53)     0.00       3.38 f
  sum[11] (out)                                           0.22       3.60 f
  data arrival time                                                  3.60
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[10] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U5/Q (AO22X1)                   0.17       2.97 f
  full_adder_ripple[9].FA/cout (full_adder_ripple_55)     0.00       2.97 f
  full_adder_ripple[10].FA/cin (full_adder_ripple_54)     0.00       2.97 f
  full_adder_ripple[10].FA/U4/Q (XOR2X1)                  0.24       3.21 f
  full_adder_ripple[10].FA/sum (full_adder_ripple_54)     0.00       3.21 f
  sum[10] (out)                                           0.22       3.42 f
  data arrival time                                                  3.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U5/Q (AO22X1)                   0.17       2.79 f
  full_adder_ripple[8].FA/cout (full_adder_ripple_56)     0.00       2.79 f
  full_adder_ripple[9].FA/cin (full_adder_ripple_55)      0.00       2.79 f
  full_adder_ripple[9].FA/U4/Q (XOR2X1)                   0.24       3.03 f
  full_adder_ripple[9].FA/sum (full_adder_ripple_55)      0.00       3.03 f
  sum[9] (out)                                            0.22       3.25 f
  data arrival time                                                  3.25
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U5/Q (AO22X1)                   0.17       2.62 f
  full_adder_ripple[7].FA/cout (full_adder_ripple_57)     0.00       2.62 f
  full_adder_ripple[8].FA/cin (full_adder_ripple_56)      0.00       2.62 f
  full_adder_ripple[8].FA/U4/Q (XOR2X1)                   0.24       2.86 f
  full_adder_ripple[8].FA/sum (full_adder_ripple_56)      0.00       2.86 f
  sum[8] (out)                                            0.22       3.08 f
  data arrival time                                                  3.08
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U5/Q (AO22X1)                   0.17       2.44 f
  full_adder_ripple[6].FA/cout (full_adder_ripple_58)     0.00       2.44 f
  full_adder_ripple[7].FA/cin (full_adder_ripple_57)      0.00       2.44 f
  full_adder_ripple[7].FA/U4/Q (XOR2X1)                   0.24       2.68 f
  full_adder_ripple[7].FA/sum (full_adder_ripple_57)      0.00       2.68 f
  sum[7] (out)                                            0.22       2.90 f
  data arrival time                                                  2.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U5/Q (AO22X1)                   0.17       2.27 f
  full_adder_ripple[5].FA/cout (full_adder_ripple_59)     0.00       2.27 f
  full_adder_ripple[6].FA/cin (full_adder_ripple_58)      0.00       2.27 f
  full_adder_ripple[6].FA/U4/Q (XOR2X1)                   0.24       2.51 f
  full_adder_ripple[6].FA/sum (full_adder_ripple_58)      0.00       2.51 f
  sum[6] (out)                                            0.22       2.73 f
  data arrival time                                                  2.73
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U5/Q (AO22X1)                   0.17       2.10 f
  full_adder_ripple[4].FA/cout (full_adder_ripple_60)     0.00       2.10 f
  full_adder_ripple[5].FA/cin (full_adder_ripple_59)      0.00       2.10 f
  full_adder_ripple[5].FA/U4/Q (XOR2X1)                   0.24       2.34 f
  full_adder_ripple[5].FA/sum (full_adder_ripple_59)      0.00       2.34 f
  sum[5] (out)                                            0.22       2.55 f
  data arrival time                                                  2.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U5/Q (AO22X1)                   0.17       1.92 f
  full_adder_ripple[3].FA/cout (full_adder_ripple_61)     0.00       1.92 f
  full_adder_ripple[4].FA/cin (full_adder_ripple_60)      0.00       1.92 f
  full_adder_ripple[4].FA/U4/Q (XOR2X1)                   0.24       2.16 f
  full_adder_ripple[4].FA/sum (full_adder_ripple_60)      0.00       2.16 f
  sum[4] (out)                                            0.22       2.38 f
  data arrival time                                                  2.38
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U5/Q (AO22X1)                   0.17       1.75 f
  full_adder_ripple[2].FA/cout (full_adder_ripple_62)     0.00       1.75 f
  full_adder_ripple[3].FA/cin (full_adder_ripple_61)      0.00       1.75 f
  full_adder_ripple[3].FA/U4/Q (XOR2X1)                   0.24       1.99 f
  full_adder_ripple[3].FA/sum (full_adder_ripple_61)      0.00       1.99 f
  sum[3] (out)                                            0.22       2.21 f
  data arrival time                                                  2.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U5/Q (AO22X1)                   0.17       1.57 f
  full_adder_ripple[1].FA/cout (full_adder_ripple_63)     0.00       1.57 f
  full_adder_ripple[2].FA/cin (full_adder_ripple_62)      0.00       1.57 f
  full_adder_ripple[2].FA/U4/Q (XOR2X1)                   0.24       1.81 f
  full_adder_ripple[2].FA/sum (full_adder_ripple_62)      0.00       1.81 f
  sum[2] (out)                                            0.22       2.03 f
  data arrival time                                                  2.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U5/Q (AO22X1)                   0.18       1.40 f
  full_adder_ripple[0].FA/cout (full_adder_ripple_48)     0.00       1.40 f
  full_adder_ripple[1].FA/cin (full_adder_ripple_63)      0.00       1.40 f
  full_adder_ripple[1].FA/U4/Q (XOR2X1)                   0.24       1.64 f
  full_adder_ripple[1].FA/sum (full_adder_ripple_63)      0.00       1.64 f
  sum[1] (out)                                            0.22       1.86 f
  data arrival time                                                  1.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder_16bit    8000                  saed90nm_typ_ht
  full_adder_ripple_48
                     ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 r
  b[0] (in)                                               0.00       1.00 r
  full_adder_ripple[0].FA/b (full_adder_ripple_48)        0.00       1.00 r
  full_adder_ripple[0].FA/U6/Q (XOR2X1)                   0.22       1.22 f
  full_adder_ripple[0].FA/U4/Q (XOR2X1)                   0.23       1.45 f
  full_adder_ripple[0].FA/sum (full_adder_ripple_48)      0.00       1.45 f
  sum[0] (out)                                            0.22       1.67 f
  data arrival time                                                  1.67
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
