/**
 * @file cpu/operations_shift.cpp
 * Shift operations of the Simple CPU.
 *
 * begin:     Sat, 11 Nov 2006 19:15:19 +0100
 * last:      $Date$ by $Author$
 *
 *  Copyright (C) 2006, Xos√© Otero <xoseotero@users.sourceforge.net>
 *
 *  License: See COPYING file that comes with this distribution
 */

#include "../simple/config.hpp"
#include "operations.hpp"

namespace SimpleWorld
{
namespace CPU
{

Update sll(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] << regs[inst.address * 4]);

  return UpdatePC;
}

Update slli(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] << inst.address);

  return UpdatePC;
}

Update srl(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] >> regs[inst.address * 4]);

  return UpdatePC;
}

Update srli(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] >> inst.address);

  return UpdatePC;
}

Update sla(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] << regs[inst.address * 4]);

  return UpdatePC;
}

Update slai(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4, regs[inst.second * 4] << inst.address);

  return UpdatePC;
}

Update sra(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
#ifdef IS_BIG_ENDIAN
  Uint32 sign = regs[inst.second * 4] & 0x80000000;
#else
  Uint32 sign = regs[inst.second * 4] & 0x00000001;
#endif
  regs.set_word(inst.first * 4,
                (regs[inst.second * 4] >> regs[inst.address * 4]) | sign);

  return UpdatePC;
}

Update srai(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
#ifdef IS_BIG_ENDIAN
  Uint32 sign = regs[inst.second * 4] & 0x80000000;
#else
  Uint32 sign = regs[inst.second * 4] & 0x00000001;
#endif
  regs.set_word(inst.first * 4,
		(regs[inst.second * 4] >> inst.address) | sign);

  return UpdatePC;
}

Update rl(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] << regs[inst.address * 4] |
                regs[inst.second * 4] >> (32 - (regs[inst.address * 4] % 32)));

  return UpdatePC;
}

Update rli(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] << inst.address |
                regs[inst.second * 4] >> (32 - (inst.address % 32)));

  return UpdatePC;
}

Update rr(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] >> regs[inst.address * 4] |
                regs[inst.second * 4] << (32 - (regs[inst.address * 4] % 32)));

  return UpdatePC;
}

Update rri(Memory& regs, Memory& mem, Interrupt& interrupt, Instruction inst)
{
  regs.set_word(inst.first * 4,
                regs[inst.second * 4] >> inst.address |
                regs[inst.second * 4] << (32 - (inst.address % 32)));

  return UpdatePC;
}

}
}
