<!DOCTYPE html>
<link rel="stylesheet" href="../styles.css">
<html>
  <head>
    <meta charset="UTF-8">
    <title>
      PAIR Instructions - pl
    </title>
  </head>
  <body>
    <header>
      <h1>
        Myth Microcontroller Documentation
      </h1>
      <ul class="nav">
        <li><a href="../index.html">Home</a></li>
        <li><a href="../architecture.html">Architecture</a></li>
        <li><a href="../instructions.html">Instructions</a></li>
        <li><a href="../groups.html">Groups</a></li>
      </ul>
    </header>
    <div class="main">
      <h2>
        This page describes the following instruction:
      </h2>
      <ul>
        <li>Group: <a href="../pair.html">PAIR</a></li>
        <li>Mnemonic: pl</li>
        <li>Opcode: 242d, F2h</li>
        <li>Encoding: 1_111_0010b (PAIR_SRC_DST)</li>
        <li class="pseudo">Pseudo-code: ram[l][o]=pir; pc++</li>
        <li class="aside">
          <a href="pair/letters/P.html">P:PARALLEL</a>
          <a href="pair/letters/L.html">L:PARALLEL</a>
        </li>
      </ul>
      <p desc>
        <ul class="pair">
          <li class="from">
            Source is the Parallel Input register (PIR).
          </li>
          <li class="to">
            Destination is the memory cell at page L offset O.
          </li>
        </ul>
      </p>
      <p further>
        The 'P' source is a data byte received on the parallel bus.
        See <a href="../com.html">Device Communication</a> for how this works.
        The 'L' destination stores the source data byte into memory as described.
        See <a href="../memory.html">Memory Addressing</a> for information on implied Page index registers, offset registers and so forth.
      </p>
    </div>
    <footer>
      <ul>
        <li class="copyr">Â©Dosflange 2024</li>
        <li class="tou"><a href="../tou.html">Terms of Use (Impressum)</a></li>
      </ul>
    </footer>
  </body>
</html>
