
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## set required_vivado_version "2021.1"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701$" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705$" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707$" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128$" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed$" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed$" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706$" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_vmk180_es1$" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180$" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190$" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vc709$" $project_name] {
##     set device "xc7vx690tffg1761-2"  
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   } 
##   set p_board $board
## 
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     write_hw_platform -fixed -force  -include_bit -file $project_name.sdk/system_top_bad_timing.xsa
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     write_hw_platform -fixed -force  -include_bit -file $project_name.sdk/system_top.xsa
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_cpu_interconnect_index 0
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
##     
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
## 
##     for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       }
##       
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
##   }
##   
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##     if { $clk_index == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##         set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##     } else {
##       set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   set use_smart_connect 1
##   # SmartConnect has higher resource utilization and worse timing closure on older families
##   if {$sys_zynq == 1} {
##     set use_smart_connect 0
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
## 
##     if {$use_smart_connect == 1} {
##       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk axi_cpu_interconnect/aclk
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/aresetn
##     } else {
##       ad_ip_instance axi_interconnect axi_cpu_interconnect
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
##     }
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##     if {$sys_zynq == -1} {
##       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   if {$use_smart_connect == 0} {
##     ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##     ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project adv7511_zc702
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /opt/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Projects/OEM/adi/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/Projects/OEM/adi/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : </home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zc702/zc702_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 15 -to 0 hdmi_data
### create_bd_port -dir O spdif
### ad_ip_instance processing_system7 sys_ps7
### ad_ip_parameter sys_ps7 CONFIG.PCW_IMPORT_BOARD_PRESET ZC702
INFO: [PS7-1] Applying Board Preset ZC702...
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_S_AXI_HP0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE IIC_MAIN
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance axi_clkgen axi_hdmi_clkgen
### ad_ip_instance axi_hdmi_tx axi_hdmi_core
### ad_ip_parameter axi_hdmi_core CONFIG.INTERFACE 16_BIT
### ad_ip_instance axi_dmac axi_hdmi_dma
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_hdmi_dma CONFIG.CYCLIC true
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_2D_TRANSFER true
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance clk_wiz sys_audio_clkgen
### ad_ip_parameter sys_audio_clkgen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 12.288
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_LOCKED false
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_RESET true
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_PHASE_ALIGNMENT false
### ad_ip_parameter sys_audio_clkgen CONFIG.RESET_TYPE ACTIVE_LOW
### ad_ip_parameter sys_audio_clkgen CONFIG.PRIM_SOURCE No_buffer
### ad_ip_instance axi_spdif_tx axi_spdif_tx_core
### ad_ip_parameter axi_spdif_tx_core CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_spdif_tx_core CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
connect_bd_net -net sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  sys_200m_reset sys_200m_rstgen/peripheral_reset
connect_bd_net -net sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect  sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
connect_bd_net -net sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### ad_connect  sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect  sys_200m_rstgen/ext_reset_in sys_ps7/FCLK_RESET1_N
connect_bd_net /sys_200m_rstgen/ext_reset_in /sys_ps7/FCLK_RESET1_N
### set sys_cpu_clk      [get_bd_nets sys_cpu_clk]
### set sys_dma_clk      [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk  [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect  ddr sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_I> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps7/GPIO_I
### ad_connect  gpio_o sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_O> is being overridden by the user with net <sys_ps7_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps7/GPIO_O
### ad_connect  gpio_t sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_T> is being overridden by the user with net <sys_ps7_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps7/GPIO_T
### ad_connect  fixed_io sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  sys_200m_clk axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS2_O> is being overridden by the user with net <sys_ps7_SPI0_SS2_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS1_O> is being overridden by the user with net <sys_ps7_SPI0_SS1_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_O> is being overridden by the user with net <sys_ps7_SPI0_SS_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_I> is being overridden by the user with net <spi0_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_I> is being overridden by the user with net <spi0_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_O> is being overridden by the user with net <sys_ps7_SPI0_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_I> is being overridden by the user with net <spi0_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_O> is being overridden by the user with net <sys_ps7_SPI0_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MISO_I> is being overridden by the user with net <spi0_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS2_O> is being overridden by the user with net <sys_ps7_SPI1_SS2_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS1_O> is being overridden by the user with net <sys_ps7_SPI1_SS1_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_O> is being overridden by the user with net <sys_ps7_SPI1_SS_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_I> is being overridden by the user with net <spi1_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_I> is being overridden by the user with net <spi1_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_O> is being overridden by the user with net <sys_ps7_SPI1_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_I> is being overridden by the user with net <spi1_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_O> is being overridden by the user with net <sys_ps7_SPI1_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MISO_I> is being overridden by the user with net <spi1_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
### ad_connect  sys_cpu_clk axi_hdmi_core/vdma_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/vdma_clk
### ad_connect  axi_hdmi_core/reference_clk axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/reference_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_16_hsync hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_16_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_16_vsync hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_16_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_16_data_e hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_16_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_16_data hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_16_data /hdmi_data
### ad_connect axi_hdmi_dma/m_axis axi_hdmi_core/s_axis
connect_bd_intf_net /axi_hdmi_dma/m_axis /axi_hdmi_core/s_axis
### ad_connect  sys_cpu_resetn axi_hdmi_dma/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/s_axi_aresetn
### ad_connect  sys_cpu_resetn axi_hdmi_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/m_src_axi_aresetn
### ad_connect  sys_cpu_clk axi_hdmi_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_src_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_aclk
### ad_connect  sys_cpu_clk axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/dma_req_aclk
### ad_connect  sys_cpu_clk sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_cpu_resetn axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/dma_req_rstn
### ad_connect  sys_ps7/DMA0_REQ axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/dma_req
### ad_connect  sys_ps7/DMA0_ACK axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/dma_ack
### ad_connect  sys_200m_clk sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/dout sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15 axi_hdmi_dma/irq
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/irq
### ad_connect  sys_concat_intc/In14 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In11
### ad_connect  sys_concat_intc/In10 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In0
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_hdmi_clkgen/s_axi
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_hdmi_dma/s_axi
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_hdmi_core/s_axi
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_spdif_tx_core/s_axi
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/aclk
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/m_src_axi
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/m_src_axi
Slave segment '/sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_hdmi_dma/m_src_axi' at <0x0000_0000 [ 1G ]>.
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}}} {
### 
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status .} gitstat_string] == 0} {
###       if [expr [string match *modified $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [string trimright [string trimright $project_name $boardname_string] _]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_hex [hexstr_flip [stringtohex $custom_string 64]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   set sys_mem_file [open "mem_init_sys.txt" "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   set pr_mem_file [open "mem_init_pr.txt" "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## sysid_gen_sys_init_file
project_name: adv7511_zc702
gitsha_string: d09fc920792c2c67ce5f28179d8263172d46fbdd
gitsha_hex: 6639306430323963633239373736633266356563373138323238643937313336363464326464626600000000
git_clean_string: t
git_clean_hex: 00000074
gitbranch_string: (HEAD
git_branch_hex: 41454828000000440000000000000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1717488727
timedate_hex: 373137313738383400003732
boardname_string: zc702
boardname_hex: 3037637a00000032000000000000000000000000000000000000000000000000
projname_string: adv7511
projname_hex: 3776646100313135000000000000000000000000000000000000000000000000
custom_string: 
custom_hex: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Wrote  : </home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/sources_1/bd/system/system.bd> 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp0_interconnect_0: SmartConnect system_axi_hp0_interconnect_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /sys_audio_clkgen clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/reference_clk have been updated from connected ip, but BD cell '/axi_hdmi_core' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 148484848.4848485 
Please resolve any mismatches by directly setting properties on BD cell </axi_hdmi_core> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/spdif_data_clk have been updated from connected ip, but BD cell '/axi_spdif_tx_core' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 12287988 
Please resolve any mismatches by directly setting properties on BD cell </axi_spdif_tx_core> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_sysid_0/pr_rom_data

INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_sysid_0/pr_rom_data

Wrote  : </home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
Exporting to file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0.hwh
Generated Block Design Tcl file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0_bd.tcl
Generated Hardware Definition File /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/system_axi_hp0_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2524.102 ; gain = 0.000 ; free physical = 7161 ; free virtual = 18362
INFO: [Project 1-1716] Could not find the wrapper file ./adv7511_zc702.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file ./adv7511_zc702.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files adv7511_zc702 [list \
#   "system_top.v" \
#   "system_constr.xdc" \
#   "$ad_hdl_dir/projects/common/zc702/zc702_system_constr.xdc" \
#   "$ad_hdl_dir/library/common/ad_iobuf.v" ]
# adi_project_run adv7511_zc702
[Tue Jun  4 15:12:27 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_hp0_interconnect_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_xbar_0_synth_1/runme.log
system_axi_hp0_interconnect_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hp0_interconnect_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_auto_pc_0_synth_1/runme.log
[Tue Jun  4 15:12:27 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_hp0_interconnect_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_xbar_0_synth_1/runme.log
system_axi_hp0_interconnect_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_axi_hp0_interconnect_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/runme.log
[Tue Jun  4 15:12:27 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Projects/OEM/adi/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/Projects/OEM/adi/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 305174
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2454.949 ; gain = 0.000 ; free physical = 6239 ; free virtual = 17217
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/user/Projects/OEM/adi/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [/home/user/Projects/OEM/adi/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1180]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (3#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2145]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (5#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (6#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (7#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (8#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (9#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:728]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (10#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:728]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:874]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (11#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (12#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:874]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (13#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (14#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2145]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_clkgen_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hdmi_clkgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_clkgen_0' (15#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hdmi_clkgen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_core_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hdmi_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_core_0' (16#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hdmi_core_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_dma_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hdmi_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_dma_0' (17#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hdmi_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
WARNING: [Synth 8-7071] port 'm_axis_keep' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
WARNING: [Synth 8-7071] port 'm_axis_id' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
WARNING: [Synth 8-7071] port 'm_axis_dest' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
WARNING: [Synth 8-7071] port 'm_axis_xfer_req' of module 'system_axi_hdmi_dma_0' is unconnected for instance 'axi_hdmi_dma' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
WARNING: [Synth 8-7023] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' has 48 connections declared, but only 42 given [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1809]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp0_interconnect_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hp0_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp0_interconnect_0' (18#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_hp0_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_main_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_iic_main_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_main_0' (19#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_iic_main_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_main_0' is unconnected for instance 'axi_iic_main' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1885]
WARNING: [Synth 8-7023] instance 'axi_iic_main' of module 'system_axi_iic_main_0' has 27 connections declared, but only 26 given [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1885]
INFO: [Synth 8-6157] synthesizing module 'system_axi_spdif_tx_core_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_spdif_tx_core_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_spdif_tx_core_0' (20#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_spdif_tx_core_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (21#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (22#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_200m_rstgen_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_200m_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_200m_rstgen_0' (23#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_200m_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1974]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1974]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1974]
WARNING: [Synth 8-7023] instance 'sys_200m_rstgen' of module 'system_sys_200m_rstgen_0' has 10 connections declared, but only 7 given [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1974]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_audio_clkgen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (24#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_audio_clkgen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (25#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (26#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (27#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI1_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI1_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI1_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI1_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'SPI1_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_AWREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BVALID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WREADY' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BRESP' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 152 connections declared, but only 130 given [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2004]
INFO: [Synth 8-6157] synthesizing module 'system_sys_rstgen_0' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_rstgen_0' (28#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/.Xil/Vivado-305135-manjaro/realtime/system_sys_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2135]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2135]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2135]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:2135]
INFO: [Synth 8-6155] done synthesizing module 'system' (29#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/synth/system.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (30#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (31#1) [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_top.v:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2454.949 ; gain = 0.000 ; free physical = 5349 ; free virtual = 16328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2454.949 ; gain = 0.000 ; free physical = 5348 ; free virtual = 16326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2454.949 ; gain = 0.000 ; free physical = 5348 ; free virtual = 16326
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2454.949 ; gain = 0.000 ; free physical = 6172 ; free virtual = 17150
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0/system_axi_hdmi_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0/system_axi_hdmi_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_constr.xdc]
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc]
WARNING: [Vivado 12-508] No pins matched '*/EMIOSPI0SCLKO'. [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc:47]
WARNING: [Vivado 12-508] No pins matched '*/EMIOSPI1SCLKO'. [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc:48]
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.742 ; gain = 0.000 ; free physical = 6043 ; free virtual = 17022
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.742 ; gain = 0.000 ; free physical = 6043 ; free virtual = 17022
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6157 ; free virtual = 17135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6157 ; free virtual = 17135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 262).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_200m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6157 ; free virtual = 17136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6157 ; free virtual = 17137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6141 ; free virtual = 17124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6022 ; free virtual = 17006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6022 ; free virtual = 17006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6009 ; free virtual = 16993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |system_xbar_0                 |         1|
|2     |system_auto_pc_0              |         1|
|3     |system_axi_hdmi_clkgen_0      |         1|
|4     |system_axi_hdmi_core_0        |         1|
|5     |system_axi_hdmi_dma_0         |         1|
|6     |system_axi_hp0_interconnect_0 |         1|
|7     |system_axi_iic_main_0         |         1|
|8     |system_axi_spdif_tx_core_0    |         1|
|9     |system_axi_sysid_0_0          |         1|
|10    |system_rom_sys_0_0            |         1|
|11    |system_sys_200m_rstgen_0      |         1|
|12    |system_sys_audio_clkgen_0     |         1|
|13    |system_sys_ps7_0              |         1|
|14    |system_sys_rstgen_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |system_auto_pc              |     1|
|2     |system_axi_hdmi_clkgen      |     1|
|3     |system_axi_hdmi_core        |     1|
|4     |system_axi_hdmi_dma         |     1|
|5     |system_axi_hp0_interconnect |     1|
|6     |system_axi_iic_main         |     1|
|7     |system_axi_spdif_tx_core    |     1|
|8     |system_axi_sysid_0          |     1|
|9     |system_rom_sys_0            |     1|
|10    |system_sys_200m_rstgen      |     1|
|11    |system_sys_audio_clkgen     |     1|
|12    |system_sys_ps7              |     1|
|13    |system_sys_rstgen           |     1|
|14    |system_xbar                 |     1|
|15    |IOBUF                       |    18|
|16    |OBUF                        |    21|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6011 ; free virtual = 16995
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2502.742 ; gain = 0.000 ; free physical = 6072 ; free virtual = 17055
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2502.742 ; gain = 47.793 ; free physical = 6072 ; free virtual = 17055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.742 ; gain = 0.000 ; free physical = 6180 ; free virtual = 17164
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.742 ; gain = 0.000 ; free physical = 6099 ; free virtual = 17083
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances

Synth Design complete, checksum: 8e4652b2
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2502.742 ; gain = 48.023 ; free physical = 6154 ; free virtual = 17138
INFO: [Common 17-1381] The checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 15:16:16 2024...
[Tue Jun  4 15:16:27 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:10:02 ; elapsed = 00:04:00 . Memory (MB): peak = 2738.207 ; gain = 0.000 ; free physical = 7336 ; free virtual = 18315
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/system_axi_hdmi_clkgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/system_axi_hdmi_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_hdmi_dma'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/system_axi_hp0_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_hp0_interconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_main'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/system_axi_spdif_tx_core_0.dcp' for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_audio_clkgen'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2738.207 ; gain = 0.000 ; free physical = 7254 ; free virtual = 18232
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_constr.xdc]
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/system_constr.xdc]
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc]
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/common/zc702/zc702_system_constr.xdc]
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2987.152 ; gain = 248.945 ; free physical = 6700 ; free virtual = 17693
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3259.285 ; gain = 0.000 ; free physical = 6690 ; free virtual = 17683
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3259.285 ; gain = 521.078 ; free physical = 6690 ; free virtual = 17683
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3259.285 ; gain = 0.000 ; free physical = 6618 ; free virtual = 17613
[Tue Jun  4 15:16:42 2024] Launched impl_1...
Run output will be captured here: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/runme.log
[Tue Jun  4 15:16:42 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2437.699 ; gain = 2.969 ; free physical = 5516 ; free virtual = 16514
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2444.922 ; gain = 0.000 ; free physical = 5935 ; free virtual = 16933
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2598.496 ; gain = 5.938 ; free physical = 5300 ; free virtual = 16308
Restored from archive | CPU: 0.140000 secs | Memory: 1.476402 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2598.496 ; gain = 5.938 ; free physical = 5300 ; free virtual = 16308
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.496 ; gain = 0.000 ; free physical = 5300 ; free virtual = 16308
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2598.496 ; gain = 167.703 ; free physical = 5300 ; free virtual = 16308
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Projects/OEM/adi/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/Projects/OEM/adi/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2718.863 ; gain = 110.461 ; free physical = 5262 ; free virtual = 16270

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1545436d3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.863 ; gain = 0.000 ; free physical = 5262 ; free virtual = 16270

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a00c57d

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155
INFO: [Opt 31-389] Phase Retarget created 105 cells and removed 147 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: f8e325d7

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155
INFO: [Opt 31-389] Phase Constant propagation created 67 cells and removed 216 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1543f4835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 262 cells
INFO: [Opt 31-1021] In phase Sweep, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1543f4835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1543f4835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1543f4835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             105  |             147  |                                              7  |
|  Constant propagation         |              67  |             216  |                                              8  |
|  Sweep                        |               0  |             262  |                                             10  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.859 ; gain = 0.000 ; free physical = 5147 ; free virtual = 16155
Ending Logic Optimization Task | Checksum: 5f1aa316

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2826.859 ; gain = 8.004 ; free physical = 5147 ; free virtual = 16155

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 12e34e15c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5139 ; free virtual = 16149
Ending Power Optimization Task | Checksum: 12e34e15c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3107.789 ; gain = 280.930 ; free physical = 5146 ; free virtual = 16157

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12e34e15c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5146 ; free virtual = 16157

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5146 ; free virtual = 16157
Ending Netlist Obfuscation Task | Checksum: e6c1c7b9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5146 ; free virtual = 16157
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5144 ; free virtual = 16157
INFO: [Common 17-1381] The checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5058 ; free virtual = 16072
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 50a54d5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5058 ; free virtual = 16072
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5058 ; free virtual = 16072

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad3cba28

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5081 ; free virtual = 16094

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a34c6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5083 ; free virtual = 16097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a34c6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5083 ; free virtual = 16097
Phase 1 Placer Initialization | Checksum: 12a34c6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5083 ; free virtual = 16097

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cd952dc3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5078 ; free virtual = 16092

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1744e89bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5077 ; free virtual = 16091

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1744e89bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5077 ; free virtual = 16091

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 247 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 0 LUT, combined 93 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5043 ; free virtual = 16057

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             93  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             93  |                    93  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: e9299b60

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5043 ; free virtual = 16057
Phase 2.4 Global Placement Core | Checksum: 144e0bc17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5042 ; free virtual = 16056
Phase 2 Global Placement | Checksum: 144e0bc17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5042 ; free virtual = 16056

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1910c0818

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5043 ; free virtual = 16057

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cd2fe078

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5043 ; free virtual = 16057

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 4488a68a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5043 ; free virtual = 16057

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 3bc46079

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5043 ; free virtual = 16057

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 120374701

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5042 ; free virtual = 16056

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 651ca733

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5034 ; free virtual = 16048

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 7fcbaa0e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5034 ; free virtual = 16048

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b9ba557a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5034 ; free virtual = 16048

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 123e5b155

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5032 ; free virtual = 16046
Phase 3 Detail Placement | Checksum: 123e5b155

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5032 ; free virtual = 16046

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f03db3d8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.923 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 162b97b0a

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ecf9803b

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
Phase 4.1.1.1 BUFG Insertion | Checksum: f03db3d8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.923. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 6e6943d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
Phase 4.1 Post Commit Optimization | Checksum: 6e6943d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6e6943d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 6e6943d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
Phase 4.3 Placer Reporting | Checksum: 6e6943d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 479ac45d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
Ending Placer Task | Checksum: 300e8665

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5031 ; free virtual = 16045
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5050 ; free virtual = 16064
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5024 ; free virtual = 16052
INFO: [Common 17-1381] The checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5052 ; free virtual = 16070
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5060 ; free virtual = 16078
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 5024 ; free virtual = 16056
INFO: [Common 17-1381] The checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: 23a0b32b ConstDB: 0 ShapeSum: c6dd33a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a78cc231

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4893 ; free virtual = 15916
Post Restoration Checksum: NetGraph: fbccd736 NumContArr: abbfeafb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a78cc231

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4894 ; free virtual = 15917

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a78cc231

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4866 ; free virtual = 15889

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a78cc231

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4866 ; free virtual = 15889
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 139a336d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4850 ; free virtual = 15873
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.956  | TNS=0.000  | WHS=-0.294 | THS=-122.259|

Phase 2 Router Initialization | Checksum: 134638d19

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4852 ; free virtual = 15875

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7804
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7804
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 134638d19

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4846 ; free virtual = 15869
Phase 3 Initial Routing | Checksum: 173e22df9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4843 ; free virtual = 15866

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 633
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.369  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 179d04516

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.369  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 247219f3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865
Phase 4 Rip-up And Reroute | Checksum: 247219f3a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 277c10730

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 277c10730

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 277c10730

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865
Phase 5 Delay and Skew Optimization | Checksum: 277c10730

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 292072510

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.484  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 243fb9302

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865
Phase 6 Post Hold Fix | Checksum: 243fb9302

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.71668 %
  Global Horizontal Routing Utilization  = 1.98267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e1d47ca7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e1d47ca7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3107.789 ; gain = 0.000 ; free physical = 4842 ; free virtual = 15865

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 186bf8ea5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3120.664 ; gain = 12.875 ; free physical = 4840 ; free virtual = 15863

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.484  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 186bf8ea5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3120.664 ; gain = 12.875 ; free physical = 4840 ; free virtual = 15863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3120.664 ; gain = 12.875 ; free physical = 4864 ; free virtual = 15887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 3120.664 ; gain = 12.875 ; free physical = 4864 ; free virtual = 15887
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 4841 ; free virtual = 15880
INFO: [Common 17-1381] The checkpoint '/home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 20988256 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3500.852 ; gain = 288.770 ; free physical = 4782 ; free virtual = 15822
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 15:18:12 2024...
[Tue Jun  4 15:18:17 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:35 . Memory (MB): peak = 3259.285 ; gain = 0.000 ; free physical = 6555 ; free virtual = 17594
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3259.285 ; gain = 0.000 ; free physical = 6530 ; free virtual = 17569
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3283.594 ; gain = 0.000 ; free physical = 6334 ; free virtual = 17373
Restored from archive | CPU: 0.490000 secs | Memory: 9.875023 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3283.594 ; gain = 0.000 ; free physical = 6334 ; free virtual = 17373
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.594 ; gain = 0.000 ; free physical = 6334 ; free virtual = 17374
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 29 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.sdk/system_top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/opt/Xilinx/Vivado/2021.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/user/Projects/OEM/adi/hdl/projects/adv7511/zc702/adv7511_zc702.sdk/system_top.xsa
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 15:18:24 2024...
