ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Mar 09, 2022 at 18:30:48 CST
ncverilog
	testfixture2.v
	STI_DAC_syn.v
	-v
	tsmc13_neg.v
	+define+SDF
file: STI_DAC_syn.v
	module worklib.STI_DAC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \data_in_reg[7]  ( .D(n154), .CK(clk), .RN(n228), .QN(n189) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,51|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[6]  ( .D(n155), .CK(clk), .RN(n229), .QN(n190) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,52|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[5]  ( .D(n156), .CK(clk), .RN(n229), .QN(n191) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,53|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[4]  ( .D(n157), .CK(clk), .RN(n229), .QN(n192) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,54|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[3]  ( .D(n158), .CK(clk), .RN(n229), .QN(n193) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,55|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[2]  ( .D(n159), .CK(clk), .RN(n229), .QN(n194) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,56|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[1]  ( .D(n160), .CK(clk), .RN(n229), .QN(n195) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,57|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \data_in_reg[0]  ( .D(n161), .CK(clk), .RN(n355), .QN(n196) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,58|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 finish_reg ( .D(n142), .CK(clk), .RN(n226), .QN(n187) );
                  |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,61|18): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \ptr_reg[4]  ( .D(n136), .CK(clk), .RN(n227), .Q(ptr[4]) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,62|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \ptr_reg[3]  ( .D(n137), .CK(clk), .RN(n227), .Q(ptr[3]) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,63|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \ptr_reg[1]  ( .D(n140), .CK(clk), .RN(n226), .Q(ptr[1]) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,64|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \ptr_mem_reg[0]  ( .D(n141), .CK(clk), .RN(n226), .Q(ptr_mem[0]) );
                        |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,65|24): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \state_reg[2]  ( .D(nx_state[2]), .CK(clk), .RN(n226), .Q(state[2])
                      |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,70|22): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \state_reg[0]  ( .D(nx_state[0]), .CK(clk), .RN(n226), .Q(state[0])
                      |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,78|22): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 \ptr_reg[2]  ( .D(n138), .CK(clk), .RN(n227), .Q(ptr[2]) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,82|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): QN

  DFFRX1 odd4_wr_reg ( .D(n165), .CK(clk), .RN(n228), .QN(n220) );
                   |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,83|19): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \oem_addr_reg[4]  ( .D(ptr[4]), .CK(clk), .RN(n227), .QN(n184) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,109|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \oem_addr_reg[3]  ( .D(ptr[3]), .CK(clk), .RN(n227), .QN(n183) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,110|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \oem_addr_reg[2]  ( .D(ptr[2]), .CK(clk), .RN(n227), .QN(n182) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,111|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \oem_addr_reg[0]  ( .D(ptr[0]), .CK(clk), .RN(n226), .QN(n180) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,112|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFRX1 \oem_addr_reg[1]  ( .D(ptr[1]), .CK(clk), .RN(n226), .QN(n181) );
                         |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,113|25): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

  DFFSX1 \counter_dac_reg[2]  ( .D(n143), .CK(clk), .SN(n355), .Q(n352) );
                            |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,116|28): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18583): QN

  DFFRX1 so_valid_reg ( .D(n172), .CK(clk), .RN(n355), .QN(n312) );
                    |
ncelab: *W,CUVWSP (./STI_DAC_syn.v,126|20): 1 output port was not connected:
ncelab: (./tsmc13_neg.v,18307): Q

	Reading SDF file from location "./STI_DAC_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     STI_DAC_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture2.u_rtl
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 832  Annotated = 100.00% -- No. of Tchecks = 318  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	         832	         832	      100.00
		      $width	         159	         159	      100.00
		  $setuphold	         159	         159	      100.00
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 265      50
		UDPs:                     75       2
		Primitives:              601       8
		Timing outputs:          298      18
		Registers:               107      58
		Scalar wires:            360       -
		Expanded wires:           18       2
		Always blocks:            10      10
		Initial blocks:           13      13
		Cont. assignments:         1       5
		Pseudo assignments:        3       3
		Timing checks:           477      69
		Interconnect:            713       -
		Delayed tcheck signals:  159      59
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.testfixture2:v
Loading snapshot worklib.testfixture2:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
--------------------------- Simulation Pattern is ready !!---------------------------
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'STI_DAC.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.stimulus_in(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pattern_in(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.Exp_so(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pi_end(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.load(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.reset(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.clk(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pp(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.PIXEL_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo1(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo1_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo2_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo3(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo3_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo4(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oo4_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD1_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD2_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD3_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ODD4_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee1(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee1_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee2(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee2_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee3(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee3_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee4(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.ee4_err(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN1_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN2_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN3_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.EVEN4_MEM(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.Real_memory(116)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.k(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.i(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.err_cnt(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.c(25)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_pass(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.Real_so(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_exp(48)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pi_length(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.fill_mode(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.msb_first(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.low_en(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pi_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.so_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oem_finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.odd4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.even4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.pixel_dataout(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oem_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.oem_dataout(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_length(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.oem_dataout(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.oem_addr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.clk(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.reset(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.load(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_fill(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_msb(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_low(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.pi_end(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.so_data(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.so_valid(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.oem_finish(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.odd4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even1_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even2_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even3_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.even4_wr(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N72(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N73(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N74(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N75(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.N76(36)
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.n356(36)
*Verdi* WARNING: The above messages are printed 50 times. No more similar message will be printed out.
*Verdi* WARNING: [NoReadAccess][FilterOut]Name:testfixture2.u_rtl.n357(36)
*Verdi* : End of traversing.
--------------------------- [ testfixture2.v ] Simulation START !!---------------------------
--------------------------- Simulation at parallel data input stage  !!---------------------------
--------------------------- Simulation at serial data output and result verify !! ---------------------------
--------------------------- so_data simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of so_data is PASS!!!

============================================================================
--------------------------- OM-memory and EM-memory simulation FINISH !!---------------------------
============================================================================

 \(^o^)/  The simulation result of OM-memory and EM-memory is PASS!!!

============================================================================
Simulation complete via $finish(1) at time 11968736 PS + 0
./testfixture2.v:196      $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Mar 09, 2022 at 18:30:50 CST  (total: 00:00:02)
