INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/decoder/decoder.srcs/sim_1/new/tb_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_encoder_4x2_behavioral
