INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/exp8/exp8.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:23]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:24]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:25]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:26]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:27]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:28]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:29]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:30]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/projects/exp8/exp8.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
