Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Dec  7 21:17:36 2025
| Host         : Yash-Mahto running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file ntt_top_timing_summary_routed.rpt -pb ntt_top_timing_summary_routed.pb -rpx ntt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          112         
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.006     -749.346                    112                  709        0.071        0.000                      0                  709        4.500        0.000                       0                   360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.006     -749.346                    112                  709        0.071        0.000                      0                  709        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          112  Failing Endpoints,  Worst Slack       -7.006ns,  Total Violation     -749.346ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.006ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 6.803ns (39.876%)  route 10.257ns (60.124%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=2 LUT4=5 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.352    21.300    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X45Y154        LUT2 (Prop_lut2_I1_O)        0.124    21.424 r  ntt_inst/data[1][5]_i_2/O
                         net (fo=12, routed)          0.734    22.159    ntt_inst/data[1][5]_i_2_n_0
    SLICE_X47Y155        LUT6 (Prop_lut6_I5_O)        0.124    22.283 r  ntt_inst/data[8][5]_i_1/O
                         net (fo=1, routed)           0.000    22.283    ntt_inst/data[8][5]_i_1_n_0
    SLICE_X47Y155        FDRE                                         r  ntt_inst/data_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.671    15.093    ntt_inst/clk_IBUF_BUFG
    SLICE_X47Y155        FDRE                                         r  ntt_inst/data_reg[8][5]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X47Y155        FDRE (Setup_fdre_C_D)        0.031    15.277    ntt_inst/data_reg[8][5]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -22.283    
  -------------------------------------------------------------------
                         slack                                 -7.006    

Slack (VIOLATED) :        -7.002ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.057ns  (logic 6.803ns (39.883%)  route 10.254ns (60.117%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.344    21.292    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X43Y156        LUT3 (Prop_lut3_I2_O)        0.124    21.416 r  ntt_inst/data[0][6]_i_7/O
                         net (fo=16, routed)          0.739    22.156    ntt_inst/data[0][6]_i_7_n_0
    SLICE_X43Y158        LUT5 (Prop_lut5_I2_O)        0.124    22.280 r  ntt_inst/data[10][6]_i_2/O
                         net (fo=1, routed)           0.000    22.280    ntt_inst/data[10][6]_i_2_n_0
    SLICE_X43Y158        FDRE                                         r  ntt_inst/data_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.672    15.094    ntt_inst/clk_IBUF_BUFG
    SLICE_X43Y158        FDRE                                         r  ntt_inst/data_reg[10][6]/C
                         clock pessimism              0.188    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X43Y158        FDRE (Setup_fdre_C_D)        0.031    15.278    ntt_inst/data_reg[10][6]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -22.280    
  -------------------------------------------------------------------
                         slack                                 -7.002    

Slack (VIOLATED) :        -6.973ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[14][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.028ns  (logic 6.803ns (39.952%)  route 10.225ns (60.048%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=2 LUT4=5 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.352    21.300    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X45Y154        LUT2 (Prop_lut2_I1_O)        0.124    21.424 r  ntt_inst/data[1][5]_i_2/O
                         net (fo=12, routed)          0.702    22.126    ntt_inst/data[1][5]_i_2_n_0
    SLICE_X47Y154        LUT6 (Prop_lut6_I2_O)        0.124    22.250 r  ntt_inst/data[14][5]_i_1/O
                         net (fo=1, routed)           0.000    22.250    ntt_inst/data[14][5]_i_1_n_0
    SLICE_X47Y154        FDRE                                         r  ntt_inst/data_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.671    15.093    ntt_inst/clk_IBUF_BUFG
    SLICE_X47Y154        FDRE                                         r  ntt_inst/data_reg[14][5]/C
                         clock pessimism              0.188    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X47Y154        FDRE (Setup_fdre_C_D)        0.031    15.277    ntt_inst/data_reg[14][5]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -22.250    
  -------------------------------------------------------------------
                         slack                                 -6.973    

Slack (VIOLATED) :        -6.972ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.026ns  (logic 6.927ns (40.684%)  route 10.099ns (59.316%))
  Logic Levels:           25  (CARRY4=8 LUT2=3 LUT3=2 LUT4=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.352    21.300    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X45Y154        LUT2 (Prop_lut2_I1_O)        0.124    21.424 r  ntt_inst/data[1][5]_i_2/O
                         net (fo=12, routed)          0.415    21.839    ntt_inst/data[1][5]_i_2_n_0
    SLICE_X44Y154        LUT6 (Prop_lut6_I4_O)        0.124    21.963 r  ntt_inst/data[7][5]_i_2/O
                         net (fo=1, routed)           0.162    22.125    ntt_inst/data[7][5]_i_2_n_0
    SLICE_X44Y154        LUT6 (Prop_lut6_I2_O)        0.124    22.249 r  ntt_inst/data[7][5]_i_1/O
                         net (fo=1, routed)           0.000    22.249    ntt_inst/data[7][5]_i_1_n_0
    SLICE_X44Y154        FDRE                                         r  ntt_inst/data_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.673    15.095    ntt_inst/clk_IBUF_BUFG
    SLICE_X44Y154        FDRE                                         r  ntt_inst/data_reg[7][5]/C
                         clock pessimism              0.188    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X44Y154        FDRE (Setup_fdre_C_D)        0.029    15.277    ntt_inst/data_reg[7][5]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -22.249    
  -------------------------------------------------------------------
                         slack                                 -6.972    

Slack (VIOLATED) :        -6.966ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.071ns  (logic 6.927ns (40.578%)  route 10.144ns (59.422%))
  Logic Levels:           25  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.344    21.292    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X43Y156        LUT3 (Prop_lut3_I2_O)        0.124    21.416 r  ntt_inst/data[0][6]_i_7/O
                         net (fo=16, routed)          0.458    21.874    ntt_inst/data[0][6]_i_7_n_0
    SLICE_X42Y156        LUT6 (Prop_lut6_I4_O)        0.124    21.998 r  ntt_inst/data[7][6]_i_2/O
                         net (fo=1, routed)           0.171    22.169    ntt_inst/data[7][6]_i_2_n_0
    SLICE_X42Y156        LUT6 (Prop_lut6_I2_O)        0.124    22.293 r  ntt_inst/data[7][6]_i_1/O
                         net (fo=1, routed)           0.000    22.293    ntt_inst/data[7][6]_i_1_n_0
    SLICE_X42Y156        FDRE                                         r  ntt_inst/data_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.673    15.095    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y156        FDRE                                         r  ntt_inst/data_reg[7][6]/C
                         clock pessimism              0.188    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X42Y156        FDRE (Setup_fdre_C_D)        0.079    15.327    ntt_inst/data_reg[7][6]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -22.293    
  -------------------------------------------------------------------
                         slack                                 -6.966    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.019ns  (logic 6.946ns (40.814%)  route 10.073ns (59.186%))
  Logic Levels:           23  (CARRY4=9 LUT2=1 LUT3=1 LUT4=5 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 r  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.772    18.312    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X42Y152        LUT5 (Prop_lut5_I2_O)        0.306    18.618 r  ntt_inst/data[7][0]_i_5/O
                         net (fo=1, routed)           0.338    18.957    ntt_inst/data[7][0]_i_5_n_0
    SLICE_X40Y152        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.464 r  ntt_inst/data_reg[7][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.464    ntt_inst/data_reg[7][0]_i_3_n_0
    SLICE_X40Y153        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.686 f  ntt_inst/data_reg[8][6]_i_5/O[0]
                         net (fo=4, routed)           0.606    20.292    ntt_inst/data_reg[8][6]_i_5_n_7
    SLICE_X41Y154        LUT5 (Prop_lut5_I4_O)        0.299    20.591 r  ntt_inst/data[8][6]_i_6/O
                         net (fo=11, routed)          0.772    21.363    ntt_inst/data[8][6]_i_6_n_0
    SLICE_X39Y153        LUT5 (Prop_lut5_I2_O)        0.124    21.487 f  ntt_inst/data[0][0]_i_2/O
                         net (fo=8, routed)           0.629    22.117    ntt_inst/data[0][0]_i_2_n_0
    SLICE_X35Y151        LUT6 (Prop_lut6_I4_O)        0.124    22.241 r  ntt_inst/data[11][0]_i_1/O
                         net (fo=1, routed)           0.000    22.241    ntt_inst/data[11][0]_i_1_n_0
    SLICE_X35Y151        FDRE                                         r  ntt_inst/data_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.679    15.101    ntt_inst/clk_IBUF_BUFG
    SLICE_X35Y151        FDRE                                         r  ntt_inst/data_reg[11][0]/C
                         clock pessimism              0.188    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X35Y151        FDRE (Setup_fdre_C_D)        0.029    15.283    ntt_inst/data_reg[11][0]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -22.241    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.940ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[15][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.993ns  (logic 6.803ns (40.034%)  route 10.190ns (59.966%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.344    21.292    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X43Y156        LUT3 (Prop_lut3_I2_O)        0.124    21.416 r  ntt_inst/data[0][6]_i_7/O
                         net (fo=16, routed)          0.675    22.092    ntt_inst/data[0][6]_i_7_n_0
    SLICE_X44Y158        LUT6 (Prop_lut6_I2_O)        0.124    22.216 r  ntt_inst/data[15][6]_i_2/O
                         net (fo=1, routed)           0.000    22.216    ntt_inst/data[15][6]_i_2_n_0
    SLICE_X44Y158        FDRE                                         r  ntt_inst/data_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.672    15.094    ntt_inst/clk_IBUF_BUFG
    SLICE_X44Y158        FDRE                                         r  ntt_inst/data_reg[15][6]/C
                         clock pessimism              0.188    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X44Y158        FDRE (Setup_fdre_C_D)        0.029    15.276    ntt_inst/data_reg[15][6]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -22.216    
  -------------------------------------------------------------------
                         slack                                 -6.940    

Slack (VIOLATED) :        -6.922ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 6.803ns (40.066%)  route 10.177ns (59.934%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=2 LUT4=5 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 r  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.051    20.633    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X41Y154        LUT5 (Prop_lut5_I2_O)        0.124    20.757 f  ntt_inst/data[0][3]_i_2/O
                         net (fo=16, routed)          0.745    21.502    ntt_inst/data[0][3]_i_2_n_0
    SLICE_X43Y154        LUT5 (Prop_lut5_I4_O)        0.124    21.626 r  ntt_inst/data[0][3]_i_3_comp/O
                         net (fo=1, routed)           0.452    22.078    ntt_inst/data[0][3]_i_3_n_0_repN
    SLICE_X44Y156        LUT6 (Prop_lut6_I5_O)        0.124    22.202 r  ntt_inst/data[0][3]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.202    ntt_inst/data[0][3]_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  ntt_inst/data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.673    15.095    ntt_inst/clk_IBUF_BUFG
    SLICE_X44Y156        FDRE                                         r  ntt_inst/data_reg[0][3]/C
                         clock pessimism              0.188    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X44Y156        FDRE (Setup_fdre_C_D)        0.032    15.280    ntt_inst/data_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -22.202    
  -------------------------------------------------------------------
                         slack                                 -6.922    

Slack (VIOLATED) :        -6.917ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.971ns  (logic 6.803ns (40.086%)  route 10.168ns (59.914%))
  Logic Levels:           24  (CARRY4=8 LUT2=3 LUT3=2 LUT4=5 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.352    21.300    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X45Y154        LUT2 (Prop_lut2_I1_O)        0.124    21.424 r  ntt_inst/data[1][5]_i_2/O
                         net (fo=12, routed)          0.645    22.070    ntt_inst/data[1][5]_i_2_n_0
    SLICE_X44Y157        LUT6 (Prop_lut6_I2_O)        0.124    22.194 r  ntt_inst/data[3][5]_i_1/O
                         net (fo=1, routed)           0.000    22.194    ntt_inst/data[3][5]_i_1_n_0
    SLICE_X44Y157        FDRE                                         r  ntt_inst/data_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.672    15.094    ntt_inst/clk_IBUF_BUFG
    SLICE_X44Y157        FDRE                                         r  ntt_inst/data_reg[3][5]/C
                         clock pessimism              0.188    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X44Y157        FDRE (Setup_fdre_C_D)        0.029    15.276    ntt_inst/data_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 -6.917    

Slack (VIOLATED) :        -6.915ns  (required time - arrival time)
  Source:                 ntt_inst/i_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.971ns  (logic 6.803ns (40.085%)  route 10.168ns (59.915%))
  Logic Levels:           24  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.620     5.222    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y148        FDRE                                         r  ntt_inst/i_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.518     5.740 r  ntt_inst/i_reg[0]_replica/Q
                         net (fo=15, routed)          0.848     6.588    ntt_inst/i_reg[0]_repN
    SLICE_X39Y149        LUT4 (Prop_lut4_I0_O)        0.124     6.712 r  ntt_inst/data[1][6]_i_7/O
                         net (fo=48, routed)          1.305     8.016    ntt_inst/data[1][6]_i_7_n_0
    SLICE_X45Y149        LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  ntt_inst/i___27_carry_i_18/O
                         net (fo=1, routed)           0.000     8.140    ntt_inst/i___27_carry_i_18_n_0
    SLICE_X45Y149        MUXF7 (Prop_muxf7_I0_O)      0.238     8.378 r  ntt_inst/i___27_carry_i_12/O
                         net (fo=1, routed)           0.000     8.378    ntt_inst/i___27_carry_i_12_n_0
    SLICE_X45Y149        MUXF8 (Prop_muxf8_I0_O)      0.104     8.482 r  ntt_inst/i___27_carry_i_8/O
                         net (fo=14, routed)          0.751     9.234    ntt_inst/i___27_carry_i_8_n_0
    SLICE_X46Y150        LUT4 (Prop_lut4_I1_O)        0.316     9.550 r  ntt_inst/i___27_carry_i_2/O
                         net (fo=1, routed)           0.556    10.106    ntt_inst/i___27_carry_i_2_n_0
    SLICE_X44Y150        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    10.544 r  ntt_inst/p_0_out_inferred__2/i___27_carry/O[3]
                         net (fo=3, routed)           0.657    11.201    ntt_inst/p_0_out_inferred__2/i___27_carry_n_4
    SLICE_X45Y150        LUT4 (Prop_lut4_I0_O)        0.306    11.507 r  ntt_inst/i___54_carry_i_2/O
                         net (fo=1, routed)           0.000    11.507    ntt_inst/i___54_carry_i_2_n_0
    SLICE_X45Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.908 r  ntt_inst/p_0_out_inferred__2/i___54_carry/CO[3]
                         net (fo=1, routed)           0.000    11.908    ntt_inst/p_0_out_inferred__2/i___54_carry_n_0
    SLICE_X45Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.130 r  ntt_inst/p_0_out_inferred__2/i___54_carry__0/O[0]
                         net (fo=9, routed)           0.642    12.772    ntt_inst/p_0_out_inferred__2/i___54_carry__0_n_7
    SLICE_X44Y149        LUT3 (Prop_lut3_I2_O)        0.299    13.071 r  ntt_inst/mod_mult_return__2_carry__0_i_1/O
                         net (fo=2, routed)           0.568    13.640    ntt_inst/mod_mult_return__2_carry__0_i_1_n_0
    SLICE_X41Y150        LUT4 (Prop_lut4_I0_O)        0.124    13.764 r  ntt_inst/mod_mult_return__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.764    ntt_inst/mod_mult_return__2_carry__0_i_5_n_0
    SLICE_X41Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.165 r  ntt_inst/mod_mult_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.165    ntt_inst/mod_mult_return__2_carry__0_n_0
    SLICE_X41Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.478 r  ntt_inst/mod_mult_return__2_carry__1/O[3]
                         net (fo=3, routed)           1.021    15.499    ntt_inst/mod_mult_return__2_carry__1_n_4
    SLICE_X41Y156        LUT4 (Prop_lut4_I3_O)        0.306    15.805 r  ntt_inst/mod_mult_return__40_carry_i_3/O
                         net (fo=1, routed)           0.000    15.805    ntt_inst/mod_mult_return__40_carry_i_3_n_0
    SLICE_X41Y156        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.385 r  ntt_inst/mod_mult_return__40_carry/O[2]
                         net (fo=1, routed)           0.606    16.991    ntt_inst/mod_mult_return__40_carry_n_5
    SLICE_X43Y152        LUT2 (Prop_lut2_I1_O)        0.302    17.293 r  ntt_inst/mod_mult_return__46_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.293    ntt_inst/mod_mult_return__46_carry__0_i_1_n_0
    SLICE_X43Y152        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.541 f  ntt_inst/mod_mult_return__46_carry__0/O[3]
                         net (fo=15, routed)          0.473    18.014    ntt_inst/mod_mult_return__46_carry__0_n_4
    SLICE_X45Y153        LUT3 (Prop_lut3_I2_O)        0.306    18.320 r  ntt_inst/i__carry_i_18/O
                         net (fo=6, routed)           0.173    18.493    ntt_inst/i__carry_i_18_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I5_O)        0.124    18.617 r  ntt_inst/i__carry__0_i_20/O
                         net (fo=2, routed)           0.328    18.945    ntt_inst/i__carry__0_i_20_n_0
    SLICE_X42Y154        LUT2 (Prop_lut2_I1_O)        0.124    19.069 r  ntt_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.069    ntt_inst/i__carry__0_i_6_n_0
    SLICE_X42Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.582 f  ntt_inst/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=29, routed)          1.242    20.824    ntt_inst/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I0_O)        0.124    20.948 r  ntt_inst/data[0][5]_i_2/O
                         net (fo=6, routed)           0.344    21.292    ntt_inst/data[0][5]_i_2_n_0
    SLICE_X43Y156        LUT3 (Prop_lut3_I2_O)        0.124    21.416 r  ntt_inst/data[0][6]_i_7/O
                         net (fo=16, routed)          0.654    22.070    ntt_inst/data[0][6]_i_7_n_0
    SLICE_X43Y155        LUT6 (Prop_lut6_I5_O)        0.124    22.194 r  ntt_inst/data[4][6]_i_3/O
                         net (fo=1, routed)           0.000    22.194    ntt_inst/data[4][6]_i_3_n_0
    SLICE_X43Y155        FDRE                                         r  ntt_inst/data_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.673    15.095    ntt_inst/clk_IBUF_BUFG
    SLICE_X43Y155        FDRE                                         r  ntt_inst/data_reg[4][6]/C
                         clock pessimism              0.188    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X43Y155        FDRE (Setup_fdre_C_D)        0.031    15.279    ntt_inst/data_reg[4][6]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 -6.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_11_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.589%)  route 0.182ns (56.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.648     1.568    ntt_inst/clk_IBUF_BUFG
    SLICE_X35Y151        FDRE                                         r  ntt_inst/data_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y151        FDRE (Prop_fdre_C_Q)         0.141     1.709 r  ntt_inst/data_reg[11][0]/Q
                         net (fo=3, routed)           0.182     1.891    ntt_inst/data_reg[11]_11[0]
    SLICE_X36Y149        FDRE                                         r  ntt_inst/result_11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.836     2.001    ntt_inst/clk_IBUF_BUFG
    SLICE_X36Y149        FDRE                                         r  ntt_inst/result_11_reg[0]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X36Y149        FDRE (Hold_fdre_C_D)         0.070     1.820    ntt_inst/result_11_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.151%)  route 0.219ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.648     1.568    ntt_inst/clk_IBUF_BUFG
    SLICE_X37Y151        FDRE                                         r  ntt_inst/data_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.141     1.709 r  ntt_inst/data_reg[13][0]/Q
                         net (fo=3, routed)           0.219     1.928    ntt_inst/data_reg[13]_13[0]
    SLICE_X37Y149        FDRE                                         r  ntt_inst/result_13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.836     2.001    ntt_inst/clk_IBUF_BUFG
    SLICE_X37Y149        FDRE                                         r  ntt_inst/result_13_reg[0]/C
                         clock pessimism             -0.250     1.750    
    SLICE_X37Y149        FDRE (Hold_fdre_C_D)         0.066     1.816    ntt_inst/result_13_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.503%)  route 0.225ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.644     1.564    ntt_inst/clk_IBUF_BUFG
    SLICE_X44Y154        FDRE                                         r  ntt_inst/data_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  ntt_inst/data_reg[7][4]/Q
                         net (fo=4, routed)           0.225     1.930    ntt_inst/data_reg[7]_7[4]
    SLICE_X42Y147        FDRE                                         r  ntt_inst/result_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.998    ntt_inst/clk_IBUF_BUFG
    SLICE_X42Y147        FDRE                                         r  ntt_inst/result_7_reg[4]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X42Y147        FDRE (Hold_fdre_C_D)         0.053     1.800    ntt_inst/result_7_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.439%)  route 0.355ns (60.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.566     1.485    uart_inst/CLK
    SLICE_X31Y149        FDRE                                         r  uart_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.183     1.809    uart_inst/state__0[1]
    SLICE_X28Y150        LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  uart_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=15, routed)          0.172     2.026    uart_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X28Y151        LUT6 (Prop_lut6_I0_O)        0.045     2.071 r  uart_inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.071    uart_inst/clk_count[4]
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[4]/C
                         clock pessimism             -0.250     1.839    
    SLICE_X28Y151        FDRE (Hold_fdre_C_D)         0.092     1.931    uart_inst/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.174%)  route 0.260ns (64.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.645     1.565    ntt_inst/clk_IBUF_BUFG
    SLICE_X39Y151        FDRE                                         r  ntt_inst/data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  ntt_inst/data_reg[0][1]/Q
                         net (fo=3, routed)           0.260     1.966    ntt_inst/data_reg[0]_0[1]
    SLICE_X47Y148        FDRE                                         r  ntt_inst/result_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.832     1.997    ntt_inst/clk_IBUF_BUFG
    SLICE_X47Y148        FDRE                                         r  ntt_inst/result_0_reg[1]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X47Y148        FDRE (Hold_fdre_C_D)         0.070     1.816    ntt_inst/result_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.232ns (37.518%)  route 0.386ns (62.482%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.566     1.485    uart_inst/CLK
    SLICE_X31Y149        FDRE                                         r  uart_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y149        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.183     1.809    uart_inst/state__0[1]
    SLICE_X28Y150        LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  uart_inst/FSM_sequential_state[1]_i_2/O
                         net (fo=15, routed)          0.204     2.058    uart_inst/FSM_sequential_state[1]_i_2_n_0
    SLICE_X28Y150        LUT3 (Prop_lut3_I0_O)        0.046     2.104 r  uart_inst/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.104    uart_inst/clk_count[9]
    SLICE_X28Y150        FDRE                                         r  uart_inst/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y150        FDRE                                         r  uart_inst/clk_count_reg[9]/C
                         clock pessimism             -0.250     1.839    
    SLICE_X28Y150        FDRE (Hold_fdre_C_D)         0.107     1.946    uart_inst/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ntt_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/data_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.209ns (34.537%)  route 0.396ns (65.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X38Y146        FDRE                                         r  ntt_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y146        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ntt_start_reg/Q
                         net (fo=90, routed)          0.396     2.042    ntt_inst/computing_reg_0
    SLICE_X43Y154        LUT6 (Prop_lut6_I1_O)        0.045     2.087 r  ntt_inst/data[6][1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    ntt_inst/data[6][1]_i_1_n_0
    SLICE_X43Y154        FDRE                                         r  ntt_inst/data_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.919     2.084    ntt_inst/clk_IBUF_BUFG
    SLICE_X43Y154        FDRE                                         r  ntt_inst/data_reg[6][1]/C
                         clock pessimism             -0.250     1.834    
    SLICE_X43Y154        FDRE (Hold_fdre_C_D)         0.091     1.925    ntt_inst/data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.796%)  route 0.276ns (66.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.647     1.567    ntt_inst/clk_IBUF_BUFG
    SLICE_X37Y154        FDRE                                         r  ntt_inst/data_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  ntt_inst/data_reg[5][1]/Q
                         net (fo=3, routed)           0.276     1.984    ntt_inst/data_reg[5]_5[1]
    SLICE_X47Y149        FDRE                                         r  ntt_inst/result_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.832     1.997    ntt_inst/clk_IBUF_BUFG
    SLICE_X47Y149        FDRE                                         r  ntt_inst/result_5_reg[1]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X47Y149        FDRE (Hold_fdre_C_D)         0.072     1.818    ntt_inst/result_5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.462%)  route 0.280ns (66.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.644     1.564    ntt_inst/clk_IBUF_BUFG
    SLICE_X44Y153        FDRE                                         r  ntt_inst/data_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y153        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  ntt_inst/data_reg[8][4]/Q
                         net (fo=3, routed)           0.280     1.985    ntt_inst/data_reg[8]_8[4]
    SLICE_X43Y147        FDRE                                         r  ntt_inst/result_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.998    ntt_inst/clk_IBUF_BUFG
    SLICE_X43Y147        FDRE                                         r  ntt_inst/result_8_reg[4]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X43Y147        FDRE (Hold_fdre_C_D)         0.072     1.819    ntt_inst/result_8_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ntt_inst/data_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ntt_inst/result_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.647     1.567    ntt_inst/clk_IBUF_BUFG
    SLICE_X37Y154        FDRE                                         r  ntt_inst/data_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  ntt_inst/data_reg[5][2]/Q
                         net (fo=3, routed)           0.276     1.984    ntt_inst/data_reg[5]_5[2]
    SLICE_X40Y147        FDRE                                         r  ntt_inst/result_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.835     2.000    ntt_inst/clk_IBUF_BUFG
    SLICE_X40Y147        FDRE                                         r  ntt_inst/result_5_reg[2]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X40Y147        FDRE (Hold_fdre_C_D)         0.066     1.815    ntt_inst/result_5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y143   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X40Y142   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y142   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y142   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y142   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y140   blink_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y142   blink_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y142   blink_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y143   blink_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y143   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y143   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y143   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y143   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y142   FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.629ns  (logic 4.091ns (42.483%)  route 5.538ns (57.517%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.623     5.225    clk_IBUF_BUFG
    SLICE_X37Y142        FDRE                                         r  blink_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.456     5.681 f  blink_state_reg[2]/Q
                         net (fo=9, routed)           1.047     6.729    blink_state_reg_n_0_[2]
    SLICE_X38Y142        LUT5 (Prop_lut5_I2_O)        0.124     6.853 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.491    11.343    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.854 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.854    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.401ns  (logic 4.110ns (43.715%)  route 5.291ns (56.285%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.622     5.224    clk_IBUF_BUFG
    SLICE_X40Y142        FDRE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.456     5.680 r  FSM_onehot_state_reg[4]/Q
                         net (fo=11, routed)          0.973     6.653    FSM_onehot_state_reg_n_0_[4]
    SLICE_X38Y142        LUT5 (Prop_lut5_I0_O)        0.124     6.777 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.318    11.096    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.625 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.625    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.858ns  (logic 3.979ns (58.010%)  route 2.880ns (41.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.626     5.228    uart_inst/CLK
    SLICE_X32Y149        FDSE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.880     8.564    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    12.087 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.087    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.364ns (60.824%)  route 0.879ns (39.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.566     1.485    uart_inst/CLK
    SLICE_X32Y149        FDSE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y149        FDSE (Prop_fdse_C_Q)         0.141     1.626 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.879     2.505    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.729 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.729    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.417ns (45.072%)  route 1.726ns (54.928%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X40Y142        FDRE                                         r  FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  FSM_onehot_state_reg[3]/Q
                         net (fo=18, routed)          0.133     1.754    FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y142        LUT5 (Prop_lut5_I1_O)        0.045     1.799 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.593     3.393    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.623 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.623    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.398ns (42.522%)  route 1.889ns (57.478%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X37Y142        FDRE                                         r  blink_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  blink_state_reg[0]/Q
                         net (fo=8, routed)           0.205     1.828    blink_state_reg_n_0_[0]
    SLICE_X38Y142        LUT5 (Prop_lut5_I4_O)        0.045     1.873 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.685     3.558    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.769 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.769    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           380 Endpoints
Min Delay           380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.287ns  (logic 1.611ns (14.276%)  route 9.676ns (85.724%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.220    11.287    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X36Y155        FDRE                                         r  ntt_inst/result_5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X36Y155        FDRE                                         r  ntt_inst/result_5_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_14_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.217ns  (logic 1.611ns (14.366%)  route 9.605ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.149    11.217    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_14_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_14_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_6_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.217ns  (logic 1.611ns (14.366%)  route 9.605ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.149    11.217    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_6_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_6_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_7_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.217ns  (logic 1.611ns (14.366%)  route 9.605ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.149    11.217    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_7_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_7_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_9_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.217ns  (logic 1.611ns (14.366%)  route 9.605ns (85.634%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.149    11.217    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_9_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X36Y156        FDRE                                         r  ntt_inst/result_9_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.099ns  (logic 1.611ns (14.519%)  route 9.487ns (85.481%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.031    11.099    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_2_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.099ns  (logic 1.611ns (14.519%)  route 9.487ns (85.481%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.031    11.099    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_3_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_6_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.099ns  (logic 1.611ns (14.519%)  route 9.487ns (85.481%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.031    11.099    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_6_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_6_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_7_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.099ns  (logic 1.611ns (14.519%)  route 9.487ns (85.481%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         3.031    11.099    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_7_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X34Y156        FDRE                                         r  ntt_inst/result_7_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ntt_inst/result_4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.939ns  (logic 1.611ns (14.730%)  route 9.328ns (85.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=109, routed)         6.456     7.943    ntt_inst/rst_IBUF
    SLICE_X46Y150        LUT3 (Prop_lut3_I2_O)        0.124     8.067 r  ntt_inst/result_0[6]_i_1/O
                         net (fo=112, routed)         2.872    10.939    ntt_inst/result_0[6]_i_1_n_0
    SLICE_X34Y155        FDRE                                         r  ntt_inst/result_4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.678     5.100    ntt_inst/clk_IBUF_BUFG
    SLICE_X34Y155        FDRE                                         r  ntt_inst/result_4_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.255ns (17.020%)  route 1.244ns (82.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.244     1.499    uart_inst/rst_IBUF
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.255ns (17.020%)  route 1.244ns (82.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.244     1.499    uart_inst/rst_IBUF
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.255ns (17.020%)  route 1.244ns (82.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.244     1.499    uart_inst/rst_IBUF
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.255ns (17.020%)  route 1.244ns (82.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.244     1.499    uart_inst/rst_IBUF
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.255ns (17.020%)  route 1.244ns (82.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.244     1.499    uart_inst/rst_IBUF
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y151        FDRE                                         r  uart_inst/clk_count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.255ns (16.387%)  route 1.302ns (83.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.302     1.557    uart_inst/rst_IBUF
    SLICE_X29Y150        FDRE                                         r  uart_inst/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X29Y150        FDRE                                         r  uart_inst/clk_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.255ns (16.387%)  route 1.302ns (83.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.302     1.557    uart_inst/rst_IBUF
    SLICE_X29Y150        FDRE                                         r  uart_inst/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X29Y150        FDRE                                         r  uart_inst/clk_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.255ns (16.387%)  route 1.302ns (83.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.302     1.557    uart_inst/rst_IBUF
    SLICE_X29Y150        FDRE                                         r  uart_inst/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X29Y150        FDRE                                         r  uart_inst/clk_count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.255ns (16.341%)  route 1.306ns (83.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.306     1.561    uart_inst/rst_IBUF
    SLICE_X28Y150        FDRE                                         r  uart_inst/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y150        FDRE                                         r  uart_inst/clk_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.255ns (16.341%)  route 1.306ns (83.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  rst_IBUF_inst/O
                         net (fo=109, routed)         1.306     1.561    uart_inst/rst_IBUF
    SLICE_X28Y150        FDRE                                         r  uart_inst/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.924     2.089    uart_inst/CLK
    SLICE_X28Y150        FDRE                                         r  uart_inst/clk_count_reg[9]/C





