

================================================================
== Vivado HLS Report for 'OverturnKernel'
================================================================
* Date:           Wed Oct 26 23:36:20 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.668|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   24|   24|         8|          -|          -|     3|    no    |
        | + Loop 1.1  |    6|    6|         2|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    136|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      27|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      27|    181|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln220_1_fu_143_p2  |     +    |      0|  0|  23|           5|           2|
    |add_ln220_fu_165_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_91_p2             |     +    |      0|  0|   9|           2|           1|
    |j_fu_159_p2            |     +    |      0|  0|   9|           2|           1|
    |sub_ln220_1_fu_109_p2  |     -    |      0|  0|  15|           5|           5|
    |sub_ln220_2_fu_137_p2  |     -    |      0|  0|  23|           5|           5|
    |sub_ln220_3_fu_179_p2  |     -    |      0|  0|  15|           5|           5|
    |sub_ln220_fu_115_p2    |     -    |      0|  0|  11|           3|           2|
    |icmp_ln218_fu_85_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln219_fu_153_p2   |   icmp   |      0|  0|   8|           2|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 136|          36|          30|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i_0_reg_59  |   9|          2|    2|          4|
    |j_0_reg_70  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    5|         13|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln220_1_reg_205  |  5|   0|    5|          0|
    |ap_CS_fsm            |  4|   0|    4|          0|
    |i_0_reg_59           |  2|   0|    2|          0|
    |i_reg_195            |  2|   0|    2|          0|
    |j_0_reg_70           |  2|   0|    2|          0|
    |j_reg_213            |  2|   0|    2|          0|
    |sub_ln220_1_reg_200  |  5|   0|    5|          0|
    |sub_ln220_3_reg_223  |  5|   0|    5|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 27|   0|   27|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | OverturnKernel | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | OverturnKernel | return value |
|ap_start                |  in |    1| ap_ctrl_hs | OverturnKernel | return value |
|ap_done                 | out |    1| ap_ctrl_hs | OverturnKernel | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | OverturnKernel | return value |
|ap_ready                | out |    1| ap_ctrl_hs | OverturnKernel | return value |
|input_matrix_address0   | out |    4|  ap_memory |  input_matrix  |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |  input_matrix  |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |  input_matrix  |     array    |
|output_matrix_address0  | out |    4|  ap_memory |  output_matrix |     array    |
|output_matrix_ce0       | out |    1|  ap_memory |  output_matrix |     array    |
|output_matrix_we0       | out |    1|  ap_memory |  output_matrix |     array    |
|output_matrix_d0        | out |   32|  ap_memory |  output_matrix |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_0/forw_back.c:218]   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %.loopexit" [f_b_0/forw_back.c:218]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i2 %i_0 to i5" [f_b_0/forw_back.c:218]   --->   Operation 8 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.51ns)   --->   "%icmp_ln218 = icmp eq i2 %i_0, -1" [f_b_0/forw_back.c:218]   --->   Operation 9 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.62ns)   --->   "%i = add i2 %i_0, 1" [f_b_0/forw_back.c:218]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %2, label %.preheader.preheader" [f_b_0/forw_back.c:218]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [f_b_0/forw_back.c:220]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln220_2 = zext i4 %shl_ln to i5" [f_b_0/forw_back.c:220]   --->   Operation 14 'zext' 'zext_ln220_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%sub_ln220_1 = sub i5 %zext_ln220_2, %zext_ln218" [f_b_0/forw_back.c:220]   --->   Operation 15 'sub' 'sub_ln220_1' <Predicate = (!icmp_ln218)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.62ns)   --->   "%sub_ln220 = sub i2 -2, %i_0" [f_b_0/forw_back.c:220]   --->   Operation 16 'sub' 'sub_ln220' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln220_3 = zext i2 %sub_ln220 to i5" [f_b_0/forw_back.c:220]   --->   Operation 17 'zext' 'zext_ln220_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln220_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %sub_ln220, i2 0)" [f_b_0/forw_back.c:220]   --->   Operation 18 'bitconcatenate' 'shl_ln220_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln220_4 = zext i4 %shl_ln220_1 to i5" [f_b_0/forw_back.c:220]   --->   Operation 19 'zext' 'zext_ln220_4' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln220_2 = sub i5 %zext_ln220_4, %zext_ln220_3" [f_b_0/forw_back.c:220]   --->   Operation 20 'sub' 'sub_ln220_2' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln220_1 = add i5 %sub_ln220_2, 2" [f_b_0/forw_back.c:220]   --->   Operation 21 'add' 'add_ln220_1' <Predicate = (!icmp_ln218)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:219]   --->   Operation 22 'br' <Predicate = (!icmp_ln218)> <Delay = 0.75>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:221]   --->   Operation 23 'ret' <Predicate = (icmp_ln218)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i2 %j_0 to i5" [f_b_0/forw_back.c:219]   --->   Operation 25 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.51ns)   --->   "%icmp_ln219 = icmp eq i2 %j_0, -1" [f_b_0/forw_back.c:219]   --->   Operation 26 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 27 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.62ns)   --->   "%j = add i2 %j_0, 1" [f_b_0/forw_back.c:219]   --->   Operation 28 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.loopexit.loopexit, label %1" [f_b_0/forw_back.c:219]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.87ns)   --->   "%add_ln220 = add i5 %sub_ln220_1, %zext_ln219" [f_b_0/forw_back.c:220]   --->   Operation 30 'add' 'add_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i5 %add_ln220 to i32" [f_b_0/forw_back.c:220]   --->   Operation 31 'sext' 'sext_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i32 %sext_ln220 to i64" [f_b_0/forw_back.c:220]   --->   Operation 32 'zext' 'zext_ln220' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [9 x float]* %input_matrix, i64 0, i64 %zext_ln220" [f_b_0/forw_back.c:220]   --->   Operation 33 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.79ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_0/forw_back.c:220]   --->   Operation 34 'load' 'input_matrix_load' <Predicate = (!icmp_ln219)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 35 [1/1] (0.87ns)   --->   "%sub_ln220_3 = sub i5 %add_ln220_1, %zext_ln219" [f_b_0/forw_back.c:220]   --->   Operation 35 'sub' 'sub_ln220_3' <Predicate = (!icmp_ln219)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 37 [1/2] (0.79ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_0/forw_back.c:220]   --->   Operation 37 'load' 'input_matrix_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln220_1 = sext i5 %sub_ln220_3 to i32" [f_b_0/forw_back.c:220]   --->   Operation 38 'sext' 'sext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i32 %sext_ln220_1 to i64" [f_b_0/forw_back.c:220]   --->   Operation 39 'zext' 'zext_ln220_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [9 x float]* %output_matrix, i64 0, i64 %zext_ln220_1" [f_b_0/forw_back.c:220]   --->   Operation 40 'getelementptr' 'output_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.79ns)   --->   "store float %input_matrix_load, float* %output_matrix_addr, align 4" [f_b_0/forw_back.c:220]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:219]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln218  (specmemcore      ) [ 00000]
br_ln218           (br               ) [ 01111]
i_0                (phi              ) [ 00100]
zext_ln218         (zext             ) [ 00000]
icmp_ln218         (icmp             ) [ 00111]
empty              (speclooptripcount) [ 00000]
i                  (add              ) [ 01111]
br_ln218           (br               ) [ 00000]
shl_ln             (bitconcatenate   ) [ 00000]
zext_ln220_2       (zext             ) [ 00000]
sub_ln220_1        (sub              ) [ 00011]
sub_ln220          (sub              ) [ 00000]
zext_ln220_3       (zext             ) [ 00000]
shl_ln220_1        (bitconcatenate   ) [ 00000]
zext_ln220_4       (zext             ) [ 00000]
sub_ln220_2        (sub              ) [ 00000]
add_ln220_1        (add              ) [ 00011]
br_ln219           (br               ) [ 00111]
ret_ln221          (ret              ) [ 00000]
j_0                (phi              ) [ 00010]
zext_ln219         (zext             ) [ 00000]
icmp_ln219         (icmp             ) [ 00111]
empty_116          (speclooptripcount) [ 00000]
j                  (add              ) [ 00111]
br_ln219           (br               ) [ 00000]
add_ln220          (add              ) [ 00000]
sext_ln220         (sext             ) [ 00000]
zext_ln220         (zext             ) [ 00000]
input_matrix_addr  (getelementptr    ) [ 00001]
sub_ln220_3        (sub              ) [ 00001]
br_ln0             (br               ) [ 01111]
input_matrix_load  (load             ) [ 00000]
sext_ln220_1       (sext             ) [ 00000]
zext_ln220_1       (zext             ) [ 00000]
output_matrix_addr (getelementptr    ) [ 00000]
store_ln220        (store            ) [ 00000]
br_ln219           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="input_matrix_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="output_matrix_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/4 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln220_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/4 "/>
</bind>
</comp>

<comp id="59" class="1005" name="i_0_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="2" slack="1"/>
<pin id="61" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_0_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="2" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="j_0_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="1"/>
<pin id="72" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_0_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln218_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln218_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="0" index="1" bw="2" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="shl_ln_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="2" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln220_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220_2/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sub_ln220_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln220_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sub_ln220_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="2" slack="0"/>
<pin id="118" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln220/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln220_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220_3/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln220_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln220_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln220_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220_4/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sub_ln220_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln220_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln220_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln219_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln219_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="j_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln220_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln220/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln220_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln220_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub_ln220_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln220_3/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln220_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln220_1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln220_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220_1/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="200" class="1005" name="sub_ln220_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln220_1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="add_ln220_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln220_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="j_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="218" class="1005" name="input_matrix_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="sub_ln220_3_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln220_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="30" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="39" pin="3"/><net_sink comp="52" pin=1"/></net>

<net id="58"><net_src comp="45" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="63" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="63" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="63" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="63" pin="4"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="81" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="63" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="115" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="121" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="74" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="74" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="74" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="149" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="183"><net_src comp="149" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="198"><net_src comp="91" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="203"><net_src comp="109" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="208"><net_src comp="143" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="216"><net_src comp="159" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="221"><net_src comp="32" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="39" pin=0"/></net>

<net id="226"><net_src comp="179" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_matrix | {}
	Port: output_matrix | {4 }
 - Input state : 
	Port: OverturnKernel : input_matrix | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln218 : 1
		icmp_ln218 : 1
		i : 1
		br_ln218 : 2
		shl_ln : 1
		zext_ln220_2 : 2
		sub_ln220_1 : 3
		sub_ln220 : 1
		zext_ln220_3 : 2
		shl_ln220_1 : 2
		zext_ln220_4 : 3
		sub_ln220_2 : 4
		add_ln220_1 : 5
	State 3
		zext_ln219 : 1
		icmp_ln219 : 1
		j : 1
		br_ln219 : 2
		add_ln220 : 2
		sext_ln220 : 3
		zext_ln220 : 4
		input_matrix_addr : 5
		input_matrix_load : 6
		sub_ln220_3 : 2
	State 4
		zext_ln220_1 : 1
		output_matrix_addr : 2
		store_ln220 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  sub_ln220_1_fu_109 |    0    |    12   |
|    sub   |   sub_ln220_fu_115  |    0    |    9    |
|          |  sub_ln220_2_fu_137 |    0    |    23   |
|          |  sub_ln220_3_fu_179 |    0    |    15   |
|----------|---------------------|---------|---------|
|          |       i_fu_91       |    0    |    9    |
|    add   |  add_ln220_1_fu_143 |    0    |    23   |
|          |       j_fu_159      |    0    |    9    |
|          |   add_ln220_fu_165  |    0    |    15   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln218_fu_85  |    0    |    8    |
|          |  icmp_ln219_fu_153  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |   zext_ln218_fu_81  |    0    |    0    |
|          | zext_ln220_2_fu_105 |    0    |    0    |
|          | zext_ln220_3_fu_121 |    0    |    0    |
|   zext   | zext_ln220_4_fu_133 |    0    |    0    |
|          |  zext_ln219_fu_149  |    0    |    0    |
|          |  zext_ln220_fu_174  |    0    |    0    |
|          | zext_ln220_1_fu_187 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_97    |    0    |    0    |
|          |  shl_ln220_1_fu_125 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln220_fu_170  |    0    |    0    |
|          | sext_ln220_1_fu_184 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   131   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln220_1_reg_205   |    5   |
|        i_0_reg_59       |    2   |
|        i_reg_195        |    2   |
|input_matrix_addr_reg_218|    4   |
|        j_0_reg_70       |    2   |
|        j_reg_213        |    2   |
|   sub_ln220_1_reg_200   |    5   |
|   sub_ln220_3_reg_223   |    5   |
+-------------------------+--------+
|          Total          |   27   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   131  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   27   |   140  |
+-----------+--------+--------+--------+
