# ============================================================================
# Vivado / FPGA Tool Artifacts
# ============================================================================

# Vivado projects
*.xpr
*.jou
*.log
*.str
*.zip

# Vivado generated folders
.vivado/
.ip_user_files/
.cache/
.hw/
.runs/
.sim/
.gen/
.tmp/
.srcs/
.bd/
.sdk/
.vitis/
.metadata/

# IP cache and checkpoints
*.dcp
*.xci
*.xcix
*.xsa
*.hwh
*.hwdef

# Reports
*.rpt
*.pb
*.xml
*.html

# ============================================================================
# Simulation Artifacts
# ============================================================================

# Waveforms
*.wdb
*.vcd
*.fsdb
*.shm
*.trn

# Compiled simulation outputs
xsim.dir/
work/
questa/
modelsim.ini

# Temporary simulation files
*.dat
*.tmp

# ============================================================================
# Software / Python Artifacts
# ============================================================================

# Python
__pycache__/
*.pyc
*.pyo
*.pyd
*.egg-info/
.venv/
venv/

# Jupyter
.ipynb_checkpoints/

# ============================================================================
# OS / Editor Noise
# ============================================================================

# Windows
Thumbs.db
desktop.ini

# macOS
.DS_Store

# Linux
*~

# Editors
.vscode/
.idea/

# ============================================================================
# Explicitly Tracked (DO NOT IGNORE)
# ============================================================================

# RTL source files
!rtl/**/*.v
!rtl/**/*.sv

# Testbenches
!tb/**/*.v
!tb/**/*.sv

# Documentation
!docs/**/*.md
!results/**/*.md

# Numerical validation data
!results/**/*.csv

# Scripts
!scripts/**/*.tcl

# License & README
!README.md
!LICENSE
