Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  lab2.vo
Sim SDF file          :  lab2__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File lab2_run_msim_gate_verilog.do already exists - backing up current file as lab2_run_msim_gate_verilog.do.bak8
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do lab2_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {lab2.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 01:16:41 on Apr 08,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab2.vo 
ModelSim-Altera Info: # -- Compiling module lab2
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	lab2
ModelSim-Altera Info: # End time: 01:16:41 on Apr 08,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Pratice/Homework\ 2 {D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 01:16:41 on Apr 08,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Digital_Logic_Design/Pratice/Homework 2" D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v 
ModelSim-Altera Info: # -- Compiling module lab2_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	lab2_tb
ModelSim-Altera Info: # End time: 01:16:41 on Apr 08,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  lab2_tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" lab2_tb 
ModelSim-Altera Info: # Start time: 01:16:41 on Apr 08,2022
ModelSim-Altera Info: # Loading work.lab2_tb
ModelSim-Altera Info: # Loading work.lab2
ModelSim-Altera Info: # Loading work.hard_block
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg
ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading instances from lab2_v.sdo
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # Loading timing data from lab2_v.sdo
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /lab2_tb File: D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: 91kev  Hostname: SONIC-THE-HEDGE  ProcessID: 27952
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftvt8in6".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftvt8in6
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # End time: 01:29:13 on Apr 08,2022, Elapsed time: 0:12:32
ModelSim-Altera Info: # Errors: 0, Warnings: 2
Info: NativeLink simulation flow was successful
