$date
	Wed Sep 17 06:11:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add8 $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 9 # sum_task [8:0] $end
$var integer 32 $ i [31:0] $end
$scope task add8_task $end
$var reg 9 % s [8:0] $end
$var reg 8 & x [7:0] $end
$var reg 8 ' y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
b10100 "
b1010 !
$end
#1
b1 "
b11111111 !
b11110 #
b11110 %
b10100 '
b1010 &
#2
b10000001 "
b100100 !
b0 $
b100000000 #
b100000000 %
b1 '
b11111111 &
#3
b1100011 "
b1001 !
b1 $
b10100101 #
b10100101 %
b10000001 '
b100100 &
#4
b10001101 "
b1101 !
b10 $
b1101100 #
b1101100 %
b1100011 '
b1001 &
#5
b10010 "
b1100101 !
b11 $
b10011010 #
b10011010 %
b10001101 '
b1101 &
#6
b100 $
b1110111 #
b1110111 %
b10010 '
b1100101 &
#7
