#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9e0f804bd0 .scope module, "full_adder_16bits_tb" "full_adder_16bits_tb" 2 4;
 .timescale 0 0;
v0x7f9e0f81d130_0 .var "a", 15 0;
v0x7f9e0f81d1e0_0 .var "b", 15 0;
v0x7f9e0f81d290_0 .var/i "err", 31 0;
v0x7f9e0f81d340_0 .var/i "i", 31 0;
v0x7f9e0f81d3f0 .array "mat_a_input", 99 0, 15 0;
v0x7f9e0f81d4d0 .array "mat_b_input", 99 0, 15 0;
v0x7f9e0f81d570_0 .var "mat_sum", 16 0;
v0x7f9e0f81d620 .array "mat_sum_output", 99 0, 16 0;
v0x7f9e0f81d6c0_0 .net "sum", 16 0, L_0x7f9e0f8248b0;  1 drivers
S_0x7f9e0f804d30 .scope module, "gate" "full_adder_16bits" 2 14, 3 4 0, S_0x7f9e0f804bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 17 "unnamed"
    .port_info 1 /INPUT 16 "unnamed"
    .port_info 2 /INPUT 16 "unnamed"
    .port_info 3 /INPUT 1 "c_in"
v0x7f9e0f81cd80_0 .net "a", 15 0, v0x7f9e0f81d130_0;  1 drivers
v0x7f9e0f81ce20_0 .net "b", 15 0, v0x7f9e0f81d1e0_0;  1 drivers
v0x7f9e0f81cec0_0 .net "c", 14 0, L_0x7f9e0f823bb0;  1 drivers
L_0x7f9e00040008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9e0f81cf60_0 .net "c_in", 0 0, L_0x7f9e00040008;  1 drivers
v0x7f9e0f81d010_0 .net "sum", 16 0, L_0x7f9e0f8248b0;  alias, 1 drivers
L_0x7f9e0f81dcb0 .part v0x7f9e0f81d130_0, 0, 1;
L_0x7f9e0f81dd90 .part v0x7f9e0f81d1e0_0, 0, 1;
L_0x7f9e0f81e2d0 .part v0x7f9e0f81d130_0, 1, 1;
L_0x7f9e0f81e370 .part v0x7f9e0f81d1e0_0, 1, 1;
L_0x7f9e0f81e410 .part L_0x7f9e0f823bb0, 0, 1;
L_0x7f9e0f81e9a0 .part v0x7f9e0f81d130_0, 2, 1;
L_0x7f9e0f81eac0 .part v0x7f9e0f81d1e0_0, 2, 1;
L_0x7f9e0f81ebe0 .part L_0x7f9e0f823bb0, 1, 1;
L_0x7f9e0f81f0e0 .part v0x7f9e0f81d130_0, 3, 1;
L_0x7f9e0f81f1d0 .part v0x7f9e0f81d1e0_0, 3, 1;
L_0x7f9e0f81f270 .part L_0x7f9e0f823bb0, 2, 1;
L_0x7f9e0f81f790 .part v0x7f9e0f81d130_0, 4, 1;
L_0x7f9e0f81f830 .part v0x7f9e0f81d1e0_0, 4, 1;
L_0x7f9e0f81f940 .part L_0x7f9e0f823bb0, 3, 1;
L_0x7f9e0f81fe60 .part v0x7f9e0f81d130_0, 5, 1;
L_0x7f9e0f81ff80 .part v0x7f9e0f81d1e0_0, 5, 1;
L_0x7f9e0f820020 .part L_0x7f9e0f823bb0, 4, 1;
L_0x7f9e0f820500 .part v0x7f9e0f81d130_0, 6, 1;
L_0x7f9e0f8206a0 .part v0x7f9e0f81d1e0_0, 6, 1;
L_0x7f9e0f8208e0 .part L_0x7f9e0f823bb0, 5, 1;
L_0x7f9e0f820ca0 .part v0x7f9e0f81d130_0, 7, 1;
L_0x7f9e0f820840 .part v0x7f9e0f81d1e0_0, 7, 1;
L_0x7f9e0f820df0 .part L_0x7f9e0f823bb0, 6, 1;
L_0x7f9e0f821340 .part v0x7f9e0f81d130_0, 8, 1;
L_0x7f9e0f8213e0 .part v0x7f9e0f81d1e0_0, 8, 1;
L_0x7f9e0f821550 .part L_0x7f9e0f823bb0, 7, 1;
L_0x7f9e0f821a70 .part v0x7f9e0f81d130_0, 9, 1;
L_0x7f9e0f821bf0 .part v0x7f9e0f81d1e0_0, 9, 1;
L_0x7f9e0f821c90 .part L_0x7f9e0f823bb0, 8, 1;
L_0x7f9e0f822120 .part v0x7f9e0f81d130_0, 10, 1;
L_0x7f9e0f8221c0 .part v0x7f9e0f81d1e0_0, 10, 1;
L_0x7f9e0f822360 .part L_0x7f9e0f823bb0, 9, 1;
L_0x7f9e0f8227b0 .part v0x7f9e0f81d130_0, 11, 1;
L_0x7f9e0f822260 .part v0x7f9e0f81d1e0_0, 11, 1;
L_0x7f9e0f822960 .part L_0x7f9e0f823bb0, 10, 1;
L_0x7f9e0f822e60 .part v0x7f9e0f81d130_0, 12, 1;
L_0x7f9e0f822f00 .part v0x7f9e0f81d1e0_0, 12, 1;
L_0x7f9e0f822a00 .part L_0x7f9e0f823bb0, 11, 1;
L_0x7f9e0f823500 .part v0x7f9e0f81d130_0, 13, 1;
L_0x7f9e0f822fa0 .part v0x7f9e0f81d1e0_0, 13, 1;
L_0x7f9e0f8236e0 .part L_0x7f9e0f823bb0, 12, 1;
LS_0x7f9e0f823bb0_0_0 .concat8 [ 1 1 1 1], L_0x7f9e0f81db50, L_0x7f9e0f81e190, L_0x7f9e0f81e860, L_0x7f9e0f81efa0;
LS_0x7f9e0f823bb0_0_4 .concat8 [ 1 1 1 1], L_0x7f9e0f81f650, L_0x7f9e0f81fd20, L_0x7f9e0f8203c0, L_0x7f9e0f820b60;
LS_0x7f9e0f823bb0_0_8 .concat8 [ 1 1 1 1], L_0x7f9e0f821200, L_0x7f9e0f821930, L_0x7f9e0f821fe0, L_0x7f9e0f822670;
LS_0x7f9e0f823bb0_0_12 .concat8 [ 1 1 1 0], L_0x7f9e0f822d20, L_0x7f9e0f8233c0, L_0x7f9e0f823a70;
L_0x7f9e0f823bb0 .concat8 [ 4 4 4 3], LS_0x7f9e0f823bb0_0_0, LS_0x7f9e0f823bb0_0_4, LS_0x7f9e0f823bb0_0_8, LS_0x7f9e0f823bb0_0_12;
L_0x7f9e0f824090 .part v0x7f9e0f81d130_0, 14, 1;
L_0x7f9e0f8205a0 .part v0x7f9e0f81d1e0_0, 14, 1;
L_0x7f9e0f820740 .part L_0x7f9e0f823bb0, 13, 1;
LS_0x7f9e0f8248b0_0_0 .concat8 [ 1 1 1 1], L_0x7f9e0f81d9d0, L_0x7f9e0f81dff0, L_0x7f9e0f81e6c0, L_0x7f9e0f81ede0;
LS_0x7f9e0f8248b0_0_4 .concat8 [ 1 1 1 1], L_0x7f9e0f81f4d0, L_0x7f9e0f81fb80, L_0x7f9e0f820240, L_0x7f9e0f8209c0;
LS_0x7f9e0f8248b0_0_8 .concat8 [ 1 1 1 1], L_0x7f9e0f821060, L_0x7f9e0f821790, L_0x7f9e0f821e60, L_0x7f9e0f8224f0;
LS_0x7f9e0f8248b0_0_12 .concat8 [ 1 1 1 1], L_0x7f9e0f822ba0, L_0x7f9e0f823220, L_0x7f9e0f8238d0, L_0x7f9e0f823860;
LS_0x7f9e0f8248b0_0_16 .concat8 [ 1 0 0 0], L_0x7f9e0f824420;
LS_0x7f9e0f8248b0_1_0 .concat8 [ 4 4 4 4], LS_0x7f9e0f8248b0_0_0, LS_0x7f9e0f8248b0_0_4, LS_0x7f9e0f8248b0_0_8, LS_0x7f9e0f8248b0_0_12;
LS_0x7f9e0f8248b0_1_4 .concat8 [ 1 0 0 0], LS_0x7f9e0f8248b0_0_16;
L_0x7f9e0f8248b0 .concat8 [ 16 1 0 0], LS_0x7f9e0f8248b0_1_0, LS_0x7f9e0f8248b0_1_4;
L_0x7f9e0f824e60 .part v0x7f9e0f81d130_0, 15, 1;
L_0x7f9e0f824690 .part v0x7f9e0f81d1e0_0, 15, 1;
L_0x7f9e0f824730 .part L_0x7f9e0f823bb0, 14, 1;
S_0x7f9e0f804ef0 .scope module, "fa0" "full_adder_1bit" 3 12, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81d7f0 .functor XOR 1, L_0x7f9e0f81dcb0, L_0x7f9e0f81dd90, C4<0>, C4<0>;
L_0x7f9e0f81d8a0 .functor AND 1, L_0x7f9e0f81dcb0, L_0x7f9e0f81dd90, C4<1>, C4<1>;
L_0x7f9e0f81d9d0 .functor XOR 1, L_0x7f9e0f81d7f0, L_0x7f9e00040008, C4<0>, C4<0>;
L_0x7f9e0f81dac0 .functor AND 1, L_0x7f9e0f81d7f0, L_0x7f9e00040008, C4<1>, C4<1>;
L_0x7f9e0f81db50 .functor XOR 1, L_0x7f9e0f81dac0, L_0x7f9e0f81d8a0, C4<0>, C4<0>;
v0x7f9e0f805120_0 .net "a", 0 0, L_0x7f9e0f81dcb0;  1 drivers
v0x7f9e0f8150d0_0 .net "b", 0 0, L_0x7f9e0f81dd90;  1 drivers
v0x7f9e0f815170_0 .net "c1", 0 0, L_0x7f9e0f81d8a0;  1 drivers
v0x7f9e0f815220_0 .net "c_in", 0 0, L_0x7f9e00040008;  alias, 1 drivers
v0x7f9e0f8152c0_0 .net "c_out", 0 0, L_0x7f9e0f81db50;  1 drivers
v0x7f9e0f8153a0_0 .net "s1", 0 0, L_0x7f9e0f81d7f0;  1 drivers
v0x7f9e0f815440_0 .net "s2", 0 0, L_0x7f9e0f81dac0;  1 drivers
v0x7f9e0f8154e0_0 .net "sum", 0 0, L_0x7f9e0f81d9d0;  1 drivers
S_0x7f9e0f815600 .scope module, "fa1" "full_adder_1bit" 3 13, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81de70 .functor XOR 1, L_0x7f9e0f81e2d0, L_0x7f9e0f81e370, C4<0>, C4<0>;
L_0x7f9e0f81dee0 .functor AND 1, L_0x7f9e0f81e2d0, L_0x7f9e0f81e370, C4<1>, C4<1>;
L_0x7f9e0f81dff0 .functor XOR 1, L_0x7f9e0f81de70, L_0x7f9e0f81e410, C4<0>, C4<0>;
L_0x7f9e0f81e0a0 .functor AND 1, L_0x7f9e0f81de70, L_0x7f9e0f81e410, C4<1>, C4<1>;
L_0x7f9e0f81e190 .functor XOR 1, L_0x7f9e0f81e0a0, L_0x7f9e0f81dee0, C4<0>, C4<0>;
v0x7f9e0f815830_0 .net "a", 0 0, L_0x7f9e0f81e2d0;  1 drivers
v0x7f9e0f8158c0_0 .net "b", 0 0, L_0x7f9e0f81e370;  1 drivers
v0x7f9e0f815960_0 .net "c1", 0 0, L_0x7f9e0f81dee0;  1 drivers
v0x7f9e0f815a10_0 .net "c_in", 0 0, L_0x7f9e0f81e410;  1 drivers
v0x7f9e0f815ab0_0 .net "c_out", 0 0, L_0x7f9e0f81e190;  1 drivers
v0x7f9e0f815b90_0 .net "s1", 0 0, L_0x7f9e0f81de70;  1 drivers
v0x7f9e0f815c30_0 .net "s2", 0 0, L_0x7f9e0f81e0a0;  1 drivers
v0x7f9e0f815cd0_0 .net "sum", 0 0, L_0x7f9e0f81dff0;  1 drivers
S_0x7f9e0f815df0 .scope module, "fa10" "full_adder_1bit" 3 22, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f821480 .functor XOR 1, L_0x7f9e0f822120, L_0x7f9e0f8221c0, C4<0>, C4<0>;
L_0x7f9e0f821b10 .functor AND 1, L_0x7f9e0f822120, L_0x7f9e0f8221c0, C4<1>, C4<1>;
L_0x7f9e0f821e60 .functor XOR 1, L_0x7f9e0f821480, L_0x7f9e0f822360, C4<0>, C4<0>;
L_0x7f9e0f821f10 .functor AND 1, L_0x7f9e0f821480, L_0x7f9e0f822360, C4<1>, C4<1>;
L_0x7f9e0f821fe0 .functor XOR 1, L_0x7f9e0f821f10, L_0x7f9e0f821b10, C4<0>, C4<0>;
v0x7f9e0f816020_0 .net "a", 0 0, L_0x7f9e0f822120;  1 drivers
v0x7f9e0f8160c0_0 .net "b", 0 0, L_0x7f9e0f8221c0;  1 drivers
v0x7f9e0f816160_0 .net "c1", 0 0, L_0x7f9e0f821b10;  1 drivers
v0x7f9e0f816210_0 .net "c_in", 0 0, L_0x7f9e0f822360;  1 drivers
v0x7f9e0f8162b0_0 .net "c_out", 0 0, L_0x7f9e0f821fe0;  1 drivers
v0x7f9e0f816390_0 .net "s1", 0 0, L_0x7f9e0f821480;  1 drivers
v0x7f9e0f816430_0 .net "s2", 0 0, L_0x7f9e0f821f10;  1 drivers
v0x7f9e0f8164d0_0 .net "sum", 0 0, L_0x7f9e0f821e60;  1 drivers
S_0x7f9e0f8165f0 .scope module, "fa11" "full_adder_1bit" 3 23, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f822400 .functor XOR 1, L_0x7f9e0f8227b0, L_0x7f9e0f822260, C4<0>, C4<0>;
L_0x7f9e0f821d50 .functor AND 1, L_0x7f9e0f8227b0, L_0x7f9e0f822260, C4<1>, C4<1>;
L_0x7f9e0f8224f0 .functor XOR 1, L_0x7f9e0f822400, L_0x7f9e0f822960, C4<0>, C4<0>;
L_0x7f9e0f8225a0 .functor AND 1, L_0x7f9e0f822400, L_0x7f9e0f822960, C4<1>, C4<1>;
L_0x7f9e0f822670 .functor XOR 1, L_0x7f9e0f8225a0, L_0x7f9e0f821d50, C4<0>, C4<0>;
v0x7f9e0f816820_0 .net "a", 0 0, L_0x7f9e0f8227b0;  1 drivers
v0x7f9e0f8168b0_0 .net "b", 0 0, L_0x7f9e0f822260;  1 drivers
v0x7f9e0f816950_0 .net "c1", 0 0, L_0x7f9e0f821d50;  1 drivers
v0x7f9e0f816a00_0 .net "c_in", 0 0, L_0x7f9e0f822960;  1 drivers
v0x7f9e0f816aa0_0 .net "c_out", 0 0, L_0x7f9e0f822670;  1 drivers
v0x7f9e0f816b80_0 .net "s1", 0 0, L_0x7f9e0f822400;  1 drivers
v0x7f9e0f816c20_0 .net "s2", 0 0, L_0x7f9e0f8225a0;  1 drivers
v0x7f9e0f816cc0_0 .net "sum", 0 0, L_0x7f9e0f8224f0;  1 drivers
S_0x7f9e0f816de0 .scope module, "fa12" "full_adder_1bit" 3 24, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f822850 .functor XOR 1, L_0x7f9e0f822e60, L_0x7f9e0f822f00, C4<0>, C4<0>;
L_0x7f9e0f8228c0 .functor AND 1, L_0x7f9e0f822e60, L_0x7f9e0f822f00, C4<1>, C4<1>;
L_0x7f9e0f822ba0 .functor XOR 1, L_0x7f9e0f822850, L_0x7f9e0f822a00, C4<0>, C4<0>;
L_0x7f9e0f822c50 .functor AND 1, L_0x7f9e0f822850, L_0x7f9e0f822a00, C4<1>, C4<1>;
L_0x7f9e0f822d20 .functor XOR 1, L_0x7f9e0f822c50, L_0x7f9e0f8228c0, C4<0>, C4<0>;
v0x7f9e0f817050_0 .net "a", 0 0, L_0x7f9e0f822e60;  1 drivers
v0x7f9e0f8170e0_0 .net "b", 0 0, L_0x7f9e0f822f00;  1 drivers
v0x7f9e0f817180_0 .net "c1", 0 0, L_0x7f9e0f8228c0;  1 drivers
v0x7f9e0f817210_0 .net "c_in", 0 0, L_0x7f9e0f822a00;  1 drivers
v0x7f9e0f8172b0_0 .net "c_out", 0 0, L_0x7f9e0f822d20;  1 drivers
v0x7f9e0f817390_0 .net "s1", 0 0, L_0x7f9e0f822850;  1 drivers
v0x7f9e0f817430_0 .net "s2", 0 0, L_0x7f9e0f822c50;  1 drivers
v0x7f9e0f8174d0_0 .net "sum", 0 0, L_0x7f9e0f822ba0;  1 drivers
S_0x7f9e0f8175f0 .scope module, "fa13" "full_adder_1bit" 3 25, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f822aa0 .functor XOR 1, L_0x7f9e0f823500, L_0x7f9e0f822fa0, C4<0>, C4<0>;
L_0x7f9e0f8230f0 .functor AND 1, L_0x7f9e0f823500, L_0x7f9e0f822fa0, C4<1>, C4<1>;
L_0x7f9e0f823220 .functor XOR 1, L_0x7f9e0f822aa0, L_0x7f9e0f8236e0, C4<0>, C4<0>;
L_0x7f9e0f8232d0 .functor AND 1, L_0x7f9e0f822aa0, L_0x7f9e0f8236e0, C4<1>, C4<1>;
L_0x7f9e0f8233c0 .functor XOR 1, L_0x7f9e0f8232d0, L_0x7f9e0f8230f0, C4<0>, C4<0>;
v0x7f9e0f817820_0 .net "a", 0 0, L_0x7f9e0f823500;  1 drivers
v0x7f9e0f8178b0_0 .net "b", 0 0, L_0x7f9e0f822fa0;  1 drivers
v0x7f9e0f817950_0 .net "c1", 0 0, L_0x7f9e0f8230f0;  1 drivers
v0x7f9e0f817a00_0 .net "c_in", 0 0, L_0x7f9e0f8236e0;  1 drivers
v0x7f9e0f817aa0_0 .net "c_out", 0 0, L_0x7f9e0f8233c0;  1 drivers
v0x7f9e0f817b80_0 .net "s1", 0 0, L_0x7f9e0f822aa0;  1 drivers
v0x7f9e0f817c20_0 .net "s2", 0 0, L_0x7f9e0f8232d0;  1 drivers
v0x7f9e0f817cc0_0 .net "sum", 0 0, L_0x7f9e0f823220;  1 drivers
S_0x7f9e0f817de0 .scope module, "fa14" "full_adder_1bit" 3 26, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f823040 .functor XOR 1, L_0x7f9e0f824090, L_0x7f9e0f8205a0, C4<0>, C4<0>;
L_0x7f9e0f8235a0 .functor AND 1, L_0x7f9e0f824090, L_0x7f9e0f8205a0, C4<1>, C4<1>;
L_0x7f9e0f8238d0 .functor XOR 1, L_0x7f9e0f823040, L_0x7f9e0f820740, C4<0>, C4<0>;
L_0x7f9e0f823980 .functor AND 1, L_0x7f9e0f823040, L_0x7f9e0f820740, C4<1>, C4<1>;
L_0x7f9e0f823a70 .functor XOR 1, L_0x7f9e0f823980, L_0x7f9e0f8235a0, C4<0>, C4<0>;
v0x7f9e0f818010_0 .net "a", 0 0, L_0x7f9e0f824090;  1 drivers
v0x7f9e0f8180a0_0 .net "b", 0 0, L_0x7f9e0f8205a0;  1 drivers
v0x7f9e0f818140_0 .net "c1", 0 0, L_0x7f9e0f8235a0;  1 drivers
v0x7f9e0f8181f0_0 .net "c_in", 0 0, L_0x7f9e0f820740;  1 drivers
v0x7f9e0f818290_0 .net "c_out", 0 0, L_0x7f9e0f823a70;  1 drivers
v0x7f9e0f818370_0 .net "s1", 0 0, L_0x7f9e0f823040;  1 drivers
v0x7f9e0f818410_0 .net "s2", 0 0, L_0x7f9e0f823980;  1 drivers
v0x7f9e0f8184b0_0 .net "sum", 0 0, L_0x7f9e0f8238d0;  1 drivers
S_0x7f9e0f8185d0 .scope module, "fa15" "full_adder_1bit" 3 27, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f823780 .functor XOR 1, L_0x7f9e0f824e60, L_0x7f9e0f824690, C4<0>, C4<0>;
L_0x7f9e0f8237f0 .functor AND 1, L_0x7f9e0f824e60, L_0x7f9e0f824690, C4<1>, C4<1>;
L_0x7f9e0f823860 .functor XOR 1, L_0x7f9e0f823780, L_0x7f9e0f824730, C4<0>, C4<0>;
L_0x7f9e0f824370 .functor AND 1, L_0x7f9e0f823780, L_0x7f9e0f824730, C4<1>, C4<1>;
L_0x7f9e0f824420 .functor XOR 1, L_0x7f9e0f824370, L_0x7f9e0f8237f0, C4<0>, C4<0>;
v0x7f9e0f818800_0 .net "a", 0 0, L_0x7f9e0f824e60;  1 drivers
v0x7f9e0f818890_0 .net "b", 0 0, L_0x7f9e0f824690;  1 drivers
v0x7f9e0f818930_0 .net "c1", 0 0, L_0x7f9e0f8237f0;  1 drivers
v0x7f9e0f8189e0_0 .net "c_in", 0 0, L_0x7f9e0f824730;  1 drivers
v0x7f9e0f818a80_0 .net "c_out", 0 0, L_0x7f9e0f824420;  1 drivers
v0x7f9e0f818b60_0 .net "s1", 0 0, L_0x7f9e0f823780;  1 drivers
v0x7f9e0f818c00_0 .net "s2", 0 0, L_0x7f9e0f824370;  1 drivers
v0x7f9e0f818ca0_0 .net "sum", 0 0, L_0x7f9e0f823860;  1 drivers
S_0x7f9e0f818dc0 .scope module, "fa2" "full_adder_1bit" 3 14, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81e4e0 .functor XOR 1, L_0x7f9e0f81e9a0, L_0x7f9e0f81eac0, C4<0>, C4<0>;
L_0x7f9e0f81e590 .functor AND 1, L_0x7f9e0f81e9a0, L_0x7f9e0f81eac0, C4<1>, C4<1>;
L_0x7f9e0f81e6c0 .functor XOR 1, L_0x7f9e0f81e4e0, L_0x7f9e0f81ebe0, C4<0>, C4<0>;
L_0x7f9e0f81e770 .functor AND 1, L_0x7f9e0f81e4e0, L_0x7f9e0f81ebe0, C4<1>, C4<1>;
L_0x7f9e0f81e860 .functor XOR 1, L_0x7f9e0f81e770, L_0x7f9e0f81e590, C4<0>, C4<0>;
v0x7f9e0f819070_0 .net "a", 0 0, L_0x7f9e0f81e9a0;  1 drivers
v0x7f9e0f819100_0 .net "b", 0 0, L_0x7f9e0f81eac0;  1 drivers
v0x7f9e0f8191a0_0 .net "c1", 0 0, L_0x7f9e0f81e590;  1 drivers
v0x7f9e0f819230_0 .net "c_in", 0 0, L_0x7f9e0f81ebe0;  1 drivers
v0x7f9e0f8192c0_0 .net "c_out", 0 0, L_0x7f9e0f81e860;  1 drivers
v0x7f9e0f819390_0 .net "s1", 0 0, L_0x7f9e0f81e4e0;  1 drivers
v0x7f9e0f819430_0 .net "s2", 0 0, L_0x7f9e0f81e770;  1 drivers
v0x7f9e0f8194d0_0 .net "sum", 0 0, L_0x7f9e0f81e6c0;  1 drivers
S_0x7f9e0f8195f0 .scope module, "fa3" "full_adder_1bit" 3 15, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81ec80 .functor XOR 1, L_0x7f9e0f81f0e0, L_0x7f9e0f81f1d0, C4<0>, C4<0>;
L_0x7f9e0f81ecf0 .functor AND 1, L_0x7f9e0f81f0e0, L_0x7f9e0f81f1d0, C4<1>, C4<1>;
L_0x7f9e0f81ede0 .functor XOR 1, L_0x7f9e0f81ec80, L_0x7f9e0f81f270, C4<0>, C4<0>;
L_0x7f9e0f81eeb0 .functor AND 1, L_0x7f9e0f81ec80, L_0x7f9e0f81f270, C4<1>, C4<1>;
L_0x7f9e0f81efa0 .functor XOR 1, L_0x7f9e0f81eeb0, L_0x7f9e0f81ecf0, C4<0>, C4<0>;
v0x7f9e0f819820_0 .net "a", 0 0, L_0x7f9e0f81f0e0;  1 drivers
v0x7f9e0f8198b0_0 .net "b", 0 0, L_0x7f9e0f81f1d0;  1 drivers
v0x7f9e0f819950_0 .net "c1", 0 0, L_0x7f9e0f81ecf0;  1 drivers
v0x7f9e0f819a00_0 .net "c_in", 0 0, L_0x7f9e0f81f270;  1 drivers
v0x7f9e0f819aa0_0 .net "c_out", 0 0, L_0x7f9e0f81efa0;  1 drivers
v0x7f9e0f819b80_0 .net "s1", 0 0, L_0x7f9e0f81ec80;  1 drivers
v0x7f9e0f819c20_0 .net "s2", 0 0, L_0x7f9e0f81eeb0;  1 drivers
v0x7f9e0f819cc0_0 .net "sum", 0 0, L_0x7f9e0f81ede0;  1 drivers
S_0x7f9e0f819de0 .scope module, "fa4" "full_adder_1bit" 3 16, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81f370 .functor XOR 1, L_0x7f9e0f81f790, L_0x7f9e0f81f830, C4<0>, C4<0>;
L_0x7f9e0f81f3e0 .functor AND 1, L_0x7f9e0f81f790, L_0x7f9e0f81f830, C4<1>, C4<1>;
L_0x7f9e0f81f4d0 .functor XOR 1, L_0x7f9e0f81f370, L_0x7f9e0f81f940, C4<0>, C4<0>;
L_0x7f9e0f81f580 .functor AND 1, L_0x7f9e0f81f370, L_0x7f9e0f81f940, C4<1>, C4<1>;
L_0x7f9e0f81f650 .functor XOR 1, L_0x7f9e0f81f580, L_0x7f9e0f81f3e0, C4<0>, C4<0>;
v0x7f9e0f81a010_0 .net "a", 0 0, L_0x7f9e0f81f790;  1 drivers
v0x7f9e0f81a0a0_0 .net "b", 0 0, L_0x7f9e0f81f830;  1 drivers
v0x7f9e0f81a140_0 .net "c1", 0 0, L_0x7f9e0f81f3e0;  1 drivers
v0x7f9e0f81a1f0_0 .net "c_in", 0 0, L_0x7f9e0f81f940;  1 drivers
v0x7f9e0f81a290_0 .net "c_out", 0 0, L_0x7f9e0f81f650;  1 drivers
v0x7f9e0f81a370_0 .net "s1", 0 0, L_0x7f9e0f81f370;  1 drivers
v0x7f9e0f81a410_0 .net "s2", 0 0, L_0x7f9e0f81f580;  1 drivers
v0x7f9e0f81a4b0_0 .net "sum", 0 0, L_0x7f9e0f81f4d0;  1 drivers
S_0x7f9e0f81a5d0 .scope module, "fa5" "full_adder_1bit" 3 17, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81fa60 .functor XOR 1, L_0x7f9e0f81fe60, L_0x7f9e0f81ff80, C4<0>, C4<0>;
L_0x7f9e0f81fad0 .functor AND 1, L_0x7f9e0f81fe60, L_0x7f9e0f81ff80, C4<1>, C4<1>;
L_0x7f9e0f81fb80 .functor XOR 1, L_0x7f9e0f81fa60, L_0x7f9e0f820020, C4<0>, C4<0>;
L_0x7f9e0f81fc30 .functor AND 1, L_0x7f9e0f81fa60, L_0x7f9e0f820020, C4<1>, C4<1>;
L_0x7f9e0f81fd20 .functor XOR 1, L_0x7f9e0f81fc30, L_0x7f9e0f81fad0, C4<0>, C4<0>;
v0x7f9e0f81a800_0 .net "a", 0 0, L_0x7f9e0f81fe60;  1 drivers
v0x7f9e0f81a890_0 .net "b", 0 0, L_0x7f9e0f81ff80;  1 drivers
v0x7f9e0f81a930_0 .net "c1", 0 0, L_0x7f9e0f81fad0;  1 drivers
v0x7f9e0f81a9e0_0 .net "c_in", 0 0, L_0x7f9e0f820020;  1 drivers
v0x7f9e0f81aa80_0 .net "c_out", 0 0, L_0x7f9e0f81fd20;  1 drivers
v0x7f9e0f81ab60_0 .net "s1", 0 0, L_0x7f9e0f81fa60;  1 drivers
v0x7f9e0f81ac00_0 .net "s2", 0 0, L_0x7f9e0f81fc30;  1 drivers
v0x7f9e0f81aca0_0 .net "sum", 0 0, L_0x7f9e0f81fb80;  1 drivers
S_0x7f9e0f81adc0 .scope module, "fa6" "full_adder_1bit" 3 18, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81f8d0 .functor XOR 1, L_0x7f9e0f820500, L_0x7f9e0f8206a0, C4<0>, C4<0>;
L_0x7f9e0f820150 .functor AND 1, L_0x7f9e0f820500, L_0x7f9e0f8206a0, C4<1>, C4<1>;
L_0x7f9e0f820240 .functor XOR 1, L_0x7f9e0f81f8d0, L_0x7f9e0f8208e0, C4<0>, C4<0>;
L_0x7f9e0f8202f0 .functor AND 1, L_0x7f9e0f81f8d0, L_0x7f9e0f8208e0, C4<1>, C4<1>;
L_0x7f9e0f8203c0 .functor XOR 1, L_0x7f9e0f8202f0, L_0x7f9e0f820150, C4<0>, C4<0>;
v0x7f9e0f81aff0_0 .net "a", 0 0, L_0x7f9e0f820500;  1 drivers
v0x7f9e0f81b080_0 .net "b", 0 0, L_0x7f9e0f8206a0;  1 drivers
v0x7f9e0f81b120_0 .net "c1", 0 0, L_0x7f9e0f820150;  1 drivers
v0x7f9e0f81b1d0_0 .net "c_in", 0 0, L_0x7f9e0f8208e0;  1 drivers
v0x7f9e0f81b270_0 .net "c_out", 0 0, L_0x7f9e0f8203c0;  1 drivers
v0x7f9e0f81b350_0 .net "s1", 0 0, L_0x7f9e0f81f8d0;  1 drivers
v0x7f9e0f81b3f0_0 .net "s2", 0 0, L_0x7f9e0f8202f0;  1 drivers
v0x7f9e0f81b490_0 .net "sum", 0 0, L_0x7f9e0f820240;  1 drivers
S_0x7f9e0f81b5b0 .scope module, "fa7" "full_adder_1bit" 3 19, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f81eb60 .functor XOR 1, L_0x7f9e0f820ca0, L_0x7f9e0f820840, C4<0>, C4<0>;
L_0x7f9e0f8200c0 .functor AND 1, L_0x7f9e0f820ca0, L_0x7f9e0f820840, C4<1>, C4<1>;
L_0x7f9e0f8209c0 .functor XOR 1, L_0x7f9e0f81eb60, L_0x7f9e0f820df0, C4<0>, C4<0>;
L_0x7f9e0f820a70 .functor AND 1, L_0x7f9e0f81eb60, L_0x7f9e0f820df0, C4<1>, C4<1>;
L_0x7f9e0f820b60 .functor XOR 1, L_0x7f9e0f820a70, L_0x7f9e0f8200c0, C4<0>, C4<0>;
v0x7f9e0f81b7e0_0 .net "a", 0 0, L_0x7f9e0f820ca0;  1 drivers
v0x7f9e0f81b870_0 .net "b", 0 0, L_0x7f9e0f820840;  1 drivers
v0x7f9e0f81b910_0 .net "c1", 0 0, L_0x7f9e0f8200c0;  1 drivers
v0x7f9e0f81b9c0_0 .net "c_in", 0 0, L_0x7f9e0f820df0;  1 drivers
v0x7f9e0f81ba60_0 .net "c_out", 0 0, L_0x7f9e0f820b60;  1 drivers
v0x7f9e0f81bb40_0 .net "s1", 0 0, L_0x7f9e0f81eb60;  1 drivers
v0x7f9e0f81bbe0_0 .net "s2", 0 0, L_0x7f9e0f820a70;  1 drivers
v0x7f9e0f81bc80_0 .net "sum", 0 0, L_0x7f9e0f8209c0;  1 drivers
S_0x7f9e0f81bda0 .scope module, "fa8" "full_adder_1bit" 3 20, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f820f50 .functor XOR 1, L_0x7f9e0f821340, L_0x7f9e0f8213e0, C4<0>, C4<0>;
L_0x7f9e0f820d60 .functor AND 1, L_0x7f9e0f821340, L_0x7f9e0f8213e0, C4<1>, C4<1>;
L_0x7f9e0f821060 .functor XOR 1, L_0x7f9e0f820f50, L_0x7f9e0f821550, C4<0>, C4<0>;
L_0x7f9e0f821110 .functor AND 1, L_0x7f9e0f820f50, L_0x7f9e0f821550, C4<1>, C4<1>;
L_0x7f9e0f821200 .functor XOR 1, L_0x7f9e0f821110, L_0x7f9e0f820d60, C4<0>, C4<0>;
v0x7f9e0f81bfd0_0 .net "a", 0 0, L_0x7f9e0f821340;  1 drivers
v0x7f9e0f81c060_0 .net "b", 0 0, L_0x7f9e0f8213e0;  1 drivers
v0x7f9e0f81c100_0 .net "c1", 0 0, L_0x7f9e0f820d60;  1 drivers
v0x7f9e0f81c1b0_0 .net "c_in", 0 0, L_0x7f9e0f821550;  1 drivers
v0x7f9e0f81c250_0 .net "c_out", 0 0, L_0x7f9e0f821200;  1 drivers
v0x7f9e0f81c330_0 .net "s1", 0 0, L_0x7f9e0f820f50;  1 drivers
v0x7f9e0f81c3d0_0 .net "s2", 0 0, L_0x7f9e0f821110;  1 drivers
v0x7f9e0f81c470_0 .net "sum", 0 0, L_0x7f9e0f821060;  1 drivers
S_0x7f9e0f81c590 .scope module, "fa9" "full_adder_1bit" 3 21, 4 4 0, S_0x7f9e0f804d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9e0f820e90 .functor XOR 1, L_0x7f9e0f821a70, L_0x7f9e0f821bf0, C4<0>, C4<0>;
L_0x7f9e0f81f9e0 .functor AND 1, L_0x7f9e0f821a70, L_0x7f9e0f821bf0, C4<1>, C4<1>;
L_0x7f9e0f821790 .functor XOR 1, L_0x7f9e0f820e90, L_0x7f9e0f821c90, C4<0>, C4<0>;
L_0x7f9e0f821840 .functor AND 1, L_0x7f9e0f820e90, L_0x7f9e0f821c90, C4<1>, C4<1>;
L_0x7f9e0f821930 .functor XOR 1, L_0x7f9e0f821840, L_0x7f9e0f81f9e0, C4<0>, C4<0>;
v0x7f9e0f81c7c0_0 .net "a", 0 0, L_0x7f9e0f821a70;  1 drivers
v0x7f9e0f81c850_0 .net "b", 0 0, L_0x7f9e0f821bf0;  1 drivers
v0x7f9e0f81c8f0_0 .net "c1", 0 0, L_0x7f9e0f81f9e0;  1 drivers
v0x7f9e0f81c9a0_0 .net "c_in", 0 0, L_0x7f9e0f821c90;  1 drivers
v0x7f9e0f81ca40_0 .net "c_out", 0 0, L_0x7f9e0f821930;  1 drivers
v0x7f9e0f81cb20_0 .net "s1", 0 0, L_0x7f9e0f820e90;  1 drivers
v0x7f9e0f81cbc0_0 .net "s2", 0 0, L_0x7f9e0f821840;  1 drivers
v0x7f9e0f81cc60_0 .net "sum", 0 0, L_0x7f9e0f821790;  1 drivers
    .scope S_0x7f9e0f804bd0;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "full_adder_16bits_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9e0f804bd0 {0 0 0};
    %vpi_call 2 22 "$readmemh", "Practice_02_ref/a_input.txt", v0x7f9e0f81d3f0 {0 0 0};
    %vpi_call 2 23 "$readmemh", "Practice_02_ref/b_input.txt", v0x7f9e0f81d4d0 {0 0 0};
    %vpi_call 2 24 "$readmemh", "Practice_02_ref/sum_output.txt", v0x7f9e0f81d620 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e0f81d340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e0f81d290_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9e0f81d340_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f9e0f81d340_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x7f9e0f81d340_0;
    %load/vec4a v0x7f9e0f81d3f0, 4;
    %store/vec4 v0x7f9e0f81d130_0, 0, 16;
    %ix/getv/s 4, v0x7f9e0f81d340_0;
    %load/vec4a v0x7f9e0f81d4d0, 4;
    %store/vec4 v0x7f9e0f81d1e0_0, 0, 16;
    %ix/getv/s 4, v0x7f9e0f81d340_0;
    %load/vec4a v0x7f9e0f81d620, 4;
    %store/vec4 v0x7f9e0f81d570_0, 0, 17;
    %delay 1, 0;
    %load/vec4 v0x7f9e0f81d6c0_0;
    %load/vec4 v0x7f9e0f81d570_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f9e0f81d290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9e0f81d290_0, 0, 32;
T_0.2 ;
    %delay 10, 0;
    %load/vec4 v0x7f9e0f81d340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9e0f81d340_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "full_adder_16bits_tb.v";
    "./full_adder_16bits.v";
    "./full_adder_1bit.v";
