// Seed: 4073618890
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    output id_4,
    input reg id_5
);
  always @(1 or posedge 1)
    if (id_5) id_3 = 1;
    else begin
      id_4 <= id_0;
    end
  assign id_4 = id_5;
endmodule
