INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kelvi/Downloads/elec3342hw4_project_tmp/project_tmp.srcs/sources_1/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
