package require -exact qsys 15.0
set_module_property NAME windowing_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME windowing_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Cyclone V"}
set_module_assignment hls.cosim.name {\3fwindowing@@YAXAEAV\3f$stream_in@UTuple@@$$V@ihc@@AEAV\3f$stream_out@UTuple@@$$V@2@@Z}
set_module_assignment hls.compressed.name {windowing}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL windowing_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "windows64/lib/hld_backend/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "windowing_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/windowing_function_wrapper.sv"
add_fileset_file "windowing_aggregation_function.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_function.sv"
add_fileset_file "windowing_bb_aggregation_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B1_start_sr_1.sv"
add_fileset_file "windowing_bb_aggregation_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B0_runOnce.sv"
add_fileset_file "windowing_aggregation_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B0_runOnce_branch.sv"
add_fileset_file "windowing_aggregation_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B0_runOnce_merge.sv"
add_fileset_file "windowing_bb_aggregation_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B0_runOnce_stall_region.sv"
add_fileset_file "windowing_aggregation_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B0_runOnce_merge_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv"
add_fileset_file "windowing_bb_aggregation_B1_start.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B1_start.sv"
add_fileset_file "windowing_aggregation_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B1_start_branch.sv"
add_fileset_file "windowing_aggregation_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B1_start_merge.sv"
add_fileset_file "windowing_bb_aggregation_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B1_start_stall_region.sv"
add_fileset_file "windowing_aggregation_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B1_start_merge_reg.sv"
add_fileset_file "windowing_i_iord_bl_call_aggregation_unn0000gation1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_call_aggregation_unn0000gation1_aggregation0.sv"
add_fileset_file "windowing_i_iowr_bl_return_aggregation_u0000gation2_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_return_aggregation_u0000gation2_aggregation0.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_wt_entry_aggrega0000_enter1_aggregation1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_wt_entry_aggrega0000_enter1_aggregation1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit_aggregation0.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_wt_entry_a0000_enter1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_wt_entry_a0000_enter1_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv"
add_fileset_file "windowing_i_sfc_s_c1_in_wt_entry_aggrega00001_enter_aggregation5.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c1_in_wt_entry_aggrega00001_enter_aggregation5.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000c1_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000c1_exit_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000gregation1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000gregation1_data_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000ation1_full_detector.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000ation1_full_detector.sv"
add_fileset_file "windowing_i_sfc_logic_s_c1_in_wt_entry_a00001_enter_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c1_in_wt_entry_a00001_enter_aggregation0.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent00003a0054c2a6344c246w65.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent00006uq0cp0ju20cp0jo0ouz.sv" SYSTEM_VERILOG PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent00006uq0cp0ju20cp0jo0ouz.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000b0c2463a0054c2a6355y.sv" SYSTEM_VERILOG PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000b0c2463a0054c2a6355y.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000113_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000113_invTables_lutmem.hex"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000114_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000114_invTables_lutmem.hex"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000117_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000117_invTables_lutmem.hex"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000121_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000121_invTables_lutmem.hex"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_avg_1_aggr0000_0_pop4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_avg_1_aggr0000_0_pop4_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_count_1_ag0000_0_pop3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_count_1_ag0000_0_pop3_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_max_1_aggr0000_0_pop6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_max_1_aggr0000_0_pop6_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_min_1_aggr0000_0_pop5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_min_1_aggr0000_0_pop5_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_sum_1_aggr0000_0_pop7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_sum_1_aggr0000_0_pop7_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_avg_1_agg00000_push4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_avg_1_agg00000_push4_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_count_1_a00000_push3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_count_1_a00000_push3_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_max_1_agg00000_push6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_max_1_agg00000_push6_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_min_1_agg00000_push5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_min_1_agg00000_push5_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_sum_1_agg00000_push7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_sum_1_agg00000_push7_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_goin0000regation2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_goin0000regation2_valid_fifo.sv"
add_fileset_file "windowing_function.sv" SYSTEM_VERILOG PATH "ip/windowing_function.sv"
add_fileset_file "windowing_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B2_sr_1.sv"
add_fileset_file "windowing_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B3_sr_0.sv"
add_fileset_file "windowing_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B4_sr_1.sv"
add_fileset_file "windowing_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B5_sr_0.sv"
add_fileset_file "windowing_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B0_runOnce.sv"
add_fileset_file "windowing_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B0_runOnce_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "windowing_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B0_runOnce_merge_reg.sv"
add_fileset_file "windowing_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B0_runOnce_branch.sv"
add_fileset_file "windowing_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B0_runOnce_merge.sv"
add_fileset_file "windowing_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B1_start.sv"
add_fileset_file "windowing_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B1_start_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_8_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_8_0.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_wt_entry_s_c0_enter13_windowing1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_wt_entry_s_c0_enter13_windowing1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_windowing0.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going49_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going49_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond50_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond50_0.sv"
add_fileset_file "windowing_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B1_start_merge_reg.sv"
add_fileset_file "windowing_i_iord_bl_call_unnamed_windowing1_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_call_unnamed_windowing1_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_5_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_5_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_6_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_6_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_7_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_7_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_8_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_8_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_4_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_4_reg.sv"
add_fileset_file "windowing_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B1_start_branch.sv"
add_fileset_file "windowing_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B1_start_merge.sv"
add_fileset_file "windowing_bb_B2.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B2.sv"
add_fileset_file "windowing_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B2_stall_region.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_arrayinit_body_i0000enter8814_windowing1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_arrayinit_body_i0000enter8814_windowing1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit92_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit92_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000windowing1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000windowing1_data_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000owing1_full_detector.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000owing1_full_detector.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_arrayinit_0000enter8814_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_arrayinit_0000enter8814_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going36_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going36_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_forked5152_pop17_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_forked5152_pop17_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop954_pop18_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop954_pop18_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1055_pop19_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1055_pop19_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop1157_pop20_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop1157_pop20_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1259_pop22_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1259_pop22_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_reduction_158_pop21_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_reduction_158_pop21_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_cleanups39_pop16_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_cleanups39_pop16_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_initerations34_pop15_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_initerations34_pop15_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop13_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop13_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_p64i32_arrayinit_cur_i_pop14_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_p64i32_arrayinit_cur_i_pop14_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_forked5152_push17_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_forked5152_push17_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_lastiniteration38_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_lastiniteration38_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi15_pop954_push18_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi15_pop954_push18_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1055_push19_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1055_push19_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi18_pop1157_push20_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi18_pop1157_push20_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1259_push22_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1259_push22_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond46_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond46_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_reduction_158_push21_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_reduction_158_push21_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_cleanups39_push16_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_cleanups39_push16_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_initerations34_push15_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_initerations34_push15_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i3_fpga_indvars_iv_push13_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i3_fpga_indvars_iv_push13_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_p64i32_arrayinit_cur_i_push14_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_p64i32_arrayinit_cur_i_push14_0.sv"
add_fileset_file "windowing_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B2_merge_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "windowing_B2_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B2_branch.sv"
add_fileset_file "windowing_B2_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B2_merge.sv"
add_fileset_file "windowing_bb_B3.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B3.sv"
add_fileset_file "windowing_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B3_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_12_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_12_0.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_13_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_13_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi_push8_1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi_push8_1_reg.sv"
add_fileset_file "windowing_B3_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B3_branch.sv"
add_fileset_file "windowing_B3_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B3_merge.sv"
add_fileset_file "windowing_bb_B4.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B4.sv"
add_fileset_file "windowing_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B4_stall_region.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_arrayinit_body6_0000nter10115_windowing1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_arrayinit_body6_0000nter10115_windowing1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit117_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit117_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001windowing1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001windowing1_data_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001owing1_full_detector.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001owing1_full_detector.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_arrayinit_0000nter10115_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_arrayinit_0000nter10115_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_forked5153_pop27_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_forked5153_pop27_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1056_pop28_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1056_pop28_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_or2461_pop30_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_or2461_pop30_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1260_pop29_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1260_pop29_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_reduction_562_pop31_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_reduction_562_pop31_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_cleanups_pop26_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_cleanups_pop26_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_initerations_pop25_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_initerations_pop25_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv30_pop23_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv30_pop23_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_p64f32_arrayinit_cur7_i_pop24_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_p64f32_arrayinit_cur7_i_pop24_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_forked5153_push27_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_forked5153_push27_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1056_push28_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1056_push28_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_or2461_push30_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_or2461_push30_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1260_push29_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1260_push29_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_reduction_562_push31_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_reduction_562_push31_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_cleanups_push26_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_cleanups_push26_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_initerations_push25_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_initerations_push25_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i3_fpga_indvars_iv30_push23_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i3_fpga_indvars_iv30_push23_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_p64f32_arrayinit_cur7_i_push24_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_p64f32_arrayinit_cur7_i_push24_0.sv"
add_fileset_file "windowing_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B4_merge_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_14_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_14_0.sv"
add_fileset_file "windowing_B4_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B4_branch.sv"
add_fileset_file "windowing_B4_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B4_merge.sv"
add_fileset_file "windowing_bb_B5.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B5.sv"
add_fileset_file "windowing_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B5_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memcoalesce_lo0000ique_1211_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memcoalesce_lo0000ique_1211_windowing0.sv"
add_fileset_file "windowing_readdata_reg_memcoalesce_load_0000ique_1211_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_readdata_reg_memcoalesce_load_0000ique_1211_windowing0.sv"
add_fileset_file "windowing_i_iord_bl_return_aggregation_unnamed_4_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_return_aggregation_unnamed_4_windowing0.sv"
add_fileset_file "windowing_i_iord_bl_stream_in_tuple_unnamed_2_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_stream_in_tuple_unnamed_2_windowing0.sv"
add_fileset_file "windowing_i_iowr_bl_call_aggregation_unnamed_3_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_call_aggregation_unnamed_3_windowing0.sv"
add_fileset_file "windowing_i_iowr_bl_stream_out_tuple_or_6_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_stream_out_tuple_or_6_0.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_19_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_19_0.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_310_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_310_0.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_0tuple_qeaa_xz_e0000_enter129_windowing4.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_0tuple_qeaa_xz_e0000_enter129_windowing4.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit136_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit136_windowing0.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_0tuple_qea0000_enter129_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_0tuple_qea0000_enter129_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i32_i_1_yaxaea0000ic_0_pop7_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i32_i_1_yaxaea0000ic_0_pop7_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i32_i_1_yaxae0000c_0_push7_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i32_i_1_yaxae0000c_0_push7_windowing0.sv"
add_fileset_file "windowing_i_iowr_bl_return_unnamed_windowing5_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_return_unnamed_windowing5_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_1_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_10_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_10_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_27_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_27_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_44_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_44_reg.sv"
add_fileset_file "windowing_B5_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B5_branch.sv"
add_fileset_file "windowing_B5_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B5_merge.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going36_6_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going36_6_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going36_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going36_6_valid_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going49_2_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going49_2_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going49_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going49_2_valid_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "windowing_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/windowing_loop_limiter_0.sv"
add_fileset_file "windowing_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/windowing_loop_limiter_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "hld_ram.sv" SYSTEM_VERILOG PATH "ip/hld_ram.sv"
add_fileset_file "hld_ram_ecc.sv" SYSTEM_VERILOG PATH "ip/hld_ram_ecc.sv"
add_fileset_file "hld_ram_tall_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_tall_depth_stitch.sv"
add_fileset_file "hld_ram_remaining_width.sv" SYSTEM_VERILOG PATH "ip/hld_ram_remaining_width.sv"
add_fileset_file "hld_ram_bits_per_enable.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bits_per_enable.sv"
add_fileset_file "hld_ram_generic_two_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_two_way_depth_stitch.sv"
add_fileset_file "hld_ram_generic_three_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_three_way_depth_stitch.sv"
add_fileset_file "hld_ram_short_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_short_depth_stitch.sv"
add_fileset_file "hld_ram_bottom_width_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_width_stitch.sv"
add_fileset_file "hld_ram_bottom_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_depth_stitch.sv"
add_fileset_file "hld_ram_lower.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower.sv"
add_fileset_file "hld_ram_lower_mlab_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_mlab_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_true_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_true_dual_port.sv"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "windowing_internal.v" SYSTEM_VERILOG PATH "windowing_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL windowing_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "windows64/lib/hld_backend/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "windowing_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/windowing_function_wrapper.sv"
add_fileset_file "windowing_aggregation_function.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_function.sv"
add_fileset_file "windowing_bb_aggregation_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B1_start_sr_1.sv"
add_fileset_file "windowing_bb_aggregation_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B0_runOnce.sv"
add_fileset_file "windowing_aggregation_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B0_runOnce_branch.sv"
add_fileset_file "windowing_aggregation_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B0_runOnce_merge.sv"
add_fileset_file "windowing_bb_aggregation_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B0_runOnce_stall_region.sv"
add_fileset_file "windowing_aggregation_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B0_runOnce_merge_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv"
add_fileset_file "windowing_bb_aggregation_B1_start.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B1_start.sv"
add_fileset_file "windowing_aggregation_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B1_start_branch.sv"
add_fileset_file "windowing_aggregation_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B1_start_merge.sv"
add_fileset_file "windowing_bb_aggregation_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_aggregation_B1_start_stall_region.sv"
add_fileset_file "windowing_aggregation_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_aggregation_B1_start_merge_reg.sv"
add_fileset_file "windowing_i_iord_bl_call_aggregation_unn0000gation1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_call_aggregation_unn0000gation1_aggregation0.sv"
add_fileset_file "windowing_i_iowr_bl_return_aggregation_u0000gation2_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_return_aggregation_u0000gation2_aggregation0.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_wt_entry_aggrega0000_enter1_aggregation1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_wt_entry_aggrega0000_enter1_aggregation1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit_aggregation0.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_wt_entry_a0000_enter1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_wt_entry_a0000_enter1_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv"
add_fileset_file "windowing_i_sfc_s_c1_in_wt_entry_aggrega00001_enter_aggregation5.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c1_in_wt_entry_aggrega00001_enter_aggregation5.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000c1_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000c1_exit_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000gregation1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000gregation1_data_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000ation1_full_detector.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c1_out_0000ation1_full_detector.sv"
add_fileset_file "windowing_i_sfc_logic_s_c1_in_wt_entry_a00001_enter_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c1_in_wt_entry_a00001_enter_aggregation0.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent00003a0054c2a6344c246w65.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent00006uq0cp0ju20cp0jo0ouz.sv" SYSTEM_VERILOG PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent00006uq0cp0ju20cp0jo0ouz.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000b0c2463a0054c2a6355y.sv" SYSTEM_VERILOG PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000b0c2463a0054c2a6355y.sv"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000113_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000113_invTables_lutmem.hex"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000114_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000114_invTables_lutmem.hex"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000117_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000117_invTables_lutmem.hex"
add_fileset_file "windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000121_invTables_lutmem.hex" HEX PATH "ip/windowing_flt_i_sfc_logic_s_c1_in_wt_ent0000121_invTables_lutmem.hex"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_avg_1_aggr0000_0_pop4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_avg_1_aggr0000_0_pop4_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_count_1_ag0000_0_pop3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_count_1_ag0000_0_pop3_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_max_1_aggr0000_0_pop6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_max_1_aggr0000_0_pop6_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_min_1_aggr0000_0_pop5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_min_1_aggr0000_0_pop5_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_f32_sum_1_aggr0000_0_pop7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_f32_sum_1_aggr0000_0_pop7_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_avg_1_agg00000_push4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_avg_1_agg00000_push4_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_count_1_a00000_push3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_count_1_a00000_push3_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_max_1_agg00000_push6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_max_1_agg00000_push6_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_min_1_agg00000_push5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_min_1_agg00000_push5_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_f32_sum_1_agg00000_push7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_f32_sum_1_agg00000_push7_aggregation0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_goin0000regation2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_goin0000regation2_valid_fifo.sv"
add_fileset_file "windowing_function.sv" SYSTEM_VERILOG PATH "ip/windowing_function.sv"
add_fileset_file "windowing_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B2_sr_1.sv"
add_fileset_file "windowing_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B3_sr_0.sv"
add_fileset_file "windowing_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B4_sr_1.sv"
add_fileset_file "windowing_bb_B5_sr_0.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B5_sr_0.sv"
add_fileset_file "windowing_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B0_runOnce.sv"
add_fileset_file "windowing_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B0_runOnce_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "windowing_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B0_runOnce_merge_reg.sv"
add_fileset_file "windowing_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B0_runOnce_branch.sv"
add_fileset_file "windowing_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B0_runOnce_merge.sv"
add_fileset_file "windowing_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B1_start.sv"
add_fileset_file "windowing_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B1_start_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_8_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_8_0.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_wt_entry_s_c0_enter13_windowing1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_wt_entry_s_c0_enter13_windowing1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_windowing0.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter13_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going49_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going49_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond50_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond50_0.sv"
add_fileset_file "windowing_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B1_start_merge_reg.sv"
add_fileset_file "windowing_i_iord_bl_call_unnamed_windowing1_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_call_unnamed_windowing1_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_5_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop9_5_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_6_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop10_6_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_7_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop11_7_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_8_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop12_8_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_4_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi_pop8_4_reg.sv"
add_fileset_file "windowing_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B1_start_branch.sv"
add_fileset_file "windowing_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B1_start_merge.sv"
add_fileset_file "windowing_bb_B2.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B2.sv"
add_fileset_file "windowing_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B2_stall_region.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_arrayinit_body_i0000enter8814_windowing1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_arrayinit_body_i0000enter8814_windowing1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit92_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit92_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000windowing1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000windowing1_data_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000owing1_full_detector.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0000owing1_full_detector.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_arrayinit_0000enter8814_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_arrayinit_0000enter8814_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going36_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going36_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_forked5152_pop17_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_forked5152_pop17_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop954_pop18_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi15_pop954_pop18_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1055_pop19_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1055_pop19_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop1157_pop20_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi18_pop1157_pop20_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1259_pop22_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1259_pop22_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_reduction_158_pop21_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_reduction_158_pop21_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_cleanups39_pop16_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_cleanups39_pop16_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_initerations34_pop15_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_initerations34_pop15_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop13_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop13_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_p64i32_arrayinit_cur_i_pop14_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_p64i32_arrayinit_cur_i_pop14_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_forked5152_push17_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_forked5152_push17_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_lastiniteration38_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_lastiniteration38_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi15_pop954_push18_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi15_pop954_push18_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1055_push19_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1055_push19_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi18_pop1157_push20_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi18_pop1157_push20_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1259_push22_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1259_push22_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond46_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond46_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_reduction_158_push21_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_reduction_158_push21_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_cleanups39_push16_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_cleanups39_push16_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_initerations34_push15_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_initerations34_push15_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i3_fpga_indvars_iv_push13_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i3_fpga_indvars_iv_push13_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_p64i32_arrayinit_cur_i_push14_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_p64i32_arrayinit_cur_i_push14_0.sv"
add_fileset_file "windowing_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B2_merge_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "windowing_B2_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B2_branch.sv"
add_fileset_file "windowing_B2_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B2_merge.sv"
add_fileset_file "windowing_bb_B3.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B3.sv"
add_fileset_file "windowing_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B3_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_12_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_12_0.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_13_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_13_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi_push8_1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi_push8_1_reg.sv"
add_fileset_file "windowing_B3_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B3_branch.sv"
add_fileset_file "windowing_B3_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B3_merge.sv"
add_fileset_file "windowing_bb_B4.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B4.sv"
add_fileset_file "windowing_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B4_stall_region.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_arrayinit_body6_0000nter10115_windowing1.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_arrayinit_body6_0000nter10115_windowing1.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit117_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit117_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001windowing1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001windowing1_data_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001owing1_full_detector.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_0001owing1_full_detector.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_arrayinit_0000nter10115_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_arrayinit_0000nter10115_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_forked5153_pop27_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_forked5153_pop27_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1056_pop28_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi16_pop1056_pop28_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_or2461_pop30_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_or2461_pop30_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1260_pop29_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_memdep_phi23_pop1260_pop29_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i1_reduction_562_pop31_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i1_reduction_562_pop31_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_cleanups_pop26_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_cleanups_pop26_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i2_initerations_pop25_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i2_initerations_pop25_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv30_pop23_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i3_fpga_indvars_iv30_pop23_0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_p64f32_arrayinit_cur7_i_pop24_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_p64f32_arrayinit_cur7_i_pop24_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_forked5153_push27_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_forked5153_push27_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1056_push28_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_pop1056_push28_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_or2461_push30_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_or2461_push30_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1260_push29_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_pop1260_push29_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_reduction_562_push31_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_reduction_562_push31_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_cleanups_push26_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_cleanups_push26_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i2_initerations_push25_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i2_initerations_push25_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i3_fpga_indvars_iv30_push23_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i3_fpga_indvars_iv30_push23_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_p64f32_arrayinit_cur7_i_push24_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_p64f32_arrayinit_cur7_i_push24_0.sv"
add_fileset_file "windowing_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_B4_merge_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_14_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_14_0.sv"
add_fileset_file "windowing_B4_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B4_branch.sv"
add_fileset_file "windowing_B4_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B4_merge.sv"
add_fileset_file "windowing_bb_B5.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B5.sv"
add_fileset_file "windowing_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/windowing_bb_B5_stall_region.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memcoalesce_lo0000ique_1211_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memcoalesce_lo0000ique_1211_windowing0.sv"
add_fileset_file "windowing_readdata_reg_memcoalesce_load_0000ique_1211_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_readdata_reg_memcoalesce_load_0000ique_1211_windowing0.sv"
add_fileset_file "windowing_i_iord_bl_return_aggregation_unnamed_4_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_return_aggregation_unnamed_4_windowing0.sv"
add_fileset_file "windowing_i_iord_bl_stream_in_tuple_unnamed_2_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iord_bl_stream_in_tuple_unnamed_2_windowing0.sv"
add_fileset_file "windowing_i_iowr_bl_call_aggregation_unnamed_3_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_call_aggregation_unnamed_3_windowing0.sv"
add_fileset_file "windowing_i_iowr_bl_stream_out_tuple_or_6_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_stream_out_tuple_or_6_0.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_19_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_19_0.sv"
add_fileset_file "windowing_i_llvm_fpga_mem_memdep_310_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_mem_memdep_310_0.sv"
add_fileset_file "windowing_i_sfc_s_c0_in_0tuple_qeaa_xz_e0000_enter129_windowing4.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_s_c0_in_0tuple_qeaa_xz_e0000_enter129_windowing4.sv"
add_fileset_file "windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit136_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit136_windowing0.sv"
add_fileset_file "windowing_i_sfc_logic_s_c0_in_0tuple_qea0000_enter129_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_sfc_logic_s_c0_in_0tuple_qea0000_enter129_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_pop_i32_i_1_yaxaea0000ic_0_pop7_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pop_i32_i_1_yaxaea0000ic_0_pop7_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i32_i_1_yaxae0000c_0_push7_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i32_i_1_yaxae0000c_0_push7_windowing0.sv"
add_fileset_file "windowing_i_iowr_bl_return_unnamed_windowing5_windowing0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_iowr_bl_return_unnamed_windowing5_windowing0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_1_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi15_push9_1_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_10_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi16_push10_10_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_27_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi18_push11_27_reg.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_0.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_0.sv"
add_fileset_file "windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_44_reg.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_push_i1_memdep_phi23_push12_44_reg.sv"
add_fileset_file "windowing_B5_branch.sv" SYSTEM_VERILOG PATH "ip/windowing_B5_branch.sv"
add_fileset_file "windowing_B5_merge.sv" SYSTEM_VERILOG PATH "ip/windowing_B5_merge.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going36_6_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going36_6_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going36_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going36_6_valid_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going49_2_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going49_2_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going49_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going49_2_valid_fifo.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_6_sr.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_6_sr.sv"
add_fileset_file "windowing_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/windowing_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv"
add_fileset_file "windowing_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/windowing_loop_limiter_0.sv"
add_fileset_file "windowing_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/windowing_loop_limiter_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_mem1x.v" SYSTEM_VERILOG PATH "ip/acl_mem1x.v"
add_fileset_file "hld_ram.sv" SYSTEM_VERILOG PATH "ip/hld_ram.sv"
add_fileset_file "hld_ram_ecc.sv" SYSTEM_VERILOG PATH "ip/hld_ram_ecc.sv"
add_fileset_file "hld_ram_tall_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_tall_depth_stitch.sv"
add_fileset_file "hld_ram_remaining_width.sv" SYSTEM_VERILOG PATH "ip/hld_ram_remaining_width.sv"
add_fileset_file "hld_ram_bits_per_enable.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bits_per_enable.sv"
add_fileset_file "hld_ram_generic_two_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_two_way_depth_stitch.sv"
add_fileset_file "hld_ram_generic_three_way_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_generic_three_way_depth_stitch.sv"
add_fileset_file "hld_ram_short_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_short_depth_stitch.sv"
add_fileset_file "hld_ram_bottom_width_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_width_stitch.sv"
add_fileset_file "hld_ram_bottom_depth_stitch.sv" SYSTEM_VERILOG PATH "ip/hld_ram_bottom_depth_stitch.sv"
add_fileset_file "hld_ram_lower.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower.sv"
add_fileset_file "hld_ram_lower_mlab_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_mlab_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_simple_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_simple_dual_port.sv"
add_fileset_file "hld_ram_lower_m20k_true_dual_port.sv" SYSTEM_VERILOG PATH "ip/hld_ram_lower_m20k_true_dual_port.sv"
add_fileset_file "acl_ic_local_mem_router.v" SYSTEM_VERILOG PATH "ip/acl_ic_local_mem_router.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "windowing_internal.v" SYSTEM_VERILOG PATH "windowing_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### Streaming interface for stream_in_tuple
add_interface stream_in_tuple avalon_streaming sink
set_interface_property stream_in_tuple associatedClock clock
set_interface_property stream_in_tuple associatedReset reset
set_interface_property stream_in_tuple maxChannel 0
set_interface_property stream_in_tuple readyLatency 0
set_interface_property stream_in_tuple dataBitsPerSymbol 352
set_interface_property stream_in_tuple symbolsPerBeat 1
set_interface_property stream_in_tuple firstSymbolInHighOrderBits 0
set_interface_assignment stream_in_tuple hls.cosim.name {stream_in_tuple}
add_interface_port stream_in_tuple stream_in_tuple_data data input 352
add_interface_port stream_in_tuple stream_in_tuple_ready ready output 1
add_interface_port stream_in_tuple stream_in_tuple_valid valid input 1

#### Streaming interface for stream_out_tuple
add_interface stream_out_tuple avalon_streaming source
set_interface_property stream_out_tuple associatedClock clock
set_interface_property stream_out_tuple associatedReset reset
set_interface_property stream_out_tuple maxChannel 0
set_interface_property stream_out_tuple readyLatency 0
set_interface_property stream_out_tuple dataBitsPerSymbol 352
set_interface_property stream_out_tuple symbolsPerBeat 1
set_interface_property stream_out_tuple firstSymbolInHighOrderBits 0
set_interface_assignment stream_out_tuple hls.cosim.name {stream_out_tuple}
add_interface_port stream_out_tuple stream_out_tuple_data data output 352
add_interface_port stream_out_tuple stream_out_tuple_ready ready input 1
add_interface_port stream_out_tuple stream_out_tuple_valid valid output 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
