

================================================================
== Synthesis Summary Report of 'MNIST'
================================================================
+ General Information: 
    * Date:           Tue Jul 23 13:58:01 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        MNIST
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-------------+-----+
    |                                        Modules                                       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |             |     |
    |                                        & Loops                                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT     | URAM|
    +--------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-------------+-----+
    |+ MNIST*                                                                              |  Timing|  -0.06|     1735|  1.735e+04|         -|     1297|     -|  dataflow|  22 (7%)|   75 (6%)|  22449 (9%)|  20175 (17%)|    -|
    | + LoadWeights                                                                        |       -|   5.21|      438|  4.380e+03|         -|      438|     -|        no|        -|         -|    71 (~0%)|    521 (~0%)|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_136_1                                             |       -|   5.90|       11|    110.000|         -|       11|     -|        no|        -|         -|     6 (~0%)|     61 (~0%)|    -|
    |   o VITIS_LOOP_136_1                                                                 |       -|   7.30|        9|     90.000|         1|        1|     9|       yes|        -|         -|           -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_142_2                                             |       -|   6.04|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     59 (~0%)|    -|
    |   o VITIS_LOOP_142_2                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_148_3                                             |       -|   5.28|       38|    380.000|         -|       38|     -|        no|        -|         -|     8 (~0%)|     63 (~0%)|    -|
    |   o VITIS_LOOP_148_3                                                                 |       -|   7.30|       36|    360.000|         1|        1|    36|       yes|        -|         -|           -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_154_4                                             |       -|   5.28|       50|    500.000|         -|       50|     -|        no|        -|         -|     8 (~0%)|     63 (~0%)|    -|
    |   o VITIS_LOOP_154_4                                                                 |       -|   7.30|       48|    480.000|         1|        1|    48|       yes|        -|         -|           -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_160_5                                             |       -|   5.21|      194|  1.940e+03|         -|      194|     -|        no|        -|         -|    10 (~0%)|     66 (~0%)|    -|
    |   o VITIS_LOOP_160_5                                                                 |       -|   7.30|      192|  1.920e+03|         1|        1|   192|       yes|        -|         -|           -|            -|    -|
    |  + LoadWeights_Pipeline_VITIS_LOOP_166_6                                             |       -|   5.25|      122|  1.220e+03|         -|      122|     -|        no|        -|         -|     9 (~0%)|     64 (~0%)|    -|
    |   o VITIS_LOOP_166_6                                                                 |       -|   7.30|      120|  1.200e+03|         1|        1|   120|       yes|        -|         -|           -|            -|    -|
    | + LoadInput                                                                          |       -|   5.46|      786|  7.860e+03|         -|      786|     -|        no|        -|         -|    87 (~0%)|    137 (~0%)|    -|
    |  o VITIS_LOOP_179_1                                                                  |       -|   7.30|      784|  7.840e+03|         2|        1|   784|       yes|        -|         -|           -|            -|    -|
    | + DepthwiseConv2d_28_10_1_3_s                                                        |       -|   0.28|     1296|  1.296e+04|         -|     1296|     -|        no|        -|   15 (1%)|   3002 (1%)|    3083 (2%)|    -|
    |  o py                                                                                |       -|   7.30|     1290|  1.290e+04|       129|        -|    10|        no|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_28_10_1_3_Pipeline_px                                            |       -|   0.28|       70|    700.000|         -|       70|     -|        no|        -|   15 (1%)|   2483 (1%)|    1798 (1%)|    -|
    |    o px                                                                              |      II|   7.30|       68|    680.000|        42|        3|    10|       yes|        -|         -|           -|            -|    -|
    | + PointwiseConv2d_10_1_4_s                                                           |       -|   0.28|      414|  4.140e+03|         -|      414|     -|        no|        -|   5 (~0%)|   828 (~0%)|    972 (~0%)|    -|
    |  + PointwiseConv2d_10_1_4_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2                    |       -|   0.28|      411|  4.110e+03|         -|      411|     -|        no|        -|   5 (~0%)|   694 (~0%)|    889 (~0%)|    -|
    |   o VITIS_LOOP_9_1_VITIS_LOOP_11_2                                                   |      II|   7.30|      409|  4.090e+03|        14|        4|   100|       yes|        -|         -|           -|            -|    -|
    | + DepthwiseConv2d_10_4_4_3_s                                                         |  Timing|  -0.03|     1127|  1.127e+04|         -|     1127|     -|        no|  2 (~0%)|   15 (1%)|   6017 (2%)|    6542 (5%)|    -|
    |  o py                                                                                |       -|   7.30|     1108|  1.108e+04|       277|        -|     4|        no|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_5                                |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_2                                |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_22                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_23                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_24                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_25                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     80 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_26                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_27                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_28                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29                               |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     81 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_210                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_49_2                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_511                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     50 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_512                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_513                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     50 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_514                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_515                              |       -|   5.27|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     58 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_516                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_517                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     50 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_518                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_519                              |       -|   5.28|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     59 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_520                              |       -|   5.48|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     46 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_521                              |       -|   5.28|        6|     60.000|         -|        6|     -|        no|        -|         -|     5 (~0%)|     59 (~0%)|    -|
    |    o VITIS_LOOP_59_5                                                                 |       -|   7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_7                                |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_722                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_723                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_724                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_725                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     80 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_726                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_727                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     72 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_728                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_729                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     81 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_730                              |       -|   4.22|        6|     60.000|         -|        6|     -|        no|        -|         -|     9 (~0%)|     68 (~0%)|    -|
    |    o VITIS_LOOP_68_7                                                                 |       -|   7.30|        4|     40.000|         2|        1|     4|       yes|        -|         -|           -|            -|    -|
    |   + DepthwiseConv2d_10_4_4_3_Pipeline_px                                             |  Timing|  -0.03|       82|    820.000|         -|       82|     -|        no|        -|   15 (1%)|   4466 (1%)|    2717 (2%)|    -|
    |    o px                                                                              |      II|   7.30|       80|    800.000|        45|       12|     4|       yes|        -|         -|           -|            -|    -|
    | + PointwiseConv2d_4_4_12_s                                                           |  Timing|  -0.03|      250|  2.500e+03|         -|      250|     -|        no|        -|   20 (1%)|   5793 (2%)|    3749 (3%)|    -|
    |  + PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2                    |  Timing|  -0.03|      225|  2.250e+03|         -|      225|     -|        no|        -|   20 (1%)|   4229 (1%)|    3335 (2%)|    -|
    |   o VITIS_LOOP_9_1_VITIS_LOOP_11_2                                                   |      II|   7.30|      223|  2.230e+03|        44|       12|    16|       yes|        -|         -|           -|            -|    -|
    | + DepthwiseConv2dFinal_4_1_12_4_s                                                    |       -|   0.28|      360|  3.600e+03|         -|      360|     -|        no|   4 (1%)|  10 (~0%)|   3318 (1%)|    2511 (2%)|    -|
    |  + DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3  |       -|   3.40|      194|  1.940e+03|         -|      194|     -|        no|        -|         -|    28 (~0%)|    228 (~0%)|    -|
    |   o VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3                               |       -|   7.30|      192|  1.920e+03|         2|        1|   192|       yes|        -|         -|           -|            -|    -|
    |  + DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_117_4                           |       -|   0.28|      162|  1.620e+03|         -|      162|     -|        no|        -|  10 (~0%)|   3282 (1%)|    2075 (1%)|    -|
    |   o VITIS_LOOP_117_4                                                                 |      II|   7.30|      160|  1.600e+03|        73|        8|    12|       yes|        -|         -|           -|            -|    -|
    | + PointwiseConv2d_1_12_10_s                                                          |  Timing|  -0.06|       85|    850.000|         -|       85|     -|        no|        -|  10 (~0%)|  1809 (~0%)|    1534 (1%)|    -|
    |  + PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_16_4                                  |  Timing|  -0.06|       69|    690.000|         -|       69|     -|        no|        -|  10 (~0%)|  1762 (~0%)|    1287 (1%)|    -|
    |   o VITIS_LOOP_16_4                                                                  |      II|   7.30|       67|    670.000|        13|        5|    12|       yes|        -|         -|           -|            -|    -|
    |  + PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_6                                  |       -|   2.23|       12|    120.000|         -|       12|     -|        no|        -|         -|    39 (~0%)|    187 (~0%)|    -|
    |   o VITIS_LOOP_25_6                                                                  |       -|   7.30|       10|    100.000|         2|        1|    10|       yes|        -|         -|           -|            -|    -|
    | + Loop_VITIS_LOOP_224_1_proc9                                                        |       -|   5.46|       13|    130.000|         -|       13|     -|        no|        -|         -|    31 (~0%)|     94 (~0%)|    -|
    |  o VITIS_LOOP_224_1                                                                  |       -|   7.30|       11|    110.000|         3|        1|    10|       yes|        -|         -|           -|            -|    -|
    +--------------------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+
| Interface         | Data Width | Address Width |
+-------------------+------------+---------------+
| s_axi_CONTROL_BUS | 32         | 4             |
+-------------------+------------+---------------+

* S_AXILITE Registers
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL_BUS | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL_BUS | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL_BUS | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL_BUS | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+-------------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| istrm     | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| ostrm     | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| wstrm     | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| istrm    | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| wstrm    | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| ostrm    | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| istrm    | istrm        | interface |
| wstrm    | wstrm        | interface |
| ostrm    | ostrm        | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------------------+-----+--------+---------------+------+---------+---------+
| Name                                                                                 | DSP | Pragma | Variable      | Op   | Impl    | Latency |
+--------------------------------------------------------------------------------------+-----+--------+---------------+------+---------+---------+
| + MNIST                                                                              | 75  |        |               |      |         |         |
|   pix_keep_V_U                                                                       | -   |        | pix_keep_V    | fifo | srl     | 0       |
|   pix_strb_V_U                                                                       | -   |        | pix_strb_V    | fifo | srl     | 0       |
|   pix_user_V_U                                                                       | -   |        | pix_user_V    | fifo | srl     | 0       |
|   pix_id_V_U                                                                         | -   |        | pix_id_V      | fifo | srl     | 0       |
|   pix_dest_V_U                                                                       | -   |        | pix_dest_V    | fifo | srl     | 0       |
|  + LoadWeights                                                                       | 0   |        |               |      |         |         |
|   + LoadWeights_Pipeline_VITIS_LOOP_136_1                                            | 0   |        |               |      |         |         |
|     add_ln136_fu_101_p2                                                              | -   |        | add_ln136     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_142_2                                            | 0   |        |               |      |         |         |
|     add_ln142_fu_101_p2                                                              | -   |        | add_ln142     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_148_3                                            | 0   |        |               |      |         |         |
|     add_ln148_fu_101_p2                                                              | -   |        | add_ln148     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_154_4                                            | 0   |        |               |      |         |         |
|     add_ln154_fu_101_p2                                                              | -   |        | add_ln154     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_160_5                                            | 0   |        |               |      |         |         |
|     add_ln160_fu_101_p2                                                              | -   |        | add_ln160     | add  | fabric  | 0       |
|   + LoadWeights_Pipeline_VITIS_LOOP_166_6                                            | 0   |        |               |      |         |         |
|     add_ln166_fu_101_p2                                                              | -   |        | add_ln166     | add  | fabric  | 0       |
|  + LoadInput                                                                         | 0   |        |               |      |         |         |
|    i_6_fu_119_p2                                                                     | -   |        | i_6           | add  | fabric  | 0       |
|  + DepthwiseConv2d_28_10_1_3_s                                                       | 15  |        |               |      |         |         |
|    py_2_fu_690_p2                                                                    | -   |        | py_2          | add  | fabric  | 0       |
|   + DepthwiseConv2d_28_10_1_3_Pipeline_px                                            | 15  |        |               |      |         |         |
|     add_ln74_fu_291_p2                                                               | -   |        | add_ln74      | add  | fabric  | 0       |
|     empty_101_fu_313_p2                                                              | -   |        | empty_101     | sub  | fabric  | 0       |
|     empty_102_fu_354_p2                                                              | -   |        | empty_102     | add  | fabric  | 0       |
|     empty_103_fu_369_p2                                                              | -   |        | empty_103     | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U87                                                | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U84                                               | 2   |        | out           | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U87                                                | 3   |        | mul213_s      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U84                                               | 2   |        | out_1         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U87                                                | 3   |        | mul213_3      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U84                                               | 2   |        | out_2         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U88                                                | 3   |        | mul213_1      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U85                                               | 2   |        | out_3         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U88                                                | 3   |        | mul213_1_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U85                                               | 2   |        | out_4         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U88                                                | 3   |        | mul213_1_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U85                                               | 2   |        | out_5         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U89                                                | 3   |        | mul213_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U86                                               | 2   |        | out_6         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U89                                                | 3   |        | mul213_2_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U86                                               | 2   |        | out_7         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U89                                                | 3   |        | mul213_2_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U86                                               | 2   |        | out_8         | fadd | fulldsp | 3       |
|  + PointwiseConv2d_10_1_4_s                                                          | 5   |        |               |      |         |         |
|   + PointwiseConv2d_10_1_4_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2                   | 5   |        |               |      |         |         |
|     add_ln9_fu_141_p2                                                                | -   |        | add_ln9       | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U111                                               | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U110                                              | 2   |        | out_buf       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U111                                               | 3   |        | mul20_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U110                                              | 2   |        | out_buf_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U111                                               | 3   |        | mul20_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U110                                              | 2   |        | out_buf_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U111                                               | 3   |        | mul20_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U110                                              | 2   |        | out_buf_3     | fadd | fulldsp | 3       |
|  + DepthwiseConv2d_10_4_4_3_s                                                        | 15  |        |               |      |         |         |
|    py_4_fu_912_p2                                                                    | -   |        | py_4          | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_5                                | 0   |        |               |      |         |         |
|     add_ln59_fu_62_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_2                                | 0   |        |               |      |         |         |
|     add_ln49_fu_75_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_22                               | 0   |        |               |      |         |         |
|     add_ln49_fu_79_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_23                               | 0   |        |               |      |         |         |
|     add_ln49_fu_75_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_24                               | 0   |        |               |      |         |         |
|     add_ln49_fu_79_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_25                               | 0   |        |               |      |         |         |
|     add_ln49_fu_77_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|     add_ln50_fu_91_p2                                                                | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_26                               | 0   |        |               |      |         |         |
|     add_ln49_fu_79_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_27                               | 0   |        |               |      |         |         |
|     add_ln49_fu_75_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_28                               | 0   |        |               |      |         |         |
|     add_ln49_fu_77_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_29                               | 0   |        |               |      |         |         |
|     add_ln49_fu_77_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|     add_ln50_fu_91_p2                                                                | -   |        | add_ln50      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_49_210                              | 0   |        |               |      |         |         |
|     add_ln49_fu_79_p2                                                                | -   |        | add_ln49      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_511                              | 0   |        |               |      |         |         |
|     add_ln59_fu_62_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_512                              | 0   |        |               |      |         |         |
|     add_ln59_fu_66_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_513                              | 0   |        |               |      |         |         |
|     add_ln59_fu_62_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_514                              | 0   |        |               |      |         |         |
|     add_ln59_fu_66_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_515                              | 0   |        |               |      |         |         |
|     add_ln59_fu_64_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|     add_ln60_fu_74_p2                                                                | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_516                              | 0   |        |               |      |         |         |
|     add_ln59_fu_66_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_517                              | 0   |        |               |      |         |         |
|     add_ln59_fu_62_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_518                              | 0   |        |               |      |         |         |
|     add_ln59_fu_64_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_519                              | 0   |        |               |      |         |         |
|     add_ln59_fu_64_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|     add_ln60_fu_74_p2                                                                | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_520                              | 0   |        |               |      |         |         |
|     add_ln59_fu_66_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_59_521                              | 0   |        |               |      |         |         |
|     add_ln59_fu_64_p2                                                                | -   |        | add_ln59      | add  | fabric  | 0       |
|     add_ln60_fu_74_p2                                                                | -   |        | add_ln60      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_7                                | 0   |        |               |      |         |         |
|     add_ln68_fu_75_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_722                              | 0   |        |               |      |         |         |
|     add_ln68_fu_79_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_723                              | 0   |        |               |      |         |         |
|     add_ln68_fu_75_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_724                              | 0   |        |               |      |         |         |
|     add_ln68_fu_79_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_725                              | 0   |        |               |      |         |         |
|     add_ln68_fu_77_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|     add_ln69_fu_91_p2                                                                | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_726                              | 0   |        |               |      |         |         |
|     add_ln68_fu_79_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_727                              | 0   |        |               |      |         |         |
|     add_ln68_fu_75_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_728                              | 0   |        |               |      |         |         |
|     add_ln68_fu_77_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_729                              | 0   |        |               |      |         |         |
|     add_ln68_fu_77_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|     add_ln69_fu_91_p2                                                                | -   |        | add_ln69      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_VITIS_LOOP_68_730                              | 0   |        |               |      |         |         |
|     add_ln68_fu_79_p2                                                                | -   |        | add_ln68      | add  | fabric  | 0       |
|   + DepthwiseConv2d_10_4_4_3_Pipeline_px                                             | 15  |        |               |      |         |         |
|     add_ln74_fu_916_p2                                                               | -   |        | add_ln74      | add  | fabric  | 0       |
|     empty_118_fu_938_p2                                                              | -   |        | empty_118     | sub  | fabric  | 0       |
|     empty_119_fu_1020_p2                                                             | -   |        | empty_119     | add  | fabric  | 0       |
|     empty_120_fu_1088_p2                                                             | -   |        | empty_120     | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out           | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_s      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_9         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_4      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_10        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_5      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_11        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_1123_1 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_12        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_1123_2 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_13        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_6      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_14        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_2129_1 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_15        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_2129_2 | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_16        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_1      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_17        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_1_s    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_18        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_1_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_19        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_1_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_20        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_1_1_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_21        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_1_1_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_22        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_1_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_23        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_1_2_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_24        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_1_2_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_25        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_2      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_26        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_2_s    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_27        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U178                                               | 3   |        | mul213_2_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_28        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_2_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_29        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_2_1_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_30        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_2_1_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_31        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_2_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_32        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_2_2_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_33        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_2_2_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_34        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_3      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_35        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_3_s    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_36        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U179                                               | 3   |        | mul213_3_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U175                                              | 2   |        | out_37        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_3_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_38        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_3_1_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_39        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_3_1_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U176                                              | 2   |        | out_40        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_3_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_41        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_3_2_1  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_42        | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U180                                               | 3   |        | mul213_3_2_2  | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U177                                              | 2   |        | out_43        | fadd | fulldsp | 3       |
|  + PointwiseConv2d_4_4_12_s                                                          | 20  |        |               |      |         |         |
|   + PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2                   | 20  |        |               |      |         |         |
|     add_ln9_fu_665_p2                                                                | -   |        | add_ln9       | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_3     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_4       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_4     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_5       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_5     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_6       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_6     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_7       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_7     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_8       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_8     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_9       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_9     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_s       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_10    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_10      | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_11    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul_1         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_s     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_1_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_1_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_2_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_2_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_3_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_3_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_4_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_4_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_5_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_5_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_6_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_6_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_7_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_7_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_8_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_8_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_9_1     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_9_1   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_1_64    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_10_1  | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_10_1    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_11_1  | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul_2         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_12    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_1_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_1_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_2_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_2_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_3_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_3_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_4_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_4_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_5_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_5_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_6_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_6_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_7_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_7_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_8_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U226                                              | 2   |        | out_buf_8_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_9_2     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U227                                              | 2   |        | out_buf_9_2   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_2_65    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_10_2  | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_10_2    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_11_2  | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul_3         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_13    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_1_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_1_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_2_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_2_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_3_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_3_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_4_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_4_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_5_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_5_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_6_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_6_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_7_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_7_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U230                                               | 3   |        | mul20_8_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_8_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U231                                               | 3   |        | mul20_9_3     | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_9_3   | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U232                                               | 3   |        | mul20_3_66    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U228                                              | 2   |        | out_buf_10_3  | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U233                                               | 3   |        | mul20_10_3    | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U229                                              | 2   |        | out_buf_11_3  | fadd | fulldsp | 3       |
|  + DepthwiseConv2dFinal_4_1_12_4_s                                                   | 10  |        |               |      |         |         |
|   + DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_109_2_VITIS_LOOP_111_3 | 0   |        |               |      |         |         |
|     add_ln107_1_fu_188_p2                                                            | -   |        | add_ln107_1   | add  | fabric  | 0       |
|     add_ln107_fu_211_p2                                                              | -   |        | add_ln107     | add  | fabric  | 0       |
|     add_ln109_fu_261_p2                                                              | -   |        | add_ln109     | add  | fabric  | 0       |
|     add_ln111_fu_348_p2                                                              | -   |        | add_ln111     | add  | fabric  | 0       |
|     add_ln109_1_fu_354_p2                                                            | -   |        | add_ln109_1   | add  | fabric  | 0       |
|   + DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_117_4                          | 10  |        |               |      |         |         |
|     add_ln117_fu_482_p2                                                              | -   |        | add_ln117     | add  | fabric  | 0       |
|     add_ln124_fu_528_p2                                                              | -   |        | add_ln124     | add  | fabric  | 0       |
|     add_ln124_1_fu_565_p2                                                            | -   |        | add_ln124_1   | add  | fabric  | 0       |
|     add_ln124_2_fu_599_p2                                                            | -   |        | add_ln124_2   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1         | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_0_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_0_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_0_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_0_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_0_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_0_3     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_1         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_1       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_1_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_1_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_1_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_1_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_1_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_1_3     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_2         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_2       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_2_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_2_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_2_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_2_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_2_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_2_3     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U295                                               | 3   |        | mul_3         | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_3       | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_3_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U293                                              | 2   |        | out_1_3_1     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_3_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_3_2     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U296                                               | 3   |        | mul_3_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U294                                              | 2   |        | out_1_3_3     | fadd | fulldsp | 3       |
|  + PointwiseConv2d_1_12_10_s                                                         | 10  |        |               |      |         |         |
|   + PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_16_4                                 | 10  |        |               |      |         |         |
|     add_ln16_fu_373_p2                                                               | -   |        | add_ln16      | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U308                                               | 3   |        | mul           | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U306                                              | 2   |        | out_buf       | fadd | fulldsp | 3       |
|     add_ln22_fu_388_p2                                                               | -   |        | add_ln22      | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U309                                               | 3   |        | mul20_1       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U307                                              | 2   |        | out_buf_4     | fadd | fulldsp | 3       |
|     add_ln22_1_fu_407_p2                                                             | -   |        | add_ln22_1    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U308                                               | 3   |        | mul20_2       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U306                                              | 2   |        | out_buf_5     | fadd | fulldsp | 3       |
|     add_ln22_2_fu_418_p2                                                             | -   |        | add_ln22_2    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U309                                               | 3   |        | mul20_3       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U307                                              | 2   |        | out_buf_6     | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U308                                               | 3   |        | mul20_4       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U306                                              | 2   |        | out_buf_7     | fadd | fulldsp | 3       |
|     add_ln22_3_fu_453_p2                                                             | -   |        | add_ln22_3    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U309                                               | 3   |        | mul20_5       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U307                                              | 2   |        | out_buf_8     | fadd | fulldsp | 3       |
|     add_ln22_4_fu_464_p2                                                             | -   |        | add_ln22_4    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U308                                               | 3   |        | mul20_6       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U306                                              | 2   |        | out_buf_9     | fadd | fulldsp | 3       |
|     add_ln22_5_fu_474_p2                                                             | -   |        | add_ln22_5    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U309                                               | 3   |        | mul20_7       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U307                                              | 2   |        | out_buf_10    | fadd | fulldsp | 3       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U308                                               | 3   |        | mul20_8       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U306                                              | 2   |        | out_buf_11    | fadd | fulldsp | 3       |
|     add_ln22_6_fu_500_p2                                                             | -   |        | add_ln22_6    | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_3_max_dsp_1_U309                                               | 3   |        | mul20_9       | fmul | maxdsp  | 2       |
|     fadd_32ns_32ns_32_4_full_dsp_1_U307                                              | 2   |        | out_buf_12    | fadd | fulldsp | 3       |
|   + PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_25_6                                 | 0   |        |               |      |         |         |
|     add_ln25_fu_160_p2                                                               | -   |        | add_ln25      | add  | fabric  | 0       |
|  + Loop_VITIS_LOOP_224_1_proc9                                                       | 0   |        |               |      |         |         |
|    i_2_fu_154_p2                                                                     | -   |        | i_2           | add  | fabric  | 0       |
+--------------------------------------------------------------------------------------+-----+--------+---------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------+------+------+--------+-------------+---------+------+---------+
| Name                               | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------------------------+------+------+--------+-------------+---------+------+---------+
| + MNIST                            | 22   | 0    |        |             |         |      |         |
|   input_U                          | -    | -    |        | input       | fifo    | srl  | 0       |
|   depth1_o_U                       | -    | -    |        | depth1_o    | fifo    | srl  | 0       |
|   point1_o_U                       | -    | -    |        | point1_o    | fifo    | srl  | 0       |
|   depth2_o_U                       | -    | -    |        | depth2_o    | fifo    | srl  | 0       |
|   point2_o_U                       | -    | -    |        | point2_o    | fifo    | srl  | 0       |
|   depth3_o_U                       | -    | -    |        | depth3_o    | fifo    | srl  | 0       |
|   point3_o_U                       | -    | -    |        | point3_o    | fifo    | srl  | 0       |
|   depth1_w_U                       | -    | -    |        | depth1_w    | ram_s2p | auto | 1       |
|   point1_w_U                       | -    | -    |        | point1_w    | ram_s2p | auto | 1       |
|   depth2_w_U                       | 2    | -    |        | depth2_w    | ram_s2p | auto | 1       |
|   point2_w_U                       | 2    | -    |        | point2_w    | ram_s2p | auto | 1       |
|   depth3_w_U                       | 2    | -    |        | depth3_w    | ram_s2p | auto | 1       |
|   point3_w_U                       | 2    | -    |        | point3_w    | ram_s2p | auto | 1       |
|  + DepthwiseConv2d_28_10_1_3_s     | 0    | 0    |        |             |         |      |         |
|    line_buf_U                      | -    | -    |        | line_buf    | rom_np  | auto | 1       |
|    line_buf_1_U                    | -    | -    |        | line_buf_1  | rom_np  | auto | 1       |
|  + DepthwiseConv2d_10_4_4_3_s      | 2    | 0    |        |             |         |      |         |
|    line_buf_U                      | 1    | -    |        | line_buf    | rom_np  | auto | 1       |
|    line_buf_1_U                    | 1    | -    |        | line_buf_1  | rom_np  | auto | 1       |
|  + DepthwiseConv2dFinal_4_1_12_4_s | 4    | 0    |        |             |         |      |         |
|    input_buf_U                     | 2    | -    |        | input_buf   | rom_np  | auto | 1       |
|    input_buf_1_U                   | 2    | -    |        | input_buf_1 | rom_np  | auto | 1       |
|    input_buf_2_U                   | 2    | -    |        | input_buf_2 | rom_np  | auto | 1       |
|    input_buf_3_U                   | 2    | -    |        | input_buf_3 | rom_np  | auto | 1       |
+------------------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                     | Messages                                                                                                                                                                           |
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | MNIST/mnist.cpp:208 in mnist | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------+--------------------------------------------------------+
| Type            | Options                                  | Location                                               |
+-----------------+------------------------------------------+--------------------------------------------------------+
| array_partition | variable=out_buf complete                | MNIST/mnist.cpp:8 in pointwiseconv2d, out_buf          |
| unroll          |                                          | MNIST/mnist.cpp:14 in pointwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:21 in pointwiseconv2d                  |
| array_partition | variable=window_buf complete             | MNIST/mnist.cpp:36 in depthwiseconv2d, window_buf      |
| array_partition | variable=line_buf complete               | MNIST/mnist.cpp:37 in depthwiseconv2d, line_buf        |
| unroll          |                                          | MNIST/mnist.cpp:45 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:48 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:52 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:58 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:64 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:67 in depthwiseconv2d                  |
| unroll          |                                          | MNIST/mnist.cpp:71 in depthwiseconv2d                  |
| pipeline        | II=1                                     | MNIST/mnist.cpp:76 in depthwiseconv2d                  |
| array_partition | variable=input_buf complete              | MNIST/mnist.cpp:106 in depthwiseconv2dfinal, input_buf |
| interface       | s_axilite port=return bundle=CONTROL_BUS | MNIST/mnist.cpp:193 in mnist, return                   |
| interface       | axis port=istrm                          | MNIST/mnist.cpp:194 in mnist, istrm                    |
| interface       | axis port=ostrm                          | MNIST/mnist.cpp:195 in mnist, ostrm                    |
| interface       | axis port=wstrm                          | MNIST/mnist.cpp:196 in mnist, wstrm                    |
+-----------------+------------------------------------------+--------------------------------------------------------+


