ğŸš¦ FPGA Traffic Light Controller with Dual UART Communication
ğŸ“Œ Project Overview
This FPGA-based project implements a traffic light controller with dual UART communication, allowing a PC to override traffic signals while maintaining standard automatic control. The system:

âœ… Controls LED-based traffic lights using a finite state machine (FSM).
âœ… Transmits the current traffic light state over UART TX to a connected PC.
âœ… Receives commands via UART RX to manually override traffic lights.
âœ… Allows for a pedestrian button input to request a stop.
âœ… Runs on the ICEBreaker FPGA, written in Verilog.

âš¡ Features
âœ… Dual UART Communication (115200 baud rate)
âœ… Finite State Machine (FSM) for Traffic Light Control
âœ… Manual Override via UART (PC can control the lights)
âœ… Pedestrian Button for Walk Request
âœ… Hardware Debounced Inputs
âœ… Debug LEDs to Indicate Transitions & UART Communication
âœ… Fully Synthesizable on ICEBreaker FPGA

ğŸ“œ Hardware Requirements
ğŸ–¥ï¸ ICEBreaker FPGA (Lattice iCE40UP5K)
ğŸ”´ 3 LEDs (Red, Yellow, Green) for traffic light status
ğŸ•¹ï¸ 1 Button for pedestrian input
ğŸ–§ USB-UART Interface (FTDI/CH340)
ğŸ–¥ï¸ PC with Serial Monitor (e.g., Tera Term, Minicom, or PuTTY)

ğŸ›  File Structure

FPGA_Projects/traffic_light_dual_uart/
â”‚â”€â”€ traffic_light.v        # Main traffic light FSM & UART control
â”‚â”€â”€ traffic_light_uartrx.v # UART receiver module (PC â†’ FPGA)
â”‚â”€â”€ traffic_light_uarttx.v # UART transmitter module (FPGA â†’ PC)
â”‚â”€â”€ constraints.pcf        # FPGA pin assignments
â”‚â”€â”€ README.md              # Project documentation
ğŸ’¾ Synthesis & Programming (ICEBreaker FPGA)
Use the following commands to synthesize and upload the design:

yosys -p "synth_ice40 -top traffic_light -json traffic_light.json" traffic_light.v traffic_light_uartrx.v traffic_light_uarttx.v
nextpnr-ice40 --up5k --package sg48 --json traffic_light.json --pcf constraints.pcf --asc traffic_light.asc --pcf-allow-unconstrained
icepack traffic_light.asc traffic_light.bin
iceprog traffic_light.bin

ğŸ“¡ UART Communication Protocol
Traffic Light State	UART TX Message (FPGA â†’ PC)	UART RX Command (PC â†’ FPGA)

Green Light	"Green\n"	"G" â€“ Override to Green

Yellow Light	"Yellow\n"	"Y" â€“ Override to Yellow

Red Light	"Red\n"	"R" â€“ Override to Red

"X" â€“ Release Override

âœ… Manual Override:

The PC can send "G", "Y", or "R" to force a traffic light state change.
The system will remain in override mode until it receives an "X" command.

âœ… Automatic Mode:

If no override is active, the traffic light cycles normally through Green â†’ Yellow â†’ Red.
If the pedestrian button is pressed, it forces a transition to Red before continuing the normal cycle.

ğŸ” How It Works
1ï¸âƒ£ Default Operation: The system cycles through the standard traffic light states automatically.
2ï¸âƒ£ Manual Override (via UART RX): The PC can send "G", "Y", or "R" to override the traffic light state.
3ï¸âƒ£ Release Override (via UART RX): The "X" command returns the system to normal FSM control.
4ï¸âƒ£ Pedestrian Button: A button press interrupts normal operation, forcing the light to Red early before resuming.
5ï¸âƒ£ Debug LEDs: Indicate current state transitions and UART activity.


ğŸ“Œ Created by David Francos
Inspired by real-world traffic light controllers and implemented in pure Verilog on an FPGA.
