<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>mcspi.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_56fb866f249c86e468ee985217f8de3d.html">mcspi</a></li><li class="navelem"><a class="el" href="dir_b10c886294bbf5b9f326d268109c2c38.html">V0</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mcspi.h File Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___m_c_s_p_i.html">McSPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the function prototypes for the device abstraction layer for MCSPI. It also contains necessary structure, enum and macro definitions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;ti/csl/cslr_mcspi.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8d5c4edc0f02d25a1b3c23bb231b412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_c_s_p_i.html#gab8d5c4edc0f02d25a1b3c23bb231b412">MCSPI_CHANNEL_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 0 is used for data communication. <br /></td></tr>
<tr class="separator:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f52f1cda834a92e65271acf7156d67d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f52f1cda834a92e65271acf7156d67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_c_s_p_i.html#ga3f52f1cda834a92e65271acf7156d67d">MCSPI_CHANNEL_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga3f52f1cda834a92e65271acf7156d67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 1 is used for data communication. <br /></td></tr>
<tr class="separator:ga3f52f1cda834a92e65271acf7156d67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5f4e5c4a64dd77b05ecb2634d7e7758"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_c_s_p_i.html#gab5f4e5c4a64dd77b05ecb2634d7e7758">MCSPI_CHANNEL_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 2 is used for data communication. <br /></td></tr>
<tr class="separator:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471023734e5329ebc65a53092d70730e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga471023734e5329ebc65a53092d70730e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___m_c_s_p_i.html#ga471023734e5329ebc65a53092d70730e">MCSPI_CHANNEL_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga471023734e5329ebc65a53092d70730e"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 3 is used for data communication. <br /></td></tr>
<tr class="separator:ga471023734e5329ebc65a53092d70730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283a416fcaef0c2824fdd15d2b235a75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a283a416fcaef0c2824fdd15d2b235a75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a283a416fcaef0c2824fdd15d2b235a75">MCSPI_CLK_MODE_0</a></td></tr>
<tr class="memdesc:a283a416fcaef0c2824fdd15d2b235a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 0 is selected SPICLK is active high and sampling occurs on the rising edge. <br /></td></tr>
<tr class="separator:a283a416fcaef0c2824fdd15d2b235a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca121dd989ac8df4b9c2cc939953b2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ca121dd989ac8df4b9c2cc939953b2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a1ca121dd989ac8df4b9c2cc939953b2b">MCSPI_CLK_MODE_1</a></td></tr>
<tr class="memdesc:a1ca121dd989ac8df4b9c2cc939953b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 1 is selected SPICLK is active high and sampling occurs on the falling edge. <br /></td></tr>
<tr class="separator:a1ca121dd989ac8df4b9c2cc939953b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e525a7e9a456b57b5e507f712ca46db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e525a7e9a456b57b5e507f712ca46db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2e525a7e9a456b57b5e507f712ca46db">MCSPI_CLK_MODE_2</a></td></tr>
<tr class="memdesc:a2e525a7e9a456b57b5e507f712ca46db"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 2 is selected SPICLK is active low and sampling occurs on the falling edge. <br /></td></tr>
<tr class="separator:a2e525a7e9a456b57b5e507f712ca46db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac736593cabe725f08b3eb41416f340fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac736593cabe725f08b3eb41416f340fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac736593cabe725f08b3eb41416f340fb">MCSPI_CLK_MODE_3</a></td></tr>
<tr class="memdesc:ac736593cabe725f08b3eb41416f340fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 3 is selected SPICLK is active low and sampling occurs on the rising edge. <br /></td></tr>
<tr class="separator:ac736593cabe725f08b3eb41416f340fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab495c02282f26f698cac3f280dfc7da3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab495c02282f26f698cac3f280dfc7da3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a>&#160;&#160;&#160;(0x14U)</td></tr>
<tr class="memdesc:ab495c02282f26f698cac3f280dfc7da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx register sets. <br /></td></tr>
<tr class="separator:ab495c02282f26f698cac3f280dfc7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c2e983f3d98da3ecb3e342ee737ef1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a3c2e983f3d98da3ecb3e342ee737ef1c">MCSPI_CHCONF</a>(x)</td></tr>
<tr class="memdesc:a3c2e983f3d98da3ecb3e342ee737ef1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI Channel configuration : <a class="el" href="mcspi_8h.html#a3c2e983f3d98da3ecb3e342ee737ef1c" title="Base address of McSPI Channel configuration : MCSPI_CHCONF(x) ">MCSPI_CHCONF(x)</a> <br /></td></tr>
<tr class="separator:a3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa30204efe0c0512c7ab51e7efc1b0e1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa30204efe0c0512c7ab51e7efc1b0e1d">MCSPI_CHSTAT</a>(x)</td></tr>
<tr class="memdesc:aa30204efe0c0512c7ab51e7efc1b0e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI Channel status : McSPI_CHSTAT(x) <br /></td></tr>
<tr class="separator:aa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97cf1b26053f89e1d2db63dc8f96d2d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a97cf1b26053f89e1d2db63dc8f96d2d2">MCSPI_CHCTRL</a>(x)</td></tr>
<tr class="memdesc:a97cf1b26053f89e1d2db63dc8f96d2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHCTRL(x) which is used to enable channel. <br /></td></tr>
<tr class="separator:a97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc11d5f12cff17e21e70dbe700dbedb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc11d5f12cff17e21e70dbe700dbedb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abc11d5f12cff17e21e70dbe700dbedb0">MCSPI_CHTX</a>(x)</td></tr>
<tr class="memdesc:abc11d5f12cff17e21e70dbe700dbedb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHTX(x) which is used to store data to be transmitted. <br /></td></tr>
<tr class="separator:abc11d5f12cff17e21e70dbe700dbedb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66a030c8b38f05d21df4ee7c806e2c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac66a030c8b38f05d21df4ee7c806e2c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac66a030c8b38f05d21df4ee7c806e2c1">MCSPI_CHRX</a>(x)</td></tr>
<tr class="memdesc:ac66a030c8b38f05d21df4ee7c806e2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHRX(x) which is used to store data to be received. <br /></td></tr>
<tr class="separator:ac66a030c8b38f05d21df4ee7c806e2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ecc5e0477b9438c91438078dd75f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7ecc5e0477b9438c91438078dd75f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac7ecc5e0477b9438c91438078dd75f95">MCSPI_WORD_LENGTH_MIN</a>&#160;&#160;&#160;((uint32_t) 4U)</td></tr>
<tr class="memdesc:ac7ecc5e0477b9438c91438078dd75f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minumum word lengths that is valid for McSPI channel configuration. <br /></td></tr>
<tr class="separator:ac7ecc5e0477b9438c91438078dd75f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a50528855d0e645b4b3249b6ad38d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3a50528855d0e645b4b3249b6ad38d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa3a50528855d0e645b4b3249b6ad38d4">MCSPI_WORD_LENGTH_MAX</a>&#160;&#160;&#160;((uint32_t) 32U)</td></tr>
<tr class="memdesc:aa3a50528855d0e645b4b3249b6ad38d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum word lengths that is valid for McSPI channel configuration. <br /></td></tr>
<tr class="separator:aa3a50528855d0e645b4b3249b6ad38d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b82aaa3e508fa39e3e370c80b398241"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b82aaa3e508fa39e3e370c80b398241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a8b82aaa3e508fa39e3e370c80b398241">MCSPI_WORD_LENGTH</a>(n)</td></tr>
<tr class="memdesc:a8b82aaa3e508fa39e3e370c80b398241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to set the word length for McSPI communication 'n' can take values only between 4 &lt;= n &lt;= 32. <br /></td></tr>
<tr class="separator:a8b82aaa3e508fa39e3e370c80b398241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2440639219818c84c1fb803de9ab457b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2440639219818c84c1fb803de9ab457b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2440639219818c84c1fb803de9ab457b">MCSPI_CS_TCS_0PNT5_CLK</a></td></tr>
<tr class="memdesc:a2440639219818c84c1fb803de9ab457b"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : Zero interface clock cycle between CS toggling and first or last edge of SPI clock <br /></td></tr>
<tr class="separator:a2440639219818c84c1fb803de9ab457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbcf9949ba0c7a0ffc7d233da776b90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cbcf9949ba0c7a0ffc7d233da776b90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a8cbcf9949ba0c7a0ffc7d233da776b90">MCSPI_CS_TCS_1PNT5_CLK</a></td></tr>
<tr class="memdesc:a8cbcf9949ba0c7a0ffc7d233da776b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : One interface clock cycle between CS toggling and first or last edge of SPI clock <br /></td></tr>
<tr class="separator:a8cbcf9949ba0c7a0ffc7d233da776b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440ac21f1429cc9b437fcd81f0517777"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a440ac21f1429cc9b437fcd81f0517777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a440ac21f1429cc9b437fcd81f0517777">MCSPI_CS_TCS_2PNT5_CLK</a></td></tr>
<tr class="memdesc:a440ac21f1429cc9b437fcd81f0517777"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : Two interface clock cycles between CS toggling and first or last edge of SPI clock <br /></td></tr>
<tr class="separator:a440ac21f1429cc9b437fcd81f0517777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf89b0807d1c0a0f45ab168cfca4f5fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf89b0807d1c0a0f45ab168cfca4f5fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#adf89b0807d1c0a0f45ab168cfca4f5fa">MCSPI_CS_TCS_3PNT5_CLK</a></td></tr>
<tr class="memdesc:adf89b0807d1c0a0f45ab168cfca4f5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : Three interface clock cycles between CS toggling and first or last edge of SPI clock <br /></td></tr>
<tr class="separator:adf89b0807d1c0a0f45ab168cfca4f5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8228362a2630a705d7f8abadc7f37285"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8228362a2630a705d7f8abadc7f37285"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a8228362a2630a705d7f8abadc7f37285">MCSPI_START_BIT_POL_LOW</a>&#160;&#160;&#160;(MCSPI_CH0CONF_SBPOL_LOWLEVEL)</td></tr>
<tr class="memdesc:a8228362a2630a705d7f8abadc7f37285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low polarity is set for start bit for McSPI communication. <br /></td></tr>
<tr class="separator:a8228362a2630a705d7f8abadc7f37285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98c8ec998a18e28e0928a035eecd77e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac98c8ec998a18e28e0928a035eecd77e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac98c8ec998a18e28e0928a035eecd77e">MCSPI_START_BIT_POL_HIGH</a>&#160;&#160;&#160;(MCSPI_CH0CONF_SBPOL_HIGHLEVEL)</td></tr>
<tr class="memdesc:ac98c8ec998a18e28e0928a035eecd77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High polarity is set for start bit for McSPI communication. <br /></td></tr>
<tr class="separator:ac98c8ec998a18e28e0928a035eecd77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3018b502432069adf720d16f5521ea5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3018b502432069adf720d16f5521ea5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a3018b502432069adf720d16f5521ea5d">MCSPI_TX_RX_MODE</a></td></tr>
<tr class="memdesc:a3018b502432069adf720d16f5521ea5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit-receive mode of McSPI peripheral in master mode is configured. <br /></td></tr>
<tr class="separator:a3018b502432069adf720d16f5521ea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539975029aa7ab8b2543d6cadafdf7bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a539975029aa7ab8b2543d6cadafdf7bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a539975029aa7ab8b2543d6cadafdf7bf">MCSPI_RX_ONLY_MODE</a></td></tr>
<tr class="memdesc:a539975029aa7ab8b2543d6cadafdf7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only Receive mode of McSPI peripheral in master mode is configured. <br /></td></tr>
<tr class="separator:a539975029aa7ab8b2543d6cadafdf7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9808f9f8808e832fe5954d47e2937498"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9808f9f8808e832fe5954d47e2937498"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9808f9f8808e832fe5954d47e2937498">MCSPI_TX_ONLY_MODE</a></td></tr>
<tr class="memdesc:a9808f9f8808e832fe5954d47e2937498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only Transmit mode of McSPI peripheral in master mode is configured. <br /></td></tr>
<tr class="separator:a9808f9f8808e832fe5954d47e2937498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dffb6d6fba80c7c33b44d93b82f873"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2dffb6d6fba80c7c33b44d93b82f873"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae2dffb6d6fba80c7c33b44d93b82f873">MCSPI_DATA_LINE_COMM_MODE_0</a></td></tr>
<tr class="memdesc:ae2dffb6d6fba80c7c33b44d93b82f873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission Data Line 0 (SPIDAT[0]) selected for transmission. <br /></td></tr>
<tr class="separator:ae2dffb6d6fba80c7c33b44d93b82f873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c05ba2d76e429bd417e860ca031b4ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c05ba2d76e429bd417e860ca031b4ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5c05ba2d76e429bd417e860ca031b4ba">MCSPI_DATA_LINE_COMM_MODE_1</a></td></tr>
<tr class="memdesc:a5c05ba2d76e429bd417e860ca031b4ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission No transmission on Data Line 0 (SPIDAT[0]) <br /></td></tr>
<tr class="separator:a5c05ba2d76e429bd417e860ca031b4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4964ac6686011dfe3038c2252061f862"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4964ac6686011dfe3038c2252061f862"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a4964ac6686011dfe3038c2252061f862">MCSPI_DATA_LINE_COMM_MODE_2</a></td></tr>
<tr class="memdesc:a4964ac6686011dfe3038c2252061f862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) Data line 0 (SPIDAT[0]) selected for transmission. <br /></td></tr>
<tr class="separator:a4964ac6686011dfe3038c2252061f862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416bfbc63ceb9870ecbe1f9272e2503f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a416bfbc63ceb9870ecbe1f9272e2503f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a416bfbc63ceb9870ecbe1f9272e2503f">MCSPI_DATA_LINE_COMM_MODE_3</a></td></tr>
<tr class="memdesc:a416bfbc63ceb9870ecbe1f9272e2503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) No transmission on Data Line 0 (SPIDAT[0]) <br /></td></tr>
<tr class="separator:a416bfbc63ceb9870ecbe1f9272e2503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab869508cd35c4f1e32c55b075d225bcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab869508cd35c4f1e32c55b075d225bcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab869508cd35c4f1e32c55b075d225bcd">MCSPI_DATA_LINE_COMM_MODE_4</a></td></tr>
<tr class="memdesc:ab869508cd35c4f1e32c55b075d225bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission Data Line 0 (SPIDAT[0]) selected for transmission. <br /></td></tr>
<tr class="separator:ab869508cd35c4f1e32c55b075d225bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5263513284519cf29dcc66caf7ff35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada5263513284519cf29dcc66caf7ff35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ada5263513284519cf29dcc66caf7ff35">MCSPI_DATA_LINE_COMM_MODE_5</a></td></tr>
<tr class="memdesc:ada5263513284519cf29dcc66caf7ff35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission No transmission on Data Line 0 (SPIDAT[0]) <br /></td></tr>
<tr class="separator:ada5263513284519cf29dcc66caf7ff35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d7401dbd60d8db474d46f1fdf934ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21d7401dbd60d8db474d46f1fdf934ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a21d7401dbd60d8db474d46f1fdf934ac">MCSPI_DATA_LINE_COMM_MODE_6</a></td></tr>
<tr class="memdesc:a21d7401dbd60d8db474d46f1fdf934ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) Data line 0 (SPIDAT[0]) selected for transmission. <br /></td></tr>
<tr class="separator:a21d7401dbd60d8db474d46f1fdf934ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d2e841ae456cd9d24467aa30962f4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04d2e841ae456cd9d24467aa30962f4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a04d2e841ae456cd9d24467aa30962f4f">MCSPI_DATA_LINE_COMM_MODE_7</a></td></tr>
<tr class="memdesc:a04d2e841ae456cd9d24467aa30962f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) No transmission on Data Line 0 (SPIDAT[0]) <br /></td></tr>
<tr class="separator:a04d2e841ae456cd9d24467aa30962f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af60b6c01810f584d28b33d3475452d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0af60b6c01810f584d28b33d3475452d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0af60b6c01810f584d28b33d3475452d">MCSPI_RX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:a0af60b6c01810f584d28b33d3475452d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is enabled. <br /></td></tr>
<tr class="separator:a0af60b6c01810f584d28b33d3475452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41bb9a19845e7c2770b7348e1394617"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac41bb9a19845e7c2770b7348e1394617"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac41bb9a19845e7c2770b7348e1394617">MCSPI_RX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:ac41bb9a19845e7c2770b7348e1394617"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is disabled. <br /></td></tr>
<tr class="separator:ac41bb9a19845e7c2770b7348e1394617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07427836253c988763d4ba6dc7ceb26a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07427836253c988763d4ba6dc7ceb26a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a07427836253c988763d4ba6dc7ceb26a">MCSPI_TX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:a07427836253c988763d4ba6dc7ceb26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is enabled. <br /></td></tr>
<tr class="separator:a07427836253c988763d4ba6dc7ceb26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30725ee81f017468b53263e635684484"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30725ee81f017468b53263e635684484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a30725ee81f017468b53263e635684484">MCSPI_TX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:a30725ee81f017468b53263e635684484"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is disabled. <br /></td></tr>
<tr class="separator:a30725ee81f017468b53263e635684484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357fc18e9639fbbae6e754eed6138718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a357fc18e9639fbbae6e754eed6138718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a357fc18e9639fbbae6e754eed6138718">MCSPI_DMA_RX_EVENT</a></td></tr>
<tr class="memdesc:a357fc18e9639fbbae6e754eed6138718"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral read DMA event is enabled. <br /></td></tr>
<tr class="separator:a357fc18e9639fbbae6e754eed6138718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe904998acd6be15d98048124bf69c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fe904998acd6be15d98048124bf69c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2fe904998acd6be15d98048124bf69c5">MCSPI_DMA_TX_EVENT</a></td></tr>
<tr class="memdesc:a2fe904998acd6be15d98048124bf69c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral write DMA event is enabled. <br /></td></tr>
<tr class="separator:a2fe904998acd6be15d98048124bf69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ffad47adaa4de75ac78248e4d92a6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87ffad47adaa4de75ac78248e4d92a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a87ffad47adaa4de75ac78248e4d92a6c">MCSPI_INT_TX_EMPTY</a>(chan)</td></tr>
<tr class="memdesc:a87ffad47adaa4de75ac78248e4d92a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of TX Empty interrupt enable of McSPI peripheral for the corresponding channel. <br /></td></tr>
<tr class="separator:a87ffad47adaa4de75ac78248e4d92a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee405a60b749721d35004059b7b169fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee405a60b749721d35004059b7b169fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aee405a60b749721d35004059b7b169fc">MCSPI_INT_TX_UNDERFLOW</a>(chan)</td></tr>
<tr class="memdesc:aee405a60b749721d35004059b7b169fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of TX Underflow interrupt enable of McSPI peripheral for the corresponding channel. <br /></td></tr>
<tr class="separator:aee405a60b749721d35004059b7b169fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90afa85988c7e64aec3b2ea4f6fbc40f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90afa85988c7e64aec3b2ea4f6fbc40f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a90afa85988c7e64aec3b2ea4f6fbc40f">MCSPI_INT_RX_FULL</a>(chan)</td></tr>
<tr class="memdesc:a90afa85988c7e64aec3b2ea4f6fbc40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of RX Full interrupt enable of McSPI peripheral for the corresponding channel. <br /></td></tr>
<tr class="separator:a90afa85988c7e64aec3b2ea4f6fbc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db8d7c3cb111fb7863f3822bd047c80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1db8d7c3cb111fb7863f3822bd047c80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a1db8d7c3cb111fb7863f3822bd047c80">MCSPI_INT_RX0_OVERFLOW</a></td></tr>
<tr class="memdesc:a1db8d7c3cb111fb7863f3822bd047c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of RX Overflow interrupt status of McSPI peripheral. <br /></td></tr>
<tr class="separator:a1db8d7c3cb111fb7863f3822bd047c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf693f7767f4e5043ac33a9bdcf40f00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf693f7767f4e5043ac33a9bdcf40f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aaf693f7767f4e5043ac33a9bdcf40f00">MCSPI_INT_EOWKE</a></td></tr>
<tr class="memdesc:aaf693f7767f4e5043ac33a9bdcf40f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of End of word count interrupt enable of McSPI peripheral. <br /></td></tr>
<tr class="separator:aaf693f7767f4e5043ac33a9bdcf40f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e12baa9f6ce8efd495cde1ca34d803"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4e12baa9f6ce8efd495cde1ca34d803"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae4e12baa9f6ce8efd495cde1ca34d803">MCSPI_INITDLY_0</a></td></tr>
<tr class="memdesc:ae4e12baa9f6ce8efd495cde1ca34d803"><td class="mdescLeft">&#160;</td><td class="mdescRight">No delay is configured for first spi transfer from McSPI peripheral. <br /></td></tr>
<tr class="separator:ae4e12baa9f6ce8efd495cde1ca34d803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d82310c73b406ad1117ed7ab3950167"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d82310c73b406ad1117ed7ab3950167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a1d82310c73b406ad1117ed7ab3950167">MCSPI_INITDLY_4</a></td></tr>
<tr class="memdesc:a1d82310c73b406ad1117ed7ab3950167"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. <br /></td></tr>
<tr class="separator:a1d82310c73b406ad1117ed7ab3950167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1fbe4e33059cd72c6ec199abe11316"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d1fbe4e33059cd72c6ec199abe11316"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a7d1fbe4e33059cd72c6ec199abe11316">MCSPI_INITDLY_8</a></td></tr>
<tr class="memdesc:a7d1fbe4e33059cd72c6ec199abe11316"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. <br /></td></tr>
<tr class="separator:a7d1fbe4e33059cd72c6ec199abe11316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdb83a136b23476b0ed63389abd91a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcdb83a136b23476b0ed63389abd91a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abcdb83a136b23476b0ed63389abd91a3">MCSPI_INITDLY_16</a></td></tr>
<tr class="memdesc:abcdb83a136b23476b0ed63389abd91a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. <br /></td></tr>
<tr class="separator:abcdb83a136b23476b0ed63389abd91a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a467ce5fb0a6586d7da5dcb3e099e2f12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a467ce5fb0a6586d7da5dcb3e099e2f12">MCSPI_INITDLY_32</a></td></tr>
<tr class="memdesc:a467ce5fb0a6586d7da5dcb3e099e2f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. <br /></td></tr>
<tr class="separator:a467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca644206fa7539c875bf107ebd75b0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ca644206fa7539c875bf107ebd75b0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a3ca644206fa7539c875bf107ebd75b0e">MCSPI_CH_STAT_RXS_FULL</a></td></tr>
<tr class="memdesc:a3ca644206fa7539c875bf107ebd75b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Rx buffer is full. <br /></td></tr>
<tr class="separator:a3ca644206fa7539c875bf107ebd75b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf40fdfb41f9aae7251f9acb539dba15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf40fdfb41f9aae7251f9acb539dba15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#acf40fdfb41f9aae7251f9acb539dba15">MCSPI_CH_STAT_TXS_EMPTY</a></td></tr>
<tr class="memdesc:acf40fdfb41f9aae7251f9acb539dba15"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Tx buffer is empty. <br /></td></tr>
<tr class="separator:acf40fdfb41f9aae7251f9acb539dba15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21be5e11acf8afed277652a5368a13c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21be5e11acf8afed277652a5368a13c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a21be5e11acf8afed277652a5368a13c5">MCSPI_CH_STAT_EOT</a></td></tr>
<tr class="memdesc:a21be5e11acf8afed277652a5368a13c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if End of Transfer is completed. <br /></td></tr>
<tr class="separator:a21be5e11acf8afed277652a5368a13c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b09896830315e0c6031981f17c09a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b09896830315e0c6031981f17c09a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a69b09896830315e0c6031981f17c09a3">MCSPI_CH_TXFFE</a></td></tr>
<tr class="memdesc:a69b09896830315e0c6031981f17c09a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Tx FIFO buffer is empty. <br /></td></tr>
<tr class="separator:a69b09896830315e0c6031981f17c09a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c648234ebd73b056009bb897563af56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c648234ebd73b056009bb897563af56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9c648234ebd73b056009bb897563af56">MCSPI_CH_TXFFF</a></td></tr>
<tr class="memdesc:a9c648234ebd73b056009bb897563af56"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Tx FIFO buffer is full. <br /></td></tr>
<tr class="separator:a9c648234ebd73b056009bb897563af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6606c04435d4478ce60d9968755a55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe6606c04435d4478ce60d9968755a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abe6606c04435d4478ce60d9968755a55">MCSPI_CH_RXFFE</a></td></tr>
<tr class="memdesc:abe6606c04435d4478ce60d9968755a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Rx FIFO buffer is empty. <br /></td></tr>
<tr class="separator:abe6606c04435d4478ce60d9968755a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9523113539d46b4f1d34e260ace74fb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9523113539d46b4f1d34e260ace74fb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9523113539d46b4f1d34e260ace74fb7">MCSPI_CH_RXFFF</a></td></tr>
<tr class="memdesc:a9523113539d46b4f1d34e260ace74fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Rx FIFO buffer is full. <br /></td></tr>
<tr class="separator:a9523113539d46b4f1d34e260ace74fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8187d74911ce2b3097c48f4316ad05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e8187d74911ce2b3097c48f4316ad05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5e8187d74911ce2b3097c48f4316ad05">MCSPI_MOA_ENABLE</a></td></tr>
<tr class="memdesc:a5e8187d74911ce2b3097c48f4316ad05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple word ocp access is enabled. <br /></td></tr>
<tr class="separator:a5e8187d74911ce2b3097c48f4316ad05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac798377ffc46150cf378b47a054a15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ac798377ffc46150cf378b47a054a15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0ac798377ffc46150cf378b47a054a15">MCSPI_MOA_DISABLE</a></td></tr>
<tr class="memdesc:a0ac798377ffc46150cf378b47a054a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple word ocp access is disabled. <br /></td></tr>
<tr class="separator:a0ac798377ffc46150cf378b47a054a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00374ff711f63b083a69167ee6d76bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00374ff711f63b083a69167ee6d76bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a00374ff711f63b083a69167ee6d76bfc">MCSPI_SINGLE_CH</a></td></tr>
<tr class="memdesc:a00374ff711f63b083a69167ee6d76bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single channel is configured for MCSPI Peripheral. <br /></td></tr>
<tr class="separator:a00374ff711f63b083a69167ee6d76bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eba3f37b16a692d321cf7b18904ef46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9eba3f37b16a692d321cf7b18904ef46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9eba3f37b16a692d321cf7b18904ef46">MCSPI_MULTI_CH</a></td></tr>
<tr class="memdesc:a9eba3f37b16a692d321cf7b18904ef46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi channel is configured for MCSPI Peripheral. <br /></td></tr>
<tr class="separator:a9eba3f37b16a692d321cf7b18904ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00e3b7be4c4918a7acf16c07577aac8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac00e3b7be4c4918a7acf16c07577aac8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac00e3b7be4c4918a7acf16c07577aac8">MCSPI_CS_POL_HIGH</a></td></tr>
<tr class="memdesc:ac00e3b7be4c4918a7acf16c07577aac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select is held high during active state. <br /></td></tr>
<tr class="separator:ac00e3b7be4c4918a7acf16c07577aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e7c1194b73b2f1ed20562bb3aedd44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07e7c1194b73b2f1ed20562bb3aedd44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a07e7c1194b73b2f1ed20562bb3aedd44">MCSPI_CS_POL_LOW</a></td></tr>
<tr class="memdesc:a07e7c1194b73b2f1ed20562bb3aedd44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select is held low during active state. <br /></td></tr>
<tr class="separator:a07e7c1194b73b2f1ed20562bb3aedd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad907c18a78808f3b807210df82e17f23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad907c18a78808f3b807210df82e17f23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad907c18a78808f3b807210df82e17f23">MCSPI_FDAA_DISABLE</a></td></tr>
<tr class="memdesc:ad907c18a78808f3b807210df82e17f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDAA operation of McSPI peripheral is disabled. <br /></td></tr>
<tr class="separator:ad907c18a78808f3b807210df82e17f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e11fe4ac9f2761e6a8d6dbca9183f4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e11fe4ac9f2761e6a8d6dbca9183f4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0e11fe4ac9f2761e6a8d6dbca9183f4b">MCSPI_FDAA_ENABLE</a></td></tr>
<tr class="memdesc:a0e11fe4ac9f2761e6a8d6dbca9183f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDAA operation of McSPI peripheral is enabled. <br /></td></tr>
<tr class="separator:a0e11fe4ac9f2761e6a8d6dbca9183f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e4d6e0c906403d19dd8b79801f252"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a594e4d6e0c906403d19dd8b79801f252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a594e4d6e0c906403d19dd8b79801f252">MCSPI_CLOCKS_OCP_OFF_FUNC_OFF</a></td></tr>
<tr class="memdesc:a594e4d6e0c906403d19dd8b79801f252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both OCP and Functional clock is switched off. <br /></td></tr>
<tr class="separator:a594e4d6e0c906403d19dd8b79801f252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18c332fc83131ae614697dbe2293e7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa18c332fc83131ae614697dbe2293e7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa18c332fc83131ae614697dbe2293e7f">MCSPI_CLOCKS_OCP_ON_FUNC_OFF</a></td></tr>
<tr class="memdesc:aa18c332fc83131ae614697dbe2293e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP clock is maintained but Functional clock is switched off. <br /></td></tr>
<tr class="separator:aa18c332fc83131ae614697dbe2293e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21a7050dd92e8320cef50d2f827e828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae21a7050dd92e8320cef50d2f827e828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae21a7050dd92e8320cef50d2f827e828">MCSPI_CLOCKS_OCP_OFF_FUNC_ON</a></td></tr>
<tr class="memdesc:ae21a7050dd92e8320cef50d2f827e828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functional clock is maintained but OCP clock is switched off. <br /></td></tr>
<tr class="separator:ae21a7050dd92e8320cef50d2f827e828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9034b68bc1b5b37c2242538973340736"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9034b68bc1b5b37c2242538973340736"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9034b68bc1b5b37c2242538973340736">MCSPI_CLOCKS_OCP_ON_FUNC_ON</a></td></tr>
<tr class="memdesc:a9034b68bc1b5b37c2242538973340736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both OCP and Functional clock is maintained. <br /></td></tr>
<tr class="separator:a9034b68bc1b5b37c2242538973340736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab214b51e31115287489bc4750c3b1b62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab214b51e31115287489bc4750c3b1b62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab214b51e31115287489bc4750c3b1b62">MCSPI_SIDLEMODE_FORCE</a></td></tr>
<tr class="memdesc:ab214b51e31115287489bc4750c3b1b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Idle Mode is requested for MCSPI peripheral. <br /></td></tr>
<tr class="separator:ab214b51e31115287489bc4750c3b1b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c562574c45f235cb80c08c8cd332f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81c562574c45f235cb80c08c8cd332f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a81c562574c45f235cb80c08c8cd332f6">MCSPI_SIDLEMODE_NO</a></td></tr>
<tr class="memdesc:a81c562574c45f235cb80c08c8cd332f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Idle Mode is requested for MCSPI peripheral. <br /></td></tr>
<tr class="separator:a81c562574c45f235cb80c08c8cd332f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36951574d6fa7456dffdb18959a6bdb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36951574d6fa7456dffdb18959a6bdb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a36951574d6fa7456dffdb18959a6bdb9">MCSPI_SIDLEMODE_SMART_IDLE</a></td></tr>
<tr class="memdesc:a36951574d6fa7456dffdb18959a6bdb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart Idle Mode is requested for MCSPI peripheral. <br /></td></tr>
<tr class="separator:a36951574d6fa7456dffdb18959a6bdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc388ea8db9e9bee25d6855e0656c0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fc388ea8db9e9bee25d6855e0656c0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9fc388ea8db9e9bee25d6855e0656c0f">MCSPI_WAKEUP_ENABLE</a></td></tr>
<tr class="memdesc:a9fc388ea8db9e9bee25d6855e0656c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up feature control is enabled. <br /></td></tr>
<tr class="separator:a9fc388ea8db9e9bee25d6855e0656c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d74f53ce4d5ced8327d6245760b331"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68d74f53ce4d5ced8327d6245760b331"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a68d74f53ce4d5ced8327d6245760b331">MCSPI_WAKEUP_DISABLE</a></td></tr>
<tr class="memdesc:a68d74f53ce4d5ced8327d6245760b331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up feature control is disabled. <br /></td></tr>
<tr class="separator:a68d74f53ce4d5ced8327d6245760b331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae859c7403eef0178a728188fba4dfc3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae859c7403eef0178a728188fba4dfc3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae859c7403eef0178a728188fba4dfc3d">MCSPI_AUTOIDLE_ON</a></td></tr>
<tr class="memdesc:ae859c7403eef0178a728188fba4dfc3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auromatic OCP clock gating is configured for MCSPI peripheral. <br /></td></tr>
<tr class="separator:ae859c7403eef0178a728188fba4dfc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e274510638ad481b3adc6066621532f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e274510638ad481b3adc6066621532f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5e274510638ad481b3adc6066621532f">MCSPI_AUTOIDLE_OFF</a></td></tr>
<tr class="memdesc:a5e274510638ad481b3adc6066621532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP clock is configured as free running state for MCSPI peripheral. <br /></td></tr>
<tr class="separator:a5e274510638ad481b3adc6066621532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa50421c8b95e8c6f64a724e03e126e7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa50421c8b95e8c6f64a724e03e126e7d">McSPIClkConfig</a> (uint32_t baseAddr, uint32_t spiInClk, uint32_t spiOutClk, uint32_t chNum, uint32_t clkMode)</td></tr>
<tr class="memdesc:aa50421c8b95e8c6f64a724e03e126e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the clock.  <a href="#aa50421c8b95e8c6f64a724e03e126e7d">More...</a><br /></td></tr>
<tr class="separator:aa50421c8b95e8c6f64a724e03e126e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32f353dbf2c1b8a3f733ad37548fe2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae32f353dbf2c1b8a3f733ad37548fe2c">McSPIWordLengthSet</a> (uint32_t baseAddr, uint32_t wordLength, uint32_t chNum)</td></tr>
<tr class="memdesc:ae32f353dbf2c1b8a3f733ad37548fe2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the word length.  <a href="#ae32f353dbf2c1b8a3f733ad37548fe2c">More...</a><br /></td></tr>
<tr class="separator:ae32f353dbf2c1b8a3f733ad37548fe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17cb4f37d69c8cb45ee5080f9e031d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac17cb4f37d69c8cb45ee5080f9e031d9">McSPICSEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac17cb4f37d69c8cb45ee5080f9e031d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the chip select pin.  <a href="#ac17cb4f37d69c8cb45ee5080f9e031d9">More...</a><br /></td></tr>
<tr class="separator:ac17cb4f37d69c8cb45ee5080f9e031d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40b7af83a638e945e829552e00e57cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae40b7af83a638e945e829552e00e57cf">McSPICSDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ae40b7af83a638e945e829552e00e57cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the chip select pin.  <a href="#ae40b7af83a638e945e829552e00e57cf">More...</a><br /></td></tr>
<tr class="separator:ae40b7af83a638e945e829552e00e57cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108d5efa6095ae87a047a9f26bb3735c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a108d5efa6095ae87a047a9f26bb3735c">McSPICSPolarityConfig</a> (uint32_t baseAddr, uint32_t spiEnPol, uint32_t chNum)</td></tr>
<tr class="memdesc:a108d5efa6095ae87a047a9f26bb3735c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will configure the chip select polarity.  <a href="#a108d5efa6095ae87a047a9f26bb3735c">More...</a><br /></td></tr>
<tr class="separator:a108d5efa6095ae87a047a9f26bb3735c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24705f75b39082e666b137d22a5152b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a24705f75b39082e666b137d22a5152b0">McSPICSTimeControlSet</a> (uint32_t baseAddr, uint32_t csTimeControl, uint32_t chNum)</td></tr>
<tr class="memdesc:a24705f75b39082e666b137d22a5152b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will configure the chip select time control.  <a href="#a24705f75b39082e666b137d22a5152b0">More...</a><br /></td></tr>
<tr class="separator:a24705f75b39082e666b137d22a5152b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd83e764c31b3470d0049b8b0815304"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5cd83e764c31b3470d0049b8b0815304">McSPICSAssert</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a5cd83e764c31b3470d0049b8b0815304"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will activate the chip select line.  <a href="#a5cd83e764c31b3470d0049b8b0815304">More...</a><br /></td></tr>
<tr class="separator:a5cd83e764c31b3470d0049b8b0815304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991bec34b02ca78efd19895a700a94b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a991bec34b02ca78efd19895a700a94b1">McSPICSDeAssert</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a991bec34b02ca78efd19895a700a94b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will deactivate the chip select line.  <a href="#a991bec34b02ca78efd19895a700a94b1">More...</a><br /></td></tr>
<tr class="separator:a991bec34b02ca78efd19895a700a94b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f9ba041899c9ea6ca059eda6d92477"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#af6f9ba041899c9ea6ca059eda6d92477">McSPIStartBitEnable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:af6f9ba041899c9ea6ca059eda6d92477"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable start bit.  <a href="#af6f9ba041899c9ea6ca059eda6d92477">More...</a><br /></td></tr>
<tr class="separator:af6f9ba041899c9ea6ca059eda6d92477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948ae01cdf63bed78a02def76a0079d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a948ae01cdf63bed78a02def76a0079d9">McSPIStartBitPolarityConfig</a> (uint32_t baseAddr, uint32_t startBitPol, uint32_t chNum)</td></tr>
<tr class="memdesc:a948ae01cdf63bed78a02def76a0079d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will configure the polarity of start bit.  <a href="#a948ae01cdf63bed78a02def76a0079d9">More...</a><br /></td></tr>
<tr class="separator:a948ae01cdf63bed78a02def76a0079d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e32248d6ab1a6852911b1af625cefee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2e32248d6ab1a6852911b1af625cefee">McSPIStartBitDisable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a2e32248d6ab1a6852911b1af625cefee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the start bit mode of McSPI peripheral.  <a href="#a2e32248d6ab1a6852911b1af625cefee">More...</a><br /></td></tr>
<tr class="separator:a2e32248d6ab1a6852911b1af625cefee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d2703b066e53b759651e30b20beda"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a549d2703b066e53b759651e30b20beda">McSPIMasterModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a549d2703b066e53b759651e30b20beda"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI controller in master mode.  <a href="#a549d2703b066e53b759651e30b20beda">More...</a><br /></td></tr>
<tr class="separator:a549d2703b066e53b759651e30b20beda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e57cd84290ae2b379e8a3879cc31b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a13e57cd84290ae2b379e8a3879cc31b8">McSPISlaveModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a13e57cd84290ae2b379e8a3879cc31b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This call will enable the McSPI controller in Slave mode.<br />
.  <a href="#a13e57cd84290ae2b379e8a3879cc31b8">More...</a><br /></td></tr>
<tr class="separator:a13e57cd84290ae2b379e8a3879cc31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b50be24bd8abb89427a89f821c3f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aad6b50be24bd8abb89427a89f821c3f5">McSPIMasterModeConfig</a> (uint32_t baseAddr, uint32_t channelMode, uint32_t trMode, uint32_t pinMode, uint32_t chNum)</td></tr>
<tr class="memdesc:aad6b50be24bd8abb89427a89f821c3f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI controller in master mode and configure other parameters required for master mode.  <a href="#aad6b50be24bd8abb89427a89f821c3f5">More...</a><br /></td></tr>
<tr class="separator:aad6b50be24bd8abb89427a89f821c3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff674eab68e6d12e111f38109fb7e65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a4ff674eab68e6d12e111f38109fb7e65">McSPIChannelEnable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a4ff674eab68e6d12e111f38109fb7e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the channel of McSPI controller.  <a href="#a4ff674eab68e6d12e111f38109fb7e65">More...</a><br /></td></tr>
<tr class="separator:a4ff674eab68e6d12e111f38109fb7e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054fe9af698e466e0554522be80457bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a054fe9af698e466e0554522be80457bc">McSPIChannelDisable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a054fe9af698e466e0554522be80457bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the channel of McSPI controller.  <a href="#a054fe9af698e466e0554522be80457bc">More...</a><br /></td></tr>
<tr class="separator:a054fe9af698e466e0554522be80457bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b261559041bd18e0c09c79eff7edd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a78b261559041bd18e0c09c79eff7edd3">McSPIReset</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a78b261559041bd18e0c09c79eff7edd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will reset the McSPI peripheral.  <a href="#a78b261559041bd18e0c09c79eff7edd3">More...</a><br /></td></tr>
<tr class="separator:a78b261559041bd18e0c09c79eff7edd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b56edbbb2aa17e0edb81e45c1c60bee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a4b56edbbb2aa17e0edb81e45c1c60bee">McSPITurboModeEnable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a4b56edbbb2aa17e0edb81e45c1c60bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI turbo mode of operation.  <a href="#a4b56edbbb2aa17e0edb81e45c1c60bee">More...</a><br /></td></tr>
<tr class="separator:a4b56edbbb2aa17e0edb81e45c1c60bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81224340c50116c0ee253ef61c069996"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a81224340c50116c0ee253ef61c069996">McSPITurboModeDisable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a81224340c50116c0ee253ef61c069996"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the McSPI turbo mode of operation.  <a href="#a81224340c50116c0ee253ef61c069996">More...</a><br /></td></tr>
<tr class="separator:a81224340c50116c0ee253ef61c069996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311d5364efe723890d8fd605b3bdf3c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a311d5364efe723890d8fd605b3bdf3c3">McSPITxFIFOConfig</a> (uint32_t baseAddr, uint32_t txFifo, uint32_t chNum)</td></tr>
<tr class="memdesc:a311d5364efe723890d8fd605b3bdf3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Tx FIFOs of McSPI peripheral.  <a href="#a311d5364efe723890d8fd605b3bdf3c3">More...</a><br /></td></tr>
<tr class="separator:a311d5364efe723890d8fd605b3bdf3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab559b3b991d5bfced63019a78bff6be3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab559b3b991d5bfced63019a78bff6be3">McSPIRxFIFOConfig</a> (uint32_t baseAddr, uint32_t rxFifo, uint32_t chNum)</td></tr>
<tr class="memdesc:ab559b3b991d5bfced63019a78bff6be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Rx FIFOs of McSPI peripheral.  <a href="#ab559b3b991d5bfced63019a78bff6be3">More...</a><br /></td></tr>
<tr class="separator:ab559b3b991d5bfced63019a78bff6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2408a850aef2b046f91cd8d89ed6fb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#af2408a850aef2b046f91cd8d89ed6fb6">McSPIFIFOTrigLvlSet</a> (uint32_t baseAddr, uint8_t afl, uint8_t ael, uint32_t trMode)</td></tr>
<tr class="memdesc:af2408a850aef2b046f91cd8d89ed6fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set the transfer levels used by FIFO depending on the various McSPI transmit/receive modes.  <a href="#af2408a850aef2b046f91cd8d89ed6fb6">More...</a><br /></td></tr>
<tr class="separator:af2408a850aef2b046f91cd8d89ed6fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ddeebe9e67315c99153da5275c644c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a28ddeebe9e67315c99153da5275c644c">McSPIWordCountSet</a> (uint32_t baseAddr, uint16_t wCnt)</td></tr>
<tr class="memdesc:a28ddeebe9e67315c99153da5275c644c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set the McSPI word counter value.  <a href="#a28ddeebe9e67315c99153da5275c644c">More...</a><br /></td></tr>
<tr class="separator:a28ddeebe9e67315c99153da5275c644c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad838068245db2baff3a081f8ed10290c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad838068245db2baff3a081f8ed10290c">McSPIDMAEnable</a> (uint32_t baseAddr, uint32_t dmaFlags, uint32_t chNum)</td></tr>
<tr class="memdesc:ad838068245db2baff3a081f8ed10290c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the DMA read/write events of McSPI.  <a href="#ad838068245db2baff3a081f8ed10290c">More...</a><br /></td></tr>
<tr class="separator:ad838068245db2baff3a081f8ed10290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4504012ed505c88ce705c118fe5a1c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad4504012ed505c88ce705c118fe5a1c5">McSPIDMADisable</a> (uint32_t baseAddr, uint32_t dmaFlags, uint32_t chNum)</td></tr>
<tr class="memdesc:ad4504012ed505c88ce705c118fe5a1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the DMA read/write events of McSPI.  <a href="#ad4504012ed505c88ce705c118fe5a1c5">More...</a><br /></td></tr>
<tr class="separator:ad4504012ed505c88ce705c118fe5a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1f4779ff1140cab2ce9241f41c208d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abb1f4779ff1140cab2ce9241f41c208d">McSPIIntEnable</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:abb1f4779ff1140cab2ce9241f41c208d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI Interrupts.  <a href="#abb1f4779ff1140cab2ce9241f41c208d">More...</a><br /></td></tr>
<tr class="separator:abb1f4779ff1140cab2ce9241f41c208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342699f5de39794dc8261fe06c6f109e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a342699f5de39794dc8261fe06c6f109e">McSPIIntDisable</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:a342699f5de39794dc8261fe06c6f109e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the McSPI Interrupts.  <a href="#a342699f5de39794dc8261fe06c6f109e">More...</a><br /></td></tr>
<tr class="separator:a342699f5de39794dc8261fe06c6f109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd8eac4ef7758a943bb53b959a661a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a6dd8eac4ef7758a943bb53b959a661a8">McSPIInitDelayConfig</a> (uint32_t baseAddr, uint32_t initDelay)</td></tr>
<tr class="memdesc:a6dd8eac4ef7758a943bb53b959a661a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set initial delay for first transfer from McSPI peripheral.  <a href="#a6dd8eac4ef7758a943bb53b959a661a8">More...</a><br /></td></tr>
<tr class="separator:a6dd8eac4ef7758a943bb53b959a661a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767376a78a4c7187c4e254e46787152e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a767376a78a4c7187c4e254e46787152e">McSPITransmitData</a> (uint32_t baseAddr, uint32_t txData, uint32_t chNum)</td></tr>
<tr class="memdesc:a767376a78a4c7187c4e254e46787152e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will put the data on to the McSPI Channel transmit register.  <a href="#a767376a78a4c7187c4e254e46787152e">More...</a><br /></td></tr>
<tr class="separator:a767376a78a4c7187c4e254e46787152e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b949903dc5061af01f365b6e237ca2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a43b949903dc5061af01f365b6e237ca2">McSPIReceiveData</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a43b949903dc5061af01f365b6e237ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the data present in the MCSPI_RX register.  <a href="#a43b949903dc5061af01f365b6e237ca2">More...</a><br /></td></tr>
<tr class="separator:a43b949903dc5061af01f365b6e237ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222be2fa6d63e8cb7d9da4aca3d40436"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a222be2fa6d63e8cb7d9da4aca3d40436">McSPIIntStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a222be2fa6d63e8cb7d9da4aca3d40436"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the status of the McSPI peripheral interrupts.  <a href="#a222be2fa6d63e8cb7d9da4aca3d40436">More...</a><br /></td></tr>
<tr class="separator:a222be2fa6d63e8cb7d9da4aca3d40436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044768bfa16e5ef80837acb077eb6b34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a044768bfa16e5ef80837acb077eb6b34">McSPIIntStatusClear</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:a044768bfa16e5ef80837acb077eb6b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will clear the status of McSPI Interrupts.  <a href="#a044768bfa16e5ef80837acb077eb6b34">More...</a><br /></td></tr>
<tr class="separator:a044768bfa16e5ef80837acb077eb6b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93b8a57453e577dc520e8f08a2078e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa93b8a57453e577dc520e8f08a2078e6">McSPIChannelStatusGet</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:aa93b8a57453e577dc520e8f08a2078e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the status of the McSPI channel currently in use.  <a href="#aa93b8a57453e577dc520e8f08a2078e6">More...</a><br /></td></tr>
<tr class="separator:aa93b8a57453e577dc520e8f08a2078e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099b934416e6285c911d205dd332283c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a099b934416e6285c911d205dd332283c">McSPIMultipleWordAccessConfig</a> (uint32_t baseAddr, uint32_t moa)</td></tr>
<tr class="memdesc:a099b934416e6285c911d205dd332283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable multiple word OCP access for McSPI peripheral.  <a href="#a099b934416e6285c911d205dd332283c">More...</a><br /></td></tr>
<tr class="separator:a099b934416e6285c911d205dd332283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366639004dd59da23f1e7a7a1caa4156"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a366639004dd59da23f1e7a7a1caa4156">McSPIFIFODatManagementConfig</a> (uint32_t baseAddr, uint32_t fdaa)</td></tr>
<tr class="memdesc:a366639004dd59da23f1e7a7a1caa4156"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the FIFO DMA address 256-bit aligned feature of McSPI peripheral.  <a href="#a366639004dd59da23f1e7a7a1caa4156">More...</a><br /></td></tr>
<tr class="separator:a366639004dd59da23f1e7a7a1caa4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81363f68243e3c38a2355f82ff63d02d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d">MCSPISysConfigSetup</a> (uint32_t baseAddr, uint32_t clockActivity, uint32_t sidleMode, uint32_t wakeUp, uint32_t autoIdle)</td></tr>
<tr class="memdesc:a81363f68243e3c38a2355f82ff63d02d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a> description for void <a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a>. This call will setup the SYSCONFIG register of the McSPI peripheral.  <a href="#a81363f68243e3c38a2355f82ff63d02d">More...</a><br /></td></tr>
<tr class="separator:a81363f68243e3c38a2355f82ff63d02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6229d9b1a77ce73ac14adade0ec8035b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b">MCSPIPinDirSet</a> (uint32_t baseAddr, uint32_t trMode, uint32_t pinMode, uint32_t chNum)</td></tr>
<tr class="memdesc:a6229d9b1a77ce73ac14adade0ec8035b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a> description for void <a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a>. This call will configure the Pin Direction and the transfer mode depending on the user sent values.  <a href="#a6229d9b1a77ce73ac14adade0ec8035b">More...</a><br /></td></tr>
<tr class="separator:a6229d9b1a77ce73ac14adade0ec8035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e959f9e066acf4eaa9ecede6a077bd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9">MCSPISingleChModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a0e959f9e066acf4eaa9ecede6a077bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a>. This call will configure McSPI to work in single channel mode.  <a href="#a0e959f9e066acf4eaa9ecede6a077bd9">More...</a><br /></td></tr>
<tr class="separator:a0e959f9e066acf4eaa9ecede6a077bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a9f587e7511af2b75fcc3229e8c9bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf">MCSPIMultiChModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ad1a9f587e7511af2b75fcc3229e8c9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a>. This call will configure McSPI to work in Multi channel mode.  <a href="#ad1a9f587e7511af2b75fcc3229e8c9bf">More...</a><br /></td></tr>
<tr class="separator:ad1a9f587e7511af2b75fcc3229e8c9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1fb7eaaa328ead68175f2614720158"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158">McSPISetSlaveChipSel</a> (uint32_t baseAddr, uint32_t chNum, uint32_t slaveChipSel)</td></tr>
<tr class="memdesc:afd1fb7eaaa328ead68175f2614720158"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a> description for void <a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a>. This call will activate the user specified chip select line.  <a href="#afd1fb7eaaa328ead68175f2614720158">More...</a><br /></td></tr>
<tr class="separator:afd1fb7eaaa328ead68175f2614720158"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the function prototypes for the device abstraction layer for MCSPI. It also contains necessary structure, enum and macro definitions. </p>
<p>Programming sequence of MCSPI is as follows:</p><ol type="1">
<li>MCSPI can be put into reset by calling the API McSPIReset.</li>
<li>MCSPI CS can be enabled by calling the API McSPICSEnable.</li>
<li>Polarity of CS can be configured by calling the API McSPICSPolarityConfig.</li>
<li>Master Mode configurations by calling the API McSPIMasterModeConfig.</li>
<li>MCSPI output clock can be configured by calling the API McSPIClkConfig.</li>
<li>Word length of MCSPI can be configured by calling the API McSPIWordLengthSet.</li>
<li>Transmit Fifo can be enabled/disabled by calling the API McSPITxFIFOConfig.</li>
<li>Receive Fifo can be enabled/disabled by calling the API McSPIRxFIFOConfig.</li>
<li>Assert the CS of MCSPI by calling the API McSPICSAssert.</li>
<li>Deassert the CS of MCSPI by calling the API McSPICSDeAssert.</li>
<li>MCSPI interrupts can be enabled by calling the API McSPIIntEnable and disabled by calling the API McSPIIntDisable.</li>
<li>MCSPI channel can be enabled by calling the API McSPIChannelEnable and disabled by calling the API McSPIChannelDisable.</li>
<li>Status on MCSPI interrupts can be checked by calling the API McSPIIntStatusGet.</li>
<li>MCSPI interrupts status can be cleared by calling the API McSPIIntStatusClear.</li>
<li>Data to be transmitted is to be written to the transmit register by calling the API McSPITransmitData.</li>
<li>Received data into the MCSPI receive register can be read by calling the API McSPIReceiveData. </li>
</ol>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a054fe9af698e466e0554522be80457bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIChannelDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the channel of McSPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a4ff674eab68e6d12e111f38109fb7e65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIChannelEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the channel of McSPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment"> 'chNum' can take the following values.\n
 MCSPI_CHANNEL_n - Channel n is used for communication.\n

 For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Please ensure to enable only channel 0 in slave mode.<br />
 Channels other than 0 are not valid in slave mode. </dd></dl>

</div>
</div>
<a class="anchor" id="aa93b8a57453e577dc520e8f08a2078e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIChannelStatusGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will return the status of the McSPI channel currently in use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel used for communication.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API will return the status of the McSPI channel status register. User can use the following macros to check the status <br />
 MCSPI_CH_STAT_RXS_FULL - Receiver register is full <br />
 MCSPI_CH_STAT_TXS_EMPTY - Transmitter register is full <br />
 MCSPI_CH_STAT_EOT - End of transfer status <br />
 MCSPI_CH_TXFFE - FIFO transmit buffer empty status <br />
 MCSPI_CH_TXFFF - FIFO transmit buffer full status <br />
 MCSPI_CH_RXFFE - FIFO receive buffer empty status <br />
 MCSPI_CH_RXFFF - FIFO receive buffer full status <br />
</dd></dl>

</div>
</div>
<a class="anchor" id="aa50421c8b95e8c6f64a724e03e126e7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIClkConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiInClk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiOutClk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the clock. </p>
<p>This API will configure the clkD and extClk fields to generate required spi clock depending on the type of granularity. It will also set the phase and polarity of spiClk by the clkMode field.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">spiInClk</td><td>Clock frequency given to the McSPI module. </td></tr>
    <tr><td class="paramname">spiOutClk</td><td>Clock frequency on the McSPI bus. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. </td></tr>
    <tr><td class="paramname">clkMode</td><td>Clock mode used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n

    'clkMode' can take the following values.\n
    MCSPI_CLK_MODE_n - McSPI clock mode n.\n

    For clkMode 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: 1) clkMode depends on phase and polarity of McSPI clock.<br />
 2) To pass the desired value for clkMode please refer the McSPI_CH(i)CONF register.<br />
 3) Please understand the polarity and phase of the slave device connected and accordingly set the clkMode.<br />
 4) McSPIClkConfig does not have any significance in slave mode because the clock signal required for communication is generated by the master device. </dd></dl>

</div>
</div>
<a class="anchor" id="a5cd83e764c31b3470d0049b8b0815304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSAssert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will activate the chip select line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a991bec34b02ca78efd19895a700a94b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSDeAssert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will deactivate the chip select line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ae40b7af83a638e945e829552e00e57cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the chip select pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ac17cb4f37d69c8cb45ee5080f9e031d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the chip select pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Modification of CS polarity, SPI clock phase and polarity is not allowed when CS is enabled. </dd></dl>

</div>
</div>
<a class="anchor" id="a108d5efa6095ae87a047a9f26bb3735c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSPolarityConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiEnPol</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will configure the chip select polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">spiEnPol</td><td>Polarity of CS line. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">   'spiEnPol' can take the following values.\n
    MCSPI_CHnCONF_EPOL_ACTIVEHIGH - SPIEN pin is held high during the
    active state.\n
    MCSPI_CHnCONF_EPOL_ACTIVELOW - SPIEN pin is held low during the
    active state.\n

    where n is the channel number. 0 &lt;= n &lt;= 4 \n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a24705f75b39082e666b137d22a5152b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSTimeControlSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>csTimeControl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will configure the chip select time control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">csTimeControl</td><td>Chip Select time control. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'csTimeControl' can take the following values.\n
    MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY\n
    MCSPI_CH0CONF_TCS0_ONECYCLEDLY\n
    MCSPI_CH0CONF_TCS0_TWOCYCLEDLY\n
    MCSPI_CH0CONF_TCS0_THREECYCLEDLY\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ad4504012ed505c88ce705c118fe5a1c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIDMADisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dmaFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the DMA read/write events of McSPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">dmaFlags</td><td>Variable used to disable DMA mode for Rx/Tx events. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'dmaFlags' can take the following values.\n
    MCSPI_DMA_RX_EVENT - To disable DMA mode for Rx events.\n
    MCSPI_DMA_TX_EVENT - To disable DMA mode for Tx events.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ad838068245db2baff3a081f8ed10290c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIDMAEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dmaFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the DMA read/write events of McSPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">dmaFlags</td><td>Variable used to enable DMA mode for Rx/Tx events. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'dmaFlags' can take the following values.\n
    MCSPI_DMA_RX_EVENT  - To enable DMA mode for Rx events.\n
    MCSPI_DMA_TX_EVENT  - To enable DMA mode for Tx events.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a366639004dd59da23f1e7a7a1caa4156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIFIFODatManagementConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>fdaa</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable the FIFO DMA address 256-bit aligned feature of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">fdaa</td><td>Used to enable/disable FDAA in McSPI peripheral.<br />
<pre class="fragment">   'fdaa' can take the following values.\n
   MCSPI_FDAA_ENABLE  - Enable FDAA.\n
   MCSPI_FDAA_DISABLE - Disable FDAA.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="af2408a850aef2b046f91cd8d89ed6fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIFIFOTrigLvlSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>afl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>ael</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will set the transfer levels used by FIFO depending on the various McSPI transmit/receive modes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">afl</td><td>Buffer almost full value. </td></tr>
    <tr><td class="paramname">ael</td><td>Buffer almost empty value. </td></tr>
    <tr><td class="paramname">trMode</td><td>Transmit/Receive modes used.<br />
<pre class="fragment">    'trMode' can take the following values.\n
    MCSPI_TX_RX_MODE   - Enable McSPI in TX and RX modes.\n
    MCSPI_RX_ONLY_MODE - Enable McSPI only in RX mode.\n
    MCSPI_TX_ONLY_MODE - Enable McSPI only in TX mode.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Values for afl and ael will have varying values depending on trMode. If trMode is MCSPI_TX_RX_MODE then afl and ael can take values ranging from 0-19. If trMode is MCSPI_RX_ONLY_MODE/ MCSPI_TX_ONLY_MODE then afl and ael can take values from 0-39.<br />
 While configuring mode of operation using trMode please ensure the same value of trMode is used while using API's McSPIMasterModeConfig and McSPISlaveModeConfig. Mismatch while using trMode for different APIs can result in unpredictable behaviour.<br />
 For 'ael' and 'afl' please send level values for both of the fields and do not send the value which has to be written into the register for the corresponding level value. For e.g. if 'ael' or 'afl' has to be 1 byte, then pass the parameter 'ael' or 'afl' as 1 and not 0 because the value which has to be written into register is manipulated inside the driver itself.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a6dd8eac4ef7758a943bb53b959a661a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIInitDelayConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>initDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will set initial delay for first transfer from McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">initDelay</td><td>Delay used for first transfer.<br />
<pre class="fragment">    'initDelay' can take the following values.\n
    MCSPI_INITDLY_0  - No delay for first transfer.\n
    MCSPI_INITDLY_4  - Delay of 4 SPI Clock.\n
    MCSPI_INITDLY_8  - Delay of 8 SPI Clock.\n
    MCSPI_INITDLY_16 - Delay of 16 SPI Clock.\n
    MCSPI_INITDLY_32 - Delay of 32 SPI Clock.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Please note that this option is available only in single master mode. </dd></dl>

</div>
</div>
<a class="anchor" id="a342699f5de39794dc8261fe06c6f109e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIIntDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the McSPI Interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Represents the various interrupts to be disabled. <pre class="fragment">    'intFlags' can take the following values.\n
    MCSPI_INT_TX_EMPTY(chan) - Transmitter register empty interrupt.\n
    MCSPI_INT_TX_UNDERFLOW(chan) - Transmitter register underflow
                                   interrupt.\n
    MCSPI_INT_RX_FULL(chan) - Receiver register full interrupt.\n
    MCSPI_INT_RX0_OVERFLOW - Receiver register 0 overflow interrupt.\n
    MCSPI_INT_EOWKE - End of word count interrupt.\n

    'chan' stands for channel number.
    Please specify the proper channel number while passing the macros.
    0 &lt;= chan &lt;= 3 \n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please ensure the proper channel number is passed while using the macros. </dd></dl>

</div>
</div>
<a class="anchor" id="abb1f4779ff1140cab2ce9241f41c208d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIIntEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI Interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Represents the various interrupts to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please ensure the proper channel number is passed while using the macros. </dd></dl>

</div>
</div>
<a class="anchor" id="a044768bfa16e5ef80837acb077eb6b34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIIntStatusClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will clear the status of McSPI Interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Represents the various interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please ensure the proper channel number is used while passing the macros passed.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a222be2fa6d63e8cb7d9da4aca3d40436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIIntStatusGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will return the status of the McSPI peripheral interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API will return the status of the McSPI peripheral interrupts. User can use the following macros to check the status <br />
 <a class="el" href="mcspi_8h.html#a87ffad47adaa4de75ac78248e4d92a6c" title="Mask value of TX Empty interrupt enable of McSPI peripheral for the corresponding channel...">MCSPI_INT_TX_EMPTY(chan)</a> - Transmitter register empty for channel n <a class="el" href="mcspi_8h.html#aee405a60b749721d35004059b7b169fc" title="Mask value of TX Underflow interrupt enable of McSPI peripheral for the corresponding channel...">MCSPI_INT_TX_UNDERFLOW(chan)</a> - Transmitter register underflow for channel n <br />
 <a class="el" href="mcspi_8h.html#a90afa85988c7e64aec3b2ea4f6fbc40f" title="Mask value of RX Full interrupt enable of McSPI peripheral for the corresponding channel. ">MCSPI_INT_RX_FULL(chan)</a> - Receiver register full for channel n <br />
 MCSPI_INT_RX0_OVERFLOW - Receiver register overflow for channel 0 <br />
 MCSPI_INT_EOWKE - End of word count interrupt <br />
 where 0 &lt;= chan &lt;= 3 </dd></dl>

</div>
</div>
<a class="anchor" id="aad6b50be24bd8abb89427a89f821c3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIMasterModeConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channelMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pinMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI controller in master mode and configure other parameters required for master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">channelMode</td><td>Single/Multi channel. </td></tr>
    <tr><td class="paramname">trMode</td><td>Transmit/Receive mode used in master configuration. </td></tr>
    <tr><td class="paramname">pinMode</td><td>Interface mode and pin assignment. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'channelMode' can take the following values.\n
    MCSPI_MODULCTRL_SINGLE_SINGLE - Single channel mode is used.\n
    MCSPI_MODULCTRL_SINGLE_MULTI  - Multi channel mode is used.\n

    'trMode' can take the following values.\n
    MCSPI_TX_RX_MODE   - Enable McSPI in TX and RX modes.\n
    MCSPI_RX_ONLY_MODE - Enable McSPI only in RX mode.\n
    MCSPI_TX_ONLY_MODE - Enable McSPI only in TX mode.\n

    'pinMode' can take the following values.\n
    MCSPI_DATA_LINE_COMM_MODE_n - Mode n configuration for SPIDAT[1:0].\n

    For pinMode 0 &lt;= n &lt;= 7.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>'retVal' which states if the combination of trMode and pinMode chosen by the user is supported for communication on SPIDAT[1:0] pins.<br />
 TRUE - Communication supported by SPIDAT[1:0].<br />
 FALSE - Communication not supported by SPIDAT[1:0].<br />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please refer the description about IS,DPE1,DPE0 and TRM bits for proper configuration of SPIDAT[1:0].<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a549d2703b066e53b759651e30b20beda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIMasterModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI controller in master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ad1a9f587e7511af2b75fcc3229e8c9bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MCSPIMultiChModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a>. This call will configure McSPI to work in Multi channel mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the McSPI instance used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a099b934416e6285c911d205dd332283c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIMultipleWordAccessConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moa</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable multiple word OCP access for McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">moa</td><td>Used to enable/disable MOA in McSPI peripheral.<br />
<pre class="fragment">    'moa' can take the following values.\n
    MCSPI_MOA_ENABLE  - Enable MOA.\n
    MCSPI_MOA_DISABLE - Disable MOA.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a6229d9b1a77ce73ac14adade0ec8035b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCSPIPinDirSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pinMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a> description for void <a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a>. This call will configure the Pin Direction and the transfer mode depending on the user sent values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">trMode</td><td>Transmit/Receive mode used in master configuration. </td></tr>
    <tr><td class="paramname">pinMode</td><td>Interface mode and pin assignment. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'trMode' can take the following values.\n
    MCSPI_TX_RX_MODE   - Enable McSPI in TX and RX modes.\n
    MCSPI_RX_ONLY_MODE - Enable McSPI only in RX mode.\n
    MCSPI_TX_ONLY_MODE - Enable McSPI only in TX mode.\n

    'pinMode' can take the following values.\n
    MCSPI_DATA_LINE_COMM_MODE_n - Mode n configuration for SPIDAT[1:0].\n

    For pinMode 0 &lt;= n &lt;= 7.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>'retVal' which states if the combination of trMode and pinMode chosen by the user is supported for communication on SPIDAT[1:0] pins.<br />
 0 - Communication supported by SPIDAT[1:0].<br />
 1 - Communication not supported by SPIDAT[1:0].<br />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please refer the description about IS,DPE1,DPE0 and TRM bits for proper configuration of SPIDAT[1:0].<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a43b949903dc5061af01f365b6e237ca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIReceiveData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will return the data present in the MCSPI_RX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API will return the data received in the MCSPI_RX register. </dd></dl>

</div>
</div>
<a class="anchor" id="a78b261559041bd18e0c09c79eff7edd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will reset the McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ab559b3b991d5bfced63019a78bff6be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIRxFIFOConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable the Rx FIFOs of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">rxFifo</td><td>FIFO used for receive mode. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'rxFifo' can take the following values.\n
    MCSPI_RX_FIFO_ENABLE - Enables the receiver FIFO of McSPI.\n
    MCSPI_RX_FIFO_DISABLE - Disables the receiver FIFO of McSPI.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Enabling FIFO is restricted to only 1 channel. </dd></dl>

</div>
</div>
<a class="anchor" id="afd1fb7eaaa328ead68175f2614720158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPISetSlaveChipSel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slaveChipSel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a> description for void <a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a>. This call will activate the user specified chip select line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. </td></tr>
    <tr><td class="paramname">slaveChipSel</td><td>slave select signal detection. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n

    'slaveChipSel' can take the following values.\n
    MCSPI_SPIEN_0 - Detection enabled only on SPIEN[0].\n
    MCSPI_SPIEN_1 - Detection enabled only on SPIEN[1].\n
    MCSPI_SPIEN_2 - Detection enabled only on SPIEN[2].\n
    MCSPI_SPIEN_3 - Detection enabled only on SPIEN[3].\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e959f9e066acf4eaa9ecede6a077bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MCSPISingleChModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a>. This call will configure McSPI to work in single channel mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the McSPI instance used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a13e57cd84290ae2b379e8a3879cc31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPISlaveModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This call will enable the McSPI controller in Slave mode.<br />
. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>baseAddr of the McSPI instance used.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a2e32248d6ab1a6852911b1af625cefee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIStartBitDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the start bit mode of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="af6f9ba041899c9ea6ca059eda6d92477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIStartBitEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable start bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a948ae01cdf63bed78a02def76a0079d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIStartBitPolarityConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startBitPol</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will configure the polarity of start bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">startBitPol</td><td>Polarity of start bit. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'startBitPol' can take the following values.\n
    MCSPI_START_BIT_POL_LOW  - Polarity of start bit is held low
                               during transmission.\n
    MCSPI_START_BIT_POL_HIGH - Polarity of start bit is held high
                               during transmission.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a81363f68243e3c38a2355f82ff63d02d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MCSPISysConfigSetup </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clockActivity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sidleMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wakeUp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>autoIdle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a> description for void <a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a>. This call will setup the SYSCONFIG register of the McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">clockActivity</td><td>Clocks activity maintained during wake-up mode period. </td></tr>
    <tr><td class="paramname">sidleMode</td><td>Power management configuration. </td></tr>
    <tr><td class="paramname">wakeUp</td><td>Wake-up feature control.<br />
</td></tr>
    <tr><td class="paramname">autoIdle</td><td>Internal OCP Clock gating. <pre class="fragment">    'clockActivity' can take the following values.\n
    MCSPI_CLOCKS_OCP_OFF_FUNC_OFF - OCP and functional clocks may be
                                    switched off.\n
    MCSPI_CLOCKS_OCP_ON_FUNC_OFF  - OCP clock is maintained. Functional
                                    clock may be switched off.\n
    MCSPI_CLOCKS_OCP_OFF_FUNC_ON  - Functional clock is maintained. OCP
                                    clock may be switched off.\n
    MCSPI_CLOCKS_OCP_ON_FUNC_ON   - OCP and functional clocks are
                                    maintained.\n

    'sidleMode' can take the following values.\n
    MCSPI_SIDLEMODE_FORCE
    MCSPI_SIDLEMODE_NO
    MCSPI_SIDLEMODE_SMART_IDLE

    'wakeUp' can take the following values.\n
    MCSPI_WAKEUP_ENABLE  - Wake-up capability is enabled.\n
    MCSPI_WAKEUP_DISABLE - Wake-up capability is disabled.\n

    'autoIdle' can take the following values.\n
    MCSPI_AUTOIDLE_ON  - Automatic OCP clock gating strategy applied.\n
    MCSPI_AUTOIDLE_OFF - OCP clock free-running.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a767376a78a4c7187c4e254e46787152e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITransmitData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>txData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will put the data on to the McSPI Channel transmit register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">txData</td><td>32 bit data sent by the user which is put on to the MCSPI_TX register. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a81224340c50116c0ee253ef61c069996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITurboModeDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the McSPI turbo mode of operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="a4b56edbbb2aa17e0edb81e45c1c60bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITurboModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI turbo mode of operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="a311d5364efe723890d8fd605b3bdf3c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITxFIFOConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>txFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable the Tx FIFOs of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">txFifo</td><td>FIFO used for transmit mode. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'txFifo' can take the following values.\n
    MCSPI_TX_FIFO_ENABLE  - Enables the transmitter FIFO of McSPI.\n
    MCSPI_TX_FIFO_DISABLE - Disables the transmitter FIFO of McSPI.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Enabling FIFO is restricted to only 1 channel. </dd></dl>

</div>
</div>
<a class="anchor" id="a28ddeebe9e67315c99153da5275c644c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIWordCountSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>wCnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will set the McSPI word counter value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">wCnt</td><td>Word count.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a class="anchor" id="ae32f353dbf2c1b8a3f733ad37548fe2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIWordLengthSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wordLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the word length. </p>
<p>This API will configure the length of McSPI word used for communication.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">wordLength</td><td>Length of a data word used for McSPI communication. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'wordLength' can take the following values.\n
     MCSPI_WORD_LENGTH(n)  - McSPI word length is n bits int32_t.\n

     For wordLength 4 &lt;= n &lt;= 32.\n

     'chNum' can take the following values.\n
     MCSPI_CHANNEL_n - Channel n is used for communication.\n

     For chNum n can vary from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: wordLength can vary from 4-32 bits length. To program the required value of wordLength please refer the MCSPI_CH(i)CONF register.<br />
</dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
