\hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options}{}\doxysection{moteus\+::Stm32\+G4\+Async\+Uart\+::Options Struct Reference}
\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options}\index{moteus::Stm32G4AsyncUart::Options@{moteus::Stm32G4AsyncUart::Options}}


Collaboration diagram for moteus\+::Stm32\+G4\+Async\+Uart\+::Options\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=235pt]{db/dee/structmoteus_1_1Stm32G4AsyncUart_1_1Options__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_aef27358f190ba2994899a052467abc7e}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_aef27358f190ba2994899a052467abc7e}} 
Pin\+Name {\bfseries tx} = NC
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_af45567536778d853cb85ea47ded4478f}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_af45567536778d853cb85ea47ded4478f}} 
Pin\+Name {\bfseries rx} = NC
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_ace7b632f538a686f1883cbc6764f2af8}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_ace7b632f538a686f1883cbc6764f2af8}} 
Pin\+Name {\bfseries dir} = NC
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_add5e580bb7892ed346c4df4e28b3f020}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_add5e580bb7892ed346c4df4e28b3f020}} 
uint8\+\_\+t {\bfseries enable\+\_\+delay\+\_\+us} = 0
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a7078df65bf3d944ba9896c8caada7c28}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a7078df65bf3d944ba9896c8caada7c28}} 
uint8\+\_\+t {\bfseries disable\+\_\+delay\+\_\+us} = 2
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a66a9978077b4762d8629137e7eeeaa5e}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a66a9978077b4762d8629137e7eeeaa5e}} 
int {\bfseries baud\+\_\+rate} = 115200
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_ad90d23800318606650ec8981a8124fdb}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_ad90d23800318606650ec8981a8124fdb}} 
size\+\_\+t {\bfseries rx\+\_\+buffer\+\_\+size} = 128u
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a63a621afccc72ba52b37e10ce66d11cf}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a63a621afccc72ba52b37e10ce66d11cf}} 
DMA\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$ {\bfseries rx\+\_\+dma} = DMA1\+\_\+\+Channel2
\item 
\mbox{\Hypertarget{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a9008aa28eced3196e9f5cdfe250e9121}\label{structmoteus_1_1Stm32G4AsyncUart_1_1Options_a9008aa28eced3196e9f5cdfe250e9121}} 
DMA\+\_\+\+Channel\+\_\+\+Type\+Def $\ast$ {\bfseries tx\+\_\+dma} = DMA1\+\_\+\+Channel1
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
stm32g4\+\_\+async\+\_\+uart.\+h\end{DoxyCompactItemize}
