[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DashYTest/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DashYTest/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<21> s<20> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<18> c<2> s<16> l<1:1> el<1:14>
n<AND> u<7> t<StringConst> p<13> s<12> l<2:4> el<2:7>
n<and1> u<8> t<StringConst> p<9> l<2:8> el<2:12>
n<> u<9> t<Name_of_instance> p<12> c<8> s<11> l<2:8> el<2:12>
n<> u<10> t<Ordered_port_connection> p<11> l<2:13> el<2:13>
n<> u<11> t<List_of_port_connections> p<12> c<10> l<2:13> el<2:13>
n<> u<12> t<Hierarchical_instance> p<13> c<9> l<2:8> el<2:14>
n<> u<13> t<Module_instantiation> p<14> c<7> l<2:4> el<2:15>
n<> u<14> t<Module_or_generate_item> p<15> c<13> l<2:4> el<2:15>
n<> u<15> t<Non_port_module_item> p<16> c<14> l<2:4> el<2:15>
n<> u<16> t<Module_item> p<18> c<15> s<17> l<2:4> el<2:15>
n<> u<17> t<ENDMODULE> p<18> l<3:1> el<3:10>
n<> u<18> t<Module_declaration> p<19> c<6> l<1:1> el<3:10>
n<> u<19> t<Description> p<20> c<18> l<1:1> el<3:10>
n<> u<20> t<Source_text> p<21> c<19> l<1:1> el<3:10>
n<> u<21> t<Top_level_rule> c<1> l<1:1> el<4:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DashYTest/lib/OR.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<11> s<10> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<OR> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:10>
n<> u<4> t<Port> p<5> l<1:11> el<1:11>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:10> el<1:12>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:13>
n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<10> c<8> l<1:1> el<2:10>
n<> u<10> t<Source_text> p<11> c<9> l<1:1> el<2:10>
n<> u<11> t<Top_level_rule> c<1> l<1:1> el<3:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DashYTest/lib/SIM.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<29> s<28> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<SIM> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<26> c<2> s<24> l<1:1> el<1:14>
n<#1> u<7> t<IntConst> p<8> l<3:7> el<3:9>
n<> u<8> t<Delay_control> p<9> c<7> l<3:7> el<3:9>
n<> u<9> t<Procedural_timing_control> p<11> c<8> s<10> l<3:7> el<3:9>
n<> u<10> t<Statement_or_null> p<11> l<3:10> el<3:11>
n<> u<11> t<Procedural_timing_control_statement> p<12> c<9> l<3:7> el<3:11>
n<> u<12> t<Statement_item> p<13> c<11> l<3:7> el<3:11>
n<> u<13> t<Statement> p<14> c<12> l<3:7> el<3:11>
n<> u<14> t<Statement_or_null> p<16> c<13> s<15> l<3:7> el<3:11>
n<> u<15> t<END> p<16> l<5:4> el<5:7>
n<> u<16> t<Seq_block> p<17> c<14> l<2:12> el<5:7>
n<> u<17> t<Statement_item> p<18> c<16> l<2:12> el<5:7>
n<> u<18> t<Statement> p<19> c<17> l<2:12> el<5:7>
n<> u<19> t<Statement_or_null> p<20> c<18> l<2:12> el<5:7>
n<> u<20> t<Initial_construct> p<21> c<19> l<2:4> el<5:7>
n<> u<21> t<Module_common_item> p<22> c<20> l<2:4> el<5:7>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<2:4> el<5:7>
n<> u<23> t<Non_port_module_item> p<24> c<22> l<2:4> el<5:7>
n<> u<24> t<Module_item> p<26> c<23> s<25> l<2:4> el<5:7>
n<> u<25> t<ENDMODULE> p<26> l<6:1> el<6:10>
n<> u<26> t<Module_declaration> p<27> c<6> l<1:1> el<6:10>
n<> u<27> t<Description> p<28> c<26> l<1:1> el<6:10>
n<> u<28> t<Source_text> p<29> c<27> l<1:1> el<6:10>
n<> u<29> t<Top_level_rule> c<1> l<1:1> el<7:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DashYTest/lib/AND.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<11> s<10> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<AND> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:14>
n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<10> c<8> l<1:1> el<2:10>
n<> u<10> t<Source_text> p<11> c<9> l<1:1> el<2:10>
n<> u<11> t<Top_level_rule> c<1> l<1:1> el<3:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DashYTest/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/DashYTest/lib/OR.v:1:1: No timescale set for "OR".

[WRN:PA0205] ${SURELOG_DIR}/tests/DashYTest/lib/SIM.v:1:1: No timescale set for "SIM".

[WRN:PA0205] ${SURELOG_DIR}/tests/DashYTest/lib/AND.v:1:1: No timescale set for "AND".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/lib/AND.v:1:1: Compile module "work@AND".

[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/lib/OR.v:1:1: Compile module "work@OR".

[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/lib/SIM.v:1:1: Compile module "work@SIM".

[INF:CP0303] ${SURELOG_DIR}/tests/DashYTest/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/DashYTest/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
delay_control                                          1
design                                                 1
initial                                                1
module_inst                                            6
ref_module                                             1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
delay_control                                          1
design                                                 1
initial                                                1
module_inst                                            6
ref_module                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DashYTest/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DashYTest/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DashYTest/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@AND (work@AND), file:${SURELOG_DIR}/tests/DashYTest/lib/AND.v, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@AND
  |vpiDefName:work@AND
  |vpiCellInstance:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@AND (and1), line:2:8, endln:2:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
    |vpiName:and1
    |vpiDefName:work@AND
    |vpiActual:
    \_module_inst: work@AND (work@AND), file:${SURELOG_DIR}/tests/DashYTest/lib/AND.v, line:1:1, endln:2:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@AND (work@top.and1), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:2:4, endln:2:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
    |vpiName:and1
    |vpiFullName:work@top.and1
    |vpiDefName:work@AND
    |vpiCellInstance:1
    |vpiDefFile:${SURELOG_DIR}/tests/DashYTest/lib/AND.v
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DashYTest/dut.sv, line:1:1, endln:3:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DashYTest/dut.sv | ${SURELOG_DIR}/build/regression/DashYTest/roundtrip/dut_000.sv | 1 | 3 |