
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/Documentos/Arquitectura/Processor/pa.fromNetlist.tcl
# create_project -name Core_iDeivid -dir "F:/Documentos/Arquitectura/Processor/planAhead_run_1" -part xc3s500efg320-4
Parsing template File [F:/Windows/ISE/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [F:/Windows/ISE/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [F:/Windows/ISE/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [F:/Windows/ISE/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [F:/Windows/ISE/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [F:/Windows/ISE/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/Documentos/Arquitectura/Processor/Chronometer.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/Documentos/Arquitectura/Processor} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Chronometer.ucf" [current_fileset -constrset]
Adding file 'F:/Documentos/Arquitectura/Processor/Chronometer.ucf' to fileset 'constrs_1'
# add_files [list {Chronometer.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Chronometer.ngc ...
WARNING:NetListWriters:298 - No output is written to Chronometer.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_Processor/Inst_PSR_module/icc<3 :
   0> on block Chronometer is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Inst_Processor/Inst_WindowManager/no7<4
   : 0> on block Chronometer is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file Chronometer.edif ...
ngc2edif: Total memory usage is 88700 kilobytes

Parsing EDIF File [./planAhead_run_1/Core_iDeivid.data/cache/Chronometer_ngc_ed6f34a2.edif]
Finished Parsing EDIF File [./planAhead_run_1/Core_iDeivid.data/cache/Chronometer_ngc_ed6f34a2.edif]
INFO: [Designutils 20-910] Reading macro library F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'Chronometer' is not ideal for floorplanning, since the cellview 'Chronometer' defined in file 'Chronometer.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library F:/Windows/ISE/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [F:/Documentos/Arquitectura/Processor/Chronometer.ucf]
Finished Parsing UCF File [F:/Documentos/Arquitectura/Processor/Chronometer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 52021b4c
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 535.563 ; gain = 125.805
startgroup
set_property package_pin B8 [get_ports clk_c]
endgroup
startgroup
set_property package_pin B18 [get_ports reset_c]
endgroup
startgroup
set_property package_pin F17 [get_ports {displaySelector_c[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {displaySelector_c[1]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {displaySelector_c[2]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {displaySelector_c[3]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {dataout_c[0]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {dataout_c[1]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {dataout_c[2]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {dataout_c[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {dataout_c[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {dataout_c[5]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {dataout_c[6]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {dataout_c[7]}]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
