

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue May 14 07:47:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.331|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2031|  2031|  2031|  2031|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  2029|  2029|         4|          2|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    427|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    156|    -|
|Register         |        -|      -|     148|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     148|    583|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nocq_U78  |cnn_mac_muladd_5nocq  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_1_fu_431_p2   |     *    |      0|  0|  17|           5|           5|
    |mul_ln1494_fu_394_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_286_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_414_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln1494_2_fu_479_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_3_fu_490_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_4_fu_522_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_5_fu_538_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_6_fu_569_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_7_fu_580_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_8_fu_612_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_fu_448_p2     |     +    |      0|  0|  14|          10|          10|
    |c_fu_618_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_292_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_354_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln1494_1_fu_516_p2   |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_2_fu_563_p2   |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_3_fu_606_p2   |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_fu_473_p2     |     -    |      0|  0|   8|          13|          13|
    |and_ln29_fu_348_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_280_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_298_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_1_fu_659_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_676_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_688_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_637_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_342_p2      |   icmp   |      0|  0|   9|           4|           3|
    |or_ln13_fu_360_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_400_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_274_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_528_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln13_1_fu_423_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_382_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_3_fu_406_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_4_fu_623_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_366_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_1_fu_665_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_681_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_3_fu_694_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_304_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_5_fu_312_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_6_fu_320_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_7_fu_328_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_643_p3    |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_336_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 427|         288|         309|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_259_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_226_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten23_phi_fu_215_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_237_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_248_p4               |   9|          2|    4|          8|
    |c_0_reg_255                                |   9|          2|    4|          8|
    |conv_out_V_address0                        |  15|          3|   12|         36|
    |conv_out_V_address1                        |  15|          3|   12|         36|
    |f_0_reg_222                                |   9|          2|    3|          6|
    |indvar_flatten23_reg_211                   |   9|          2|   10|         20|
    |indvar_flatten_reg_233                     |   9|          2|    8|         16|
    |r_0_reg_244                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 156|         33|   84|        195|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln10_reg_733                     |  10|   0|   10|          0|
    |add_ln13_reg_782                     |   8|   0|    8|          0|
    |add_ln1494_4_reg_798                 |  13|   0|   13|          0|
    |add_ln1494_8_reg_808                 |  13|   0|   13|          0|
    |and_ln29_reg_754                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |c_0_reg_255                          |   4|   0|    4|          0|
    |c_reg_813                            |   4|   0|    4|          0|
    |f_0_reg_222                          |   3|   0|    3|          0|
    |icmp_ln10_reg_729                    |   1|   0|    1|          0|
    |icmp_ln10_reg_729_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln13_reg_738                    |   1|   0|    1|          0|
    |indvar_flatten23_reg_211             |  10|   0|   10|          0|
    |indvar_flatten_reg_233               |   8|   0|    8|          0|
    |mul_ln1494_reg_771                   |   9|   0|   10|          1|
    |r_0_reg_244                          |   4|   0|    4|          0|
    |r_reg_759                            |   4|   0|    4|          0|
    |select_ln13_1_reg_787                |   4|   0|    4|          0|
    |select_ln13_3_reg_777                |   4|   0|    5|          1|
    |select_ln13_4_reg_818                |   8|   0|    8|          0|
    |select_ln13_reg_764                  |   4|   0|    4|          0|
    |select_ln13_reg_764_pp0_iter1_reg    |   4|   0|    4|          0|
    |select_ln29_1_reg_833                |  14|   0|   14|          0|
    |select_ln29_4_reg_743                |   4|   0|    4|          0|
    |select_ln29_5_reg_748                |   3|   0|    3|          0|
    |select_ln29_5_reg_748_pp0_iter1_reg  |   3|   0|    3|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 148|   0|  150|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_out_V_address0        | out |   12|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_ce0             | out |    1|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_q0              |  in |   14|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_address1        | out |   12|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_ce1             | out |    1|  ap_memory |    conv_out_V    |     array    |
|conv_out_V_q1              |  in |   14|  ap_memory |    conv_out_V    |     array    |
|max_pool_out_0_V_address0  | out |    8|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_0_V_ce0       | out |    1|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_0_V_we0       | out |    1|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_0_V_d0        | out |   14|  ap_memory | max_pool_out_0_V |     array    |
|max_pool_out_1_V_address0  | out |    8|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_1_V_ce0       | out |    1|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_1_V_we0       | out |    1|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_1_V_d0        | out |   14|  ap_memory | max_pool_out_1_V |     array    |
|max_pool_out_2_V_address0  | out |    8|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_2_V_ce0       | out |    1|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_2_V_we0       | out |    1|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_2_V_d0        | out |   14|  ap_memory | max_pool_out_2_V |     array    |
|max_pool_out_3_V_address0  | out |    8|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_3_V_ce0       | out |    1|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_3_V_we0       | out |    1|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_3_V_d0        | out |   14|  ap_memory | max_pool_out_3_V |     array    |
|max_pool_out_4_V_address0  | out |    8|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_4_V_ce0       | out |    1|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_4_V_we0       | out |    1|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_4_V_d0        | out |   14|  ap_memory | max_pool_out_4_V |     array    |
|max_pool_out_5_V_address0  | out |    8|  ap_memory | max_pool_out_5_V |     array    |
|max_pool_out_5_V_ce0       | out |    1|  ap_memory | max_pool_out_5_V |     array    |
|max_pool_out_5_V_we0       | out |    1|  ap_memory | max_pool_out_5_V |     array    |
|max_pool_out_5_V_d0        | out |   14|  ap_memory | max_pool_out_5_V |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

