{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4794, "design__instance__area": 33088, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 46, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00196378, "power__switching__total": 0.000759086, "power__leakage__total": 1.72801e-08, "power__total": 0.00272288, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.270197, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.271027, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.291878, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.66135, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.291878, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.3296, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 974, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 165, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6265564910911816, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.252024519498237, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.626557, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.477307, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 639, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 165, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.03832589909471302, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.57145512161994, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.038326, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 46, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.270197, "clock__skew__worst_setup": 0.271027, "timing__hold__ws": 0.291878, "timing__setup__ws": 9.66135, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.291878, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 10.3296, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 298.95 309.67", "design__core__bbox": "5.52 10.88 293.02 296.48", "design__io": 77, "design__die__area": 92575.8, "design__core__area": 82110, "design__instance__count__stdcell": 4794, "design__instance__area__stdcell": 33088, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.402971, "design__instance__utilization__stdcell": 0.402971, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 92, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2250, "flow__warnings__count": 0, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 210, "design__instance__count__class:tap_cell": 1177, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8125276, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 1226.49, "design__instance__displacement__mean": 0.245, "design__instance__displacement__max": 8.74, "route__wirelength__estimated": 86658.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 744, "design__instance__count__class:clock_buffer": 82, "design__instance__count__class:clock_inverter": 41, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 181, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2}