{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 22:00:48 2023 " "Info: Processing started: Mon Jun 26 22:00:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off insttruction_memory -c insttruction_memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off insttruction_memory -c insttruction_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insttruction_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insttruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 insttruction_memory " "Info: Found entity 1: insttruction_memory" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(22) " "Warning (10268): Verilog HDL information at decode.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testEncoding.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testEncoding.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testEncoding " "Info: Found entity 1: testEncoding" {  } { { "testEncoding.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/testEncoding.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AndGate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file AndGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Info: Found entity 1: AndGate" {  } { { "AndGate.v" "" { Text "C:/altera/90/quartus/instruction_memory/AndGate.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfconnection.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file halfconnection.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halfconnection " "Info: Found entity 1: halfconnection" {  } { { "halfconnection.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/halfconnection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TestJump.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TestJump.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestJump " "Info: Found entity 1: TestJump" {  } { { "TestJump.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/TestJump.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/90/quartus/instruction_memory/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Warning (10268): Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUtesting.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUtesting.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUtesting " "Info: Found entity 1: ALUtesting" {  } { { "ALUtesting.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/ALUtesting.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputs " "Info: Found entity 1: inputs" {  } { { "inputs.v" "" { Text "C:/altera/90/quartus/instruction_memory/inputs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Info: Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insttruction_memory insttruction_memory:inst " "Info: Elaborating entity \"insttruction_memory\" for hierarchy \"insttruction_memory:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 8 88 280 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[31\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[31\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[30\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[30\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[29\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[29\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[28\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[28\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[27\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[27\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[26\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[26\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[25\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[25\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[24\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[24\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[23\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[23\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[22\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[22\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[21\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[21\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[20\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[20\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[19\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[19\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[18\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[18\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[17\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[17\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[16\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[16\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[15\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[15\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[14\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[14\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[13\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[13\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[12\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[12\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[11\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[11\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[10\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[10\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[9\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[9\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[8\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[8\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[7\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[7\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[6\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[6\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[5\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[5\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[4\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[4\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[3\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[3\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[2\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[2\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[1\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[1\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a\[0\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.data_a\[0\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[3\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[3\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[2\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[2\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[1\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[1\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[0\] 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.waddr_a\[0\]\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 insttruction_memory.v(12) " "Warning (10030): Net \"mem.we_a\" at insttruction_memory.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:inst2 " "Info: Elaborating entity \"decode\" for hierarchy \"decode:inst2\"" {  } { { "Block2.bdf" "inst2" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 8 512 744 264 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "J_Immediate decode.v(43) " "Warning (10235): Verilog HDL Always Construct warning at decode.v(43): variable \"J_Immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 decode.v(43) " "Warning (10230): Verilog HDL assignment warning at decode.v(43): truncated value with size 33 to match size of target (32)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S_unused decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"S_unused\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SA decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"SA\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs2 decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"Rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"Rd\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs1 decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"Rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "I_Immediate decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"I_Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "J_Immediate decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"J_Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm32 decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"imm32\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_JA decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"pc_JA\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_unused decode.v(22) " "Warning (10240): Verilog HDL Always Construct warning at decode.v(22): inferring latch(es) for variable \"R_unused\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[0\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[1\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[2\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[3\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[4\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[5\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[6\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[7\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_unused\[8\] decode.v(22) " "Info (10041): Inferred latch for \"R_unused\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[0\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[1\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[2\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[3\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[4\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[5\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[6\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[7\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[8\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[9\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[9\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[10\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[10\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[11\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[11\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[12\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[12\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[13\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[13\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[14\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[14\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[15\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[15\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[16\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[16\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[17\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[17\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[18\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[18\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[19\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[19\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[20\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[20\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[21\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[21\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[22\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[22\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[23\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[23\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[24\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[24\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[25\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[25\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[26\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[26\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[27\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[27\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[28\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[28\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[29\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[29\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[30\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[30\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_JA\[31\] decode.v(22) " "Info (10041): Inferred latch for \"pc_JA\[31\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[0\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[1\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[2\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[3\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[4\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[5\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[6\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[7\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[8\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[9\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[9\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[10\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[10\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[11\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[11\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[12\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[12\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[13\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[13\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[14\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[14\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[15\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[15\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[16\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[16\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[17\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[17\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[18\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[18\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[19\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[19\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[20\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[20\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[21\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[21\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[22\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[22\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "J_Immediate\[23\] decode.v(22) " "Info (10041): Inferred latch for \"J_Immediate\[23\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[0\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[1\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[2\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[3\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[4\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[5\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[5\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[6\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[6\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[7\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[7\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[8\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[8\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[9\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[9\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[10\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[10\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[11\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[11\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[12\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[12\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "I_Immediate\[13\] decode.v(22) " "Info (10041): Inferred latch for \"I_Immediate\[13\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[0\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[1\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[2\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[3\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs1\[4\] decode.v(22) " "Info (10041): Inferred latch for \"Rs1\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[0\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[1\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[2\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[3\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd\[4\] decode.v(22) " "Info (10041): Inferred latch for \"Rd\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[0\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[1\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[2\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[3\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs2\[4\] decode.v(22) " "Info (10041): Inferred latch for \"Rs2\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[0\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[1\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[2\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[3\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SA\[4\] decode.v(22) " "Info (10041): Inferred latch for \"SA\[4\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[0\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[0\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[1\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[1\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[2\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[2\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_unused\[3\] decode.v(22) " "Info (10041): Inferred latch for \"S_unused\[3\]\" at decode.v(22)" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst1 " "Info: Elaborating entity \"register\" for hierarchy \"register:inst1\"" {  } { { "Block2.bdf" "inst1" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 24 312 480 120 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "Block2.bdf" "inst4" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -8 1280 1488 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:inst3 " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:inst3\"" {  } { { "Block2.bdf" "inst3" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 8 800 976 168 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[31\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[31\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[30\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[30\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[29\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[29\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[28\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[28\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[27\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[27\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[26\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[26\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[25\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[25\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[24\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[24\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[23\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[23\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[22\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[22\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[21\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[21\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[20\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[20\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[19\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[19\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[18\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[18\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[17\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[17\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[16\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[16\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[15\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[15\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[14\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[14\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[13\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[13\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[12\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[12\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[11\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[11\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[10\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[10\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[9\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[9\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[8\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[8\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[7\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[7\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[6\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[6\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[5\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[5\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[4\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[4\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[3\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[3\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[2\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[2\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[1\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[1\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rd\[0\] RegisterFile.v(13) " "Warning (10034): Output port \"Rd\[0\]\" at RegisterFile.v(13) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "insttruction_memory:inst\|mem " "Info: RAM logic \"insttruction_memory:inst\|mem\" is uninferred due to inappropriate RAM size" {  } { { "insttruction_memory.v" "mem" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 12 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 insttruction_memory.ram0_insttruction_memory_b895adaa.hdl.mif " "Critical Warning: Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"insttruction_memory.ram0_insttruction_memory_b895adaa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RegisterFile:inst3\|registers~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RegisterFile:inst3\|registers~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Info: Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/insttruction_memory.ram0_RegisterFile_878b6b30.hdl.mif " "Info: Parameter INIT_FILE set to db/insttruction_memory.ram0_RegisterFile_878b6b30.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "registers~0" { Text "C:/altera/90/quartus/instruction_memory/RegisterFile.v" 18 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RegisterFile:inst3\|altsyncram:registers_rtl_0 " "Info: Elaborated megafunction instantiation \"RegisterFile:inst3\|altsyncram:registers_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegisterFile:inst3\|altsyncram:registers_rtl_0 " "Info: Instantiated megafunction \"RegisterFile:inst3\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Info: Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/insttruction_memory.ram0_RegisterFile_878b6b30.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/insttruction_memory.ram0_RegisterFile_878b6b30.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pbs1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pbs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pbs1 " "Info: Found entity 1: altsyncram_pbs1" {  } { { "db/altsyncram_pbs1.tdf" "" { Text "C:/altera/90/quartus/instruction_memory/db/altsyncram_pbs1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decode:inst2\|I_Immediate\[5\] decode:inst2\|I_Immediate\[8\] " "Info: Duplicate LATCH primitive \"decode:inst2\|I_Immediate\[5\]\" merged with LATCH primitive \"decode:inst2\|I_Immediate\[8\]\"" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decode:inst2\|I_Immediate\[6\] decode:inst2\|I_Immediate\[8\] " "Info: Duplicate LATCH primitive \"decode:inst2\|I_Immediate\[6\]\" merged with LATCH primitive \"decode:inst2\|I_Immediate\[8\]\"" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decode:inst2\|I_Immediate\[7\] decode:inst2\|I_Immediate\[8\] " "Info: Duplicate LATCH primitive \"decode:inst2\|I_Immediate\[7\]\" merged with LATCH primitive \"decode:inst2\|I_Immediate\[8\]\"" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[31\] GND " "Warning (13410): Pin \"constant\[31\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[30\] GND " "Warning (13410): Pin \"constant\[30\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[29\] GND " "Warning (13410): Pin \"constant\[29\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[28\] GND " "Warning (13410): Pin \"constant\[28\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[27\] GND " "Warning (13410): Pin \"constant\[27\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[26\] GND " "Warning (13410): Pin \"constant\[26\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[25\] GND " "Warning (13410): Pin \"constant\[25\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[24\] GND " "Warning (13410): Pin \"constant\[24\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[23\] GND " "Warning (13410): Pin \"constant\[23\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[22\] GND " "Warning (13410): Pin \"constant\[22\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[21\] GND " "Warning (13410): Pin \"constant\[21\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[20\] GND " "Warning (13410): Pin \"constant\[20\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[19\] GND " "Warning (13410): Pin \"constant\[19\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[18\] GND " "Warning (13410): Pin \"constant\[18\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[17\] GND " "Warning (13410): Pin \"constant\[17\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[16\] GND " "Warning (13410): Pin \"constant\[16\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[15\] GND " "Warning (13410): Pin \"constant\[15\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[14\] GND " "Warning (13410): Pin \"constant\[14\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[13\] GND " "Warning (13410): Pin \"constant\[13\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "constant\[0\] GND " "Warning (13410): Pin \"constant\[0\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 16 1576 1752 32 "constant\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "func\[4\] GND " "Warning (13410): Pin \"func\[4\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 224 1328 1344 400 "func\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "func\[3\] GND " "Warning (13410): Pin \"func\[3\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 224 1328 1344 400 "func\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "immd\[13\] GND " "Warning (13410): Pin \"immd\[13\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 224 1256 1272 400 "immd\[13..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "immd\[0\] GND " "Warning (13410): Pin \"immd\[0\]\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 224 1256 1272 400 "immd\[13..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 29 " "Info: 29 registers lost all their fanouts during netlist optimizations. The first 29 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|instruction\[17\] " "Info: Register \"insttruction_memory:inst\|instruction\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[4\] " "Info: Register \"insttruction_memory:inst\|nextpc\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[5\] " "Info: Register \"insttruction_memory:inst\|nextpc\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[6\] " "Info: Register \"insttruction_memory:inst\|nextpc\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[7\] " "Info: Register \"insttruction_memory:inst\|nextpc\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[8\] " "Info: Register \"insttruction_memory:inst\|nextpc\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[9\] " "Info: Register \"insttruction_memory:inst\|nextpc\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[10\] " "Info: Register \"insttruction_memory:inst\|nextpc\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[11\] " "Info: Register \"insttruction_memory:inst\|nextpc\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[12\] " "Info: Register \"insttruction_memory:inst\|nextpc\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[13\] " "Info: Register \"insttruction_memory:inst\|nextpc\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[14\] " "Info: Register \"insttruction_memory:inst\|nextpc\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[15\] " "Info: Register \"insttruction_memory:inst\|nextpc\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[16\] " "Info: Register \"insttruction_memory:inst\|nextpc\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[17\] " "Info: Register \"insttruction_memory:inst\|nextpc\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[18\] " "Info: Register \"insttruction_memory:inst\|nextpc\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[19\] " "Info: Register \"insttruction_memory:inst\|nextpc\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[20\] " "Info: Register \"insttruction_memory:inst\|nextpc\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[21\] " "Info: Register \"insttruction_memory:inst\|nextpc\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[22\] " "Info: Register \"insttruction_memory:inst\|nextpc\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[23\] " "Info: Register \"insttruction_memory:inst\|nextpc\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[24\] " "Info: Register \"insttruction_memory:inst\|nextpc\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[25\] " "Info: Register \"insttruction_memory:inst\|nextpc\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[26\] " "Info: Register \"insttruction_memory:inst\|nextpc\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[27\] " "Info: Register \"insttruction_memory:inst\|nextpc\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[28\] " "Info: Register \"insttruction_memory:inst\|nextpc\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[29\] " "Info: Register \"insttruction_memory:inst\|nextpc\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[30\] " "Info: Register \"insttruction_memory:inst\|nextpc\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "insttruction_memory:inst\|nextpc\[31\] " "Info: Register \"insttruction_memory:inst\|nextpc\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/quartus/instruction_memory/insttruction_memory.map.smsg " "Info: Generated suppressed messages file C:/altera/90/quartus/instruction_memory/insttruction_memory.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk2 " "Warning (15610): No output dependent on input pin \"clk2\"" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -16 248 416 0 "clk2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "493 " "Info: Implemented 493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Info: Implemented 150 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Info: Implemented 304 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 22:00:50 2023 " "Info: Processing ended: Mon Jun 26 22:00:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
