INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32Bit
INFO: [VRFC 10-311] analyzing module Mux32bit_2to1
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Mux5bit_2to1
INFO: [VRFC 10-311] analyzing module Shift_Left_2Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/IDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDECODE
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/EXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/DMEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEMORY
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sources_1/imports/Pipelined_MIPS/Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipelined_MIPS_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/Pipelined_MIPS/Pipelined_MIPS.srcs/sim_1/imports/Pipelined_MIPS/tb_Pipelined_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Pipelined_MIPS_TOP
