[04/09 22:33:48      0s] 
[04/09 22:33:48      0s] Cadence Innovus(TM) Implementation System.
[04/09 22:33:48      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/09 22:33:48      0s] 
[04/09 22:33:48      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[04/09 22:33:48      0s] Options:	
[04/09 22:33:48      0s] Date:		Tue Apr  9 22:33:48 2024
[04/09 22:33:48      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[04/09 22:33:48      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/09 22:33:48      0s] 
[04/09 22:33:48      0s] License:
[04/09 22:33:48      0s] 		[22:33:48.402354] Configured Lic search path (21.01-s002): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

[04/09 22:33:48      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/09 22:33:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/09 22:34:13     24s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[04/09 22:34:21     31s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[04/09 22:34:21     31s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 22:34:21     31s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[04/09 22:34:21     31s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[04/09 22:34:21     31s] @(#)CDS: CPE v21.14-s062
[04/09 22:34:21     31s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 22:34:21     31s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[04/09 22:34:21     31s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/09 22:34:21     31s] @(#)CDS: RCDB 11.15.0
[04/09 22:34:21     31s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[04/09 22:34:21     31s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_20964_auto.ece.pdx.edu_routh_hW2Le7.

[04/09 22:34:21     31s] Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
[04/09 22:34:25     35s] Sourcing startup file ./enc.tcl
[04/09 22:34:25     35s] <CMD> alias fs set top_design fifo1_sram
[04/09 22:34:25     35s] <CMD> alias f set top_design fifo1
[04/09 22:34:25     35s] <CMD> alias o set top_design ORCA_TOP
[04/09 22:34:25     35s] <CMD> alias e set top_design ExampleRocketSystem
[04/09 22:34:25     35s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[04/09 22:34:25     35s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[04/09 22:34:25     35s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[04/09 22:34:25     35s] 
[04/09 22:34:25     35s] **INFO:  MMMC transition support version v31-84 
[04/09 22:34:25     35s] 
[04/09 22:34:25     35s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 22:34:25     35s] <CMD> suppressMessage ENCEXT-2799
[04/09 22:34:25     35s] <CMD> win
[04/09 22:34:52     41s] <CMD> fs
[04/09 22:35:37     51s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[04/09 22:35:37     51s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[04/09 22:35:37     51s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 22:35:37     51s] <CMD> set search_path {}
[04/09 22:35:38     51s] <CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32_io_wb_all.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32sram.lef}
[04/09 22:35:38     51s] <CMD> is_common_ui_mode
[04/09 22:35:38     51s] <CMD> is_common_ui_mode
[04/09 22:35:38     51s] <CMD> set init_mmmc_file mmmc.tcl
[04/09 22:35:38     51s] <CMD> set init_design_netlisttype Verilog
[04/09 22:35:38     51s] <CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus.vg
[04/09 22:35:38     51s] <CMD> set init_top_cell fifo1_sram
[04/09 22:35:38     51s] <CMD> set init_pwr_net VDD
[04/09 22:35:38     51s] <CMD> set init_gnd_net VSS
[04/09 22:35:38     51s] <CMD> init_design
[04/09 22:35:38     51s] #% Begin Load MMMC data ... (date=04/09 22:35:38, mem=733.8M)
[04/09 22:35:38     51s] #% End Load MMMC data ... (date=04/09 22:35:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=734.4M, current mem=734.4M)
[04/09 22:35:38     51s] 
[04/09 22:35:38     51s] Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...
[04/09 22:35:38     51s] 
[04/09 22:35:38     51s] Loading LEF file saed32_io_wb_all.lef ...
[04/09 22:35:38     51s] Set DBUPerIGU to M2 pitch 152.
[04/09 22:35:40     52s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:35:40     52s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:35:40     52s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.
[04/09 22:35:40     52s] 
[04/09 22:35:40     52s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[04/09 22:35:40     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:35:40     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:35:40     53s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[04/09 22:35:40     53s] 
[04/09 22:35:40     53s] Loading LEF file saed32_PLL.lef ...
[04/09 22:35:40     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:35:40     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:35:40     53s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.
[04/09 22:35:40     53s] 
[04/09 22:35:40     53s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[04/09 22:35:41     54s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:35:41     54s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:35:41     54s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[04/09 22:35:41     54s] 
[04/09 22:35:41     54s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[04/09 22:35:41     54s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:35:41     54s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:35:41     54s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[04/09 22:35:41     54s] 
[04/09 22:35:41     54s] Loading LEF file saed32sram.lef ...
[04/09 22:35:42     55s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 22:35:42     55s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 22:35:42     55s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[04/09 22:35:42     55s] 
[04/09 22:35:42     55s] viaInitial starts at Tue Apr  9 22:35:42 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[04/09 22:35:42     55s] Type 'man IMPPP-543' for more detail.
[04/09 22:35:42     55s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[04/09 22:35:42     55s] To increase the message display limit, refer to the product command reference manual.
[04/09 22:35:42     55s] viaInitial ends at Tue Apr  9 22:35:42 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/09 22:35:42     55s] Loading view definition file from mmmc.tcl
[04/09 22:35:42     55s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
[04/09 22:35:42     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
[04/09 22:35:42     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
[04/09 22:35:42     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84709)
[04/09 22:35:42     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120047)
[04/09 22:35:42     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120098)
[04/09 22:35:42     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120149)
[04/09 22:35:43     56s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 22:35:43     56s] Read 294 cells in library 'saed32rvt_ss0p95v125c' 
[04/09 22:35:43     56s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
[04/09 22:35:44     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 22:35:44     57s] Read 294 cells in library 'saed32hvt_ss0p95v125c' 
[04/09 22:35:44     57s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
[04/09 22:35:44     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 22:35:44     58s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 22:35:44     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 22:35:44     58s] Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
[04/09 22:35:44     58s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
[04/09 22:35:45     58s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 22:35:45     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 22:35:45     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 22:35:45     58s] Read 35 cells in library 'saed32sram_ss0p95v125c' 
[04/09 22:35:45     58s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
[04/09 22:35:45     58s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:35:45     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:35:45     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:35:45     58s] **WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 22:35:45     58s] Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
[04/09 22:35:45     58s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[04/09 22:35:46     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84607)
[04/09 22:35:46     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84658)
[04/09 22:35:46     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84709)
[04/09 22:35:46     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120047)
[04/09 22:35:46     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120098)
[04/09 22:35:46     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120149)
[04/09 22:35:47     60s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226448 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 22:35:47     60s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[04/09 22:35:47     60s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[04/09 22:35:47     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84607)
[04/09 22:35:47     61s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84658)
[04/09 22:35:47     61s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 22:35:48     61s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 22:35:48     61s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 22:35:48     61s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 22:35:48     61s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 22:35:48     61s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 22:35:48     61s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[04/09 22:35:48     61s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[04/09 22:35:50     63s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[04/09 22:35:50     63s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[04/09 22:35:51     64s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[04/09 22:35:51     64s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
[04/09 22:35:51     64s] Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
[04/09 22:35:51     64s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[04/09 22:35:52     65s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[04/09 22:35:52     65s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
[04/09 22:35:52     65s] Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
[04/09 22:35:52     65s] Ending "PreSetAnalysisView" (total cpu=0:00:10.5, real=0:00:10.0, peak res=910.2M, current mem=792.7M)
[04/09 22:35:52     65s] *** End library_loading (cpu=0.18min, real=0.17min, mem=36.9M, fe_cpu=1.09min, fe_real=2.07min, fe_mem=1087.4M) ***
[04/09 22:35:52     65s] #% Begin Load netlist data ... (date=04/09 22:35:52, mem=792.7M)
[04/09 22:35:52     65s] *** Begin netlist parsing (mem=1087.4M) ***
[04/09 22:35:52     65s] Created 686 new cells from 12 timing libraries.
[04/09 22:35:52     65s] Reading netlist ...
[04/09 22:35:52     65s] Backslashed names will retain backslash and a trailing blank character.
[04/09 22:35:52     65s] Reading verilog netlist '../../syn/outputs/fifo1_sram.genus.vg'
[04/09 22:35:52     65s] 
[04/09 22:35:52     65s] *** Memory Usage v#1 (Current mem = 1087.402M, initial mem = 390.141M) ***
[04/09 22:35:52     65s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1087.4M) ***
[04/09 22:35:52     65s] #% End Load netlist data ... (date=04/09 22:35:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=813.6M, current mem=813.6M)
[04/09 22:35:52     65s] Set top cell to fifo1_sram.
[04/09 22:35:53     66s] Hooked 1960 DB cells to tlib cells.
[04/09 22:35:53     66s] Ending "BindLib:" (total cpu=0:00:00.7, real=0:00:01.0, peak res=881.3M, current mem=881.3M)
[04/09 22:35:53     66s] Starting recursive module instantiation check.
[04/09 22:35:53     66s] No recursion found.
[04/09 22:35:53     66s] Building hierarchical netlist for Cell fifo1_sram ...
[04/09 22:35:53     66s] *** Netlist is unique.
[04/09 22:35:53     66s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[04/09 22:35:53     66s] ** info: there are 2428 modules.
[04/09 22:35:53     66s] ** info: there are 222 stdCell insts.
[04/09 22:35:53     66s] ** info: there are 25 Pad insts.
[04/09 22:35:53     66s] ** info: there are 8 macros.
[04/09 22:35:53     66s] 
[04/09 22:35:53     66s] *** Memory Usage v#1 (Current mem = 1171.828M, initial mem = 390.141M) ***
[04/09 22:35:53     66s] Initializing I/O assignment ...
[04/09 22:35:53     66s] Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
[04/09 22:35:53     66s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:53     66s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:53     66s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:53     66s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:53     66s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:53     66s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:53     66s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:53     66s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:53     66s] Horizontal Layer M1 offset = 0 (derived)
[04/09 22:35:53     66s] Vertical Layer M2 offset = 0 (derived)
[04/09 22:35:53     66s] Start create_tracks
[04/09 22:35:53     66s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 22:35:53     66s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:35:53     66s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:35:53     66s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:35:53     66s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:35:53     66s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:35:53     66s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:35:54     67s] Extraction setup Started 
[04/09 22:35:54     67s] 
[04/09 22:35:54     67s] Trim Metal Layers:
[04/09 22:35:54     67s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/09 22:35:54     67s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[04/09 22:35:54     67s] Process name: saed32nm_1p9m_Cmax.
[04/09 22:35:54     67s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[04/09 22:35:54     67s] Process name: saed32nm_1p9m_Cmin.
[04/09 22:35:54     67s] Importing multi-corner RC tables ... 
[04/09 22:35:54     67s] Summary of Active RC-Corners : 
[04/09 22:35:54     67s]  
[04/09 22:35:54     67s]  Analysis View: func_max_scenario
[04/09 22:35:54     67s]     RC-Corner Name        : cmax
[04/09 22:35:54     67s]     RC-Corner Index       : 0
[04/09 22:35:54     67s]     RC-Corner Temperature : -40 Celsius
[04/09 22:35:54     67s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/09 22:35:54     67s]     RC-Corner PreRoute Res Factor         : 1
[04/09 22:35:54     67s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 22:35:54     67s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 22:35:54     67s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 22:35:54     67s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 22:35:54     67s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 22:35:54     67s]  
[04/09 22:35:54     67s]  Analysis View: func_min_scenario
[04/09 22:35:54     67s]     RC-Corner Name        : cmin
[04/09 22:35:54     67s]     RC-Corner Index       : 1
[04/09 22:35:54     67s]     RC-Corner Temperature : -40 Celsius
[04/09 22:35:54     67s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/09 22:35:54     67s]     RC-Corner PreRoute Res Factor         : 1
[04/09 22:35:54     67s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 22:35:54     67s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 22:35:54     67s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 22:35:54     67s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 22:35:54     67s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 22:35:54     67s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 22:35:54     67s] 
[04/09 22:35:54     67s] Trim Metal Layers:
[04/09 22:35:54     67s] LayerId::1 widthSet size::4
[04/09 22:35:54     67s] LayerId::2 widthSet size::4
[04/09 22:35:54     67s] LayerId::3 widthSet size::4
[04/09 22:35:54     67s] LayerId::4 widthSet size::4
[04/09 22:35:54     67s] LayerId::5 widthSet size::4
[04/09 22:35:54     67s] LayerId::6 widthSet size::4
[04/09 22:35:54     67s] LayerId::7 widthSet size::4
[04/09 22:35:54     67s] LayerId::8 widthSet size::4
[04/09 22:35:54     67s] LayerId::9 widthSet size::4
[04/09 22:35:54     67s] LayerId::10 widthSet size::2
[04/09 22:35:54     67s] Updating RC grid for preRoute extraction ...
[04/09 22:35:54     67s] eee: pegSigSF::1.070000
[04/09 22:35:54     67s] Initializing multi-corner capacitance tables ... 
[04/09 22:35:54     68s] Initializing multi-corner resistance tables ...
[04/09 22:35:54     68s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 22:35:54     68s] {RT cmax 0 10 10 {9 0} 1}
[04/09 22:35:54     68s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.718100 newSi=0.000000 wHLS=1.795250 siPrev=0 viaL=0.000000
[04/09 22:35:54     68s] *Info: initialize multi-corner CTS.
[04/09 22:35:55     68s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1144.5M, current mem=870.3M)
[04/09 22:35:56     69s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 22:35:56     69s] Current (total cpu=0:01:09, real=0:02:08, peak res=1156.1M, current mem=1156.0M)
[04/09 22:35:56     69s] Number of path exceptions in the constraint file = 2
[04/09 22:35:56     69s] Number of paths exceptions after getting compressed = 2
[04/09 22:35:56     69s] INFO (CTE): Constraints read successfully.
[04/09 22:35:56     69s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1193.8M, current mem=1193.8M)
[04/09 22:35:56     69s] Current (total cpu=0:01:10, real=0:02:08, peak res=1193.8M, current mem=1193.8M)
[04/09 22:35:56     69s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 22:35:56     69s] Current (total cpu=0:01:10, real=0:02:08, peak res=1193.8M, current mem=1193.8M)
[04/09 22:35:57     69s] Number of path exceptions in the constraint file = 2
[04/09 22:35:57     69s] Number of paths exceptions after getting compressed = 2
[04/09 22:35:57     69s] INFO (CTE): Constraints read successfully.
[04/09 22:35:57     69s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1194.1M, current mem=1194.1M)
[04/09 22:35:57     69s] Current (total cpu=0:01:10, real=0:02:09, peak res=1194.1M, current mem=1194.1M)
[04/09 22:35:57     69s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/09 22:35:57     69s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 22:35:57     69s] 
[04/09 22:35:57     69s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/09 22:35:57     69s] Summary for sequential cells identification: 
[04/09 22:35:57     69s]   Identified SBFF number: 92
[04/09 22:35:57     69s]   Identified MBFF number: 0
[04/09 22:35:57     69s]   Identified SB Latch number: 0
[04/09 22:35:57     69s]   Identified MB Latch number: 0
[04/09 22:35:57     69s]   Not identified SBFF number: 120
[04/09 22:35:57     69s]   Not identified MBFF number: 0
[04/09 22:35:57     69s]   Not identified SB Latch number: 0
[04/09 22:35:57     69s]   Not identified MB Latch number: 0
[04/09 22:35:57     69s]   Number of sequential cells which are not FFs: 52
[04/09 22:35:57     69s] Total number of combinational cells: 268
[04/09 22:35:57     69s] Total number of sequential cells: 264
[04/09 22:35:57     69s] Total number of tristate cells: 12
[04/09 22:35:57     69s] Total number of level shifter cells: 0
[04/09 22:35:57     69s] Total number of power gating cells: 0
[04/09 22:35:57     69s] Total number of isolation cells: 32
[04/09 22:35:57     69s] Total number of power switch cells: 0
[04/09 22:35:57     69s] Total number of pulse generator cells: 0
[04/09 22:35:57     69s] Total number of always on buffers: 0
[04/09 22:35:57     69s] Total number of retention cells: 0
[04/09 22:35:57     69s] List of usable buffers: NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[04/09 22:35:57     69s] Total number of usable buffers: 10
[04/09 22:35:57     69s] List of unusable buffers:
[04/09 22:35:57     69s] Total number of unusable buffers: 0
[04/09 22:35:57     69s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_RVT INVX8_HVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[04/09 22:35:57     69s] Total number of usable inverters: 24
[04/09 22:35:57     69s] List of unusable inverters:
[04/09 22:35:57     69s] Total number of unusable inverters: 0
[04/09 22:35:57     69s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT
[04/09 22:35:57     69s] Total number of identified usable delay cells: 6
[04/09 22:35:57     69s] List of identified unusable delay cells:
[04/09 22:35:57     69s] Total number of identified unusable delay cells: 0
[04/09 22:35:57     69s] 
[04/09 22:35:57     69s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/09 22:35:57     69s] 
[04/09 22:35:57     69s] TimeStamp Deleting Cell Server Begin ...
[04/09 22:35:57     69s] 
[04/09 22:35:57     69s] TimeStamp Deleting Cell Server End ...
[04/09 22:35:57     69s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1197.0M, current mem=1196.9M)
[04/09 22:35:57     69s] 
[04/09 22:35:57     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 22:35:57     69s] Summary for sequential cells identification: 
[04/09 22:35:57     69s]   Identified SBFF number: 92
[04/09 22:35:57     69s]   Identified MBFF number: 0
[04/09 22:35:57     69s]   Identified SB Latch number: 0
[04/09 22:35:57     69s]   Identified MB Latch number: 0
[04/09 22:35:57     69s]   Not identified SBFF number: 120
[04/09 22:35:57     69s]   Not identified MBFF number: 0
[04/09 22:35:57     69s]   Not identified SB Latch number: 0
[04/09 22:35:57     69s]   Not identified MB Latch number: 0
[04/09 22:35:57     69s]   Number of sequential cells which are not FFs: 52
[04/09 22:35:57     70s]  Visiting view : func_max_scenario
[04/09 22:35:57     70s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 22:35:57     70s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 22:35:57     70s]  Visiting view : func_min_scenario
[04/09 22:35:57     70s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 22:35:57     70s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 22:35:57     70s] TLC MultiMap info (StdDelay):
[04/09 22:35:57     70s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 22:35:57     70s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 22:35:57     70s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 22:35:57     70s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 22:35:57     70s]  Setting StdDelay to: 13.3ps
[04/09 22:35:57     70s] 
[04/09 22:35:57     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 22:35:57     70s] #% Begin Load MMMC data post ... (date=04/09 22:35:57, mem=1197.6M)
[04/09 22:35:57     70s] #% End Load MMMC data post ... (date=04/09 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.6M, current mem=1197.6M)
[04/09 22:35:57     70s] 
[04/09 22:35:57     70s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:35:57     70s] Severity  ID               Count  Summary                                  
[04/09 22:35:57     70s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/09 22:35:57     70s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 22:35:57     70s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 22:35:57     70s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 22:35:57     70s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 22:35:57     70s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 22:35:57     70s] *** Message Summary: 143 warning(s), 0 error(s)
[04/09 22:35:57     70s] 
[04/09 22:35:57     70s] <CMD> all_constraint_modes -active
[04/09 22:35:57     70s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[04/09 22:35:57     70s] <CMD> floorPlan -s 580 580 10 10 10 10 -flip s -coreMarginsBy io
[04/09 22:35:57     70s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 22:35:57     70s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 22:35:57     70s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 22:35:57     70s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/09 22:35:57     70s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:57     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:57     70s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:57     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:57     70s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:57     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:57     70s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 22:35:57     70s] Type 'man IMPFP-3961' for more detail.
[04/09 22:35:57     70s] Horizontal Layer M1 offset = 0 (derived)
[04/09 22:35:57     70s] Vertical Layer M2 offset = 0 (derived)
[04/09 22:35:57     70s] Start create_tracks
[04/09 22:35:57     70s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 22:35:57     70s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:35:57     70s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 22:35:57     70s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:35:57     70s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 22:35:57     70s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:35:57     70s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 22:35:57     70s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/09 22:35:57     70s] <CMD> is_common_ui_mode
[04/09 22:35:57     70s] <CMD> loadIoFile fifo1_sram.io
[04/09 22:35:57     70s] Reading IO assignment file "fifo1_sram.io" ...
[04/09 22:35:58     70s] <CMD> loadIoFile fifo1_sram.io
[04/09 22:35:58     70s] Reading IO assignment file "fifo1_sram.io" ...
[04/09 22:35:58     70s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_options.tcl' ...
[04/09 22:35:58     70s] # if { [info exists synopsys_program_name ] } { 
    set_app_option -name place.coarse.continue_on_missing_scandef -value true

    #set enable_recovery_removal_arcs true
    set_app_option -name time.disable_recovery_removal_checks -value false
    #set timing_enable_multiple_clocks_per_reg true
    #set timing_remove_clock_reconvergence_pessimism true
    set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

    #set physopt_enable_via_res_support true
    #set physopt_hard_keepout_distance 5
    #set_preferred_routing_direction -direction vertical -l {M2 M4}
    #set_preferred_routing_direction -direction horizontal -l {M3 M5}
    set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


    # To optimize DW components (I think only adders right now??) - default is false
    #set physopt_dw_opto true

    #set_ahfs_options -remove_effort high
    #set_buffer_opt_strategy -effort medium

    # Dont use delay buffers
    #set_dont_use [get_lib_cells */DELLN* ]
    set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

    #FIXME
    #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
    set_app_options -name compile.flow.trial_clock_tree -value false
    set_app_options -name place_opt.flow.trial_clock_tree -value false
    set_app_options -name compile.flow.enable_ccd -value false
    set_app_options -name place_opt.flow.enable_ccd -value false
    set_app_options -name clock_opt.flow.enable_ccd -value false
    set_app_options -name route_opt.flow.enable_ccd -value false
    set_app_options -name ccd.max_postpone -value 0
    set_app_options -name ccd.max_prepone -value 0

    ###########################  CTS Related
    create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
    set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    # Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  

    # Allow delay buffers just for hold fixing
    #set_prefer -min [get_lib_cells */DELLN*HVT ]
    #set_fix_hold_options -preferred_buffer
    # fix hold on all clocks
    #set_fix_hold [all_clocks]
    # If design blows up, try turning hold fixing off. 
    # -optimize_dft is good if scan is inserted.
    # Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
    # Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
    # set_app_option -name clock_opt.flow.skip_hold -value true

    ########################## Route related
    set_app_option -name route_opt.flow.xtalk_reduction -value true
    set_app_option -name time.si_enable_analysis -value true

    if { $top_design == "ORCA_TOP" } {
      create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
    }
} else {

    # Try reducing the search and repair iterations for now.
    if [is_common_ui_mode ] { set_db route_design_detail_end_iteration 10
    } else { setNanoRouteMode -drouteEndIteration 10  }
}
<CMD> is_common_ui_mode
[04/09 22:35:58     70s] <CMD> setNanoRouteMode -drouteEndIteration 10
[04/09 22:35:58     70s] ### End verbose source output for '../../fifo1_sram.design_options.tcl'.
[04/09 22:35:58     70s] <CMD> placeAIO
[04/09 22:35:58     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1482.8M, EPOCH TIME: 1712727358.036381
[04/09 22:35:58     70s] Processing tracks to init pin-track alignment.
[04/09 22:35:58     70s] z: 2, totalTracks: 1
[04/09 22:35:58     70s] z: 4, totalTracks: 1
[04/09 22:35:58     70s] z: 6, totalTracks: 1
[04/09 22:35:58     70s] z: 8, totalTracks: 1
[04/09 22:35:58     70s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:35:58     71s] All LLGs are deleted
[04/09 22:35:58     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1498.8M, EPOCH TIME: 1712727358.830106
[04/09 22:35:58     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1498.8M, EPOCH TIME: 1712727358.832598
[04/09 22:35:58     71s] # Building fifo1_sram llgBox search-tree.
[04/09 22:35:58     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1498.8M, EPOCH TIME: 1712727358.835299
[04/09 22:35:58     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1498.8M, EPOCH TIME: 1712727358.836382
[04/09 22:35:58     71s] Max number of tech site patterns supported in site array is 256.
[04/09 22:35:58     71s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[04/09 22:35:58     71s] Type 'man IMPSP-362' for more detail.
[04/09 22:35:58     71s] Core basic site is unit
[04/09 22:35:58     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1499.8M, EPOCH TIME: 1712727358.897299
[04/09 22:35:58     71s] After signature check, allow fast init is false, keep pre-filter is false.
[04/09 22:35:58     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 22:35:58     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1499.8M, EPOCH TIME: 1712727358.897915
[04/09 22:35:58     71s] Use non-trimmed site array because memory saving is not enough.
[04/09 22:35:58     71s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[04/09 22:35:58     71s] SiteArray: use 6,643,712 bytes
[04/09 22:35:58     71s] SiteArray: current memory after site array memory allocation 1506.1M
[04/09 22:35:58     71s] SiteArray: FP blocked sites are writable
[04/09 22:35:58     71s] Estimated cell power/ground rail width = 0.209 um
[04/09 22:35:58     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:35:58     71s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1506.1M, EPOCH TIME: 1712727358.927817
[04/09 22:35:58     71s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1506.1M, EPOCH TIME: 1712727358.928043
[04/09 22:35:58     71s] SiteArray: number of non floorplan blocked sites for llg default is 1320336
[04/09 22:35:58     71s] Atter site array init, number of instance map data is 0.
[04/09 22:35:58     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:1506.1M, EPOCH TIME: 1712727358.943233
[04/09 22:35:58     71s] 
[04/09 22:35:58     71s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:35:58     71s] OPERPROF:     Starting CMU at level 3, MEM:1506.1M, EPOCH TIME: 1712727358.948395
[04/09 22:35:58     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1506.1M, EPOCH TIME: 1712727358.950240
[04/09 22:35:58     71s] 
[04/09 22:35:58     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:35:58     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.119, MEM:1506.1M, EPOCH TIME: 1712727358.954231
[04/09 22:35:58     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1506.1M, EPOCH TIME: 1712727358.954464
[04/09 22:35:58     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1506.1M, EPOCH TIME: 1712727358.954686
[04/09 22:35:58     71s] [CPU] DPlace-Init (cpu=0:00:00.9, real=0:00:00.0, mem=1506.1MB).
[04/09 22:35:58     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.910, REAL:0.936, MEM:1506.1M, EPOCH TIME: 1712727358.972660
[04/09 22:35:58     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1506.1M, EPOCH TIME: 1712727358.972972
[04/09 22:35:58     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] All LLGs are deleted
[04/09 22:35:58     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:58     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1506.1M, EPOCH TIME: 1712727358.983084
[04/09 22:35:58     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1506.1M, EPOCH TIME: 1712727358.984306
[04/09 22:35:58     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:1506.1M, EPOCH TIME: 1712727358.990069
[04/09 22:35:58     71s] INFO: #ExclusiveGroups=0
[04/09 22:35:58     71s] INFO: There are no Exclusive Groups.
[04/09 22:35:58     71s] Extracting standard cell pins and blockage ...... 
[04/09 22:35:59     71s] Pin and blockage extraction finished
[04/09 22:35:59     71s] Extracting macro/IO cell pins and blockage ...... 
[04/09 22:35:59     71s] Pin and blockage extraction finished
[04/09 22:35:59     71s] *** Starting "NanoPlace(TM) placement v#8 (mem=1506.1M)" ...
[04/09 22:35:59     71s] No user-set net weight.
[04/09 22:35:59     71s] Net fanout histogram:
[04/09 22:35:59     71s] 2		: 163 (59.5%) nets
[04/09 22:35:59     71s] 3		: 42 (15.3%) nets
[04/09 22:35:59     71s] 4     -	14	: 65 (23.7%) nets
[04/09 22:35:59     71s] 15    -	39	: 0 (0.0%) nets
[04/09 22:35:59     71s] 40    -	79	: 4 (1.5%) nets
[04/09 22:35:59     71s] 80    -	159	: 0 (0.0%) nets
[04/09 22:35:59     71s] 160   -	319	: 0 (0.0%) nets
[04/09 22:35:59     71s] 320   -	639	: 0 (0.0%) nets
[04/09 22:35:59     71s] 640   -	1279	: 0 (0.0%) nets
[04/09 22:35:59     71s] 1280  -	2559	: 0 (0.0%) nets
[04/09 22:35:59     71s] 2560  -	5119	: 0 (0.0%) nets
[04/09 22:35:59     71s] 5120+		: 0 (0.0%) nets
[04/09 22:35:59     71s] no activity file in design. spp won't run.
[04/09 22:35:59     71s] Options: clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=fast 
[04/09 22:35:59     71s] Scan chains were not defined.
[04/09 22:35:59     71s] Processing tracks to init pin-track alignment.
[04/09 22:35:59     71s] z: 2, totalTracks: 1
[04/09 22:35:59     71s] z: 4, totalTracks: 1
[04/09 22:35:59     71s] z: 6, totalTracks: 1
[04/09 22:35:59     71s] z: 8, totalTracks: 1
[04/09 22:35:59     71s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:35:59     71s] All LLGs are deleted
[04/09 22:35:59     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:59     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:59     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1508.1M, EPOCH TIME: 1712727359.186468
[04/09 22:35:59     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1508.1M, EPOCH TIME: 1712727359.188142
[04/09 22:35:59     71s] #std cell=222 (0 fixed + 222 movable) #buf cell=1 #inv cell=15 #block=8 (8 floating + 0 preplaced)
[04/09 22:35:59     71s] #ioInst=25 #net=274 #term=1128 #term/net=4.12, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
[04/09 22:35:59     71s] stdCell: 222 single + 0 double + 0 multi
[04/09 22:35:59     71s] Total standard cell length = 0.6060 (mm), area = 0.0010 (mm^2)
[04/09 22:35:59     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1508.1M, EPOCH TIME: 1712727359.190826
[04/09 22:35:59     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:59     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:35:59     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1508.1M, EPOCH TIME: 1712727359.191480
[04/09 22:35:59     71s] Max number of tech site patterns supported in site array is 256.
[04/09 22:35:59     71s] Core basic site is unit
[04/09 22:35:59     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1509.1M, EPOCH TIME: 1712727359.237602
[04/09 22:35:59     71s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:35:59     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 22:35:59     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1509.1M, EPOCH TIME: 1712727359.237986
[04/09 22:35:59     71s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[04/09 22:35:59     71s] SiteArray: use 6,643,712 bytes
[04/09 22:35:59     71s] SiteArray: current memory after site array memory allocation 1509.1M
[04/09 22:35:59     71s] SiteArray: FP blocked sites are writable
[04/09 22:35:59     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:35:59     71s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1509.1M, EPOCH TIME: 1712727359.263994
[04/09 22:35:59     71s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1509.1M, EPOCH TIME: 1712727359.264203
[04/09 22:35:59     71s] SiteArray: number of non floorplan blocked sites for llg default is 1320336
[04/09 22:35:59     71s] Atter site array init, number of instance map data is 0.
[04/09 22:35:59     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.088, MEM:1509.1M, EPOCH TIME: 1712727359.279895
[04/09 22:35:59     71s] 
[04/09 22:35:59     71s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:35:59     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.098, MEM:1509.1M, EPOCH TIME: 1712727359.288908
[04/09 22:35:59     71s] 
[04/09 22:35:59     71s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:35:59     71s] Average module density = 0.211.
[04/09 22:35:59     71s] Density for the design = 0.211.
[04/09 22:35:59     71s]        = (stdcell_area 3987 sites (1013 um^2) + block_area 274479 sites (69757 um^2)) / alloc_area 1320336 sites (335555 um^2).
[04/09 22:35:59     71s] Pin Density = 0.0008543.
[04/09 22:35:59     71s]             = total # of pins 1128 / total area 1320336.
[04/09 22:35:59     71s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1509.1M, EPOCH TIME: 1712727359.312472
[04/09 22:35:59     71s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.012, MEM:1509.1M, EPOCH TIME: 1712727359.324234
[04/09 22:35:59     71s] OPERPROF: Starting spMPad at level 1, MEM:1509.1M, EPOCH TIME: 1712727359.327129
[04/09 22:35:59     71s] OPERPROF:   Starting spContextMPad at level 2, MEM:1509.1M, EPOCH TIME: 1712727359.327437
[04/09 22:35:59     71s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1509.1M, EPOCH TIME: 1712727359.327645
[04/09 22:35:59     71s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1509.1M, EPOCH TIME: 1712727359.327809
[04/09 22:35:59     71s] Initial padding reaches pin density 0.390 for top
[04/09 22:35:59     71s] InitPadU 0.211 -> 0.211 for top
[04/09 22:35:59     71s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1509.1M, EPOCH TIME: 1712727359.389779
[04/09 22:35:59     71s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.030, REAL:0.028, MEM:1509.1M, EPOCH TIME: 1712727359.418230
[04/09 22:35:59     71s] OPERPROF: Starting spInitNetWt at level 1, MEM:1509.1M, EPOCH TIME: 1712727359.424080
[04/09 22:35:59     71s] no activity file in design. spp won't run.
[04/09 22:35:59     71s] [spp] 0
[04/09 22:35:59     71s] [adp] 0:1:1:3
[04/09 22:35:59     71s] Applying critslk net weight for 0 nets ...
[04/09 22:35:59     71s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1509.1M, EPOCH TIME: 1712727359.424670
[04/09 22:35:59     71s] Clock gating cells determined by native netlist tracing.
[04/09 22:35:59     71s] no activity file in design. spp won't run.
[04/09 22:35:59     71s] no activity file in design. spp won't run.
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 22:35:59     71s] Iteration  1: Total net bbox = 1.107e+04 (6.11e+03 4.96e+03)
[04/09 22:35:59     71s]               Est.  stn bbox = 1.535e+04 (8.28e+03 7.07e+03)
[04/09 22:35:59     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1509.1M
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 599288 
[04/09 22:35:59     71s] Iteration  2: Total net bbox = 2.097e+04 (6.11e+03 1.49e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 2.840e+04 (8.28e+03 2.01e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1509.1M
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 599288 hiBox.ll.y: 599288 
[04/09 22:35:59     71s] WARNING: loBox or hiBox ASSERT error, loBox.ll.y: 310032 hiBox.ll.y: 310032 
[04/09 22:35:59     71s] Iteration  3: Total net bbox = 2.557e+04 (1.07e+04 1.49e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 3.447e+04 (1.43e+04 2.01e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1509.1M
[04/09 22:35:59     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.620217
[04/09 22:35:59     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1510.1M, EPOCH TIME: 1712727359.620852
[04/09 22:35:59     71s] Iteration  4: Total net bbox = 2.897e+04 (1.27e+04 1.63e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 3.907e+04 (1.73e+04 2.18e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.657474
[04/09 22:35:59     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1510.1M, EPOCH TIME: 1712727359.658080
[04/09 22:35:59     71s] Iteration  5: Total net bbox = 2.867e+04 (1.24e+04 1.63e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 3.880e+04 (1.70e+04 2.18e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.716066
[04/09 22:35:59     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1510.1M, EPOCH TIME: 1712727359.716666
[04/09 22:35:59     71s] Iteration  6: Total net bbox = 2.784e+04 (1.24e+04 1.54e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 3.798e+04 (1.70e+04 2.10e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.761344
[04/09 22:35:59     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1510.1M, EPOCH TIME: 1712727359.761897
[04/09 22:35:59     71s] Iteration  7: Total net bbox = 2.789e+04 (1.25e+04 1.54e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 3.804e+04 (1.70e+04 2.10e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.780952
[04/09 22:35:59     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1510.1M, EPOCH TIME: 1712727359.781360
[04/09 22:35:59     71s] Iteration  8: Total net bbox = 2.817e+04 (1.25e+04 1.57e+04)
[04/09 22:35:59     71s]               Est.  stn bbox = 3.845e+04 (1.70e+04 2.14e+04)
[04/09 22:35:59     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     71s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.800666
[04/09 22:35:59     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     71s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1510.1M, EPOCH TIME: 1712727359.801107
[04/09 22:35:59     72s] Iteration  9: Total net bbox = 2.840e+04 (1.27e+04 1.57e+04)
[04/09 22:35:59     72s]               Est.  stn bbox = 3.875e+04 (1.73e+04 2.14e+04)
[04/09 22:35:59     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.824227
[04/09 22:35:59     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1510.1M, EPOCH TIME: 1712727359.824707
[04/09 22:35:59     72s] Iteration 10: Total net bbox = 2.864e+04 (1.27e+04 1.59e+04)
[04/09 22:35:59     72s]               Est.  stn bbox = 3.906e+04 (1.73e+04 2.17e+04)
[04/09 22:35:59     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1510.1M, EPOCH TIME: 1712727359.851167
[04/09 22:35:59     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.001, MEM:1510.1M, EPOCH TIME: 1712727359.851671
[04/09 22:35:59     72s] Iteration 11: Total net bbox = 2.880e+04 (1.29e+04 1.59e+04)
[04/09 22:35:59     72s]               Est.  stn bbox = 3.925e+04 (1.75e+04 2.17e+04)
[04/09 22:35:59     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1510.1M
[04/09 22:35:59     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1511.1M, EPOCH TIME: 1712727359.882607
[04/09 22:35:59     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1511.1M, EPOCH TIME: 1712727359.882911
[04/09 22:35:59     72s] Iteration 12: Total net bbox = 2.910e+04 (1.29e+04 1.62e+04)
[04/09 22:35:59     72s]               Est.  stn bbox = 3.960e+04 (1.75e+04 2.21e+04)
[04/09 22:35:59     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.1M
[04/09 22:35:59     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1512.1M, EPOCH TIME: 1712727359.921710
[04/09 22:35:59     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1512.1M, EPOCH TIME: 1712727359.922167
[04/09 22:35:59     72s] Iteration 13: Total net bbox = 2.915e+04 (1.29e+04 1.63e+04)
[04/09 22:35:59     72s]               Est.  stn bbox = 3.965e+04 (1.75e+04 2.21e+04)
[04/09 22:35:59     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1512.1M
[04/09 22:35:59     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1513.1M, EPOCH TIME: 1712727359.972123
[04/09 22:35:59     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:35:59     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1513.1M, EPOCH TIME: 1712727359.972613
[04/09 22:36:00     72s] Iteration 14: Total net bbox = 2.924e+04 (1.29e+04 1.64e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.975e+04 (1.75e+04 2.22e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1513.1M
[04/09 22:36:00     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1515.1M, EPOCH TIME: 1712727360.042151
[04/09 22:36:00     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1515.1M, EPOCH TIME: 1712727360.042588
[04/09 22:36:00     72s] Iteration 15: Total net bbox = 2.923e+04 (1.29e+04 1.64e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.973e+04 (1.75e+04 2.22e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1515.1M
[04/09 22:36:00     72s] macro_flip: HPWL decrease ratio is 0.000000, horizontally flipped 0, vertically flipped 0
[04/09 22:36:00     72s] Iteration 16: Total net bbox = 2.956e+04 (1.32e+04 1.64e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 4.008e+04 (1.78e+04 2.22e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] *** cost = 2.956e+04 (1.32e+04 1.64e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
[04/09 22:36:00     72s] Info: 0 clock gating cells identified, 0 (on average) moved 0/12
[04/09 22:36:00     72s] Saved padding area to DB
[04/09 22:36:00     72s] All LLGs are deleted
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:554).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.156807
[04/09 22:36:00     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1516.1M, EPOCH TIME: 1712727360.158009
[04/09 22:36:00     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.165365
[04/09 22:36:00     72s] Processing tracks to init pin-track alignment.
[04/09 22:36:00     72s] z: 2, totalTracks: 1
[04/09 22:36:00     72s] z: 4, totalTracks: 1
[04/09 22:36:00     72s] z: 6, totalTracks: 1
[04/09 22:36:00     72s] z: 8, totalTracks: 1
[04/09 22:36:00     72s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:36:00     72s] All LLGs are deleted
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1516.1M, EPOCH TIME: 1712727360.178128
[04/09 22:36:00     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1516.1M, EPOCH TIME: 1712727360.179661
[04/09 22:36:00     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1516.1M, EPOCH TIME: 1712727360.181300
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1516.1M, EPOCH TIME: 1712727360.181960
[04/09 22:36:00     72s] Max number of tech site patterns supported in site array is 256.
[04/09 22:36:00     72s] Core basic site is unit
[04/09 22:36:00     72s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1516.1M, EPOCH TIME: 1712727360.232075
[04/09 22:36:00     72s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:36:00     72s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:36:00     72s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.232474
[04/09 22:36:00     72s] Fast DP-INIT is on for default
[04/09 22:36:00     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:36:00     72s] Atter site array init, number of instance map data is 0.
[04/09 22:36:00     72s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.074, MEM:1516.1M, EPOCH TIME: 1712727360.255805
[04/09 22:36:00     72s] 
[04/09 22:36:00     72s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:36:00     72s] OPERPROF:     Starting CMU at level 3, MEM:1516.1M, EPOCH TIME: 1712727360.260077
[04/09 22:36:00     72s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1516.1M, EPOCH TIME: 1712727360.261747
[04/09 22:36:00     72s] 
[04/09 22:36:00     72s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:36:00     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.084, MEM:1516.1M, EPOCH TIME: 1712727360.265197
[04/09 22:36:00     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1516.1M, EPOCH TIME: 1712727360.265391
[04/09 22:36:00     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.265573
[04/09 22:36:00     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1516.1MB).
[04/09 22:36:00     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:1516.1M, EPOCH TIME: 1712727360.265955
[04/09 22:36:00     72s] *** Starting IO Refinement ...
[04/09 22:36:00     72s] **WARN: (IMPSP-6008):	There are no area I/O rows.
[04/09 22:36:00     72s] *** End IO Refinement (cpu=0:00:00.0, real=0:00:00.0, mem=1516.1M) ***
[04/09 22:36:00     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.267088
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] All LLGs are deleted
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1516.1M, EPOCH TIME: 1712727360.273786
[04/09 22:36:00     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1516.1M, EPOCH TIME: 1712727360.275190
[04/09 22:36:00     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1516.1M, EPOCH TIME: 1712727360.280449
[04/09 22:36:00     72s] INFO: #ExclusiveGroups=0
[04/09 22:36:00     72s] INFO: There are no Exclusive Groups.
[04/09 22:36:00     72s] *** Starting "NanoPlace(TM) placement v#8 (mem=1516.1M)" ...
[04/09 22:36:00     72s] No user-set net weight.
[04/09 22:36:00     72s] Net fanout histogram:
[04/09 22:36:00     72s] 2		: 163 (59.5%) nets
[04/09 22:36:00     72s] 3		: 42 (15.3%) nets
[04/09 22:36:00     72s] 4     -	14	: 65 (23.7%) nets
[04/09 22:36:00     72s] 15    -	39	: 0 (0.0%) nets
[04/09 22:36:00     72s] 40    -	79	: 4 (1.5%) nets
[04/09 22:36:00     72s] 80    -	159	: 0 (0.0%) nets
[04/09 22:36:00     72s] 160   -	319	: 0 (0.0%) nets
[04/09 22:36:00     72s] 320   -	639	: 0 (0.0%) nets
[04/09 22:36:00     72s] 640   -	1279	: 0 (0.0%) nets
[04/09 22:36:00     72s] 1280  -	2559	: 0 (0.0%) nets
[04/09 22:36:00     72s] 2560  -	5119	: 0 (0.0%) nets
[04/09 22:36:00     72s] 5120+		: 0 (0.0%) nets
[04/09 22:36:00     72s] no activity file in design. spp won't run.
[04/09 22:36:00     72s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/09 22:36:00     72s] Scan chains were not defined.
[04/09 22:36:00     72s] Processing tracks to init pin-track alignment.
[04/09 22:36:00     72s] z: 2, totalTracks: 1
[04/09 22:36:00     72s] z: 4, totalTracks: 1
[04/09 22:36:00     72s] z: 6, totalTracks: 1
[04/09 22:36:00     72s] z: 8, totalTracks: 1
[04/09 22:36:00     72s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:36:00     72s] All LLGs are deleted
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.294598
[04/09 22:36:00     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1516.1M, EPOCH TIME: 1712727360.295751
[04/09 22:36:00     72s] #std cell=222 (0 fixed + 222 movable) #buf cell=1 #inv cell=15 #block=8 (8 floating + 0 preplaced)
[04/09 22:36:00     72s] #ioInst=25 #net=274 #term=1128 #term/net=4.12, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
[04/09 22:36:00     72s] stdCell: 222 single + 0 double + 0 multi
[04/09 22:36:00     72s] Total standard cell length = 0.6060 (mm), area = 0.0010 (mm^2)
[04/09 22:36:00     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.298091
[04/09 22:36:00     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:00     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1516.1M, EPOCH TIME: 1712727360.298677
[04/09 22:36:00     72s] Max number of tech site patterns supported in site array is 256.
[04/09 22:36:00     72s] Core basic site is unit
[04/09 22:36:00     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1516.1M, EPOCH TIME: 1712727360.354802
[04/09 22:36:00     72s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:36:00     72s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 22:36:00     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1516.1M, EPOCH TIME: 1712727360.355315
[04/09 22:36:00     72s] SiteArray: non-trimmed site array dimensions = 346 x 3816
[04/09 22:36:00     72s] SiteArray: use 6,643,712 bytes
[04/09 22:36:00     72s] SiteArray: current memory after site array memory allocation 1516.1M
[04/09 22:36:00     72s] SiteArray: FP blocked sites are writable
[04/09 22:36:00     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:36:00     72s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1516.1M, EPOCH TIME: 1712727360.383019
[04/09 22:36:00     72s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.383245
[04/09 22:36:00     72s] SiteArray: number of non floorplan blocked sites for llg default is 1320336
[04/09 22:36:00     72s] Atter site array init, number of instance map data is 0.
[04/09 22:36:00     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:1516.1M, EPOCH TIME: 1712727360.397646
[04/09 22:36:00     72s] 
[04/09 22:36:00     72s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:36:00     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.108, MEM:1516.1M, EPOCH TIME: 1712727360.406197
[04/09 22:36:00     72s] 
[04/09 22:36:00     72s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:36:00     72s] Average module density = 0.211.
[04/09 22:36:00     72s] Density for the design = 0.211.
[04/09 22:36:00     72s]        = (stdcell_area 3987 sites (1013 um^2) + block_area 274479 sites (69757 um^2)) / alloc_area 1320336 sites (335555 um^2).
[04/09 22:36:00     72s] Pin Density = 0.0008543.
[04/09 22:36:00     72s]             = total # of pins 1128 / total area 1320336.
[04/09 22:36:00     72s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.426397
[04/09 22:36:00     72s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.010, REAL:0.010, MEM:1516.1M, EPOCH TIME: 1712727360.435946
[04/09 22:36:00     72s] OPERPROF: Starting spMPad at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.438417
[04/09 22:36:00     72s] OPERPROF:   Starting spContextMPad at level 2, MEM:1516.1M, EPOCH TIME: 1712727360.438700
[04/09 22:36:00     72s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.438868
[04/09 22:36:00     72s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1516.1M, EPOCH TIME: 1712727360.439079
[04/09 22:36:00     72s] Initial padding reaches pin density 0.390 for top
[04/09 22:36:00     72s] InitPadU 0.211 -> 0.211 for top
[04/09 22:36:00     72s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.492216
[04/09 22:36:00     72s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.020, MEM:1516.1M, EPOCH TIME: 1712727360.512339
[04/09 22:36:00     72s] OPERPROF: Starting spInitNetWt at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.517095
[04/09 22:36:00     72s] no activity file in design. spp won't run.
[04/09 22:36:00     72s] [spp] 0
[04/09 22:36:00     72s] [adp] 0:1:1:3
[04/09 22:36:00     72s] Applying critslk net weight for 0 nets ...
[04/09 22:36:00     72s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.517503
[04/09 22:36:00     72s] Clock gating cells determined by native netlist tracing.
[04/09 22:36:00     72s] no activity file in design. spp won't run.
[04/09 22:36:00     72s] no activity file in design. spp won't run.
[04/09 22:36:00     72s] Iteration  1: Total net bbox = 1.107e+04 (6.11e+03 4.96e+03)
[04/09 22:36:00     72s]               Est.  stn bbox = 1.535e+04 (8.28e+03 7.07e+03)
[04/09 22:36:00     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] Iteration  2: Total net bbox = 2.097e+04 (6.11e+03 1.49e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 2.840e+04 (8.28e+03 2.01e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] Iteration  3: Total net bbox = 2.557e+04 (1.07e+04 1.49e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.447e+04 (1.43e+04 2.01e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.691713
[04/09 22:36:00     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.692168
[04/09 22:36:00     72s] Iteration  4: Total net bbox = 2.897e+04 (1.27e+04 1.63e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.907e+04 (1.73e+04 2.18e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.719674
[04/09 22:36:00     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.719959
[04/09 22:36:00     72s] Iteration  5: Total net bbox = 2.867e+04 (1.24e+04 1.63e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.880e+04 (1.70e+04 2.18e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.752444
[04/09 22:36:00     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.752804
[04/09 22:36:00     72s] Iteration  6: Total net bbox = 2.784e+04 (1.24e+04 1.54e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.798e+04 (1.70e+04 2.10e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     72s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.785337
[04/09 22:36:00     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     72s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1516.1M, EPOCH TIME: 1712727360.785885
[04/09 22:36:00     72s] Iteration  7: Total net bbox = 2.789e+04 (1.25e+04 1.54e+04)
[04/09 22:36:00     72s]               Est.  stn bbox = 3.804e+04 (1.70e+04 2.10e+04)
[04/09 22:36:00     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.805022
[04/09 22:36:00     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.805301
[04/09 22:36:00     73s] Iteration  8: Total net bbox = 2.817e+04 (1.25e+04 1.57e+04)
[04/09 22:36:00     73s]               Est.  stn bbox = 3.845e+04 (1.70e+04 2.14e+04)
[04/09 22:36:00     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1516.1M
[04/09 22:36:00     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1516.1M, EPOCH TIME: 1712727360.823477
[04/09 22:36:00     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1516.1M, EPOCH TIME: 1712727360.823770
[04/09 22:36:00     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:00     73s] enableMT= 3
[04/09 22:36:00     73s] useHNameCompare= 3 (lazy mode)
[04/09 22:36:00     73s] doMTMainInit= 1
[04/09 22:36:00     73s] doMTFlushLazyWireDelete= 1
[04/09 22:36:00     73s] useFastLRoute= 0
[04/09 22:36:00     73s] useFastCRoute= 1
[04/09 22:36:00     73s] doMTNetInitAdjWires= 1
[04/09 22:36:00     73s] wireMPoolNoThreadCheck= 1
[04/09 22:36:00     73s] allMPoolNoThreadCheck= 1
[04/09 22:36:00     73s] doNotUseMPoolInCRoute= 1
[04/09 22:36:00     73s] doMTSprFixZeroViaCodes= 1
[04/09 22:36:00     73s] doMTDtrRoute1CleanupA= 1
[04/09 22:36:00     73s] doMTDtrRoute1CleanupB= 1
[04/09 22:36:00     73s] doMTWireLenCalc= 0
[04/09 22:36:00     73s] doSkipQALenRecalc= 1
[04/09 22:36:00     73s] doMTMainCleanup= 1
[04/09 22:36:00     73s] doMTMoveCellTermsToMSLayer= 1
[04/09 22:36:00     73s] doMTConvertWiresToNewViaCode= 1
[04/09 22:36:00     73s] doMTRemoveAntenna= 1
[04/09 22:36:00     73s] doMTCheckConnectivity= 1
[04/09 22:36:00     73s] enableRuntimeLog= 0
[04/09 22:36:00     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:00     73s] Iteration  9: Total net bbox = 2.835e+04 (1.26e+04 1.57e+04)
[04/09 22:36:00     73s]               Est.  stn bbox = 3.870e+04 (1.73e+04 2.14e+04)
[04/09 22:36:00     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1517.1M
[04/09 22:36:00     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1517.1M, EPOCH TIME: 1712727360.889353
[04/09 22:36:00     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1517.1M, EPOCH TIME: 1712727360.889661
[04/09 22:36:00     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:00     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:00     73s] Iteration 10: Total net bbox = 2.884e+04 (1.26e+04 1.62e+04)
[04/09 22:36:00     73s]               Est.  stn bbox = 3.927e+04 (1.73e+04 2.20e+04)
[04/09 22:36:00     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1517.1M
[04/09 22:36:00     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1517.1M, EPOCH TIME: 1712727360.957324
[04/09 22:36:00     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:00     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1517.1M, EPOCH TIME: 1712727360.957648
[04/09 22:36:00     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Iteration 11: Total net bbox = 2.909e+04 (1.29e+04 1.62e+04)
[04/09 22:36:01     73s]               Est.  stn bbox = 3.956e+04 (1.76e+04 2.20e+04)
[04/09 22:36:01     73s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1517.1M
[04/09 22:36:01     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.040556
[04/09 22:36:01     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:01     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1517.1M, EPOCH TIME: 1712727361.040846
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Iteration 12: Total net bbox = 2.933e+04 (1.29e+04 1.64e+04)
[04/09 22:36:01     73s]               Est.  stn bbox = 3.983e+04 (1.76e+04 2.23e+04)
[04/09 22:36:01     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1517.1M
[04/09 22:36:01     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.129690
[04/09 22:36:01     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:01     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.000, MEM:1517.1M, EPOCH TIME: 1712727361.130068
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Iteration 13: Total net bbox = 2.935e+04 (1.29e+04 1.65e+04)
[04/09 22:36:01     73s]               Est.  stn bbox = 3.984e+04 (1.76e+04 2.23e+04)
[04/09 22:36:01     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1517.1M
[04/09 22:36:01     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.235390
[04/09 22:36:01     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:01     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.000, MEM:1517.1M, EPOCH TIME: 1712727361.235758
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[04/09 22:36:01     73s] Iteration 14: Total net bbox = 2.935e+04 (1.29e+04 1.65e+04)
[04/09 22:36:01     73s]               Est.  stn bbox = 3.985e+04 (1.76e+04 2.23e+04)
[04/09 22:36:01     73s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1521.1M
[04/09 22:36:01     73s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1521.1M, EPOCH TIME: 1712727361.368363
[04/09 22:36:01     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 22:36:01     73s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1521.1M, EPOCH TIME: 1712727361.368736
[04/09 22:36:01     73s] Iteration 15: Total net bbox = 2.933e+04 (1.29e+04 1.64e+04)
[04/09 22:36:01     73s]               Est.  stn bbox = 3.983e+04 (1.76e+04 2.23e+04)
[04/09 22:36:01     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.1M
[04/09 22:36:01     73s] macro_flip: HPWL decrease ratio is 0.000000, horizontally flipped 0, vertically flipped 0
[04/09 22:36:01     73s] Iteration 16: Total net bbox = 2.965e+04 (1.32e+04 1.65e+04)
[04/09 22:36:01     73s]               Est.  stn bbox = 4.016e+04 (1.79e+04 2.23e+04)
[04/09 22:36:01     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1521.1M
[04/09 22:36:01     73s] *** cost = 2.965e+04 (1.32e+04 1.65e+04) (cpu for global=0:00:00.9) real=0:00:01.0***
[04/09 22:36:01     73s] Info: 0 clock gating cells identified, 0 (on average) moved 0/12
[04/09 22:36:01     73s] Saved padding area to DB
[04/09 22:36:01     73s] All LLGs are deleted
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:554).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1521.1M, EPOCH TIME: 1712727361.421963
[04/09 22:36:01     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1521.1M, EPOCH TIME: 1712727361.422952
[04/09 22:36:01     73s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 22:36:01     73s] Type 'man IMPSP-9025' for more detail.
[04/09 22:36:01     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1521.1M, EPOCH TIME: 1712727361.428257
[04/09 22:36:01     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1521.1M, EPOCH TIME: 1712727361.428577
[04/09 22:36:01     73s] Processing tracks to init pin-track alignment.
[04/09 22:36:01     73s] z: 2, totalTracks: 1
[04/09 22:36:01     73s] z: 4, totalTracks: 1
[04/09 22:36:01     73s] z: 6, totalTracks: 1
[04/09 22:36:01     73s] z: 8, totalTracks: 1
[04/09 22:36:01     73s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:36:01     73s] All LLGs are deleted
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1521.1M, EPOCH TIME: 1712727361.438793
[04/09 22:36:01     73s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.001, MEM:1521.1M, EPOCH TIME: 1712727361.440243
[04/09 22:36:01     73s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1521.1M, EPOCH TIME: 1712727361.441904
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1521.1M, EPOCH TIME: 1712727361.442445
[04/09 22:36:01     73s] Max number of tech site patterns supported in site array is 256.
[04/09 22:36:01     73s] Core basic site is unit
[04/09 22:36:01     73s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1521.1M, EPOCH TIME: 1712727361.491300
[04/09 22:36:01     73s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:36:01     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:36:01     73s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1521.1M, EPOCH TIME: 1712727361.491863
[04/09 22:36:01     73s] Fast DP-INIT is on for default
[04/09 22:36:01     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:36:01     73s] Atter site array init, number of instance map data is 0.
[04/09 22:36:01     73s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.076, MEM:1521.1M, EPOCH TIME: 1712727361.518892
[04/09 22:36:01     73s] 
[04/09 22:36:01     73s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:36:01     73s] OPERPROF:       Starting CMU at level 4, MEM:1521.1M, EPOCH TIME: 1712727361.525022
[04/09 22:36:01     73s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1521.1M, EPOCH TIME: 1712727361.526423
[04/09 22:36:01     73s] 
[04/09 22:36:01     73s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 22:36:01     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.088, MEM:1521.1M, EPOCH TIME: 1712727361.529793
[04/09 22:36:01     73s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1521.1M, EPOCH TIME: 1712727361.529963
[04/09 22:36:01     73s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1521.1M, EPOCH TIME: 1712727361.530125
[04/09 22:36:01     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1521.1MB).
[04/09 22:36:01     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.150, MEM:1521.1M, EPOCH TIME: 1712727361.579008
[04/09 22:36:01     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.151, MEM:1521.1M, EPOCH TIME: 1712727361.579364
[04/09 22:36:01     73s] TDRefine: refinePlace mode is spiral
[04/09 22:36:01     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.20964.1
[04/09 22:36:01     73s] OPERPROF: Starting RefinePlace at level 1, MEM:1521.1M, EPOCH TIME: 1712727361.579708
[04/09 22:36:01     73s] *** Starting refinePlace (0:01:14 mem=1521.1M) ***
[04/09 22:36:01     73s] Total net bbox length = 2.965e+04 (1.319e+04 1.646e+04) (ext = 2.008e+03)
[04/09 22:36:01     73s] 
[04/09 22:36:01     73s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:36:01     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 22:36:01     73s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1521.1M, EPOCH TIME: 1712727361.589602
[04/09 22:36:01     73s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1521.1M, EPOCH TIME: 1712727361.591547
[04/09 22:36:01     73s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:36:01     73s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:36:01     73s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1521.1M, EPOCH TIME: 1712727361.598365
[04/09 22:36:01     73s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1521.1M, EPOCH TIME: 1712727361.600146
[04/09 22:36:01     73s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1521.1M, EPOCH TIME: 1712727361.600332
[04/09 22:36:01     73s] Starting refinePlace ...
[04/09 22:36:01     73s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:36:01     73s] 
[04/09 22:36:01     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:36:01     73s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 22:36:01     73s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1521.1M, EPOCH TIME: 1712727361.642162
[04/09 22:36:01     73s] DDP initSite1 nrRow 346 nrJob 346
[04/09 22:36:01     73s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1521.1M, EPOCH TIME: 1712727361.642437
[04/09 22:36:01     73s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.002, MEM:1521.1M, EPOCH TIME: 1712727361.644272
[04/09 22:36:01     73s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1521.1M, EPOCH TIME: 1712727361.644585
[04/09 22:36:01     73s] DDP markSite nrRow 346 nrJob 346
[04/09 22:36:01     73s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.005, MEM:1521.1M, EPOCH TIME: 1712727361.649830
[04/09 22:36:01     73s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.008, MEM:1521.1M, EPOCH TIME: 1712727361.650069
[04/09 22:36:01     73s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1521.1M, EPOCH TIME: 1712727361.652904
[04/09 22:36:01     73s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1521.1M, EPOCH TIME: 1712727361.653116
[04/09 22:36:01     73s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.030, REAL:0.028, MEM:1521.1M, EPOCH TIME: 1712727361.681235
[04/09 22:36:01     73s] ** Cut row section cpu time 0:00:00.0.
[04/09 22:36:01     73s]  ** Cut row section real time 0:00:00.0.
[04/09 22:36:01     73s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.030, REAL:0.029, MEM:1521.1M, EPOCH TIME: 1712727361.681902
[04/09 22:36:01     73s]   Spread Effort: high, standalone mode, useDDP on.
[04/09 22:36:01     73s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1521.1MB) @(0:01:14 - 0:01:14).
[04/09 22:36:01     73s] Move report: preRPlace moves 168 insts, mean move: 1.49 um, max move: 3.80 um 
[04/09 22:36:01     73s] 	Max move on inst (rptr_empty/rptr_reg_8_): (441.21, 443.79) --> (439.08, 445.46)
[04/09 22:36:01     73s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_HVT
[04/09 22:36:01     73s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 22:36:01     73s] Placement tweakage begins.
[04/09 22:36:01     73s] wire length = 3.878e+04
[04/09 22:36:01     73s] wire length = 3.847e+04
[04/09 22:36:01     73s] Placement tweakage ends.
[04/09 22:36:01     73s] Move report: tweak moves 102 insts, mean move: 2.66 um, max move: 9.88 um 
[04/09 22:36:01     73s] 	Max move on inst (fifomem/g255__5115): (422.21, 453.82) --> (432.09, 453.82)
[04/09 22:36:01     73s] 
[04/09 22:36:01     73s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 22:36:01     73s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 22:36:01     73s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:36:01     73s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 22:36:01     73s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1521.1MB) @(0:01:14 - 0:01:14).
[04/09 22:36:01     73s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 22:36:01     73s] Move report: Detail placement moves 176 insts, mean move: 1.91 um, max move: 9.12 um 
[04/09 22:36:01     73s] 	Max move on inst (fifomem/g255__5115): (422.97, 453.82) --> (432.09, 453.82)
[04/09 22:36:01     73s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.1MB
[04/09 22:36:01     73s] Statistics of distance of Instance movement in refine placement:
[04/09 22:36:01     73s]   maximum (X+Y) =         9.12 um
[04/09 22:36:01     73s]   inst (fifomem/g255__5115) with max move: (422.968, 453.824) -> (432.088, 453.824)
[04/09 22:36:01     73s]   mean    (X+Y) =         1.91 um
[04/09 22:36:01     73s] Total instances flipped for legalization: 34
[04/09 22:36:01     73s] Summary Report:
[04/09 22:36:01     73s] Instances move: 176 (out of 230 movable)
[04/09 22:36:01     73s] Instances flipped: 34
[04/09 22:36:01     73s] Mean displacement: 1.91 um
[04/09 22:36:01     73s] Max displacement: 9.12 um (Instance: fifomem/g255__5115) (422.968, 453.824) -> (432.088, 453.824)
[04/09 22:36:01     73s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: OR2X1_RVT
[04/09 22:36:01     73s] Total instances moved : 176
[04/09 22:36:01     73s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.141, MEM:1521.1M, EPOCH TIME: 1712727361.741173
[04/09 22:36:01     73s] Total net bbox length = 2.952e+04 (1.299e+04 1.653e+04) (ext = 1.980e+03)
[04/09 22:36:01     73s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1521.1MB
[04/09 22:36:01     73s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1521.1MB) @(0:01:14 - 0:01:14).
[04/09 22:36:01     73s] *** Finished refinePlace (0:01:14 mem=1521.1M) ***
[04/09 22:36:01     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.20964.1
[04/09 22:36:01     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.170, REAL:0.163, MEM:1521.1M, EPOCH TIME: 1712727361.742319
[04/09 22:36:01     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1521.1M, EPOCH TIME: 1712727361.742491
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1330).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] All LLGs are deleted
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1521.1M, EPOCH TIME: 1712727361.751108
[04/09 22:36:01     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1521.1M, EPOCH TIME: 1712727361.752320
[04/09 22:36:01     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.016, MEM:1517.1M, EPOCH TIME: 1712727361.758587
[04/09 22:36:01     73s] *** End of Placement (cpu=0:00:01.5, real=0:00:01.0, mem=1517.1M) ***
[04/09 22:36:01     73s] Processing tracks to init pin-track alignment.
[04/09 22:36:01     73s] z: 2, totalTracks: 1
[04/09 22:36:01     73s] z: 4, totalTracks: 1
[04/09 22:36:01     73s] z: 6, totalTracks: 1
[04/09 22:36:01     73s] z: 8, totalTracks: 1
[04/09 22:36:01     73s] #spOpts: N=32 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 22:36:01     73s] All LLGs are deleted
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.771032
[04/09 22:36:01     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1517.1M, EPOCH TIME: 1712727361.772915
[04/09 22:36:01     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.773355
[04/09 22:36:01     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     73s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1517.1M, EPOCH TIME: 1712727361.774099
[04/09 22:36:01     73s] Max number of tech site patterns supported in site array is 256.
[04/09 22:36:01     73s] Core basic site is unit
[04/09 22:36:01     73s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1517.1M, EPOCH TIME: 1712727361.827782
[04/09 22:36:01     73s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 22:36:01     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 22:36:01     73s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1517.1M, EPOCH TIME: 1712727361.828230
[04/09 22:36:01     73s] Fast DP-INIT is on for default
[04/09 22:36:01     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 22:36:01     74s] Atter site array init, number of instance map data is 0.
[04/09 22:36:01     74s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1517.1M, EPOCH TIME: 1712727361.857045
[04/09 22:36:01     74s] 
[04/09 22:36:01     74s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 22:36:01     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.092, MEM:1517.1M, EPOCH TIME: 1712727361.864997
[04/09 22:36:01     74s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.880428
[04/09 22:36:01     74s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1517.1M, EPOCH TIME: 1712727361.884725
[04/09 22:36:01     74s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.015, MEM:1517.1M, EPOCH TIME: 1712727361.899750
[04/09 22:36:01     74s] default core: bins with density > 0.750 = 18.12 % ( 222 / 1225 )
[04/09 22:36:01     74s] Density distribution unevenness ratio = 74.695%
[04/09 22:36:01     74s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.020, MEM:1517.1M, EPOCH TIME: 1712727361.900314
[04/09 22:36:01     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1517.1M, EPOCH TIME: 1712727361.900643
[04/09 22:36:01     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     74s] All LLGs are deleted
[04/09 22:36:01     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 22:36:01     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1517.1M, EPOCH TIME: 1712727361.908764
[04/09 22:36:01     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1517.1M, EPOCH TIME: 1712727361.909996
[04/09 22:36:01     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.014, MEM:1517.1M, EPOCH TIME: 1712727361.914463
[04/09 22:36:01     74s] <CMD> deselectAll
[04/09 22:36:01     74s] <CMD> select_obj [ get_ports * ]
[04/09 22:36:01     74s] <CMD> select_obj {{port:fifo1_sram/rdata[7]} {port:fifo1_sram/rdata[6]} {port:fifo1_sram/rdata[5]} {port:fifo1_sram/rdata[4]} {port:fifo1_sram/rdata[3]} {port:fifo1_sram/rdata[2]} {port:fifo1_sram/rdata[1]} {port:fifo1_sram/rdata[0]} port:fifo1_sram/wfull port:fifo1_sram/rempty {port:fifo1_sram/wdata_in[7]} {port:fifo1_sram/wdata_in[6]} {port:fifo1_sram/wdata_in[5]} {port:fifo1_sram/wdata_in[4]} {port:fifo1_sram/wdata_in[3]} {port:fifo1_sram/wdata_in[2]} {port:fifo1_sram/wdata_in[1]} {port:fifo1_sram/wdata_in[0]} port:fifo1_sram/winc port:fifo1_sram/wclk port:fifo1_sram/wclk2x port:fifo1_sram/wrst_n port:fifo1_sram/rinc port:fifo1_sram/rclk port:fifo1_sram/rrst_n}
[04/09 22:36:01     74s] <CMD> select_obj {inst:fifo1_sram/fifomem/genblk1_0__U inst:fifo1_sram/fifomem/genblk1_1__U inst:fifo1_sram/fifomem/genblk1_2__U inst:fifo1_sram/fifomem/genblk1_3__U inst:fifo1_sram/fifomem/genblk1_4__U inst:fifo1_sram/fifomem/genblk1_5__U inst:fifo1_sram/fifomem/genblk1_6__U inst:fifo1_sram/fifomem/genblk1_7__U}
[04/09 22:36:01     74s] <CMD> select_obj {inst:fifo1_sram/io_b_rclk inst:fifo1_sram/io_b_rinc inst:fifo1_sram/io_b_rrst_n inst:fifo1_sram/io_b_wclk inst:fifo1_sram/io_b_wclk2x inst:fifo1_sram/io_b_winc inst:fifo1_sram/io_b_wrst_n inst:fifo1_sram/io_l_rdata_0_ inst:fifo1_sram/io_l_rdata_1_ inst:fifo1_sram/io_l_rdata_2_ inst:fifo1_sram/io_l_rdata_3_ inst:fifo1_sram/io_l_rdata_4_ inst:fifo1_sram/io_l_rdata_5_ inst:fifo1_sram/io_l_rdata_6_ inst:fifo1_sram/io_l_rdata_7_ inst:fifo1_sram/io_r_wdata_in_0_ inst:fifo1_sram/io_r_wdata_in_1_ inst:fifo1_sram/io_r_wdata_in_2_ inst:fifo1_sram/io_r_wdata_in_3_ inst:fifo1_sram/io_r_wdata_in_4_ inst:fifo1_sram/io_r_wdata_in_5_ inst:fifo1_sram/io_r_wdata_in_6_ inst:fifo1_sram/io_r_wdata_in_7_ inst:fifo1_sram/io_t_rempty inst:fifo1_sram/io_t_wfull}
[04/09 22:36:01     74s] <CMD> defOut -selected ../outputs/fifo1_sram.floorplan.innovus.macros.def
[04/09 22:36:01     74s] Writing DEF file '../outputs/fifo1_sram.floorplan.innovus.macros.def', current time is Tue Apr  9 22:36:01 2024 ...
[04/09 22:36:01     74s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[04/09 22:36:01     74s] DEF file '../outputs/fifo1_sram.floorplan.innovus.macros.def' is written, current time is Tue Apr  9 22:36:01 2024 ...
[04/09 22:37:07     88s] -format html requires a -file argument to report_metric
[04/09 22:37:19     91s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr  9 22:37:19 2024
  Total CPU time:     0:01:32
  Total real time:    0:03:33
  Peak memory (main): 1298.18MB

[04/09 22:37:19     91s] 
[04/09 22:37:19     91s] *** Memory Usage v#1 (Current mem = 1785.215M, initial mem = 390.141M) ***
[04/09 22:37:19     91s] 
[04/09 22:37:19     91s] *** Summary of all messages that are not suppressed in this session:
[04/09 22:37:19     91s] Severity  ID               Count  Summary                                  
[04/09 22:37:19     91s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/09 22:37:19     91s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[04/09 22:37:19     91s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[04/09 22:37:19     91s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 22:37:19     91s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/09 22:37:19     91s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/09 22:37:19     91s] WARNING   IMPSP-6008           1  There are no area I/O rows.              
[04/09 22:37:19     91s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 22:37:19     91s] WARNING   TCLCMD-1083          1  '%s'                                     
[04/09 22:37:19     91s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 22:37:19     91s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 22:37:19     91s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 22:37:19     91s] *** Message Summary: 156 warning(s), 0 error(s)
[04/09 22:37:19     91s] 
[04/09 22:37:19     91s] --- Ending "Innovus" (totcpu=0:01:31, real=0:03:31, mem=1785.2M) ---
