; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_add_div_index_put_lift_fresh_mul_sigmoid_sub_sum_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %6 = and i32 %5, 31, !dbg !10
  %7 = lshr i32 %5, 5, !dbg !10
  %8 = shl i32 %5, 2, !dbg !10
  %9 = and i32 %8, 252, !dbg !10
  %10 = zext nneg i32 %9 to i64, !dbg !11
  %11 = getelementptr float, ptr addrspace(1) %1, i64 %10, !dbg !11
  %12 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %11, i1 true) #3, !dbg !12
  %13 = extractvalue { i32, i32, i32, i32 } %12, 0, !dbg !12
  %14 = extractvalue { i32, i32, i32, i32 } %12, 1, !dbg !12
  %15 = extractvalue { i32, i32, i32, i32 } %12, 2, !dbg !12
  %16 = extractvalue { i32, i32, i32, i32 } %12, 3, !dbg !12
  %17 = bitcast i32 %13 to float, !dbg !12
  %18 = bitcast i32 %14 to float, !dbg !12
  %19 = bitcast i32 %15 to float, !dbg !12
  %20 = bitcast i32 %16 to float, !dbg !12
  %21 = getelementptr float, ptr addrspace(1) %2, i64 %10, !dbg !13
  %22 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !14
  %23 = extractvalue { i32, i32, i32, i32 } %22, 0, !dbg !14
  %24 = extractvalue { i32, i32, i32, i32 } %22, 1, !dbg !14
  %25 = extractvalue { i32, i32, i32, i32 } %22, 2, !dbg !14
  %26 = extractvalue { i32, i32, i32, i32 } %22, 3, !dbg !14
  %27 = bitcast i32 %23 to float, !dbg !14
  %28 = bitcast i32 %24 to float, !dbg !14
  %29 = bitcast i32 %25 to float, !dbg !14
  %30 = bitcast i32 %26 to float, !dbg !14
  %31 = fsub float 0.000000e+00, %17, !dbg !15
  %32 = fsub float 0.000000e+00, %18, !dbg !15
  %33 = fsub float 0.000000e+00, %19, !dbg !15
  %34 = fsub float 0.000000e+00, %20, !dbg !15
  %35 = fmul float %31, 0x3FF7154760000000, !dbg !19
  %36 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %35) #3, !dbg !19
  %37 = fmul float %32, 0x3FF7154760000000, !dbg !19
  %38 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %37) #3, !dbg !19
  %39 = fmul float %33, 0x3FF7154760000000, !dbg !19
  %40 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %39) #3, !dbg !19
  %41 = fmul float %34, 0x3FF7154760000000, !dbg !19
  %42 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %41) #3, !dbg !19
  %43 = fadd float %36, 1.000000e+00, !dbg !20
  %44 = fadd float %38, 1.000000e+00, !dbg !20
  %45 = fadd float %40, 1.000000e+00, !dbg !20
  %46 = fadd float %42, 1.000000e+00, !dbg !20
  %47 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %43) #3, !dbg !21
  %48 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %44) #3, !dbg !21
  %49 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %45) #3, !dbg !21
  %50 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %46) #3, !dbg !21
  %51 = fcmp olt float %49, 5.000000e-01, !dbg !22
  %52 = fcmp olt float %50, 5.000000e-01, !dbg !22
  %53 = select i1 %51, float 0.000000e+00, float %49, !dbg !23
  %54 = select i1 %52, float 0.000000e+00, float %50, !dbg !23
  %55 = fcmp oge float %53, 5.000000e-01, !dbg !24
  %56 = fcmp oge float %54, 5.000000e-01, !dbg !24
  %57 = insertelement <2 x float> poison, float %47, i64 0, !dbg !22
  %58 = insertelement <2 x float> %57, float %48, i64 1, !dbg !22
  %59 = fcmp olt <2 x float> %58, splat (float 5.000000e-01), !dbg !22
  %60 = select <2 x i1> %59, <2 x float> zeroinitializer, <2 x float> %58, !dbg !23
  %61 = fcmp oge <2 x float> %60, splat (float 5.000000e-01), !dbg !24
  %62 = select <2 x i1> %61, <2 x float> splat (float 1.000000e+00), <2 x float> %60, !dbg !25
  %63 = select i1 %55, float 1.000000e+00, float %53, !dbg !25
  %64 = select i1 %56, float 1.000000e+00, float %54, !dbg !25
  %65 = extractelement <2 x float> %62, i64 0, !dbg !26
  %66 = fmul float %65, %27, !dbg !29
  %67 = extractelement <2 x float> %62, i64 1, !dbg !26
  %68 = fmul float %67, %28, !dbg !29
  %69 = fmul float %63, %29, !dbg !29
  %70 = fmul float %64, %30, !dbg !29
  %71 = fadd float %66, %68, !dbg !30
  %72 = fadd float %71, %69, !dbg !30
  %73 = fadd float %72, %70, !dbg !30
  %74 = bitcast float %73 to i32, !dbg !32
  %75 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %74, i32 16, i32 31), !dbg !32
  %76 = bitcast i32 %75 to float, !dbg !32
  %77 = fadd float %73, %76, !dbg !30
  %78 = bitcast float %77 to i32, !dbg !32
  %79 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %78, i32 8, i32 31), !dbg !32
  %80 = bitcast i32 %79 to float, !dbg !32
  %81 = fadd float %77, %80, !dbg !30
  %82 = bitcast float %81 to i32, !dbg !32
  %83 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %82, i32 4, i32 31), !dbg !32
  %84 = bitcast i32 %83 to float, !dbg !32
  %85 = fadd float %81, %84, !dbg !30
  %86 = bitcast float %85 to i32, !dbg !32
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %86, i32 2, i32 31), !dbg !32
  %88 = bitcast i32 %87 to float, !dbg !32
  %89 = fadd float %85, %88, !dbg !30
  %90 = bitcast float %89 to i32, !dbg !32
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %90, i32 1, i32 31), !dbg !32
  %92 = bitcast i32 %91 to float, !dbg !32
  %93 = fadd float %89, %92, !dbg !30
  %94 = icmp eq i32 %6, 0, !dbg !32
  %95 = and i32 %7, 1, !dbg !32
  %96 = zext nneg i32 %95 to i64, !dbg !32
  %97 = getelementptr float, ptr addrspace(3) @global_smem, i64 %96, !dbg !32
  %98 = bitcast float %93 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %97, <1 x i32> %98, i1 %94) #3, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %99 = icmp slt i32 %5, 2, !dbg !32
  %100 = sext i32 %5 to i64, !dbg !32
  %101 = getelementptr float, ptr addrspace(3) @global_smem, i64 %100, !dbg !32
  %102 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %101, i1 %99) #3, !dbg !32
  %103 = bitcast i32 %102 to float, !dbg !32
  %104 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %102, i32 1, i32 31), !dbg !32
  %105 = bitcast i32 %104 to float, !dbg !32
  %106 = fadd float %103, %105, !dbg !30
  %107 = and i32 %5, 1, !dbg !32
  %108 = icmp eq i32 %107, 0, !dbg !32
  %109 = and i1 %99, %108, !dbg !32
  %110 = bitcast float %106 to <1 x i32>, !dbg !32
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %101, <1 x i32> %110, i1 %109) #3, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %111 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !32
  %112 = fadd float %111, 0.000000e+00, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %113 = fadd float %65, %67, !dbg !26
  %114 = fadd float %113, %63, !dbg !26
  %115 = fadd float %114, %64, !dbg !26
  %116 = bitcast float %115 to i32, !dbg !37
  %117 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %116, i32 16, i32 31), !dbg !37
  %118 = bitcast i32 %117 to float, !dbg !37
  %119 = fadd float %115, %118, !dbg !26
  %120 = bitcast float %119 to i32, !dbg !37
  %121 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %120, i32 8, i32 31), !dbg !37
  %122 = bitcast i32 %121 to float, !dbg !37
  %123 = fadd float %119, %122, !dbg !26
  %124 = bitcast float %123 to i32, !dbg !37
  %125 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %124, i32 4, i32 31), !dbg !37
  %126 = bitcast i32 %125 to float, !dbg !37
  %127 = fadd float %123, %126, !dbg !26
  %128 = bitcast float %127 to i32, !dbg !37
  %129 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %128, i32 2, i32 31), !dbg !37
  %130 = bitcast i32 %129 to float, !dbg !37
  %131 = fadd float %127, %130, !dbg !26
  %132 = bitcast float %131 to i32, !dbg !37
  %133 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %132, i32 1, i32 31), !dbg !37
  %134 = bitcast i32 %133 to float, !dbg !37
  %135 = fadd float %131, %134, !dbg !26
  %136 = bitcast float %135 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %97, <1 x i32> %136, i1 %94) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %137 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %101, i1 %99) #3, !dbg !37
  %138 = bitcast i32 %137 to float, !dbg !37
  %139 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %137, i32 1, i32 31), !dbg !37
  %140 = bitcast i32 %139 to float, !dbg !37
  %141 = fadd float %138, %140, !dbg !26
  %142 = bitcast float %141 to <1 x i32>, !dbg !37
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %101, <1 x i32> %142, i1 %109) #3, !dbg !37
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %143 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !37
  %144 = fadd float %143, 0.000000e+00, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %145 = fadd float %27, %28, !dbg !42
  %146 = fadd float %145, %29, !dbg !42
  %147 = fadd float %146, %30, !dbg !42
  %148 = bitcast float %147 to i32, !dbg !40
  %149 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %148, i32 16, i32 31), !dbg !40
  %150 = bitcast i32 %149 to float, !dbg !40
  %151 = fadd float %147, %150, !dbg !42
  %152 = bitcast float %151 to i32, !dbg !40
  %153 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %152, i32 8, i32 31), !dbg !40
  %154 = bitcast i32 %153 to float, !dbg !40
  %155 = fadd float %151, %154, !dbg !42
  %156 = bitcast float %155 to i32, !dbg !40
  %157 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %156, i32 4, i32 31), !dbg !40
  %158 = bitcast i32 %157 to float, !dbg !40
  %159 = fadd float %155, %158, !dbg !42
  %160 = bitcast float %159 to i32, !dbg !40
  %161 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %160, i32 2, i32 31), !dbg !40
  %162 = bitcast i32 %161 to float, !dbg !40
  %163 = fadd float %159, %162, !dbg !42
  %164 = bitcast float %163 to i32, !dbg !40
  %165 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %164, i32 1, i32 31), !dbg !40
  %166 = bitcast i32 %165 to float, !dbg !40
  %167 = fadd float %163, %166, !dbg !42
  %168 = bitcast float %167 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %97, <1 x i32> %168, i1 %94) #3, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %169 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %101, i1 %99) #3, !dbg !40
  %170 = bitcast i32 %169 to float, !dbg !40
  %171 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %169, i32 1, i32 31), !dbg !40
  %172 = bitcast i32 %171 to float, !dbg !40
  %173 = fadd float %170, %172, !dbg !42
  %174 = bitcast float %173 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %101, <1 x i32> %174, i1 %109) #3, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %175 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !40
  %176 = fadd float %175, 0.000000e+00, !dbg !43
  %177 = fadd float %112, 1.000000e+00, !dbg !45
  %178 = fadd float %144, %176, !dbg !46
  %179 = fsub float %178, %112, !dbg !47
  %180 = fadd float %179, 1.000000e+00, !dbg !48
  %181 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %177, float %180) #3, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %urem = and i32 %5, 63, !dbg !51
  %182 = icmp eq i32 %urem, 0, !dbg !51
  %183 = bitcast float %181 to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %183, ptr addrspace(1) %0, i1 %182) #3, !dbg !51
  ret void, !dbg !52
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cq2zw6fyvlv4qsqvovf2lfoqa6mlcgwvfzc5ygxd4c2eirgil7hw.py", directory: "inductor_cache/q2")
!4 = !{ptr @triton_per_fused_add_div_index_put_lift_fresh_mul_sigmoid_sub_sum_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_div_index_put_lift_fresh_mul_sigmoid_sub_sum_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_div_index_put_lift_fresh_mul_sigmoid_sub_sum_0", linkageName: "triton_per_fused_add_div_index_put_lift_fresh_mul_sigmoid_sub_sum_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 31, column: 30, scope: !7)
!12 = !DILocation(line: 31, column: 35, scope: !7)
!13 = !DILocation(line: 32, column: 30, scope: !7)
!14 = !DILocation(line: 32, column: 35, scope: !7)
!15 = !DILocation(line: 47, column: 30, scope: !16, inlinedAt: !18)
!16 = distinct !DILexicalBlockFile(scope: !7, file: !17, discriminator: 0)
!17 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!18 = !DILocation(line: 33, column: 22, scope: !7)
!19 = !DILocation(line: 47, column: 29, scope: !16, inlinedAt: !18)
!20 = !DILocation(line: 47, column: 20, scope: !16, inlinedAt: !18)
!21 = !DILocation(line: 47, column: 16, scope: !16, inlinedAt: !18)
!22 = !DILocation(line: 35, column: 18, scope: !7)
!23 = !DILocation(line: 37, column: 32, scope: !7)
!24 = !DILocation(line: 38, column: 19, scope: !7)
!25 = !DILocation(line: 40, column: 32, scope: !7)
!26 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !28)
!27 = distinct !DILexicalBlockFile(scope: !16, file: !17, discriminator: 0)
!28 = !DILocation(line: 45, column: 59, scope: !7)
!29 = !DILocation(line: 41, column: 19, scope: !7)
!30 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !31)
!31 = !DILocation(line: 43, column: 59, scope: !7)
!32 = !DILocation(line: 267, column: 36, scope: !16, inlinedAt: !31)
!33 = !DILocation(line: 73, column: 15, scope: !34, inlinedAt: !36)
!34 = distinct !DILexicalBlockFile(scope: !7, file: !35, discriminator: 0)
!35 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!36 = !DILocation(line: 43, column: 45, scope: !7)
!37 = !DILocation(line: 267, column: 36, scope: !16, inlinedAt: !28)
!38 = !DILocation(line: 73, column: 15, scope: !34, inlinedAt: !39)
!39 = !DILocation(line: 45, column: 45, scope: !7)
!40 = !DILocation(line: 267, column: 36, scope: !16, inlinedAt: !41)
!41 = !DILocation(line: 47, column: 59, scope: !7)
!42 = !DILocation(line: 256, column: 15, scope: !27, inlinedAt: !41)
!43 = !DILocation(line: 73, column: 15, scope: !34, inlinedAt: !44)
!44 = !DILocation(line: 47, column: 45, scope: !7)
!45 = !DILocation(line: 48, column: 20, scope: !7)
!46 = !DILocation(line: 49, column: 20, scope: !7)
!47 = !DILocation(line: 50, column: 20, scope: !7)
!48 = !DILocation(line: 51, column: 20, scope: !7)
!49 = !DILocation(line: 52, column: 20, scope: !7)
!50 = !DILocation(line: 53, column: 4, scope: !7)
!51 = !DILocation(line: 54, column: 63, scope: !7)
!52 = !DILocation(line: 54, column: 4, scope: !7)
