verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/seven_seg_10.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/decoder_11.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/counter_9.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/test_input_8.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/test_fsm_refactor_6.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/multi_seven_seg_3.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/decimal_counter_12.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/test_auto_clock_7.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/multi_dec_ctr_4.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/edge_detector_2.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/counter_5.v"
verilog work "C:/Users/Peng Hiang/Documents/mojo/io/work/planAhead/io/io.srcs/sources_1/imports/verilog/mojo_top_0.v"
