
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157949                       # Simulator instruction rate (inst/s)
host_mem_usage                              201491176                       # Number of bytes of host memory used
host_op_rate                                   185158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34411.10                       # Real time elapsed on the host
host_tick_rate                               29548819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5435186310                       # Number of instructions simulated
sim_ops                                    6371476188                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2394185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4788178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.747196                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       329773660                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    344421221                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1690168                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    507259081                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11787409                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     12082717                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       295308                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       692214334                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        76167324                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1269933927                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1252622922                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1688974                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          678263158                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     252458653                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     15526534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     83751300                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3435186309                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4013990463                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2427394163                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.653621                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.622093                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1414224524     58.26%     58.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    218409231      9.00%     67.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    253119374     10.43%     77.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49365774      2.03%     79.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    150990446      6.22%     85.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     40093782      1.65%     87.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     23981409      0.99%     88.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     24750970      1.02%     89.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    252458653     10.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2427394163                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     74630993                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3444709094                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             716135738                       # Number of loads committed
system.switch_cpus.commit.membars            17251410                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2483456541     61.87%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    201781841      5.03%     66.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     28681056      0.71%     67.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18976704      0.47%     68.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7807818      0.19%     68.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     25877142      0.64%     68.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     31138280      0.78%     69.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4356102      0.11%     69.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     27009584      0.67%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1725088      0.04%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    716135738     17.84%     88.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    467044569     11.64%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4013990463                       # Class of committed instruction
system.switch_cpus.commit.refs             1183180307                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         239243263                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3435186309                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4013990463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.709827                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.709827                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1549792092                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1221                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    329102905                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4114826588                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        229010501                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         532608346                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1742158                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4954                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     125232221                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           692214334                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         411348784                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2023970650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        349707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3547417656                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3486704                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.283882                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    412671204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    417728393                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.454821                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438385327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.696004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.848362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1638438819     67.19%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        124223077      5.09%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         47616553      1.95%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         80137067      3.29%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         56308567      2.31%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         62680199      2.57%     82.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        130405001      5.35%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34029871      1.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        264546173     10.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438385327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1976157                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        684599020                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.671897                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1215709807                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          469963660                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       180701615                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     729381099                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     15580912                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        59145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    472146927                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4097723750                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     745746147                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2652759                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4076733017                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         820161                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      61802383                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1742158                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      64031762                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        68650                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    200622289                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1392                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        77696                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     16928591                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13245345                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5102352                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        77696                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       977455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       998702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4099896275                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4058338660                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581452                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2383892116                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.664354                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4058752198                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4883828316                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2889403004                       # number of integer regfile writes
system.switch_cpus.ipc                       1.408794                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.408794                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2504913835     61.40%     61.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    201814247      4.95%     66.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     30417069      0.75%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18977215      0.47%     67.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8220480      0.20%     67.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     26717315      0.65%     68.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     31138285      0.76%     69.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5214748      0.13%     69.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     33392781      0.82%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1725088      0.04%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          106      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    745825960     18.28%     88.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    471028649     11.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4079385778                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            70493238                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017280                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8559691     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3432082      4.87%     17.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     17.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     17.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     17.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            49      0.00%     17.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2582652      3.66%     20.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2011779      2.85%     23.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       849446      1.21%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       25251976     35.82%     60.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      27805560     39.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3868934268                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  10115661357                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3799207645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3842831306                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4082142837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4079385778                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     15580913                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     83733178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5705                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        54379                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    166399366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438385327                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.672987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.144790                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1153382668     47.30%     47.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    350156023     14.36%     61.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    252738158     10.36%     72.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    168843363      6.92%     78.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    170570980      7.00%     85.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    147361148      6.04%     91.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    107204127      4.40%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     50121952      2.06%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     38006908      1.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438385327                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.672985                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      280944748                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    551994467                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    259131015                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    338703223                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     32606278                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     34303343                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    729381099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    472146927                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4545196870                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      178942817                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       293118551                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4450134916                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       89041523                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        282421161                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      260981228                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      19131254                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7285945301                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4103864617                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4564723036                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         600572426                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       26830718                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1742158                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     429334207                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        114587969                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4884117068                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    831196815                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     23582901                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         691264845                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     15580925                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    383406676                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6272675895                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8206490621                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        315933120                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       200592282                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        38705                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           38                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10551116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21102230                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1369                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2383771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       588223                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1805771                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2383771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3584243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3598119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7182362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7182362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    190470528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    191277568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    381748096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               381748096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2394184                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2394184    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2394184                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5876739248                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5903611314                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22728859900                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10466191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2411423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10534647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10466141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31653195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31653345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1583905920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1583918720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2395005                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75292544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12946120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003098                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12906045     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40037      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     38      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12946120                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11840810910                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21998970525                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            104666                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    152932736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         152935808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37534720                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37534720                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1194787                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1194811                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       293240                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            293240                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         3021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    150404817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            150407839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            3021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      36914286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            36914286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      36914286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         3021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    150404817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           187322124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    586480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2385193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000722491652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        33080                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        33080                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4097594                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            553884                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1194811                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    293240                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2389622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  586480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  4381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           167617                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           178063                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           182475                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           147478                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           149026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           163428                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           156012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           143731                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           147240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           138128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          139120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          148053                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          143332                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          122254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          127804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          131480                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            62144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            49330                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            51190                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            28352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            35736                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            47386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            33058                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            27714                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            29206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            27666                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           28741                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           36542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           33470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27716                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           25996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           42210                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.09                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 60758216963                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11926205000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           105481485713                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25472.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44222.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1225743                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 311852                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.39                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               53.17                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2389622                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              586480                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1127147                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1127101                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  65351                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  65205                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    224                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    213                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 26645                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 27794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 32834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 33041                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 33092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 33096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 33096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 33095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 33105                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 33144                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 33203                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 33323                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 33381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 33561                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 33437                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 33092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 33081                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 33081                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1359                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1434101                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   132.618565                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.359917                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    37.374284                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        48380      3.37%      3.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1326420     92.49%     95.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        50411      3.52%     99.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         6821      0.48%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1442      0.10%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          358      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          101      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           40      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          128      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1434101                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        33080                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     72.104807                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    68.410346                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    23.228732                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           67      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          408      1.23%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1228      3.71%      5.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         2517      7.61%     12.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3835     11.59%     24.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         4543     13.73%     38.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         4818     14.56%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         4270     12.91%     65.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3598     10.88%     76.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2579      7.80%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1889      5.71%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1247      3.77%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          844      2.55%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          537      1.62%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          326      0.99%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          174      0.53%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           99      0.30%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           41      0.12%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           30      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           17      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        33080                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        33080                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.728446                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.707419                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.851955                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            5231     15.81%     15.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1157      3.50%     19.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           24858     75.15%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1083      3.27%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             713      2.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              25      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              13      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        33080                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             152655424                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 280384                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               37533248                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              152935808                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37534720                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      150.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       36.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   150.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    36.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.46                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016807244309                       # Total gap between requests
system.mem_ctrls0.avgGap                    683314.78                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    152652352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     37533248                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 3021.221034857416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 150129067.995722174644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 36912838.009153656662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2389574                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       586480                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2014994                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 105479470719                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23600954735454                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41979.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     44141.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  40241704.30                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4761587460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2530843755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7835514540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1313075340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    267816810780                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    164924080800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      529447750275                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       520.696185                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 426171997655                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 556682033697                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5477907960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2911569540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9195106200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1748230200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    287558139480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    148299574080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      535456365060                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       526.605480                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 382858054835                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 599995976517                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    153516544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         153519744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     37757824                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       37757824                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1199348                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1199373                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       294983                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            294983                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    150978975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            150982122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37133702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37133702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37133702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    150978975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           188115824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    589966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2394376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000674508656                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        33255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        33255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4112145                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            557157                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1199373                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    294983                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2398746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  589966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  4320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           160891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           186944                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           178978                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           147055                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           149115                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           167229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           156036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           142333                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           141896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           140778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          141802                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          151304                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          141460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          129672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          125294                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          133639                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            60662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            50168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            50574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            29072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            36800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            47924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            34094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            27130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            29584                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            26845                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           29918                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           37182                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           34168                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           28648                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           25558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           41620                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 61002980164                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11972130000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           105898467664                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25477.08                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44227.08                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1230371                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 313070                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.38                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.07                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2398746                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              589966                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1131304                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1131215                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  65876                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  65779                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    124                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    124                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 26819                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 28071                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 32972                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 33210                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 33256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 33266                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 33271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 33271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 33280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 33292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 33389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 33537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 33580                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 33784                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 33654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 33282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 33256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 33255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1499                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1440930                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   132.553015                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.310732                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    37.182432                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        49037      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1332497     92.47%     95.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        50581      3.51%     99.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         6878      0.48%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1348      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          321      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           80      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           54      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          134      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1440930                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        33255                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     72.001022                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    68.277516                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.293000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           62      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          425      1.28%      1.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1281      3.85%      5.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         2632      7.91%     13.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         3783     11.38%     24.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         4655     14.00%     38.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         4599     13.83%     52.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         4331     13.02%     65.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3526     10.60%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2732      8.22%     84.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         1927      5.79%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1285      3.86%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          805      2.42%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          523      1.57%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          305      0.92%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          182      0.55%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           87      0.26%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           47      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           32      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           19      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        33255                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        33255                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.740099                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.719081                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.852485                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5109     15.36%     15.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1272      3.82%     19.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           24902     74.88%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1146      3.45%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             782      2.35%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              39      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        33255                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             153243264                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 276480                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               37756608                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              153519744                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            37757824                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      150.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   150.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.47                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016807308527                       # Total gap between requests
system.mem_ctrls1.avgGap                    680431.78                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    153240064                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     37756608                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 150707065.344953328371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37132505.955229751766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2398696                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       589966                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1727912                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 105896739752                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23576104380397                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     34558.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     44147.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  39961801.83                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4797573060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2549966760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7895733300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1323390060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    268124193540                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    164665136160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      529621830480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       520.867388                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 425490988485                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 557363042867                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5490681420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2918362590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9200468340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1756133280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    287116415700                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    148671773760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      535419672690                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       526.569394                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 383827043965                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 599026987387                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      8156930                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8156931                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      8156930                       # number of overall hits
system.l2.overall_hits::total                 8156931                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2394135                       # number of demand (read+write) misses
system.l2.demand_misses::total                2394184                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2394135                       # number of overall misses
system.l2.overall_misses::total               2394184                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4414779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 229853577957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     229857992736                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4414779                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 229853577957                       # number of overall miss cycles
system.l2.overall_miss_latency::total    229857992736                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10551065                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10551115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10551065                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10551115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.226909                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.226913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.226909                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.226913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90097.530612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 96006.941111                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96006.820168                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90097.530612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 96006.941111                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96006.820168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              588223                       # number of writebacks
system.l2.writebacks::total                    588223                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2394135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2394184                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2394135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2394184                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3994745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 209383412250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 209387406995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3994745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 209383412250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 209387406995                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.226909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.226909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81525.408163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87456.811019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87456.689626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81525.408163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87456.811019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87456.689626                       # average overall mshr miss latency
system.l2.replacements                        2395005                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1823200                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1823200                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1823200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1823200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          358                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           358                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        74511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74511                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    965687349                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     965687349                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        84924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.122616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.122616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92738.629502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92738.629502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    876609299                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    876609299                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.122616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.122616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84184.125516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84184.125516                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4414779                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4414779                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90097.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90097.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3994745                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3994745                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81525.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81525.408163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8082419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8082419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2383722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2383722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 228887890608                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 228887890608                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10466141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10466141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.227756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.227756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96021.218333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96021.218333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2383722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2383722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 208506802951                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 208506802951                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.227756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.227756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87471.107349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87471.107349                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    28180501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2399101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.746275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.011633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       369.604321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.067382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3703.316664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.090235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.904130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          943                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          610                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 339411405                       # Number of tag accesses
system.l2.tags.data_accesses                339411405                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    411348705                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2411637996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    411348705                       # number of overall hits
system.cpu.icache.overall_hits::total      2411637996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1008                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total          1008                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6336732                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6336732                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6336732                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6336732                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    411348783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2411639004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    411348783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2411639004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81240.153846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6286.440476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81240.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6286.440476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          356                       # number of writebacks
system.cpu.icache.writebacks::total               356                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           50                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4489005                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4489005                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4489005                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4489005                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89780.100000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89780.100000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89780.100000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89780.100000                       # average overall mshr miss latency
system.cpu.icache.replacements                    356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    411348705                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2411637996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1008                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6336732                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6336732                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    411348783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2411639004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81240.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6286.440476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4489005                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4489005                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89780.100000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89780.100000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2411638976                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2460856.097959                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.372719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.562003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94053922136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94053922136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    933983601                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1600205622                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    933983601                       # number of overall hits
system.cpu.dcache.overall_hits::total      1600205622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     33894273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39503935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     33894273                       # number of overall misses
system.cpu.dcache.overall_misses::total      39503935                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1241935383584                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1241935383584                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1241935383584                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1241935383584                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    967877874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1639709557                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    967877874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1639709557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024092                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 36641.452188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31438.270228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 36641.452188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31438.270228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       765414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             81356                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.408206                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   110.533333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2889593                       # number of writebacks
system.cpu.dcache.writebacks::total           2889593                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     23350084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23350084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     23350084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23350084                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10544189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10544189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10544189                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10544189                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 316158904110                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 316158904110                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 316158904110                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 316158904110                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010894                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29984.184095                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29984.184095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29984.184095                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29984.184095                       # average overall mshr miss latency
system.cpu.dcache.replacements               16165405                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    482653454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       884930907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     33704900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      38952161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1234062144297                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1234062144297                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    516358354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    923883068                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36613.731069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31681.480889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     23245635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23245635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10459265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10459265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 314415621015                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 314415621015                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30060.967096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30060.967096                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    451330147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      715274715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       189373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       551774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7873239287                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7873239287                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    451519520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    715826489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41575.300001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14268.956651                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       104449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        84924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        84924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1743283095                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1743283095                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20527.566942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20527.566942                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15512907                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     21440715                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data        13767                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        18701                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    138050352                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    138050352                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15526674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     21459416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000887                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000871                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10027.627806                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7381.977007                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         6891                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6891                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         6876                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6876                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     68830854                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     68830854                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000443                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000320                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10010.304538                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10010.304538                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15526428                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     21459170                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15526428                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     21459170                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1659271168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16165661                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.641715                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.918308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.081006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499681                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       53860266237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      53860266237                       # Number of data accesses

---------- End Simulation Statistics   ----------
