

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:17:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Col_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.830 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       18|       18|         5|          2|          1|     8|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     536|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     186|    -|
|Register         |        -|      -|     157|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     157|     854|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_214_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln13_fu_418_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln28_1_fu_412_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_fu_387_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln35_1_fu_711_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_697_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_495_p2              |     +    |      0|  0|  10|           1|           2|
    |f_fu_220_p2              |     +    |      0|  0|  10|           1|           2|
    |r_fu_270_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_1_fu_584_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_590_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_674_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_680_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_792_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_798_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_264_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_480_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_208_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln13_fu_226_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_258_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_756_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_762_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_774_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_780_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_468_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_548_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_554_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_566_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_572_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_638_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_644_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_656_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_662_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_462_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_1_fu_276_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln25_2_fu_304_p2      |    or    |      0|  0|   2|           2|           1|
    |or_ln25_fu_202_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln26_fu_367_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_560_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_578_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_650_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_668_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_768_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_786_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_474_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_424_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln25_1_fu_296_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_328_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_3_fu_359_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_fu_282_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_595_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_686_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_232_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_5_fu_240_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_6_fu_320_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_7_fu_351_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_486_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_252_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 536|         292|         233|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_178_p4               |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_145_p4               |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten21_phi_fu_134_p4  |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_156_p4    |   9|          2|    4|          8|
    |ap_phi_mux_r_0_phi_fu_167_p4               |   9|          2|    2|          4|
    |c_0_reg_174                                |   9|          2|    2|          4|
    |conv_1_out_address0                        |  15|          3|    5|         15|
    |conv_1_out_address1                        |  15|          3|    5|         15|
    |f_0_reg_141                                |   9|          2|    2|          4|
    |grp_fu_185_p1                              |  15|          3|   32|         96|
    |grp_fu_191_p1                              |  15|          3|   32|         96|
    |indvar_flatten21_reg_130                   |   9|          2|    4|          8|
    |indvar_flatten_reg_152                     |   9|          2|    4|          8|
    |r_0_reg_163                                |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  104|        285|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln10_reg_820                  |   4|   0|    4|          0|
    |add_ln28_1_reg_864                |   7|   0|    7|          0|
    |add_ln28_1_reg_864_pp0_iter1_reg  |   7|   0|    7|          0|
    |add_ln35_1_reg_908                |   5|   0|    5|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |c_0_reg_174                       |   2|   0|    2|          0|
    |c_reg_896                         |   2|   0|    2|          0|
    |conv_1_out_load_1_reg_885         |  32|   0|   32|          0|
    |f_0_reg_141                       |   2|   0|    2|          0|
    |icmp_ln10_reg_816                 |   1|   0|    1|          0|
    |icmp_ln10_reg_816_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten21_reg_130          |   4|   0|    4|          0|
    |indvar_flatten_reg_152            |   4|   0|    4|          0|
    |r_0_reg_163                       |   2|   0|    2|          0|
    |select_ln13_reg_869               |   4|   0|    4|          0|
    |select_ln25_1_reg_838             |   2|   0|    2|          0|
    |select_ln25_3_reg_854             |   1|   0|    2|          1|
    |select_ln25_reg_832               |   2|   0|    2|          0|
    |select_ln28_2_reg_901             |  32|   0|   32|          0|
    |select_ln28_5_reg_825             |   2|   0|    2|          0|
    |select_ln28_reg_879               |  32|   0|   32|          0|
    |tmp_7_reg_891                     |   1|   0|    1|          0|
    |trunc_ln26_reg_844                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 157|   0|  158|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

