From 45bb49ec985c7fefd16d452b33f3b43d452fb665 Mon Sep 17 00:00:00 2001
From: Guo Ren <guoren@linux.alibaba.com>
Date: Thu, 13 May 2021 15:56:32 +0800
Subject: [PATCH 72/72] boot/dts: Add specific cpuinfo

ice.dts & ligh_mpw.dts

Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
---
 arch/riscv/boot/dts/thead/ice.dts       | 14 +++++++++++++
 arch/riscv/boot/dts/thead/light_mpw.dts | 28 +++++++++++++++++++++++++
 arch/riscv/kernel/cpu.c                 | 12 +++++------
 3 files changed, 48 insertions(+), 6 deletions(-)

diff --git a/arch/riscv/boot/dts/thead/ice.dts b/arch/riscv/boot/dts/thead/ice.dts
index 772d10f9bd3d..9c6e6e2e5313 100644
--- a/arch/riscv/boot/dts/thead/ice.dts
+++ b/arch/riscv/boot/dts/thead/ice.dts
@@ -26,6 +26,13 @@
 			compatible = "riscv";
 			riscv,isa = "rv64imafdcsu";
 			mmu-type = "riscv,sv39";
+			cpu-freq = "1.2Ghz";
+			cpu-icache = "64KB";
+			cpu-dcache = "64KB";
+			cpu-l2cache = "2MB";
+			cpu-tlb = "1024 4-ways";
+			cpu-cacheline = "64Bytes";
+			cpu-vector = "0.7.1";
 			cpu0_intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
@@ -39,6 +46,13 @@
 			compatible = "riscv";
 			riscv,isa = "rv64imafdcsu";
 			mmu-type = "riscv,sv39";
+			cpu-freq = "1.2Ghz";
+			cpu-icache = "64KB";
+			cpu-dcache = "64KB";
+			cpu-l2cache = "2MB";
+			cpu-tlb = "1024 4-ways";
+			cpu-cacheline = "64Bytes";
+			cpu-vector = "0.7.1";
 			cpu1_intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
diff --git a/arch/riscv/boot/dts/thead/light_mpw.dts b/arch/riscv/boot/dts/thead/light_mpw.dts
index d60a737e92d9..9ded4be25d13 100644
--- a/arch/riscv/boot/dts/thead/light_mpw.dts
+++ b/arch/riscv/boot/dts/thead/light_mpw.dts
@@ -21,6 +21,13 @@
 			compatible = "riscv";
 			riscv,isa = "rv64imafdcvsu";
 			mmu-type = "riscv,sv39";
+			cpu-freq = "1.5Ghz";
+			cpu-icache = "64KB";
+			cpu-dcache = "64KB";
+			cpu-l2cache = "2MB";
+			cpu-tlb = "1024 4-ways";
+			cpu-cacheline = "64Bytes";
+			cpu-vector = "0.7.1";
 			cpu0_intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
@@ -34,6 +41,13 @@
 			compatible = "riscv";
 			riscv,isa = "rv64imafdcvsu";
 			mmu-type = "riscv,sv39";
+			cpu-freq = "1.5Ghz";
+			cpu-icache = "64KB";
+			cpu-dcache = "64KB";
+			cpu-l2cache = "2MB";
+			cpu-tlb = "1024 4-ways";
+			cpu-cacheline = "64Bytes";
+			cpu-vector = "0.7.1";
 			cpu1_intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
@@ -47,6 +61,13 @@
 			compatible = "riscv";
 			riscv,isa = "rv64imafdcvsu";
 			mmu-type = "riscv,sv39";
+			cpu-freq = "1.5Ghz";
+			cpu-icache = "64KB";
+			cpu-dcache = "64KB";
+			cpu-l2cache = "2MB";
+			cpu-tlb = "1024 4-ways";
+			cpu-cacheline = "64Bytes";
+			cpu-vector = "0.7.1";
 			cpu2_intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
@@ -60,6 +81,13 @@
 			compatible = "riscv";
 			riscv,isa = "rv64imafdcvsu";
 			mmu-type = "riscv,sv39";
+			cpu-freq = "1.5Ghz";
+			cpu-icache = "64KB";
+			cpu-dcache = "64KB";
+			cpu-l2cache = "2MB";
+			cpu-tlb = "1024 4-ways";
+			cpu-cacheline = "64Bytes";
+			cpu-vector = "0.7.1";
 			cpu3_intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
diff --git a/arch/riscv/kernel/cpu.c b/arch/riscv/kernel/cpu.c
index 2bfe5f25885a..58972bbc444a 100644
--- a/arch/riscv/kernel/cpu.c
+++ b/arch/riscv/kernel/cpu.c
@@ -120,25 +120,25 @@ static int c_show(struct seq_file *m, void *v)
 		seq_printf(m, "uarch\t\t: %s\n", compat);
 
 	if (!of_property_read_string(node, "cpu-freq", &freq))
-		seq_printf(m, "cpu-freq\t\t: %s\n", freq);
+		seq_printf(m, "cpu-freq\t: %s\n", freq);
 
 	if (!of_property_read_string(node, "cpu-icache", &icache))
-		seq_printf(m, "cpu-icache\t\t: %s\n", icache);
+		seq_printf(m, "cpu-icache\t: %s\n", icache);
 
 	if (!of_property_read_string(node, "cpu-dcache", &dcache))
-		seq_printf(m, "cpu-dcache\t\t: %s\n", dcache);
+		seq_printf(m, "cpu-dcache\t: %s\n", dcache);
 
 	if (!of_property_read_string(node, "cpu-l2cache", &l2cache))
-		seq_printf(m, "cpu-l2cache\t\t: %s\n", l2cache);
+		seq_printf(m, "cpu-l2cache\t: %s\n", l2cache);
 
 	if (!of_property_read_string(node, "cpu-tlb", &tlb))
 		seq_printf(m, "cpu-tlb\t\t: %s\n", tlb);
 
 	if (!of_property_read_string(node, "cpu-cacheline", &cacheline))
-		seq_printf(m, "cpu-cacheline\t\t: %s\n", cacheline);
+		seq_printf(m, "cpu-cacheline\t: %s\n", cacheline);
 
 	if (!of_property_read_string(node, "cpu-vector", &vecver))
-		seq_printf(m, "cpu-vector\t\t: %s\n", vecver);
+		seq_printf(m, "cpu-vector\t: %s\n", vecver);
 
 	seq_puts(m, "\n");
 	of_node_put(node);
-- 
2.17.1

