<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>My playground is the intersection of hardware and AI. I convince silicon to think faster.</em><br>
  ğŸ“ Juggling time between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

I'm on a mission to blur the lines between hardware and software until they're inseparable.  
Final-year Electronics Engineering student with a focus on RTL design, SoC prototyping, and FPGA-based AI acceleration.  
Currently open to **internship and collaboration opportunities** where I can help build the future of computing.

---

### ğŸ”­ Current Quests

- ğŸ§  **SATARK (Smart India Hackathon):** Real-time gunshot detection on FPGA using mic arrays + DoA + DL  
- ğŸ›¡ï¸ **Phase Noise Reduction in Radars:** DSP modelling with MATLAB & LabVIEW  
- ğŸ¥ **Video Tampering Detection:** ML pipeline for detecting forged surveillance in UAV/dashcam feeds  
- ğŸŒ± Exploring **HLS**, **custom IP core design**, **SoC prototyping**, and **AI acceleration** for embedded devices

---

### ğŸš€ Key Projects & Adventures

<details open>
<summary><h4>ğŸ† FPGA Deep Learning Accelerator</h4></summary>
<p>

- Deployed INT8 ResNet-50 on Xilinx ZCU104 using Vitis AI 3.0  
- Achieved 30 FPS @ 4.188 ms latency with 90%+ Top-1 accuracy  
- 24Ã—â€“70Ã— speedup over ARM Cortex-A53 (DPUCZDX8G on 1.2 TOPS)  
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary>âš™ï¸ RTL Design & IP Core Development</summary>
<p>

- Designed counters, arbiters, sequence detectors in Verilog  
- Verified using SystemVerilog testbenches + ModelSim  
- Developed and integrated custom IP cores using Vitis HLS and Vivado  
- **Platforms:** Basys3, Pynq

</p>
</details>

<details>
<summary>ğŸ¯ Fooling a Neural Network: Adversarial Pixel Perturbation</summary>
<p>

- Tested on PureCNN and Modified ResNet trained on CIFAR-10  
- Applied Differential Evolution to craft 3â€“5 pixel attacks  
- Reduced true class confidence by up to 70%, triggering misclassification  
- **Tech Stack:** `Python`, `TensorFlow`, `Colab`, `Differential Evolution`

</p>
</details>

<details>
<summary>ğŸ” Voice Authenticator with DSP + ML + Arduino</summary>
<p>

- Built speaker recognition system with distance-based validation  
- Combined DSP-based feature extraction with ML classification  
- Integrated with Arduino and ultrasonic sensor for embedded use

</p>
</details>

<details>
<summary>ğŸ“» 27â€¯MHz AM Walkie-Talkie</summary>
<p>

- Built analog RF system with AM modulation/demodulation from scratch  
- Designed low-noise RF PCB and hand-wound transformers  
- Learned impedance matching, signal chain construction, and component-level RF design

</p>
</details>

---

### ğŸŒ¼ Awards & Volunteering

- ğŸ“ **University Nominee** â€“ Smart India Hackathon (2024)  
- ğŸ§  **Participant** â€“ DIR-V FPGA Hackathon, RISC-V Symposium (IIT-M), IIMAPS 2.0 (IISc)  
- ğŸ“ˆ **Qualifier** â€“ AI Blueprint of Bharat, Case Study Challenge (IIT-KGP, 2024)  
- ğŸ¥ˆ **Runner-Up & Coordinator** â€“ AsIEvolve Leadership Program (Rotary)  
- ğŸ† **4Ã— National Champion** â€“ MaRRS Word Chase & Maze of Words  
- ğŸ“· **Member** â€“ INCOSE Amrita Chapter, Amrita Photography Club  
- ğŸ¤ **Volunteer** â€“ Outreach campaigns (e.g., Ammaâ€™s 70th birthday)  
- ğŸ¤ **Active Speaker** â€“ Represented college in debates, quizzes, and elocution

---

### ğŸ’¼ Internships & Experience

<details>
<summary>ğŸ’» LLM Pipeline Wrangler @ NTT Global Data Centers</summary>
<p>

- Built and optimised LLM inference workflows using AWS EC2 and SageMaker  
- Integrated Juniper-based infra for distributed compute and monitoring  
- Explored energy-efficient AI inference across large-scale deployments

</p>
</details>

<details>
<summary>ğŸ›¡ï¸ Technology Risk Intern @ Ernst & Young</summary>
<p>

- Assisted in compliance audits aligned with ISO 27001, GDPR, NIST CSF  
- Prepared evidence for control validation, participated in live audit walkthroughs  
- Explored enterprise cybersecurity and IT governance processes

</p>
</details>

<details>
<summary>ğŸŒ¾ Embedded Systems Assistant â€“ SATCARD @ IIT-PKD</summary>
<p>

- Developed vibration analysis system using 6-DoF IMU with Arduino/RPi  
- Built real-time sensor fusion pipelines for agricultural diagnostics

</p>
</details>

---

### ğŸ› ï¸ My Tech Toolbox

| Category | Skills |
|---|---|
| **Hardware & HDL** | ![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge) ![VHDL](https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge) |
| **Languages** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![C](https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) |
| **Tools & Platforms** | ![Vivado](https://img.shields.io/badge/Vivado-9D2235?style=for-the-badge) ![Vitis](https://img.shields.io/badge/Vitis-9D2235?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge) ![Keil](https://img.shields.io/badge/Keil-002D5A?style=for-the-badge) ![LabVIEW](https://img.shields.io/badge/LabVIEW-FFB000?style=for-the-badge) ![AWS SageMaker](https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=amazonaws&logoColor=black) |
| **Verification & Simulation** | ![SystemVerilog Testbenches](https://img.shields.io/badge/SystemVerilog_Testbenches-005F73?style=for-the-badge) ![RTL Simulation](https://img.shields.io/badge/RTL_Simulation-FF6F61?style=for-the-badge) ![IP Core Dev](https://img.shields.io/badge/IP_Core_Dev-7E57C2?style=for-the-badge) ![Vitis HLS](https://img.shields.io/badge/Vitis_HLS-9D2235?style=for-the-badge) |
| **Domains** | ![RTL Design & Verification](https://img.shields.io/badge/RTL_Design_&_Verification-5A29E4?style=for-the-badge) ![SoC Design](https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge) ![FPGA Deployment](https://img.shields.io/badge/FPGA_Deployment-0078D4?style=for-the-badge) ![Hardware Acceleration](https://img.shields.io/badge/Hardware_Acceleration-B33771?style=for-the-badge) ![Embedded AI](https://img.shields.io/badge/Embedded_AI-F29F05?style=for-the-badge) ![DSP](https://img.shields.io/badge/DSP-1E90FF?style=for-the-badge) ![AI & ML](https://img.shields.io/badge/AI_&_ML-673AB7?style=for-the-badge) ![Cross-Domain Research](https://img.shields.io/badge/Cross_Domain_Research-6C5CE7?style=for-the-badge) |

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### âš¡ Fun Fact

Before I made chips think, I was a **4Ã— National Champion in competitive word games**.  
Turns out I just enjoy making things process language â€” whether theyâ€™re human or silicon.

<!--
SEO: Adarsh Venugopal, FPGA engineer, embedded AI, RTL design, systemVerilog, Vitis AI, radar signal processing, labview, smart india hackathon, AVM-27, Pynq, Basys3, adversarial AI, bold.pro
-->
