module intro7seg(
  input [3:0] number,
  output reg [7:0] signal
);

  always @(*) begin
    case(number)
      4'h0: signal = 8'b11000000;
      4'h1: signal = 8'b11111001;
      4'h2: signal = 8'b10100100;
      4'h3: signal = 8'b10110000;
      4'h4: signal = 8'b10011001;
      4'h5: signal = 8'b10010010;
      4'h6: signal = 8'b10000010;
      4'h7: signal = 8'b11111000;
      4'h8: signal = 8'b10000000;
      4'h9: signal = 8'b10010000;
      4'hA: signal = 8'b10001000;
      4'hB: signal = 8'b10000011;
      4'hC: signal = 8'b11000110;
      4'hD: signal = 8'b10100001;
      4'hE: signal = 8'b10000110;
      4'hF: signal = 8'b10001110;
      default: signal = 8'b11111111;
    endcase
  end
endmodule