0.7
2020.2
May  7 2023
15:10:42
/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.srcs/sources_1/new/bram_true2port.sv,1720049575,systemVerilog,/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.srcs/sources_1/new/bram_true2port_tb.sv,/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.srcs/sources_1/new/bram_true2port_tb.sv,/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.srcs/sources_1/new/struct_s.sv,$unit_bram_true2port_sv_3632801487;bram_true2port,,uvm,,,,,,
/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.srcs/sources_1/new/bram_true2port_tb.sv,1720049349,systemVerilog,,,,bram_true2port_tb,,uvm,,,,,,
/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/vivado_projects/bram_true2port/bram_true2port.srcs/sources_1/new/struct_s.sv,1720040359,verilog,,,,,,,,,,,,
