{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687926116116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687926116121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:21:56 2023 " "Processing started: Wed Jun 28 12:21:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687926116121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926116121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet -c Ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926116121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687926116669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687926116669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/beep_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/beep_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/tool/key_debounce.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/w5500_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/w5500_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_top " "Found entity 1: w5500_top" {  } { { "../rtl/net/w5500_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/w5500_altera_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/w5500_altera_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 w5500_altera_top " "Found entity 1: w5500_altera_top" {  } { { "../rtl/net/w5500_altera_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/task_sche.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/task_sche.v" { { "Info" "ISGN_ENTITY_NAME" "1 task_sche " "Found entity 1: task_sche" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/spi_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/spi_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_drv " "Found entity 1: spi_drv" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket_txd.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket_txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_txd " "Found entity 1: socket_txd" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket_rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket_rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket_rxd " "Found entity 1: socket_rxd" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 socket " "Found entity 1: socket" {  } { { "../rtl/net/socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/net_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/net_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 net_driver " "Found entity 1: net_driver" {  } { { "../rtl/net/net_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/ini_w5500.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/ini_w5500.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_w5500 " "Found entity 1: ini_w5500" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124850 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnCR ../rtl/net/socket_rxd.v 2 ini_socket.v(3) " "Verilog HDL macro warning at ini_socket.v(3): overriding existing definition for macro \"ADDR_SnCR\", which was defined in \"../rtl/net/socket_rxd.v\", line 2" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926124851 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_SnIR ../rtl/net/socket_txd.v 3 ini_socket.v(5) " "Verilog HDL macro warning at ini_socket.v(5): overriding existing definition for macro \"ADDR_SnIR\", which was defined in \"../rtl/net/socket_txd.v\", line 3" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926124851 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DPORTR ../rtl/net/socket_txd.v 7 ini_socket.v(9) " "Verilog HDL macro warning at ini_socket.v(9): overriding existing definition for macro \"ADDR_DPORTR\", which was defined in \"../rtl/net/socket_txd.v\", line 7" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926124851 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADDR_DIPR ../rtl/net/socket_txd.v 8 ini_socket.v(10) " "Verilog HDL macro warning at ini_socket.v(10): overriding existing definition for macro \"ADDR_DIPR\", which was defined in \"../rtl/net/socket_txd.v\", line 8" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1687926124851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/ini_socket.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/ini_socket.v" { { "Info" "ISGN_ENTITY_NAME" "1 ini_socket " "Found entity 1: ini_socket" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/net/dat_proces.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/net/dat_proces.v" { { "Info" "ISGN_ENTITY_NAME" "1 dat_proces " "Found entity 1: dat_proces" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/tool/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/tool/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk UART_send.v(3) " "Verilog HDL Declaration information at UART_send.v(3): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687926124858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/uart/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/uart/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_send " "Found entity 1: UART_send" {  } { { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124859 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_driver.v(69) " "Verilog HDL information at UART_driver.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687926124860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/uart/uart_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/uart/uart_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_driver " "Found entity 1: UART_driver" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../rtl/hcsr04/trig_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/trig_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr04_top " "Found entity 1: sr04_top" {  } { { "../rtl/hcsr04/sr04_top.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/echo_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/echo_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hcsr04/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hcsr04/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/hcsr04/clk_div.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK HC_SR04_TOP.v(2) " "Verilog HDL Declaration information at HC_SR04_TOP.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687926124873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/rtl/hc_sr04_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/rtl/hc_sr04_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC_SR04_TOP " "Found entity 1: HC_SR04_TOP" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/ethernet/ip/ram/my_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/ethernet/ip/ram/my_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ram " "Found entity 1: my_ram" {  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926124875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926124875 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_vld socket_txd.v(325) " "Verilog HDL Implicit Net warning at socket_txd.v(325): created implicit net for \"ir_vld\"" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926124876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC_SR04_TOP " "Elaborating entity \"HC_SR04_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687926125075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr04_top sr04_top:u_sr04_top " "Elaborating entity \"sr04_top\" for hierarchy \"sr04_top:u_sr04_top\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_sr04_top" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div sr04_top:u_sr04_top\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"sr04_top:u_sr04_top\|clk_div:u_clk_div\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_clk_div" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_driver sr04_top:u_sr04_top\|trig_driver:u_trig_driver " "Elaborating entity \"trig_driver\" for hierarchy \"sr04_top:u_sr04_top\|trig_driver:u_trig_driver\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_trig_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_driver sr04_top:u_sr04_top\|echo_driver:u_echo_driver " "Elaborating entity \"echo_driver\" for hierarchy \"sr04_top:u_sr04_top\|echo_driver:u_echo_driver\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_echo_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos echo_driver.v(13) " "Verilog HDL or VHDL warning at echo_driver.v(13): object \"echo_pos\" assigned a value but never read" {  } { { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687926125104 "|HC_SR04_TOP|sr04_top:u_sr04_top|echo_driver:u_echo_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver sr04_top:u_sr04_top\|seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"sr04_top:u_sr04_top\|seg_driver:u_seg_driver\"" {  } { { "../rtl/hcsr04/sr04_top.v" "u_seg_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/sr04_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(52) " "Verilog HDL assignment warning at seg_driver.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(53) " "Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(54) " "Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(55) " "Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(56) " "Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(57) " "Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_driver.v(90) " "Verilog HDL Case Statement information at seg_driver.v(90): all case item expressions in this case statement are onehot" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 90 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125114 "|HC_SR04_TOP|sr04_top:u_sr04_top|seg_driver:u_seg_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_driver UART_driver:u_UART_driver " "Elaborating entity \"UART_driver\" for hierarchy \"UART_driver:u_UART_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_UART_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_0 UART_driver.v(18) " "Verilog HDL or VHDL warning at UART_driver.v(18): object \"flag_0\" assigned a value but never read" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 UART_driver.v(77) " "Verilog HDL assignment warning at UART_driver.v(77): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(94) " "Verilog HDL assignment warning at UART_driver.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(95) " "Verilog HDL assignment warning at UART_driver.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(96) " "Verilog HDL assignment warning at UART_driver.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(97) " "Verilog HDL assignment warning at UART_driver.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(98) " "Verilog HDL assignment warning at UART_driver.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_driver.v(99) " "Verilog HDL assignment warning at UART_driver.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125122 "|HC_SR04_TOP|UART_driver:u_UART_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_send UART_driver:u_UART_driver\|UART_send:UART_send_init " "Elaborating entity \"UART_send\" for hierarchy \"UART_driver:u_UART_driver\|UART_send:UART_send_init\"" {  } { { "../rtl/uart/UART_driver.v" "UART_send_init" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:u_led_driver " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:u_led_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_led_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_1 led_driver.v(13) " "Verilog HDL or VHDL warning at led_driver.v(13): object \"point_1\" assigned a value but never read" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_2 led_driver.v(14) " "Verilog HDL or VHDL warning at led_driver.v(14): object \"point_2\" assigned a value but never read" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point_3 led_driver.v(15) " "Verilog HDL or VHDL warning at led_driver.v(15): object \"point_3\" assigned a value but never read" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(29) " "Verilog HDL assignment warning at led_driver.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(30) " "Verilog HDL assignment warning at led_driver.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(31) " "Verilog HDL assignment warning at led_driver.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(32) " "Verilog HDL assignment warning at led_driver.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(33) " "Verilog HDL assignment warning at led_driver.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 led_driver.v(34) " "Verilog HDL assignment warning at led_driver.v(34): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125135 "|HC_SR04_TOP|led_driver:u_led_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net_driver net_driver:u_net_driver " "Elaborating entity \"net_driver\" for hierarchy \"net_driver:u_net_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_net_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w5500_altera_top net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top " "Elaborating entity \"w5500_altera_top\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\"" {  } { { "../rtl/net/net_driver.v" "u_w5500_altera_top" { Text "D:/code-file/FPGA/Ethernet/rtl/net/net_driver.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_proces net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces " "Elaborating entity \"dat_proces\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\"" {  } { { "../rtl/net/w5500_altera_top.v" "undat_proces" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dat_proces.v(71) " "Verilog HDL assignment warning at dat_proces.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125159 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dat_proces.v(79) " "Verilog HDL assignment warning at dat_proces.v(79): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/dat_proces.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125159 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|dat_proces:undat_proces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ram net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst " "Elaborating entity \"my_ram\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\"" {  } { { "../rtl/net/dat_proces.v" "my_ram_inst" { Text "D:/code-file/FPGA/Ethernet/rtl/net/dat_proces.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM/my_ram.v" "altsyncram_component" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926125303 ""}  } { { "../ip/RAM/my_ram.v" "" { Text "D:/code-file/FPGA/Ethernet/ip/RAM/my_ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926125303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qcq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qcq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qcq1 " "Found entity 1: altsyncram_qcq1" {  } { { "db/altsyncram_qcq1.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/altsyncram_qcq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926125359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926125359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qcq1 net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\|altsyncram_qcq1:auto_generated " "Elaborating entity \"altsyncram_qcq1\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|dat_proces:undat_proces\|my_ram:my_ram_inst\|altsyncram:altsyncram_component\|altsyncram_qcq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w5500_top net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top " "Elaborating entity \"w5500_top\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\"" {  } { { "../rtl/net/w5500_altera_top.v" "unw5500_top" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_altera_top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task_sche net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche " "Elaborating entity \"task_sche\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|task_sche:untask_sche\"" {  } { { "../rtl/net/w5500_top.v" "untask_sche" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125380 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "task_sche.v(91) " "Verilog HDL Case Statement information at task_sche.v(91): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125387 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 task_sche.v(125) " "Verilog HDL assignment warning at task_sche.v(125): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/net/task_sche.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/task_sche.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125387 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|task_sche:untask_sche"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_drv net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|spi_drv:unspi_drv " "Elaborating entity \"spi_drv\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|spi_drv:unspi_drv\"" {  } { { "../rtl/net/w5500_top.v" "unspi_drv" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_drv.v(122) " "Verilog HDL assignment warning at spi_drv.v(122): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(120) " "Verilog HDL Case Statement information at spi_drv.v(120): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_drv.v(132) " "Verilog HDL assignment warning at spi_drv.v(132): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(129) " "Verilog HDL Case Statement information at spi_drv.v(129): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spi_drv.v(144) " "Verilog HDL assignment warning at spi_drv.v(144): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(141) " "Verilog HDL Case Statement information at spi_drv.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 spi_drv.v(154) " "Verilog HDL assignment warning at spi_drv.v(154): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(162) " "Verilog HDL Case Statement information at spi_drv.v(162): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "spi_drv.v(198) " "Verilog HDL or VHDL warning at the spi_drv.v(198): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 198 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(189) " "Verilog HDL Case Statement information at spi_drv.v(189): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_drv.v(221) " "Verilog HDL Case Statement information at spi_drv.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687926125409 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|spi_drv:unspi_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ini_w5500 net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|ini_w5500:unini_w5500 " "Elaborating entity \"ini_w5500\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|ini_w5500:unini_w5500\"" {  } { { "../rtl/net/w5500_top.v" "unini_w5500" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ini_w5500.v(280) " "Verilog HDL assignment warning at ini_w5500.v(280): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125412 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(292) " "Verilog HDL assignment warning at ini_w5500.v(292): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125413 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(299) " "Verilog HDL assignment warning at ini_w5500.v(299): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125413 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_w5500.v(307) " "Verilog HDL assignment warning at ini_w5500.v(307): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_w5500.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_w5500.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125413 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|ini_w5500:unini_w5500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket " "Elaborating entity \"socket\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\"" {  } { { "../rtl/net/w5500_top.v" "unsocket" { Text "D:/code-file/FPGA/Ethernet/rtl/net/w5500_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ini_socket net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|ini_socket:unini_socket " "Elaborating entity \"ini_socket\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|ini_socket:unini_socket\"" {  } { { "../rtl/net/socket.v" "unini_socket" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ini_socket.v(212) " "Verilog HDL assignment warning at ini_socket.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/ini_socket.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/ini_socket.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125456 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|ini_socket:unini_socket"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket_txd net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_txd:unsocket_txd " "Elaborating entity \"socket_txd\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_txd:unsocket_txd\"" {  } { { "../rtl/net/socket.v" "unsocket_txd" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125471 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dip socket_txd.v(75) " "Verilog HDL warning at socket_txd.v(75): object dip used but never assigned" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1687926125471 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dport socket_txd.v(76) " "Verilog HDL warning at socket_txd.v(76): object dport used but never assigned" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1687926125471 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sport socket_txd.v(77) " "Verilog HDL warning at socket_txd.v(77): object sport used but never assigned" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1687926125471 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(292) " "Verilog HDL assignment warning at socket_txd.v(292): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125474 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(297) " "Verilog HDL assignment warning at socket_txd.v(297): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125474 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_txd.v(350) " "Verilog HDL assignment warning at socket_txd.v(350): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125475 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dip 0 socket_txd.v(75) " "Net \"dip\" at socket_txd.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687926125476 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dport 0 socket_txd.v(76) " "Net \"dport\" at socket_txd.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687926125476 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sport 0 socket_txd.v(77) " "Net \"sport\" at socket_txd.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/net/socket_txd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_txd.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687926125476 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_txd:unsocket_txd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "socket_rxd net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_rxd:ubsocket_rxd " "Elaborating entity \"socket_rxd\" for hierarchy \"net_driver:u_net_driver\|w5500_altera_top:u_w5500_altera_top\|w5500_top:unw5500_top\|socket:unsocket\|socket_rxd:ubsocket_rxd\"" {  } { { "../rtl/net/socket.v" "ubsocket_rxd" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(206) " "Verilog HDL assignment warning at socket_rxd.v(206): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125498 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(211) " "Verilog HDL assignment warning at socket_rxd.v(211): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125498 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 socket_rxd.v(264) " "Verilog HDL assignment warning at socket_rxd.v(264): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/net/socket_rxd.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/socket_rxd.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125498 "|HC_SR04_TOP|net_driver:u_net_driver|w5500_altera_top:u_w5500_altera_top|w5500_top:unw5500_top|socket:unsocket|socket_rxd:ubsocket_rxd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_key_debounce" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 key_debounce.v(30) " "Verilog HDL assignment warning at key_debounce.v(30): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/tool/key_debounce.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/key_debounce.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125505 "|HC_SR04_TOP|key_debounce:u_key_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:u_beep_driver " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:u_beep_driver\"" {  } { { "../rtl/HC_SR04_TOP.v" "u_beep_driver" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926125507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 beep_driver.v(70) " "Verilog HDL assignment warning at beep_driver.v(70): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125515 "|HC_SR04_TOP|beep_driver:u_beep_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 beep_driver.v(76) " "Verilog HDL assignment warning at beep_driver.v(76): truncated value with size 32 to match size of target (18)" {  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125515 "|HC_SR04_TOP|beep_driver:u_beep_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 beep_driver.v(79) " "Verilog HDL assignment warning at beep_driver.v(79): truncated value with size 18 to match size of target (17)" {  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687926125515 "|HC_SR04_TOP|beep_driver:u_beep_driver"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div0\"" {  } { { "../rtl/uart/UART_driver.v" "Div0" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod1\"" {  } { { "../rtl/uart/UART_driver.v" "Mod1" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod0\"" {  } { { "../rtl/uart/UART_driver.v" "Mod0" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div2\"" {  } { { "../rtl/uart/UART_driver.v" "Div2" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod3\"" {  } { { "../rtl/uart/UART_driver.v" "Mod3" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div1\"" {  } { { "../rtl/uart/UART_driver.v" "Div1" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod2\"" {  } { { "../rtl/uart/UART_driver.v" "Mod2" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Div3\"" {  } { { "../rtl/uart/UART_driver.v" "Div3" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod4\"" {  } { { "../rtl/uart/UART_driver.v" "Mod4" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "led_driver:u_led_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"led_driver:u_led_driver\|Div0\"" {  } { { "../rtl/tool/led_driver.v" "Div0" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART_driver:u_UART_driver\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART_driver:u_UART_driver\|Mod5\"" {  } { { "../rtl/uart/UART_driver.v" "Mod5" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "beep_driver:u_beep_driver\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"beep_driver:u_beep_driver\|Mult0\"" {  } { { "../rtl/tool/beep_driver.v" "Mult0" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926126893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687926126893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div0\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926126964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div0 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926126964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926126964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926126964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926126964 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926126964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Mod1\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Mod1 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127202 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Mod0\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Mod0 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127265 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div2\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div2 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127282 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div1\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div1 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127428 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_driver:u_UART_driver\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"UART_driver:u_UART_driver\|lpm_divide:Div3\"" {  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_driver:u_UART_driver\|lpm_divide:Div3 " "Instantiated megafunction \"UART_driver:u_UART_driver\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127558 ""}  } { { "../rtl/uart/UART_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_driver.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_driver:u_led_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"led_driver:u_led_driver\|lpm_divide:Div0\"" {  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_driver:u_led_driver\|lpm_divide:Div0 " "Instantiated megafunction \"led_driver:u_led_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127701 ""}  } { { "../rtl/tool/led_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/led_driver.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_driver:u_beep_driver\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"beep_driver:u_beep_driver\|lpm_mult:Mult0\"" {  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926127897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_driver:u_beep_driver\|lpm_mult:Mult0 " "Instantiated megafunction \"beep_driver:u_beep_driver\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687926127897 ""}  } { { "../rtl/tool/beep_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/beep_driver.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687926127897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgt " "Found entity 1: mult_rgt" {  } { { "db/mult_rgt.tdf" "" { Text "D:/code-file/FPGA/Ethernet/prj/db/mult_rgt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687926127942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926127942 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687926128408 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 80 -1 0 } } { "../rtl/hcsr04/seg_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/seg_driver.v" 109 -1 0 } } { "../rtl/uart/UART_send.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/uart/UART_send.v" 14 -1 0 } } { "../rtl/net/spi_drv.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/net/spi_drv.v" 162 -1 0 } } { "../rtl/hcsr04/echo_driver.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/hcsr04/echo_driver.v" 55 -1 0 } } { "../rtl/tool/key_debounce.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/key_debounce.v" 8 -1 0 } } { "../rtl/tool/key_debounce.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/tool/key_debounce.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687926128464 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687926128464 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687926129494 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687926131561 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"UART_driver:u_UART_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/code-file/FPGA/Ethernet/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926131595 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1687926131595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/Ethernet/prj/output_files/Ethernet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926131683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687926131905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687926131905 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926132154 "|HC_SR04_TOP|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926132154 "|HC_SR04_TOP|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../rtl/HC_SR04_TOP.v" "" { Text "D:/code-file/FPGA/Ethernet/rtl/HC_SR04_TOP.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687926132154 "|HC_SR04_TOP|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687926132154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3567 " "Implemented 3567 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687926132154 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687926132154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3520 " "Implemented 3520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687926132154 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687926132154 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1687926132154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687926132154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687926132184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:22:12 2023 " "Processing ended: Wed Jun 28 12:22:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687926132184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687926132184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687926132184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687926132184 ""}
