 
****************************************
Report : qor
Design : bsh_32
Version: O-2018.06-SP1
Date   : Sat Dec  9 23:35:12 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          2.02
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                476
  Buf/Inv Cell Count:             144
  Buf Cell Count:                   0
  Inv Cell Count:                 144
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       476
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4686.521297
  Noncombinational Area:     0.000000
  Buf/Inv Area:           1093.125602
  Total Buffer Area:             0.00
  Total Inverter Area:        1093.13
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              4686.521297
  Design Area:            4686.521297


  Design Rules
  -----------------------------------
  Total Number of Nets:           514
  Nets With Violations:            32
  Max Trans Violations:             0
  Max Cap Violations:              32
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.01
  Mapping Optimization:                1.79
  -----------------------------------------
  Overall Compile Time:                3.61
  Overall Compile Wall Clock Time:     3.98

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
