

================================================================
== Vitis HLS Report for 'PE_67'
================================================================
* Date:           Mon Sep  4 10:25:48 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3083|     3083|  30.830 us|  30.830 us|  3083|  3083|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_PE_67_Pipeline_PE_LOOP_fu_59  |PE_67_Pipeline_PE_LOOP  |     3080|     3080|  30.800 us|  30.800 us|  3080|  3080|       no|
        +----------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     497|    883|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     88|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     567|    973|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+----+-----+-----+-----+
    |             Instance             |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+------------------------+---------+----+-----+-----+-----+
    |grp_PE_67_Pipeline_PE_LOOP_fu_59  |PE_67_Pipeline_PE_LOOP  |        0|   5|  497|  883|    0|
    +----------------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                             |                        |        0|   5|  497|  883|    0|
    +----------------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_fifo_5_7_read   |   9|          2|    1|          2|
    |A_fifo_5_8_write  |   9|          2|    1|          2|
    |B_fifo_7_5_read   |   9|          2|    1|          2|
    |B_fifo_7_6_write  |   9|          2|    1|          2|
    |C_out_in_blk_n    |   9|          2|    1|          2|
    |C_out_out         |   9|          2|   32|         64|
    |ap_NS_fsm         |  25|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  88|         19|   39|         81|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |C_out_in_read_reg_83                           |  32|   0|   32|          0|
    |C_out_out_preg                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                      |   4|   0|    4|          0|
    |ap_done_reg                                    |   1|   0|    1|          0|
    |grp_PE_67_Pipeline_PE_LOOP_fu_59_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |  70|   0|   70|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         PE.67|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         PE.67|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         PE.67|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         PE.67|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|         PE.67|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         PE.67|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         PE.67|  return value|
|A_fifo_5_7_dout            |   in|   32|     ap_fifo|    A_fifo_5_7|       pointer|
|A_fifo_5_7_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_5_7|       pointer|
|A_fifo_5_7_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_5_7|       pointer|
|A_fifo_5_7_empty_n         |   in|    1|     ap_fifo|    A_fifo_5_7|       pointer|
|A_fifo_5_7_read            |  out|    1|     ap_fifo|    A_fifo_5_7|       pointer|
|A_fifo_5_8_din             |  out|   32|     ap_fifo|    A_fifo_5_8|       pointer|
|A_fifo_5_8_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_5_8|       pointer|
|A_fifo_5_8_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_5_8|       pointer|
|A_fifo_5_8_full_n          |   in|    1|     ap_fifo|    A_fifo_5_8|       pointer|
|A_fifo_5_8_write           |  out|    1|     ap_fifo|    A_fifo_5_8|       pointer|
|B_fifo_7_5_dout            |   in|   32|     ap_fifo|    B_fifo_7_5|       pointer|
|B_fifo_7_5_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_7_5|       pointer|
|B_fifo_7_5_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_7_5|       pointer|
|B_fifo_7_5_empty_n         |   in|    1|     ap_fifo|    B_fifo_7_5|       pointer|
|B_fifo_7_5_read            |  out|    1|     ap_fifo|    B_fifo_7_5|       pointer|
|B_fifo_7_6_din             |  out|   32|     ap_fifo|    B_fifo_7_6|       pointer|
|B_fifo_7_6_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_7_6|       pointer|
|B_fifo_7_6_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_7_6|       pointer|
|B_fifo_7_6_full_n          |   in|    1|     ap_fifo|    B_fifo_7_6|       pointer|
|B_fifo_7_6_write           |  out|    1|     ap_fifo|    B_fifo_7_6|       pointer|
|C_out_in_dout              |   in|   32|     ap_fifo|      C_out_in|       pointer|
|C_out_in_num_data_valid    |   in|    5|     ap_fifo|      C_out_in|       pointer|
|C_out_in_fifo_cap          |   in|    5|     ap_fifo|      C_out_in|       pointer|
|C_out_in_empty_n           |   in|    1|     ap_fifo|      C_out_in|       pointer|
|C_out_in_read              |  out|    1|     ap_fifo|      C_out_in|       pointer|
|C_out_out                  |  out|   32|     ap_none|     C_out_out|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.65ns)   --->   "%C_out_in_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %C_out_in"   --->   Operation 6 'read' 'C_out_in_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.77> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 15> <FIFO>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 7 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (1.58ns)   --->   "%call_ln0 = call void @PE.67_Pipeline_PE_LOOP, i32 %C_out_in_read, i32 %A_fifo_5_7, i32 %B_fifo_7_5, i32 %A_fifo_5_8, i32 %B_fifo_7_6, i32 %p_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @PE.67_Pipeline_PE_LOOP, i32 %C_out_in_read, i32 %A_fifo_5_7, i32 %B_fifo_7_5, i32 %A_fifo_5_8, i32 %B_fifo_7_6, i32 %p_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_out_in, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_7_6, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_7_5, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_5_8, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_5_7, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 15 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %C_out_out, i32 %p_loc_load" [systolic_array.cpp:16]   --->   Operation 16 'write' 'write_ln16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [systolic_array.cpp:16]   --->   Operation 17 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_5_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_5_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_out_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C_out_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc             (alloca       ) [ 00111]
C_out_in_read     (read         ) [ 00110]
empty             (wait         ) [ 00000]
call_ln0          (call         ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
p_loc_load        (load         ) [ 00000]
write_ln16        (write        ) [ 00000]
ret_ln16          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_5_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_5_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_5_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_5_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_7_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_7_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_out_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_out_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_out_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_out_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE.67_Pipeline_PE_LOOP"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="C_out_in_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_out_in_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln16_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_PE_67_Pipeline_PE_LOOP_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="1"/>
<pin id="62" dir="0" index="2" bw="32" slack="0"/>
<pin id="63" dir="0" index="3" bw="32" slack="0"/>
<pin id="64" dir="0" index="4" bw="32" slack="0"/>
<pin id="65" dir="0" index="5" bw="32" slack="0"/>
<pin id="66" dir="0" index="6" bw="32" slack="1"/>
<pin id="67" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="p_loc_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="3"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="77" class="1005" name="p_loc_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="83" class="1005" name="C_out_in_read_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_out_in_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="59" pin=4"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="59" pin=5"/></net>

<net id="76"><net_src comp="73" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="80"><net_src comp="42" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="59" pin=6"/></net>

<net id="82"><net_src comp="77" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="86"><net_src comp="46" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="59" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_5_8 | {2 3 }
	Port: B_fifo_7_6 | {2 3 }
	Port: C_out_out | {4 }
 - Input state : 
	Port: PE.67 : A_fifo_5_7 | {2 3 }
	Port: PE.67 : B_fifo_7_5 | {2 3 }
	Port: PE.67 : C_out_in | {1 }
	Port: PE.67 : C_out_out | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		write_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_PE_67_Pipeline_PE_LOOP_fu_59 |    5    |  4.764  |   583   |   762   |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |     C_out_in_read_read_fu_46     |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |      write_ln16_write_fu_52      |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    5    |  4.764  |   583   |   762   |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|C_out_in_read_reg_83|   32   |
|    p_loc_reg_77    |   32   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    4   |   583  |   762  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   647  |   762  |
+-----------+--------+--------+--------+--------+
