<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the Sixth Conference on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the Sixth Conference on Design, Automation and Test in Europe" title="Proceedings of the Sixth Conference on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2001/DATE-2001.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Wolfgang Nebel, Ahmed Jerraya<br/><em>Proceedings of the Sixth Conference on Design, Automation and Test in Europe</em><br/>DATE, 2001.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/date/2001">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+Sixth+Conference+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2001,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=367072">367072</a>",
</span>	address       = "Munich, Germany",
	booktitle     = "{DATE}",
	editor        = "<a href="person/Wolfgang_Nebel.html">Wolfgang Nebel</a> and <a href="person/Ahmed_Jerraya.html">Ahmed Jerraya</a>",
<span id="isbn">	isbn          = "0-7695-0993-2",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the Sixth Conference on Design, Automation and Test in Europe}",
	year          = 2001,
}</pre>
</div>
<hr/>
<h3>Contents (157 items)</h3><dl class="toc"><div class="rbox"><span class="tag">23 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">16 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">16 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">12 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">12 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">11 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">10 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">10 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">10 ×<a href="tag/power management.html">#power management</a></span><br/></div><dt><a href="DATE-2001-DasguptaCNKC.html">DATE-2001-DasguptaCNKC</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>Abstraction of word-level linear arithmetic functions from bit-level component descriptions (<abbr title="Pallab Dasgupta">PD</abbr>, <abbr title="P. P. Chakrabarti">PPC</abbr>, <abbr title="Amit Nandi">AN</abbr>, <abbr title="Sekar Krishna">SK</abbr>, <abbr title="Arindam Chakrabarti">AC</abbr>), pp. 4–8.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-CabodiCQ.html">DATE-2001-CabodiCQ</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Biasing symbolic search by means of dynamic activity profiles (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 9–15.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-CharestRAB.html">DATE-2001-CharestRAB</a> <span class="tag"><a href="tag/open%20source.html" title="open source">#open source</a></span></dt><dd>A methodology for interfacing open source systemC with a third party software (<abbr title="Luc Charest">LC</abbr>, <abbr title="Michel Reid">MR</abbr>, <abbr title="El Mostapha Aboulhamid">EMA</abbr>, <abbr title="Guy Bois">GB</abbr>), p. 16.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-EconomakosOPPP.html">DATE-2001-EconomakosOPPP</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Behavioral synthesis with systemC (<abbr title="George Economakos">GE</abbr>, <abbr title="Petros Oikonomakos">PO</abbr>, <abbr title="Ioannis Panagopoulos">IP</abbr>, <abbr title="Ioannis Poulakis">IP</abbr>, <abbr title="George K. Papakonstantinou">GKP</abbr>), pp. 21–25.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-SiegmundM.html">DATE-2001-SiegmundM</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SystemCSV — an extension of SystemC for mixed multi-level communication modeling and interface-based system design (<abbr title="Robert Siegmund">RS</abbr>, <abbr title="Dietmar Müller">DM</abbr>), pp. 26–33.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-ZorianPTTPDSMR.html">DATE-2001-ZorianPTTPDSMR</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Embedded tutorial: TRP: integrating embedded test and ATE (<abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="João Paulo Teixeira">JPT</abbr>, <abbr title="Isabel C. Teixeira">ICT</abbr>, <abbr title="Carlos Eduardo Pereira">CEP</abbr>, <abbr title="Octávio Páscoa Dias">OPD</abbr>, <abbr title="Jorge Semião">JS</abbr>, <abbr title="Peter Muhmenthaler">PM</abbr>, <abbr title="W. Radermacher">WR</abbr>), pp. 34–37.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2001-StaaB.html">DATE-2001-StaaB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/roadmap.html" title="roadmap">#roadmap</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>Embedded tutorial: current trends in the design of automotive electronic systems (<abbr title="Peter van Staa">PvS</abbr>, <abbr title="Thomas Beck">TB</abbr>), pp. 38–39.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-MartinSZBM.html">DATE-2001-MartinSZBM</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Component selection and matching for IP-based design (<abbr title="G. Martin">GM</abbr>, <abbr title="Ralf Seepold">RS</abbr>, <abbr title="Ting Zhang">TZ</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 40–46.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-DemmelerG.html">DATE-2001-DemmelerG</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span></dt><dd>A universal communication model for an automotive system integration platform (<abbr title="Thilo Demmeler">TD</abbr>, <abbr title="Paolo Giusto">PG</abbr>), pp. 47–54.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-BaghdadiLZJ.html">DATE-2001-BaghdadiLZJ</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient architecture model for systematic design of application-specific multiprocessor SoC (<abbr title="Amer Baghdadi">AB</abbr>, <abbr title="Damien Lyonnard">DL</abbr>, <abbr title="Nacer-Eddine Zergainoh">NEZ</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 55–63.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-RufHGKRM.html">DATE-2001-RufHGKRM</a> <span class="tag"><a href="tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>The simulation semantics of systemC (<abbr title="Jürgen Ruf">JR</abbr>, <abbr title="Dirk W. Hoffmann">DWH</abbr>, <abbr title="Joachim Gerlach">JG</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Wolfgang Müller">WM</abbr>), pp. 64–70.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-Zhu.html">DATE-2001-Zhu</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MetaRTL: raising the abstraction level of RTL design (<abbr title="J. Zhu">JZ</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-SvarstadNJ.html">DATE-2001-SvarstadNJ</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>A model for describing communication between aggregate objects in the specification and design of embedded systems (<abbr title="Kjetil Svarstad">KS</abbr>, <abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 77–85.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-IrionKVW.html">DATE-2001-IrionKVW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Circuit partitioning for efficient logic BIST synthesis (<abbr title="A. Irion">AI</abbr>, <abbr title="Gundolf Kiefer">GK</abbr>, <abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-PaschalisGKPZ.html">DATE-2001-PaschalisGKPZ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Deterministic software-based self-testing of embedded processor cores (<abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Nektarios Kranitis">NK</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), pp. 92–96.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-LiW.html">DATE-2001-LiW</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory fault diagnosis by syndrome compression (<abbr title="Jin-Fu Li">JFL</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>), pp. 97–101.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-BayraktarogluO.html">DATE-2001-BayraktarogluO</a></dt><dd>Diagnosis for scan-based BIST: reaching deep into the signatures (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 102–111.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-Axelsson.html">DATE-2001-Axelsson</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Methods and tools for systems engineering of automotive electronic architectures (<abbr title="Jakob Axelsson">JA</abbr>), p. 112.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-HettichT.html">DATE-2001-HettichT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Vehicle electric/electronic architecture — one of the most important challenges for OEM’s (<abbr title="G. Hettich">GH</abbr>, <abbr title="Thomas Thurner">TT</abbr>), pp. 112–113.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-PandayCM.html">DATE-2001-PandayCM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AIL: description of a global electronic architecture at the vehicle scale (<abbr title="Arjun Panday">AP</abbr>, <abbr title="Damien Couderc">DC</abbr>, <abbr title="Simon Marichalar">SM</abbr>), p. 112.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-GoldbergPB.html">DATE-2001-GoldbergPB</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using SAT for combinational equivalence checking (<abbr title="Evguenii I. Goldberg">EIG</abbr>, <abbr title="Mukul R. Prasad">MRP</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 114–121.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-RedaS.html">DATE-2001-RedaS</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Combinational equivalence checking using Boolean satisfiability and binary decision diagrams (<abbr title="Sherief Reda">SR</abbr>, <abbr title="A. Salem">AS</abbr>), pp. 122–126.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-NovikovG.html">DATE-2001-NovikovG</a> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient learning procedure for multiple implication checks (<abbr title="Yakov Novikov">YN</abbr>, <abbr title="Evguenii I. Goldberg">EIG</abbr>), pp. 127–135.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-GajskiVRGBPECJ.html">DATE-2001-GajskiVRGBPECJ</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>C/C++: progress or deadlock in system-level specification (<abbr title="Daniel Gajski">DG</abbr>, <abbr title="Eugenio Villar">EV</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Vassilios Gerousis">VG</abbr>, <abbr title="D. Barton">DB</abbr>, <abbr title="J. Plantin">JP</abbr>, <abbr title="S. E. Ericsson">SEE</abbr>, <abbr title="Patrizia Cavalloro">PC</abbr>, <abbr title="Gjalt G. de Jong">GGdJ</abbr>), pp. 136–137.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-LarssonP.html">DATE-2001-LarssonP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>An integrated system-on-chip test framework (<abbr title="Erik Larsson">EL</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 138–144.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-ChandraC.html">DATE-2001-ChandraC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient test data compression and decompression for system-on-a-chip using internal scan chains and Golomb coding (<abbr title="Anshuman Chandra">AC</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 145–149.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-BenabdenbiMM.html">DATE-2001-BenabdenbiMM</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testing TAPed cores and wrapped cores with the same test access mechanism (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Walid Maroufi">WM</abbr>, <abbr title="Meryem Marzouki">MM</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-ChiusanoCPW.html">DATE-2001-ChiusanoCPW</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>On applying the set covering model to reseeding (<abbr title="Silvia Chiusano">SC</abbr>, <abbr title="Stefano Di Carlo">SDC</abbr>, <abbr title="Paolo Prinetto">PP</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-StaaBHPMKH.html">DATE-2001-StaaBHPMKH</a> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Data management: limiter or accelerator for electronic design creativity (<abbr title="Peter van Staa">PvS</abbr>, <abbr title="Robert Bosch">RB</abbr>, <abbr title="H. Heidbrink">HH</abbr>, <abbr title="B. Potock">BP</abbr>, <abbr title="J. Mueller">JM</abbr>, <abbr title="W. Kisselmann">WK</abbr>, <abbr title="W. Herden">WH</abbr>), pp. 162–163.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-VandersteenWRSDEB.html">DATE-2001-VandersteenWRSDEB</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient bit-error-rate estimation of multicarrier transceivers (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Yves Rolain">YR</abbr>, <abbr title="Johan Schoukens">JS</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 164–168.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-VanasscheGS.html">DATE-2001-VanasscheGS</a> <span class="tag"><a href="tag/exponential.html" title="exponential">#exponential</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient time-domain simulation of telecom frontends using a complex damped exponential signal model (<abbr title="Piet Vanassche">PV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 169–175.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-NguyenJ.html">DATE-2001-NguyenJ</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation method to extract characteristics for digital wireless communication systems (<abbr title="Luong Nguyen">LN</abbr>, <abbr title="Vincent Janicot">VJ</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-HsiehCP.html">DATE-2001-HsiehCP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Microprocessor power analysis by labeled simulation (<abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="L. Chen">LC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 182–189.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-IyerM.html">DATE-2001-IyerM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Power aware microarchitecture resource scaling (<abbr title="Anoop Iyer">AI</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 190–196.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-BeniniCMMPS.html">DATE-2001-BeniniCMMPS</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Extending lifetime of portable systems by battery scheduling (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giuliano Castelli">GC</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>, <abbr title="Riccardo Scarsi">RS</abbr>), pp. 197–203.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-GianiSHA.html">DATE-2001-GianiSHA</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient spectral techniques for sequential ATPG (<abbr title="Ashish Giani">AG</abbr>, <abbr title="Shuo Sheng">SS</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 204–208.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-CornoRSV.html">DATE-2001-CornoRSV</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On the test of microprocessor IP cores (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 209–213.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-PomeranzR.html">DATE-2001-PomeranzR</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Sequence reordering to improve the levels of compaction achievable by static compaction procedures (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 214–218.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-BensoCNP.html">DATE-2001-BensoCNP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="tag/open%20source.html" title="open source">#open source</a></span></dt><dd>SEU effect analysis in an open-source router via a distributed fault injection environment (<abbr title="Alfredo Benso">AB</abbr>, <abbr title="Stefano Di Carlo">SDC</abbr>, <abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Paolo Prinetto">PP</abbr>), pp. 219–225.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-LockCM.html">DATE-2001-LockCM</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>The programmable platform: does one size fit all? (<abbr title="A. Lock">AL</abbr>, <abbr title="Raul Camposano">RC</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 226–227.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-LaiW.html">DATE-2001-LaiW</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/slicing.html" title="slicing">#slicing</a></span></dt><dd>Slicing tree is a complete floorplan representation (<abbr title="Minghorng Lai">ML</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 228–232.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-CheungWC.html">DATE-2001-CheungWC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Further improve circuit partitioning using GBAW logic perturbation techniques (<abbr title="Chak-Chung Cheung">CCC</abbr>, <abbr title="Yu-Liang Wu">YLW</abbr>, <abbr title="David Ihsin Cheng">DIC</abbr>), pp. 233–239.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-SaitohAT.html">DATE-2001-SaitohAT</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Clustering based fast clock scheduling for light clock-tree (<abbr title="Makoto Saitoh">MS</abbr>, <abbr title="Masaaki Azuma">MA</abbr>, <abbr title="Atsushi Takahashi">AT</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-DielissenMBHSHW.html">DATE-2001-DielissenMBHSHW</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-efficient layered turbo decoder processor (<abbr title="John Dielissen">JD</abbr>, <abbr title="Jef L. van Meerbergen">JLvM</abbr>, <abbr title="Marco Bekooij">MB</abbr>, <abbr title="Françoise Harmsze">FH</abbr>, <abbr title="Sergej Sawitzki">SS</abbr>, <abbr title="Jos Huisken">JH</abbr>, <abbr title="Albert van der Werf">AvdW</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-SamiSSZZ.html">DATE-2001-SamiSSZZ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Exploiting data forwarding to reduce the power budget of VLIW embedded processors (<abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 252–257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-WormLW.html">DATE-2001-WormLW</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Design of low-power high-speed maximum a priori decoder architectures (<abbr title="Alexander Worm">AW</abbr>, <abbr title="Holger Lamm">HL</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 258–267.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-NeauMR.html">DATE-2001-NeauMR</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low complexity FIR filters using factorization of perturbed coefficients (<abbr title="Cassondra Neau">CN</abbr>, <abbr title="Khurram Muhammad">KM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 268–272.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-AcquavivaBR.html">DATE-2001-AcquavivaBR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>An adaptive algorithm for low-power streaming multimedia processing (<abbr title="Andrea Acquaviva">AA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Bruno Riccò">BR</abbr>), pp. 273–279.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-LiuP.html">DATE-2001-LiuP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A static power estimation methodolodgy for IP-based design (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 280–289.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-FavalliM.html">DATE-2001-FavalliM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of error detecting codes for the detection of crosstalk originated errors (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 290–296.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-CheynetNVRRV.html">DATE-2001-CheynetNVRRV</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/program%20transformation.html" title="program transformation">#program transformation</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span></dt><dd>System safety through automatic high-level code transformations: an experimental evaluation (<abbr title="Ph. Cheynet">PC</abbr>, <abbr title="B. Nicolescu">BN</abbr>, <abbr title="Raoul Velazco">RV</abbr>, <abbr title="Maurizio Rebaudengo">MR</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Massimo Violante">MV</abbr>), pp. 297–301.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-WahlAMR.html">DATE-2001-WahlAMR</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>From DFT to systems test — a model based cost optimization tool (<abbr title="Michael G. Wahl">MGW</abbr>, <abbr title="Anthony P. Ambler">APA</abbr>, <abbr title="Christoph Maaß">CM</abbr>, <abbr title="Mohammed Rahman">MR</abbr>), pp. 302–306.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-DrozdL.html">DATE-2001-DrozdL</a> <span class="tag"><a href="tag/float.html" title="float">#float</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient on-line testing method for a floating-point adder (<abbr title="Alexander V. Drozd">AVD</abbr>, <abbr title="M. V. Lobachev">MVL</abbr>), pp. 307–313.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-SilvaSAGLSTSRNSW.html">DATE-2001-SilvaSAGLSTSRNSW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Design methodology for PicoRadio networks (<abbr title="Julio Leao da Silva Jr.">JLdSJ</abbr>, <abbr title="J. Shamberger">JS</abbr>, <abbr title="M. Josie Ammer">MJA</abbr>, <abbr title="Chunlong Guo">CG</abbr>, <abbr title="Suet-Fei Li">SFL</abbr>, <abbr title="Rahul C. Shah">RCS</abbr>, <abbr title="Tim Tuan">TT</abbr>, <abbr title="Michael Sheets">MS</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Borivoje Nikolic">BN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Paul K. Wright">PKW</abbr>), pp. 314–325.</dd> <div class="pagevis" style="width:11px"></div>
<dt><a href="DATE-2001-BadarogluHGDMGEB.html">DATE-2001-BadarogluHGDMGEB</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-level simulation of substrate noise generation from large digital circuits with multiple supplies (<abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Marc van Heijningen">MvH</abbr>, <abbr title="Vincent Gravot">VG</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 326–330.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-WernerGWR.html">DATE-2001-WernerGWR</a></dt><dd>Crosstalk noise in future digital CMOS circuits (<abbr title="Chr. Werner">CW</abbr>, <abbr title="R. Göttsche">RG</abbr>, <abbr title="A. Wörner">AW</abbr>, <abbr title="Ulrich Ramacher">UR</abbr>), pp. 331–335.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-KralicekJG.html">DATE-2001-KralicekJG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling electromagnetic emission of integrated circuits for system analysis (<abbr title="P. Kralicek">PK</abbr>, <abbr title="Werner John">WJ</abbr>, <abbr title="Heyno Garbe">HG</abbr>), pp. 336–340.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-FioriM.html">DATE-2001-FioriM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of EME produced by a microcontroller operation (<abbr title="Franco Fiori">FF</abbr>, <abbr title="Francesco Musolino">FM</abbr>), pp. 341–347.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-RioRMPR.html">DATE-2001-RioRMPR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/top-down.html" title="top-down">#top-down</a></span></dt><dd>Top-down design of a xDSL 14-bit 4MS/s sigma-delta modulator in digital CMOS technology (<abbr title="Rocio del Río">RdR</abbr>, <abbr title="Josep Lluís de la Rosa">JLdlR</abbr>, <abbr title="F. Medeiro">FM</abbr>, <abbr title="Maria Belen Pérez-Verdú">MBPV</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 348–352.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-DessoukyKLG.html">DATE-2001-DessoukyKLG</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Analog design for reuse — case study: very low-voltage sigma-delta modulator (<abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Andreas Kaiser">AK</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Alain Greiner">AG</abbr>), pp. 353–360.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-GerfersM.html">DATE-2001-GerfersM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A design strategy for low-voltage low-power continuous-time sigma-delta A/D converters (<abbr title="Friedel Gerfers">FG</abbr>, <abbr title="Yiannos Manoli">YM</abbr>), pp. 361–369.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-NaiduJ.html">DATE-2001-NaiduJ</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Minimizing stand-by leakage power in static CMOS circuits (<abbr title="Srinath R. Naidu">SRN</abbr>, <abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>), pp. 370–376.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-ChangHM.html">DATE-2001-ChangHM</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>In-place delay constrained power optimization using functional symmetries (<abbr title="Chih-Wei Jim Chang">CWJC</abbr>, <abbr title="Bo Hu">BH</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-JozwiakC.html">DATE-2001-JozwiakC</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>High-quality sub-function construction in functional decomposition based on information relationship measures (<abbr title="Lech Józwiak">LJ</abbr>, <abbr title="Artur Chojnacki">AC</abbr>), pp. 383–390.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-EspejoEMO.html">DATE-2001-EspejoEMO</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Generalized reasoning scheme for redundancy addition and removal logic optimization (<abbr title="José Alberto Espejo">JAE</abbr>, <abbr title="Luis Entrena">LE</abbr>, <abbr title="Enrique San Millán">ESM</abbr>, <abbr title="Emilio Olías">EO</abbr>), pp. 391–397.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-ZengKC.html">DATE-2001-ZengKC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>LPSAT: a unified approach to RTL satisfiability (<abbr title="Zhihong Zeng">ZZ</abbr>, <abbr title="Priyank Kalla">PK</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 398–402.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-FerrandiFSFF.html">DATE-2001-FerrandiFSFF</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional test generation for behaviorally sequential models (<abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="G. Ferrara">GF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Alessandro Fin">AF</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 403–410.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-HajjarCMAB.html">DATE-2001-HajjarCMAB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>High quality behavioral verification using statistical stopping criteria (<abbr title="Amjad Hajjar">AH</abbr>, <abbr title="Tom Chen">TC</abbr>, <abbr title="Isabelle Munn">IM</abbr>, <abbr title="Anneliese Amschler Andrews">AAA</abbr>, <abbr title="Maria Bjorkman">MB</abbr>), pp. 411–419.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-PaulinKB.html">DATE-2001-PaulinKB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Network processors: a perspective on market requirements, processor architectures and embedded S/W tools (<abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Faraydon Karim">FK</abbr>, <abbr title="Paul Bromley">PB</abbr>), pp. 420–429.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-BeattieP.html">DATE-2001-BeattieP</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient inductance extraction via windowing (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 430–436.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-XuM.html">DATE-2001-XuM</a> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient and passive modeling of transmission lines by using differential quadrature method (<abbr title="Qinwei Xu">QX</abbr>, <abbr title="Pinaki Mazumder">PM</abbr>), pp. 437–444.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-YuK.html">DATE-2001-YuK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Explicit formulas and efficient algorithm for moment computation of coupled RC trees with lumped and distributed elements (<abbr title="Qingjian Yu">QY</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-Chen.html">DATE-2001-Chen</a> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>On the impact of on-chip inductance on signal nets under the influence of power grid noise (<abbr title="Tom Chen">TC</abbr>), pp. 451–459.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-UbarJP.html">DATE-2001-UbarJP</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Timing simulation of digital circuits with binary decision diagrams (<abbr title="Raimund Ubar">RU</abbr>, <abbr title="Artur Jutman">AJ</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 460–466.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-Ruiz-de-ClavijoJBAV.html">DATE-2001-Ruiz-de-ClavijoJBAV</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model (<abbr title="Paulino Ruiz-de-Clavijo">PRdC</abbr>, <abbr title="Jorge Juan-Chico">JJC</abbr>, <abbr title="Manuel J. Bellido">MJB</abbr>, <abbr title="Antonio J. Acosta">AJA</abbr>, <abbr title="Manuel Valencia">MV</abbr>), pp. 467–471.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-HeringLM.html">DATE-2001-HeringLM</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>dibSIM: a parallel functional logic simulator allowing dynamic load balancing (<abbr title="Klaus Hering">KH</abbr>, <abbr title="Jork Löser">JL</abbr>, <abbr title="Jens Markwardt">JM</abbr>), pp. 472–478.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-KuterB.html">DATE-2001-KuterB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Architecture driven partitioning (<abbr title="Joachim Küter">JK</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 479–487.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-PiguetRO.html">DATE-2001-PiguetRO</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power systems on chips (SOCs) (<abbr title="Christian Piguet">CP</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Thierry J.-F. Omnés">TJFO</abbr>), p. 488.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-Al-ArsG.html">DATE-2001-Al-ArsG</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs (<abbr title="Zaid Al-Ars">ZAA</abbr>, <abbr title="A. J. van de Goor">AJvdG</abbr>), pp. 496–503.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-PomeranzR01a.html">DATE-2001-PomeranzR01a</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 504–508.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-HashizumeIYT.html">DATE-2001-HashizumeIYT</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>CMOS open defect detection by supply current test (<abbr title="Masaki Hashizume">MH</abbr>, <abbr title="Masahiro Ichimiya">MI</abbr>, <abbr title="Hiroyuki Yotsuyanagi">HY</abbr>, <abbr title="Takeomi Tamesada">TT</abbr>), p. 509.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-ZengABA.html">DATE-2001-ZengABA</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span></dt><dd>Full chip false timing path identification: applications to the PowerPCTM microprocessors (<abbr title="Jing Zeng">JZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jayanta Bhadra">JB</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-WambacqVPREYLD.html">DATE-2001-WambacqVPREYLD</a></dt><dd>CAD for RF circuits (<abbr title="Piet Wambacq">PW</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Wolfgang Eberle">WE</abbr>, <abbr title="Baolin Yang">BY</abbr>, <abbr title="David E. Long">DEL</abbr>, <abbr title="Alper Demir">AD</abbr>), pp. 520–529.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-Bazargan-SabetI.html">DATE-2001-Bazargan-SabetI</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Modeling crosstalk noise for deep submicron verification tools (<abbr title="Pirouz Bazargan-Sabet">PBS</abbr>, <abbr title="Fabrice Ilponse">FI</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-GaoW.html">DATE-2001-GaoW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A graph based algorithm for optimal buffer insertion under accurate delay models (<abbr title="Youxin Gao">YG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 535–539.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-SarkarK.html">DATE-2001-SarkarK</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Repeater block planning under simultaneous delay and transition time constraints (<abbr title="Probir Sarkar">PS</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-MacchiaruloBM.html">DATE-2001-MacchiaruloBM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/on%20the%20fly.html" title="on the fly">#on the fly</a></span></dt><dd>On-the-fly layout generation for PTL macrocells (<abbr title="Luca Macchiarulo">LM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>), pp. 546–551.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-SerdarS.html">DATE-2001-SerdarS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic datapath tile placement and routing (<abbr title="Tatjana Serdar">TS</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 552–559.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-NamSR.html">DATE-2001-NamSR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A boolean satisfiability-based incremental rerouting approach with application to FPGAs (<abbr title="Gi-Joon Nam">GJN</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-VareaA.html">DATE-2001-VareaA</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Dual transitions petri net based modelling technique for embedded systems specification (<abbr title="Mauricio Varea">MV</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 566–571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-MarculescuN.html">DATE-2001-MarculescuN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Probabilistic application modeling for system-level perfromance analysis (<abbr title="Radu Marculescu">RM</abbr>, <abbr title="Amit Nandi">AN</abbr>), pp. 572–579.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-GiustoMH.html">DATE-2001-GiustoMH</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Reliable estimation of execution time of embedded software (<abbr title="Paolo Giusto">PG</abbr>, <abbr title="Grant Martin">GM</abbr>, <abbr title="Edwin A. Harcourt">EAH</abbr>), pp. 580–589.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-AzaisBBR.html">DATE-2001-AzaisBBR</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>Implementation of a linear histogram BIST for ADCs (<abbr title="Florence Azaïs">FA</abbr>, <abbr title="Serge Bernard">SB</abbr>, <abbr title="Yves Bertrand">YB</abbr>, <abbr title="Michel Renovell">MR</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-CherubalC.html">DATE-2001-CherubalC</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation based diagnosis of device parameters for analog circuits (<abbr title="Sasikumar Cherubal">SC</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 596–602.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-Burdiek.html">DATE-2001-Burdiek</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Generation of optimum test stimuli for nonlinear analog circuits using nonlinear — programming and time-domain sensitivities (<abbr title="Bernhard Burdiek">BB</abbr>), pp. 603–609.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-Wilson.html">DATE-2001-Wilson</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Managing the SoC design challenge with “Soft” hardware (<abbr title="Ron Wilson">RW</abbr>), pp. 610–611.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-Doboli.html">DATE-2001-Doboli</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints (<abbr title="Alex Doboli">AD</abbr>), pp. 612–619.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-XieW.html">DATE-2001-XieW</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Allocation and scheduling of conditional task graph in hardware/software co-synthesis (<abbr title="Yuan Xie">YX</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-Parameswaran.html">DATE-2001-Parameswaran</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Code placement in hardware/software co-synthesis to improve performance and reduce cost (<abbr title="Sri Parameswaran">SP</abbr>), pp. 626–632.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-AkgulM.html">DATE-2001-AkgulM</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>System-on-a-chip processor synchronization support in hardware (<abbr title="Bilge Saglam Akgul">BSA</abbr>, <abbr title="Vincent John Mooney III">VJMI</abbr>), pp. 633–641.</dd> <div class="pagevis" style="width:8px"></div>
<dt><a href="DATE-2001-Hartenstein.html">DATE-2001-Hartenstein</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A decade of reconfigurable computing: a visionary retrospective (<abbr title="Reiner W. Hartenstein">RWH</abbr>), pp. 642–649.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-OuaissV.html">DATE-2001-OuaissV</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers (<abbr title="Iyad Ouaiss">IO</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 650–657.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-FeketeKT.html">DATE-2001-FeketeKT</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/precedence.html" title="precedence">#precedence</a></span></dt><dd>Optimal FPGA module placement with temporal precedence constraints (<abbr title="Sándor P. Fekete">SPF</abbr>, <abbr title="Ekkehard Köhler">EK</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 658–667.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2001-PasseroneWL.html">DATE-2001-PasseroneWL</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Generation of minimal size code for scheduling graphs (<abbr title="Claudio Passerone">CP</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-HoffmannNPBM.html">DATE-2001-HoffmannNPBM</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Generating production quality software development tools using a machine description language (<abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Achim Nohl">AN</abbr>, <abbr title="Stefan Pees">SP</abbr>, <abbr title="Gunnar Braun">GB</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 674–678.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-GauthierYJ.html">DATE-2001-GauthierYJ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Automatic generation and targeting of application specific operating systems and embedded systems software (<abbr title="Lovic Gauthier">LG</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 679–685.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-KulkarniGMCM.html">DATE-2001-KulkarniGMCM</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Cache conscious data layout organization for embedded multimedia applications (<abbr title="Chidamber Kulkarni">CK</abbr>, <abbr title="C. Ghez">CG</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 686–693.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2001-GielenSCMR.html">DATE-2001-GielenSCMR</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design challenges and emerging EDA solutions in mixed-signal IC design (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="B. Sorensen">BS</abbr>, <abbr title="H. Casier">HC</abbr>, <abbr title="Philippe Magarshack">PM</abbr>, <abbr title="J. Rodriguez">JR</abbr>), pp. 694–695.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-TagoHINSY.html">DATE-2001-TagoHINSY</a> <span class="tag"><a href="tag/cpu.html" title="cpu">#cpu</a></span></dt><dd>CPU for PlayStation 2 (<abbr title="Haruyuki Tago">HT</abbr>, <abbr title="Kazuhiro Hashimoto">KH</abbr>, <abbr title="Nobuyuki Ikumi">NI</abbr>, <abbr title="Masato Nagamatsu">MN</abbr>, <abbr title="Masakazu Suzuoki">MS</abbr>, <abbr title="Yasuyuki Yamamoto">YY</abbr>), p. 696.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-Mandapati.html">DATE-2001-Mandapati</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementation of the ATI flipper chip (<abbr title="Anand Mandapati">AM</abbr>), pp. 697–698.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-Narita.html">DATE-2001-Narita</a> <span class="tag"><a href="tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>SH-4 RISC microprocessor for multimedia, game machine (<abbr title="Susumu Narita">SN</abbr>), pp. 699–701.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2001-MinatoI.html">DATE-2001-MinatoI</a> <span class="tag"><a href="tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/streaming.html" title="streaming">#streaming</a></span></dt><dd>Streaming BDD manipulation for large-scale combinatorial problems (<abbr title="Shin-ichi Minato">SiM</abbr>, <abbr title="Shinya Ishihara">SI</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-LiuWHL.html">DATE-2001-LiuWHL</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span></dt><dd>Binary decision diagram with minimum expected path length (<abbr title="Yi-Yu Liu">YYL</abbr>, <abbr title="Kuo-Hua Wang">KHW</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 708–712.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-ThorntonD.html">DATE-2001-ThorntonD</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Spectral decision diagrams using graph transformations (<abbr title="Mitchell A. Thornton">MAT</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 713–719.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-JerrayaM.html">DATE-2001-JerrayaM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Electronic system design methodology: Europe’s positioning (<abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="G. Matheron">GM</abbr>), pp. 720–721.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-NayakHCB.html">DATE-2001-NayakHCB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs (<abbr title="Anshuman Nayak">AN</abbr>, <abbr title="Malay Haldar">MH</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 722–728.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-NogueraB.html">DATE-2001-NogueraB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>A HW/SW partitioning algorithm for dynamically reconfigurable architectures (<abbr title="Juanjo Noguera">JN</abbr>, <abbr title="Rosa M. Badia">RMB</abbr>), p. 729.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-HuangM.html">DATE-2001-HuangM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks (<abbr title="Zhining Huang">ZH</abbr>, <abbr title="Sharad Malik">SM</abbr>), p. 735.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-RufHKR.html">DATE-2001-RufHKR</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Simulation-guided property checking based on a multi-valued AR-automata (<abbr title="Jürgen Ruf">JR</abbr>, <abbr title="Dirk W. Hoffmann">DWH</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 742–748.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-JungYC.html">DATE-2001-JungYC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance improvement of multi-processor systems cosimulation based on SW analysis (<abbr title="Jinyong Jung">JJ</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 749–753.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2001-NicolescuYJ.html">DATE-2001-NicolescuYJ</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Mixed-level cosimulation for fine gradual refinement of communication in SoC design (<abbr title="Gabriela Nicolescu">GN</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 754–759.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-HoffmanKM.html">DATE-2001-HoffmanKM</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A framework for fast hardware-software co-simulation (<abbr title="Andreas Hoffmann">AH</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 760–765.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-MadridPAR.html">DATE-2001-MadridPAR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Analog/mixed-signal IP modeling for design reuse (<abbr title="Natividad Martínez Madrid">NMM</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="Antonio J. Acosta">AJA</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 766–767.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-JingnanVH.html">DATE-2001-JingnanVH</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span></dt><dd>A Skill-based library for retargetable embedded analog cores (<abbr title="Xu Jingnan">XJ</abbr>, <abbr title="João C. Vital">JCV</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 768–769.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-RonaK.html">DATE-2001-RonaK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modelling SoC devices for virtual test using VHDL (<abbr title="Marco Rona">MR</abbr>, <abbr title="Gunter Krampl">GK</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-Castro-LopezFDR.html">DATE-2001-Castro-LopezFDR</a></dt><dd>Retargeting of mixed-signal blocks for SoCs (<abbr title="R. Castro-López">RCL</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>, <abbr title="Manuel Delgado-Restituto">MDR</abbr>, <abbr title="Ángel Rodríguez-Vázquez">ÁRV</abbr>), pp. 772–775.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2001-YeungHMMZ.html">DATE-2001-YeungHMMZ</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>Standard bus vs. bus wrapper: what is the best solution for future SoC integration? (<abbr title="C. Yeung">CY</abbr>, <abbr title="Anssi Haverinen">AH</abbr>, <abbr title="Graham Matthews">GM</abbr>, <abbr title="Jonathan Morris">JM</abbr>, <abbr title="Jauher Zaidi">JZ</abbr>), pp. 776–777.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2001-GrunDN.html">DATE-2001-GrunDN</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Access pattern based local memory customization for low power embedded systems (<abbr title="Peter Grun">PG</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 778–784.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-Zhu01a.html">DATE-2001-Zhu01a</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/pointer.html" title="pointer">#pointer</a></span></dt><dd>Static memory allocation by pointer analysis and coloring (<abbr title="Jianwen Zhu">JZ</abbr>), pp. 785–790.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2001-ConstantinidesCL.html">DATE-2001-ConstantinidesCL</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Heuristic datapath allocation for multiple wordlength systems (<abbr title="George A. Constantinides">GAC</abbr>, <abbr title="Peter Y. K. Cheung">PYKC</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 791–797.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2001-TeicaRV.html">DATE-2001-TeicaRV</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>On the verification of synthesized designs using automatically generated transformational witnesses (<abbr title="Elena Teica">ET</abbr>, <abbr title="Rajesh Radhakrishnan">RR</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 798.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-CasavantGLMWA.html">DATE-2001-CasavantGLMWA</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Property-specific witness graph generation for guided simulation (<abbr title="Albert E. Casavant">AEC</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="S. Liu">SL</abbr>, <abbr title="Akira Mukaiyama">AM</abbr>, <abbr title="Kazutoshi Wakabayashi">KW</abbr>, <abbr title="Pranav Ashar">PA</abbr>), p. 799.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-StuikysZDM.html">DATE-2001-StuikysZDM</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span></dt><dd>Two approaches for developing generic components in VHDL (<abbr title="Vytautas Stuikys">VS</abbr>, <abbr title="Giedrius Ziberkas">GZ</abbr>, <abbr title="Robertas Damasevicius">RD</abbr>, <abbr title="Giedrius Majauskas">GM</abbr>), p. 800.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-CichonB.html">DATE-2001-CichonB</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Annotated data types for addressed token passing networks (<abbr title="Gordon Cichon">GC</abbr>, <abbr title="Winthir Brunnbauer">WB</abbr>), p. 801.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-NicoliciA.html">DATE-2001-NicoliciA</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Testability trade-offs for BIST RTL data paths: the case for three dimensional design space (<abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), p. 802.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-LechnerRH.html">DATE-2001-LechnerRH</a> <span class="tag"><a href="tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a better understanding of failure modes and test requirements of ADCs (<abbr title="A. Lechner">AL</abbr>, <abbr title="Andrew Richardson">AR</abbr>, <abbr title="B. Hermes">BH</abbr>), p. 803.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-QuasemG.html">DATE-2001-QuasemG</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Exact fault simulation for systems on Silicon that protects each core’s intellectual property (<abbr title="Md. Saffat Quasem">MSQ</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), p. 804.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-DorschW.html">DATE-2001-DorschW</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using mission logic for embedded testing (<abbr title="Rainer Dorsch">RD</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), p. 805.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-DoboliV.html">DATE-2001-DoboliV</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A regularity-based hierarchical symbolic analysis method for large-scale analog networks (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), p. 806.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-OlbrichRB.html">DATE-2001-OlbrichRB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span></dt><dd>An improved hierarchical classification algorithm for structural analysis of integrated circuits (<abbr title="Markus Olbrich">MO</abbr>, <abbr title="Achim Rein">AR</abbr>, <abbr title="Erich Barke">EB</abbr>), p. 807.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-SchmidtJKTN.html">DATE-2001-SchmidtJKTN</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Automatic nonlinear memory power modelling (<abbr title="Eike Schmidt">ES</abbr>, <abbr title="Gerd Jochens">GJ</abbr>, <abbr title="Lars Kruse">LK</abbr>, <abbr title="Frans Theeuwen">FT</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), p. 808.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-ShinKC.html">DATE-2001-ShinKC</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>An operation rearrangement technique for power optimization in VLIM instruction fetch (<abbr title="Dongkun Shin">DS</abbr>, <abbr title="Jihong Kim">JK</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), p. 809.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-GarnicaLH.html">DATE-2001-GarnicaLH</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits (<abbr title="Oscar Garnica">OG</abbr>, <abbr title="Juan Lanchares">JL</abbr>, <abbr title="Román Hermida">RH</abbr>), p. 810.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-RoussellePBMV.html">DATE-2001-RoussellePBMV</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>A register-transfer-level fault simulator for permanent and transient faults in embedded processors (<abbr title="C. Rousselle">CR</abbr>, <abbr title="Matthias Pflanz">MP</abbr>, <abbr title="A. Behling">AB</abbr>, <abbr title="T. Mohaupt">TM</abbr>, <abbr title="Heinrich Theodor Vierhaus">HTV</abbr>), p. 811.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-BertoniBF.html">DATE-2001-BertoniBF</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient finite field digital-serial multiplier architecture for cryptography applications (<abbr title="Guido Bertoni">GB</abbr>, <abbr title="Luca Breveglieri">LB</abbr>, <abbr title="Pasqualina Fragneto">PF</abbr>), p. 812.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-WongMYCMPCLV.html">DATE-2001-WongMYCMPCLV</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/summary.html" title="summary">#summary</a></span></dt><dd>Task concurrency management methodology summary (<abbr title="Chun Wong">CW</abbr>, <abbr title="Paul Marchal">PM</abbr>, <abbr title="Peng Yang">PY</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>, <abbr title="Aggeliki S. Prayati">ASP</abbr>, <abbr title="Nathalie Cossement">NC</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="Diederik Verkest">DV</abbr>), p. 813.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-Fiori.html">DATE-2001-Fiori</a></dt><dd>Susceptibility of analog cells to substrate interference (<abbr title="Franco Fiori">FF</abbr>), p. 814.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-StaverenV.html">DATE-2001-StaverenV</a> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>Order determination for frequency compensation of negative-feedback systems (<abbr title="Arie van Staveren">AvS</abbr>, <abbr title="Chris J. M. Verhoeven">CJMV</abbr>), p. 815.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-YildizSV.html">DATE-2001-YildizSV</a> <span class="tag"><a href="tag/bias.html" title="bias">#bias</a></span> <span class="tag"><a href="tag/float.html" title="float">#float</a></span> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Minimizing the number of floating bias voltage sources with integer linear programming (<abbr title="E. Yildiz">EY</abbr>, <abbr title="Arie van Staveren">AvS</abbr>, <abbr title="Chris J. M. Verhoeven">CJMV</abbr>), p. 816.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-CappuccinoC.html">DATE-2001-CappuccinoC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>CMOS sizing rule for high performance long interconnects (<abbr title="Gregorio Cappuccino">GC</abbr>, <abbr title="Giuseppe Cocorullo">GC</abbr>), p. 817.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-KoranneG.html">DATE-2001-KoranneG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On automatic analysis of geometrically proximate nets in VSLI layout (<abbr title="Sandeep Koranne">SK</abbr>, <abbr title="Om Prakash Gangwal">OPG</abbr>), p. 818.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-LienigJA.html">DATE-2001-LienigJA</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>AnalogRouter: a new approach of current-driven routing for analog circuits (<abbr title="Jens Lienig">JL</abbr>, <abbr title="Göran Jerke">GJ</abbr>, <abbr title="Thorsten Adler">TA</abbr>), p. 819.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-MoyaML.html">DATE-2001-MoyaML</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>A hardware-software operating system for heterogeneous designs (<abbr title="José Manuel Moya">JMM</abbr>, <abbr title="Francisco Moya">FM</abbr>, <abbr title="Juan Carlos López">JCL</abbr>), p. 820.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-TerechkoPE.html">DATE-2001-TerechkoPE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PRMDL: a machine description language for clustered VLIW architectures (<abbr title="Andrei Terechko">AT</abbr>, <abbr title="Evert-Jan D. Pol">EJDP</abbr>, <abbr title="Jos T. J. van Eijndhoven">JTJvE</abbr>), p. 821.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-BekooijEWB.html">DATE-2001-BekooijEWB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>Functional units with conditional input/output behavior in VLIW processors (<abbr title="Marco Bekooij">MB</abbr>, <abbr title="Loek J. M. Engels">LJME</abbr>, <abbr title="Albert van der Werf">AvdW</abbr>, <abbr title="Natalino G. Busá">NGB</abbr>), p. 822.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-ZolfyMN.html">DATE-2001-ZolfyMN</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Adaptation of an event-driven simulation environment to sequentially propagated concurrent fault simulation (<abbr title="Mina Zolfy">MZ</abbr>, <abbr title="Shahrzad Mirkhani">SM</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>), p. 823.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2001-PintoMEJ.html">DATE-2001-PintoMEJ</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Constraint satisfaction for storage files with Fifos or stacks during scheduling (<abbr title="Carlos A. Alba Pinto">CAAP</abbr>, <abbr title="Bart Mesman">BM</abbr>, <abbr title="Koen van Eijk">KvE</abbr>, <abbr title="Jochen A. G. Jess">JAGJ</abbr>), p. 824.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>