//----------------------------------------------------------------------------
//
// *File Name: single_core_testbench_filelist.v 
// 
// *Module Description:
//                       ASIC SINGLE CORE TESTBENCH FILELIST
//
// *Author(s):
//              - Zhenyuan Charlotte Liu,    zliu12@wpi.edu
//
//----------------------------------------------------------------------------

`timescale 1ns / 1ps
`include "../../hdl/tb/cw305interface/clocks.v"
`include "../../hdl/tb/cw305interface/cw305_defines.v"
`include "../../hdl/tb/cw305interface/cw305_usb_reg_fe.v"
`include "../../hdl/tb/i2cmaster/i2c_master_bit_ctrl.v"
`include "../../hdl/tb/i2cmaster/i2c_master_byte_ctrl.v"
`include "../../hdl/tb/i2cmaster/i2c_master_defines.v"
`include "../../hdl/tb/i2cmaster/i2c_master_top.v"
`include "../../hdl/tb/i2cmaster/timescale.v"
