#--------------------------------------------------------------------------------
# Auto-generated by Migen (ac70301) & LiteX (7712c8a7) on 2022-04-13 18:49:19
#--------------------------------------------------------------------------------
csr_base,MMIO_inst,0x00000000,,
csr_base,ctrl,0x00000800,,
csr_base,ethphy,0x00001000,,
csr_base,identifier_mem,0x00001800,,
csr_register,MMIO_inst_watchdog_data,0x00000000,1,rw
csr_register,MMIO_inst_gpio_out,0x00000004,1,rw
csr_register,MMIO_inst_pwm_0_enable,0x00000008,1,rw
csr_register,MMIO_inst_pwm_0_period,0x0000000c,1,rw
csr_register,MMIO_inst_pwm_0_width,0x00000010,1,rw
csr_register,MMIO_inst_stepgen_steplen,0x00000014,1,rw
csr_register,MMIO_inst_stepgen_dir_hold_time,0x00000018,1,rw
csr_register,MMIO_inst_stepgen_dir_setup_time,0x0000001c,1,rw
csr_register,MMIO_inst_stepgen_apply_time,0x00000020,2,rw
csr_register,MMIO_inst_stepgen_0_speed,0x00000028,1,rw
csr_register,MMIO_inst_stepgen_0_max_acceleration,0x0000002c,1,rw
csr_register,MMIO_inst_watchdog_has_bitten,0x00000030,1,ro
csr_register,MMIO_inst_wall_clock,0x00000034,2,ro
csr_register,MMIO_inst_gpio_in,0x0000003c,1,ro
csr_register,MMIO_inst_stepgen_0_position,0x00000040,2,ro
csr_register,ctrl_reset,0x00000800,1,rw
csr_register,ctrl_scratch,0x00000804,1,rw
csr_register,ctrl_bus_errors,0x00000808,1,ro
csr_register,ethphy_crg_reset,0x00001000,1,rw
csr_register,ethphy_rx_inband_status,0x00001004,1,ro
csr_register,ethphy_mdio_w,0x00001008,1,rw
csr_register,ethphy_mdio_r,0x0000100c,1,ro
constant,config_clock_frequency,50000000,,
constant,config_cpu_type_none,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,unknown,,
constant,config_with_build_time,None,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
memory_region,csr,0x00000000,65536,io
