/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z & celloutsig_1_0z);
  assign celloutsig_0_1z = ~(in_data[31] & celloutsig_0_0z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z & in_data[0]);
  assign celloutsig_0_29z = ~(celloutsig_0_8z & celloutsig_0_1z);
  assign celloutsig_1_0z = !(in_data[182] ? in_data[167] : in_data[186]);
  assign celloutsig_1_10z = !(celloutsig_1_4z ? celloutsig_1_4z : celloutsig_1_8z);
  assign celloutsig_0_12z = !(celloutsig_0_8z ? celloutsig_0_11z : celloutsig_0_4z);
  assign celloutsig_0_14z = !(celloutsig_0_2z ? celloutsig_0_11z : celloutsig_0_6z);
  assign celloutsig_1_11z = ~(in_data[161] | celloutsig_1_10z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_4z | celloutsig_0_14z);
  assign celloutsig_1_6z = ~celloutsig_1_3z;
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_0z | in_data[115]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[185]) & (celloutsig_1_1z | celloutsig_1_2z));
  assign celloutsig_1_15z = celloutsig_1_9z[6] | celloutsig_1_0z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 5'h00;
    else _00_ <= { in_data[2:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = { _00_[2:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } <= in_data[48:40];
  assign celloutsig_0_24z = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_13z } <= { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_19z } <= celloutsig_0_25z[4:1];
  assign celloutsig_0_32z = { celloutsig_0_25z[8:6], celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_28z } <= { celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_1_9z = in_data[139:130] % { 1'h1, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z } * { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_1_19z = | in_data[175:171];
  assign celloutsig_0_10z = | { in_data[64], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, _00_, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, _00_, celloutsig_0_4z };
  assign celloutsig_0_20z = celloutsig_0_4z & celloutsig_0_17z;
  assign celloutsig_0_13z = | { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, in_data[40] };
  assign celloutsig_0_16z = | { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z, _00_, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_19z = | { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_23z = | { celloutsig_0_20z, celloutsig_0_11z, _00_[3:0], celloutsig_0_5z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_15z[8:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_1z = ^ { in_data[175:143], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = ^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, _00_ };
  assign celloutsig_0_2z = ^ { in_data[41:35], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_31z = ^ in_data[91:89];
  assign celloutsig_0_15z = { celloutsig_0_3z, _00_, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z, _00_, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_2z } >>> { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_11z, _00_, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_10z, _00_, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_10z } ~^ { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_25z = { in_data[57:54], celloutsig_0_21z, celloutsig_0_12z } ~^ { celloutsig_0_21z[2:1], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_1_7z = { in_data[189:186], celloutsig_1_4z, celloutsig_1_5z } ^ { in_data[186:182], celloutsig_1_0z };
  assign celloutsig_0_0z = ~((in_data[71] & in_data[34]) | in_data[10]);
  assign celloutsig_1_4z = ~((in_data[152] & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_0_4z = ~((in_data[74] & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_2z & celloutsig_0_0z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & _00_[4]) | (celloutsig_0_5z & celloutsig_0_6z));
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
