library IEEE;
use IEEE.Std_Logic_1164.all;

entity FA is
port (A: in std_logic;
		B: in std_logic;
		F: out std_logic
		);
end FA;

architecture fa_estr of FA is
begin
		F <= A xor B;
end fa_estr;