{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638400148603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638400148619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 15:09:08 2021 " "Processing started: Wed Dec 01 15:09:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638400148619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400148619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400148619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1638400149370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638400149370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5_3x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register5_3x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register5_3x " "Found entity 1: register5_3x" {  } { { "register5_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5_3x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162047 ""} { "Info" "ISGN_ENTITY_NAME" "2 register5_3x_testbench " "Found entity 2: register5_3x_testbench" {  } { { "register5_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5_3x.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5.sv 2 2 " "Found 2 design units, including 2 entities, in source file register5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register5 " "Found entity 1: register5" {  } { { "register5.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""} { "Info" "ISGN_ENTITY_NAME" "2 register5_testbench " "Found entity 2: register5_testbench" {  } { { "register5.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register5.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd rd regfilewrite_queue_sub.sv(9) " "Verilog HDL Declaration information at regfilewrite_queue_sub.sv(9): object \"Rd\" differs only in case from object \"rd\" in the same scope" {  } { { "regfilewrite_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue_sub.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638400162063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilewrite_queue_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfilewrite_queue_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfilewrite_queue_sub " "Found entity 1: regfilewrite_queue_sub" {  } { { "regfilewrite_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue_sub.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfilewrite_queue_sub_testbench " "Found entity 2: regfilewrite_queue_sub_testbench" {  } { { "regfilewrite_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue_sub.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilewrite_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfilewrite_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfilewrite_queue " "Found entity 1: regfilewrite_queue" {  } { { "regfilewrite_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfilewrite_queue_testbench " "Found entity 2: regfilewrite_queue_testbench" {  } { { "regfilewrite_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfilewrite_queue.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_queue_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_queue_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_queue_sub " "Found entity 1: alu_queue_sub" {  } { { "alu_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue_sub.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_queue_sub_testbench " "Found entity 2: alu_queue_sub_testbench" {  } { { "alu_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue_sub.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_queue " "Found entity 1: alu_queue" {  } { { "alu_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_queue_testbench " "Found entity 2: alu_queue_testbench" {  } { { "alu_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162063 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux16_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux16_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_testbench " "Found entity 2: D_FF_testbench" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder2_4 " "Found entity 1: edecoder2_4" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder2_4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder2_4_testbench " "Found entity 2: edecoder2_4_testbench" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder2_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder3_8 " "Found entity 1: edecoder3_8" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder3_8.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder3_8_testbench " "Found entity 2: edecoder3_8_testbench" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder3_8.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder5_32 " "Found entity 1: edecoder5_32" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder5_32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder5_32_testbench " "Found entity 2: edecoder5_32_testbench" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/edecoder5_32.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file ed_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eD_FF " "Found entity 1: eD_FF" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/eD_FF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""} { "Info" "ISGN_ENTITY_NAME" "2 eD_FF_testbench " "Found entity 2: eD_FF_testbench" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/eD_FF.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_testbench " "Found entity 2: register64_testbench" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64_32x " "Found entity 1: register64_32x" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_32x.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_32x_testbench " "Found entity 2: register64_32x_testbench" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_32x.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_64x " "Found entity 1: mux32_1_64x" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1_64x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_64x_testbench " "Found entity 2: mux32_1_64x_testbench" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux32_1_64x.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_testbench " "Found entity 2: regfile_testbench" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfile.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/full_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_testbench " "Found entity 2: full_adder_testbench" {  } { { "full_adder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/full_adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64 " "Found entity 1: add_sub_64" {  } { { "add_sub_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub_64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_64_testbench " "Found entity 2: add_sub_64_testbench" {  } { { "add_sub_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub_64.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_testbench " "Found entity 2: add_sub_testbench" {  } { { "add_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/add_sub.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_and_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and_64 " "Found entity 1: bitwise_and_64" {  } { { "bitwise_and_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_and_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_and_64_testbench " "Found entity 2: bitwise_and_64_testbench" {  } { { "bitwise_and_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_and_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_or_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or_64 " "Found entity 1: bitwise_or_64" {  } { { "bitwise_or_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_or_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_or_64_testbench " "Found entity 2: bitwise_or_64_testbench" {  } { { "bitwise_or_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_or_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_xor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor_64 " "Found entity 1: bitwise_xor_64" {  } { { "bitwise_xor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_xor_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_xor_64_testbench " "Found entity 2: bitwise_xor_64_testbench" {  } { { "bitwise_xor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/bitwise_xor_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_64x " "Found entity 1: mux8_1_64x" {  } { { "mux8_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1_64x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_64x_testbench " "Found entity 2: mux8_1_64x_testbench" {  } { { "mux8_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux8_1_64x.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/nor_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_testbench " "Found entity 2: nor_64_testbench" {  } { { "nor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/nor_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instructmem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instructmem.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file flag_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_handler " "Found entity 1: flag_handler" {  } { { "flag_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/flag_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""} { "Info" "ISGN_ENTITY_NAME" "2 flag_handler_testbench " "Found entity 2: flag_handler_testbench" {  } { { "flag_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/flag_handler.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_handler " "Found entity 1: instruction_handler" {  } { { "instruction_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_handler_testbench " "Found entity 2: instruction_handler_testbench" {  } { { "instruction_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_handler.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/sign_extender.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender_testbench " "Found entity 2: sign_extender_testbench" {  } { { "sign_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/sign_extender.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_left_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/shift_left_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left_2_testbench " "Found entity 2: shift_left_2_testbench" {  } { { "shift_left_2.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/shift_left_2.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64 " "Found entity 1: D_FF_64" {  } { { "D_FF_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF_64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_64_testbench " "Found entity 2: D_FF_64_testbench" {  } { { "D_FF_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/D_FF_64.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_64x " "Found entity 1: mux2_1_64x" {  } { { "mux2_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_64x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_64x_testbench " "Found entity 2: mux2_1_64x_testbench" {  } { { "mux2_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_64x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64 " "Found entity 1: adder64" {  } { { "adder64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/adder64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_testbench " "Found entity 2: adder64_testbench" {  } { { "adder64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/adder64.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(38) " "Verilog HDL warning at instruction_decoder.sv(38): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(39) " "Verilog HDL warning at instruction_decoder.sv(39): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(41) " "Verilog HDL warning at instruction_decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(44) " "Verilog HDL warning at instruction_decoder.sv(44): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(45) " "Verilog HDL warning at instruction_decoder.sv(45): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(60) " "Verilog HDL warning at instruction_decoder.sv(60): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(61) " "Verilog HDL warning at instruction_decoder.sv(61): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(62) " "Verilog HDL warning at instruction_decoder.sv(62): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(66) " "Verilog HDL warning at instruction_decoder.sv(66): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(67) " "Verilog HDL warning at instruction_decoder.sv(67): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(71) " "Verilog HDL warning at instruction_decoder.sv(71): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(72) " "Verilog HDL warning at instruction_decoder.sv(72): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(73) " "Verilog HDL warning at instruction_decoder.sv(73): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(77) " "Verilog HDL warning at instruction_decoder.sv(77): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(78) " "Verilog HDL warning at instruction_decoder.sv(78): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(90) " "Verilog HDL warning at instruction_decoder.sv(90): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(91) " "Verilog HDL warning at instruction_decoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(92) " "Verilog HDL warning at instruction_decoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(93) " "Verilog HDL warning at instruction_decoder.sv(93): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(94) " "Verilog HDL warning at instruction_decoder.sv(94): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(95) " "Verilog HDL warning at instruction_decoder.sv(95): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(96) " "Verilog HDL warning at instruction_decoder.sv(96): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(109) " "Verilog HDL warning at instruction_decoder.sv(109): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(111) " "Verilog HDL warning at instruction_decoder.sv(111): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(112) " "Verilog HDL warning at instruction_decoder.sv(112): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(113) " "Verilog HDL warning at instruction_decoder.sv(113): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(115) " "Verilog HDL warning at instruction_decoder.sv(115): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(116) " "Verilog HDL warning at instruction_decoder.sv(116): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(120) " "Verilog HDL warning at instruction_decoder.sv(120): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(122) " "Verilog HDL warning at instruction_decoder.sv(122): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(123) " "Verilog HDL warning at instruction_decoder.sv(123): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(124) " "Verilog HDL warning at instruction_decoder.sv(124): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(126) " "Verilog HDL warning at instruction_decoder.sv(126): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(127) " "Verilog HDL warning at instruction_decoder.sv(127): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(145) " "Verilog HDL warning at instruction_decoder.sv(145): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(146) " "Verilog HDL warning at instruction_decoder.sv(146): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(147) " "Verilog HDL warning at instruction_decoder.sv(147): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(148) " "Verilog HDL warning at instruction_decoder.sv(148): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(156) " "Verilog HDL warning at instruction_decoder.sv(156): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(157) " "Verilog HDL warning at instruction_decoder.sv(157): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(158) " "Verilog HDL warning at instruction_decoder.sv(158): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(159) " "Verilog HDL warning at instruction_decoder.sv(159): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(167) " "Verilog HDL warning at instruction_decoder.sv(167): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(168) " "Verilog HDL warning at instruction_decoder.sv(168): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(169) " "Verilog HDL warning at instruction_decoder.sv(169): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(170) " "Verilog HDL warning at instruction_decoder.sv(170): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(178) " "Verilog HDL warning at instruction_decoder.sv(178): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(179) " "Verilog HDL warning at instruction_decoder.sv(179): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(180) " "Verilog HDL warning at instruction_decoder.sv(180): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(181) " "Verilog HDL warning at instruction_decoder.sv(181): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(189) " "Verilog HDL warning at instruction_decoder.sv(189): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(190) " "Verilog HDL warning at instruction_decoder.sv(190): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(191) " "Verilog HDL warning at instruction_decoder.sv(191): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(192) " "Verilog HDL warning at instruction_decoder.sv(192): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/instruction_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_32x " "Found entity 1: mux4_1_32x" {  } { { "mux4_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_32x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_32xtestbench " "Found entity 2: mux4_1_32xtestbench" {  } { { "mux4_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_32x.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_32x " "Found entity 1: mux2_1_32x" {  } { { "mux2_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_32x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_32x_testbench " "Found entity 2: mux2_1_32x_testbench" {  } { { "mux2_1_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_32x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_64x " "Found entity 1: mux4_1_64x" {  } { { "mux4_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_64x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_64x_testbench " "Found entity 2: mux4_1_64x_testbench" {  } { { "mux4_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux4_1_64x.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT lt processor.sv(7) " "Verilog HDL Declaration information at processor.sv(7): object \"LT\" differs only in case from object \"lt\" in the same scope" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638400162172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_testbench " "Found entity 2: processor_testbench" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_5x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_5x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5x " "Found entity 1: mux2_1_5x" {  } { { "mux2_1_5x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_5x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_5x_testbench " "Found entity 2: mux2_1_5x_testbench" {  } { { "mux2_1_5x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/mux2_1_5x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap " "Found entity 1: swap" {  } { { "swap.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/swap.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/zero_extender.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extender_testbench " "Found entity 2: zero_extender_testbench" {  } { { "zero_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/zero_extender.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_3x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64_3x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64_3x " "Found entity 1: register64_3x" {  } { { "register64_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_3x.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_3x_testbench " "Found entity 2: register64_3x_testbench" {  } { { "register64_3x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/register64_3x.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileread_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfileread_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileread_queue " "Found entity 1: regfileread_queue" {  } { { "regfileread_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfileread_queue.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfileread_queue_testbench " "Found entity 2: regfileread_queue_testbench" {  } { { "regfileread_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/regfileread_queue.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_queue_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem_queue_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem_queue_sub " "Found entity 1: datamem_queue_sub" {  } { { "datamem_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue_sub.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_queue_sub_testbench " "Found entity 2: datamem_queue_sub_testbench" {  } { { "datamem_queue_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue_sub.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem_queue " "Found entity 1: datamem_queue" {  } { { "datamem_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_queue_testbench " "Found entity 2: datamem_queue_testbench" {  } { { "datamem_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/datamem_queue.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638400162188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ShiftDir0_int alu_queue.sv(25) " "Verilog HDL Implicit Net warning at alu_queue.sv(25): created implicit net for \"ShiftDir0_int\"" {  } { { "alu_queue.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/alu_queue.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638400162188 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ShamtO regfileread_queue processor.sv(41) " "Verilog HDL Module Instantiation error at processor.sv(41): port \"ShamtO\" is not declared by module \"regfileread_queue\"" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 41 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638400162204 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ShiftDirO regfileread_queue processor.sv(41) " "Verilog HDL Module Instantiation error at processor.sv(41): port \"ShiftDirO\" is not declared by module \"regfileread_queue\"" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 41 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638400162204 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ShiftToALUBO regfileread_queue processor.sv(42) " "Verilog HDL Module Instantiation error at processor.sv(42): port \"ShiftToALUBO\" is not declared by module \"regfileread_queue\"" {  } { { "processor.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab4/processor.sv" 42 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638400162204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hunte/Documents/EE469/Lab4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/hunte/Documents/EE469/Lab4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638400162410 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 01 15:09:22 2021 " "Processing ended: Wed Dec 01 15:09:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638400162410 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638400162410 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638400162410 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638400162410 ""}
