// Seed: 2780216666
module module_0;
  tri1 id_1;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input  logic   id_0,
    input  supply0 id_1,
    output logic   id_2
);
  tri1 id_4;
  always @(posedge id_0) id_2 = 1;
  always
    if (1) id_4 = id_4 ** {{1, "" ? 1'h0 == 1 : id_4}, 1, id_4, id_5 ^ id_1 * 1};
    else id_2 <= 1;
  module_0();
  always id_2 <= id_0;
  wire id_6, id_7, id_8;
endmodule
