=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 4 (28 --> 1, 28 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9.66667 --> 0.666667 (14 --> 0.5, 14 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 46 --> 4 (22 --> 1, 22 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7.66667 --> 0.666667 (11 --> 0.5, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 287 --> 8 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 23.9167 --> 0.666667 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 223 --> 8 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 18.5833 --> 0.666667 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 688 --> 12 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 38.2222 --> 0.666667 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 532 --> 12 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 29.5556 --> 0.666667 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1261 --> 16 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 52.5417 --> 0.666667 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 973 --> 16 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5417 --> 0.666667 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2006 --> 20 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 66.8667 --> 0.666667 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1546 --> 20 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 51.5333 --> 0.666667 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2923 --> 24 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.1944 --> 0.666667 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2251 --> 24 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 62.5278 --> 0.666667 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4012 --> 28 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5238 --> 0.666667 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 3088 --> 28 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 73.5238 --> 0.666667 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 5273 --> 32 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.854 --> 0.666667 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 4057 --> 32 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 84.5208 --> 0.666667 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6706 --> 36 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 124.185 --> 0.666667 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5158 --> 36 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5185 --> 0.666667 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.08/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8311 --> 40 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 138.517 --> 0.666667 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6391 --> 40 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 106.517 --> 0.666667 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.94 sec (Real time) / 1.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.37 sec (Real time) / 1.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.38 sec (Real time) / 7.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.70 sec (Real time) / 4.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1244.22 sec (Real time) / 1235.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2019.89 sec (Real time) / 2009.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.41 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.24 sec (Real time) / 9965.07 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.45 sec (Real time) / 2.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.25 sec (Real time) / 9967.69 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1156.93 sec (Real time) / 1149.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.30 sec (Real time) / 9969.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 3.88 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.85/4 sec (0.39/1 sec, 1.58/1 sec, 0.43/1 sec, 1.19/1 sec, 0.15/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 3.42/3 sec (0.04/0.04 sec, 1.57/1.57 sec, 0.42/0.42 sec, 1.19/1.19 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.34/1 sec (0.33/0.33 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.88 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.07 sec (Real time) / 3.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 5.04 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.02/5 sec (0.28/0 sec, 2.37/2 sec, 0.84/1 sec, 1.25/1 sec, 0.17/1 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 4.71/5 sec (0.04/0.04 sec, 2.36/2.36 sec, 0.84/0.84 sec, 1.24/1.24 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 5.04 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.23 sec (Real time) / 5.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 3.83 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.81/4 sec (0.28/0 sec, 1.62/2 sec, 0.44/0 sec, 1.21/2 sec, 0.15/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 3.51/4 sec (0.05/0.05 sec, 1.62/1.62 sec, 0.44/0.44 sec, 1.21/1.21 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.83 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.03 sec (Real time) / 3.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 3.56 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.56/4 sec (0.23/0 sec, 1.55/2 sec, 0.39/0 sec, 1.15/2 sec, 0.14/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 3.26/4 sec (0.01/0.01 sec, 1.54/1.54 sec, 0.38/0.38 sec, 1.14/1.14 sec, 0.13/0.13 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.56 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.75 sec (Real time) / 3.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 265.71 sec CPU time.
[LOG] Relation determinization time: 266 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 265.19/265 sec (14.44/14 sec, 116.48/117 sec, 86.8/87 sec, 21.3/21 sec, 9.94/10 sec, 3.13/3 sec, 1.9/2 sec, 2.51/3 sec, 1.42/1 sec, 1.27/1 sec, 1.18/1 sec, 1.19/1 sec, 1.17/1 sec, 1.18/1 sec, 1.18/2 sec, 0.1/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 250.03/253 sec (2.36/2.36 sec, 116.27/116.27 sec, 86.56/86.56 sec, 21.07/21.07 sec, 9.7/9.7 sec, 2.92/2.92 sec, 1.64/1.64 sec, 2.31/2.31 sec, 1.21/1.21 sec, 1.06/1.06 sec, 1.02/1.02 sec, 0.99/0.99 sec, 0.98/0.98 sec, 0.97/0.97 sec, 0.97/0.97 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.08/9 sec (11.07/11.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 265.71 sec CPU time.
[LOG] Overall execution time: 266 sec real time.
Synthesis time: 265.92 sec (Real time) / 263.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 285.6 sec CPU time.
[LOG] Relation determinization time: 286 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 285.11/284 sec (13.41/14 sec, 118.73/118 sec, 86.03/86 sec, 20.94/21 sec, 25.61/26 sec, 6.53/6 sec, 2.55/2 sec, 2.65/3 sec, 1.43/1 sec, 1.26/1 sec, 1.21/1 sec, 1.19/1 sec, 1.17/1 sec, 1.16/1 sec, 1.16/2 sec, 0.08/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 271.23/270 sec (2.39/2.39 sec, 118.52/118.52 sec, 85.79/85.79 sec, 20.74/20.74 sec, 25.4/25.4 sec, 6.33/6.33 sec, 2.39/2.39 sec, 2.46/2.46 sec, 1.25/1.25 sec, 1.06/1.06 sec, 1.01/1.01 sec, 0.99/0.99 sec, 0.97/0.97 sec, 0.96/0.96 sec, 0.97/0.97 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.06/8 sec (10.06/10.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 285.6 sec CPU time.
[LOG] Overall execution time: 286 sec real time.
Synthesis time: 285.81 sec (Real time) / 283.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 272.06 sec CPU time.
[LOG] Relation determinization time: 272 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 271.54/272 sec (12.76/13 sec, 117.2/117 sec, 91.74/92 sec, 23.86/24 sec, 9.44/9 sec, 3.17/3 sec, 1.93/2 sec, 2.54/3 sec, 1.45/1 sec, 1.29/2 sec, 1.25/1 sec, 1.23/1 sec, 1.21/1 sec, 1.2/2 sec, 1.21/1 sec, 0.06/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 257.59/257 sec (2.08/2.08 sec, 116.98/116.98 sec, 91.51/91.51 sec, 23.63/23.63 sec, 9.21/9.21 sec, 2.92/2.92 sec, 1.7/1.7 sec, 2.3/2.3 sec, 1.22/1.22 sec, 1.07/1.07 sec, 1.03/1.03 sec, 1/1 sec, 0.98/0.98 sec, 0.98/0.98 sec, 0.98/0.98 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.78/10 sec (9.78/9.78 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 272.06 sec CPU time.
[LOG] Overall execution time: 272 sec real time.
Synthesis time: 272.27 sec (Real time) / 269.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 256.72 sec CPU time.
[LOG] Relation determinization time: 257 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 256.16/257 sec (11.5/12 sec, 111.73/112 sec, 85.05/85 sec, 21.16/21 sec, 10.22/10 sec, 3.13/3 sec, 1.86/2 sec, 2.55/3 sec, 1.45/1 sec, 1.29/2 sec, 1.26/1 sec, 1.22/1 sec, 1.21/1 sec, 1.22/2 sec, 1.2/1 sec, 0.11/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 243.31/245 sec (1.95/1.95 sec, 111.52/111.52 sec, 84.82/84.82 sec, 20.92/20.92 sec, 10.04/10.04 sec, 2.89/2.89 sec, 1.62/1.62 sec, 2.31/2.31 sec, 1.23/1.23 sec, 1.06/1.06 sec, 1.02/1.02 sec, 0.99/0.99 sec, 0.98/0.98 sec, 0.98/0.98 sec, 0.98/0.98 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.68/8 sec (8.68/8.68 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 256.72 sec CPU time.
[LOG] Overall execution time: 257 sec real time.
Synthesis time: 256.93 sec (Real time) / 254.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1578.68 sec CPU time.
[LOG] Relation determinization time: 1579 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1571.46/1570 sec (124.02/124 sec, 561.51/562 sec, 260.98/261 sec, 168.04/168 sec, 128.22/128 sec, 68.6/68 sec, 36.3/36 sec, 27.1/27 sec, 24.55/25 sec, 24.14/24 sec, 22.24/22 sec, 21.59/22 sec, 21.36/22 sec, 21.06/21 sec, 20.59/20 sec, 20.38/20 sec, 20.58/20 sec, 0.19/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1465.15/1463 sec (30.38/30.38 sec, 560.69/560.69 sec, 260.12/260.12 sec, 167.27/167.27 sec, 127.44/127.44 sec, 67.84/67.84 sec, 35.54/35.54 sec, 26.34/26.34 sec, 23.76/23.76 sec, 23.38/23.38 sec, 21.48/21.48 sec, 20.85/20.85 sec, 20.56/20.56 sec, 20.26/20.26 sec, 19.83/19.83 sec, 19.61/19.61 sec, 19.8/19.8 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 74.8/79 sec (74.8/74.8 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1578.69 sec CPU time.
[LOG] Overall execution time: 1579 sec real time.
Synthesis time: 1578.88 sec (Real time) / 1548.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2164.06 sec CPU time.
[LOG] Relation determinization time: 2165 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2157.21/2155 sec (160.32/161 sec, 1186.31/1186 sec, 234.96/234 sec, 158.71/159 sec, 122.08/122 sec, 51.4/51 sec, 36.49/36 sec, 28.07/28 sec, 25.15/25 sec, 24.79/25 sec, 20.18/20 sec, 18.57/18 sec, 18.22/19 sec, 17.99/18 sec, 17.93/18 sec, 17.89/17 sec, 18/18 sec, 0.14/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2029.37/2027 sec (45.14/45.14 sec, 1185.33/1185.33 sec, 234.02/234.02 sec, 157.86/157.86 sec, 121.18/121.18 sec, 50.52/50.52 sec, 35.63/35.63 sec, 27.23/27.23 sec, 24.3/24.3 sec, 23.94/23.94 sec, 19.34/19.34 sec, 17.95/17.95 sec, 17.61/17.61 sec, 17.37/17.37 sec, 17.31/17.31 sec, 17.26/17.26 sec, 17.38/17.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 85.76/88 sec (85.76/85.76 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2164.07 sec CPU time.
[LOG] Overall execution time: 2165 sec real time.
Synthesis time: 2164.20 sec (Real time) / 2122.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9353.20 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9398.67 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9320.22 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 7530.01 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 7115.24 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 6936.33 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 107 --> 8 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8.91667 --> 0.666667 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1087 --> 16 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 45.2917 --> 0.666667 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2299 --> 20 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 76.6333 --> 0.666667 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 4058 --> 24 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 112.722 --> 0.666667 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.83 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 6660 --> 28 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 158.571 --> 0.666667 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.76 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.34 sec (Real time) / 7.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.11/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.15/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 10023 --> 32 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.812 --> 0.666667 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.44 sec (Real time) / 10.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.94 sec (Real time) / 54.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.5 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.47/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.17/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 14093 --> 36 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 260.981 --> 0.666667 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 79.01 sec (Real time) / 77.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1076.38 sec (Real time) / 1076.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.25/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.22/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 19867 --> 40 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 331.117 --> 0.666667 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 172.38 sec (Real time) / 169.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3190.79 sec (Real time) / 3190.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.82 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.8/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/1 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.34/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.38/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 25140 --> 44 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 380.909 --> 0.666667 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.82 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.32 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.12/1 sec (0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/1 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.43/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.52/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 33977 --> 48 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 471.903 --> 0.666667 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.71 sec (Real time) / 1.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.3/1 sec (0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.52/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.61/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 40549 --> 52 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 519.859 --> 0.666667 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.34 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.96 sec (Real time) / 1.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.81 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.77/1 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.72/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.75/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 53009 --> 56 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 631.06 --> 0.666667 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.82 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.50 sec (Real time) / 2.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.08 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.05/2 sec (0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/1 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.8/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.9/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 61549 --> 60 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 683.878 --> 0.666667 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.09 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.82 sec (Real time) / 2.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 2.77 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.7/3 sec (0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/1 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.04/0 sec, 0.06/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/1 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.05/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.26/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 80083 --> 64 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 834.198 --> 0.666667 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.79 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.64 sec (Real time) / 3.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.09/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.08/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/1 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.38 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.39 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.5 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.53 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.74 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.69/0 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.77 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.92/1 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.1/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47/1 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/1 sec, 0.01/0 sec, 0.04/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.54 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.73 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 1.69 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.66/2 sec (0.09/0 sec, 0.13/0 sec, 0.13/0 sec, 0.01/0 sec, 0.14/1 sec, 0.07/0 sec, 0.25/0 sec, 0.17/0 sec, 0.15/0 sec, 0.24/0 sec, 0.14/1 sec, 0.14/0 sec )
[LOG] Nr of iterations: 99 (14, 22, 5, 2, 9, 3, 10, 20, 3, 1, 8, 2 )
[LOG] Total clause computation time: 0.63/1 sec (0.08/0.08 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1/1 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.24/0.24 sec, 0.14/0.14 sec, 0.14/0.14 sec )
[LOG] Total clause size reduction: 6144 --> 195 (1794 --> 28, 2604 --> 53, 440 --> 8, 157 --> 0, 856 --> 16, 204 --> 4, 16 --> 16, 48 --> 45, 5 --> 5, 0 --> 0, 16 --> 16, 4 --> 4 )
[LOG] Average clause size reduction: 62.0606 --> 1.9697 (128.143 --> 2, 118.364 --> 2.40909, 88 --> 1.6, 78.5 --> 0, 95.1111 --> 1.77778, 68 --> 1.33333, 1.6 --> 1.6, 2.4 --> 2.25, 1.66667 --> 1.66667, 0 --> 0, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1.69 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.16 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 281 5 21 1 250
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 6.58 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 213 new AND gates.
[LOG] Size before ABC: 237 AND gates.
[LOG] Size after ABC: 212 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.52/6 sec (0.31/0 sec, 0.17/0 sec, 0.15/0 sec, 0.17/0 sec, 0.05/0 sec, 0.27/1 sec, 0.04/0 sec, 0.74/0 sec, 0.54/1 sec, 0.68/1 sec, 0.91/1 sec, 0.96/1 sec, 0.59/0 sec, 0.94/1 sec )
[LOG] Nr of iterations: 135 (18, 12, 9, 5, 5, 21, 2, 17, 10, 7, 4, 4, 20, 1 )
[LOG] Total clause computation time: 1.16/0 sec (0.22/0.22 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.33/0.33 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.31/6 sec (0.09/0.09 sec, 0.11/0.11 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.2/0.2 sec, 0/0 sec, 0.71/0.71 sec, 0.49/0.49 sec, 0.35/0.35 sec, 0.88/0.88 sec, 0.94/0.94 sec, 0.59/0.59 sec, 0.94/0.94 sec )
[LOG] Total clause size reduction: 9909 --> 311 (3009 --> 49, 1793 --> 28, 1160 --> 26, 568 --> 9, 524 --> 5, 2580 --> 43, 124 --> 1, 49 --> 48, 24 --> 24, 20 --> 20, 9 --> 9, 5 --> 5, 43 --> 43, 1 --> 1 )
[LOG] Average clause size reduction: 73.4 --> 2.3037 (167.167 --> 2.72222, 149.417 --> 2.33333, 128.889 --> 2.88889, 113.6 --> 1.8, 104.8 --> 1, 122.857 --> 2.04762, 62 --> 0.5, 2.88235 --> 2.82353, 2.4 --> 2.4, 2.85714 --> 2.85714, 2.25 --> 2.25, 1.25 --> 1.25, 2.15 --> 2.15, 1 --> 1 )
[LOG] Overall execution time: 6.58 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.80 sec (Real time) / 6.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 418 6 24 1 382
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 27.92 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 289 new AND gates.
[LOG] Size before ABC: 353 AND gates.
[LOG] Size after ABC: 288 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.75/28 sec (0.34/1 sec, 0.68/0 sec, 0.49/1 sec, 1.58/1 sec, 0.39/1 sec, 1.42/1 sec, 1.48/2 sec, 0.97/1 sec, 0.12/0 sec, 2.57/2 sec, 1.01/1 sec, 2.21/2 sec, 2.51/3 sec, 2.03/2 sec, 3.09/3 sec, 2.44/3 sec, 1.8/1 sec, 2.62/3 sec )
[LOG] Nr of iterations: 215 (30, 23, 9, 8, 6, 6, 7, 29, 2, 25, 19, 5, 5, 5, 5, 3, 27, 1 )
[LOG] Total clause computation time: 3.36/3 sec (0.16/0.16 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.52/0.52 sec, 0.15/0.15 sec, 1.41/1.41 sec, 0.15/0.15 sec, 0.36/0.36 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 24.32/25 sec (0.18/0.18 sec, 0.51/0.51 sec, 0.36/0.36 sec, 1.05/1.05 sec, 0.24/0.24 sec, 0.01/0.01 sec, 1.33/1.33 sec, 0.6/0.6 sec, 0/0 sec, 2.54/2.54 sec, 0.98/0.98 sec, 2.2/2.2 sec, 2.49/2.49 sec, 2.02/2.02 sec, 3.05/3.05 sec, 2.42/2.42 sec, 1.73/1.73 sec, 2.61/2.61 sec )
[LOG] Total clause size reduction: 20122 --> 597 (6264 --> 107, 4444 --> 77, 1432 --> 22, 1141 --> 13, 770 --> 9, 735 --> 11, 876 --> 24, 4060 --> 87, 140 --> 1, 78 --> 72, 60 --> 53, 8 --> 8, 8 --> 8, 9 --> 9, 11 --> 10, 5 --> 5, 80 --> 80, 1 --> 1 )
[LOG] Average clause size reduction: 93.5907 --> 2.77674 (208.8 --> 3.56667, 193.217 --> 3.34783, 159.111 --> 2.44444, 142.625 --> 1.625, 128.333 --> 1.5, 122.5 --> 1.83333, 125.143 --> 3.42857, 140 --> 3, 70 --> 0.5, 3.12 --> 2.88, 3.15789 --> 2.78947, 1.6 --> 1.6, 1.6 --> 1.6, 1.8 --> 1.8, 2.2 --> 2, 1.66667 --> 1.66667, 2.96296 --> 2.96296, 1 --> 1 )
[LOG] Overall execution time: 27.92 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 28.15 sec (Real time) / 27.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.58 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 533 7 27 1 491
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 62.63 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 343 new AND gates.
[LOG] Size before ABC: 399 AND gates.
[LOG] Size after ABC: 343 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 62.2/63 sec (1.06/1 sec, 1.45/2 sec, 1.16/1 sec, 1.69/2 sec, 1.13/1 sec, 3.1/3 sec, 2.62/3 sec, 2.58/2 sec, 1.64/2 sec, 0.5/0 sec, 5.33/6 sec, 4.04/4 sec, 4.78/4 sec, 2.57/3 sec, 6.09/6 sec, 4.54/5 sec, 6.53/6 sec, 4.72/5 sec, 1.97/2 sec, 4.7/5 sec )
[LOG] Nr of iterations: 258 (31, 29, 10, 11, 5, 6, 15, 13, 25, 4, 29, 22, 9, 6, 4, 4, 7, 5, 20, 3 )
[LOG] Total clause computation time: 11.4/12 sec (0.64/0.64 sec, 0.94/0.94 sec, 0.51/0.51 sec, 1.64/1.64 sec, 1.11/1.11 sec, 0.49/0.49 sec, 2.58/2.58 sec, 0.51/0.51 sec, 0.74/0.74 sec, 0.49/0.49 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 1.45/1.45 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 50.67/51 sec (0.41/0.41 sec, 0.49/0.49 sec, 0.65/0.65 sec, 0.04/0.04 sec, 0.01/0.01 sec, 2.6/2.6 sec, 0.03/0.03 sec, 2.07/2.07 sec, 0.89/0.89 sec, 0/0 sec, 5.3/5.3 sec, 4/4 sec, 4.76/4.76 sec, 1.12/1.12 sec, 6.03/6.03 sec, 4.5/4.5 sec, 6.5/6.5 sec, 4.7/4.7 sec, 1.88/1.88 sec, 4.69/4.69 sec )
[LOG] Total clause size reduction: 29546 --> 722 (7890 --> 101, 6916 --> 116, 1917 --> 12, 2010 --> 19, 848 --> 8, 935 --> 7, 2338 --> 66, 1992 --> 41, 3936 --> 76, 477 --> 6, 95 --> 91, 70 --> 59, 12 --> 12, 9 --> 9, 8 --> 8, 5 --> 5, 21 --> 19, 8 --> 8, 53 --> 53, 6 --> 6 )
[LOG] Average clause size reduction: 114.519 --> 2.79845 (254.516 --> 3.25806, 238.483 --> 4, 191.7 --> 1.2, 182.727 --> 1.72727, 169.6 --> 1.6, 155.833 --> 1.16667, 155.867 --> 4.4, 153.231 --> 3.15385, 157.44 --> 3.04, 119.25 --> 1.5, 3.27586 --> 3.13793, 3.18182 --> 2.68182, 1.33333 --> 1.33333, 1.5 --> 1.5, 2 --> 2, 1.25 --> 1.25, 3 --> 2.71429, 1.6 --> 1.6, 2.65 --> 2.65, 2 --> 2 )
[LOG] Overall execution time: 62.63 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 62.89 sec (Real time) / 62.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.31 sec (Real time) / 2.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 633 8 30 1 585
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 123.51 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 710 new AND gates.
[LOG] Size before ABC: 897 AND gates.
[LOG] Size after ABC: 710 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 122.71/123 sec (0.94/1 sec, 0.9/1 sec, 5.42/5 sec, 2.3/3 sec, 2.52/2 sec, 3.55/4 sec, 3.8/4 sec, 2.18/2 sec, 2.65/2 sec, 9.06/9 sec, 4.42/5 sec, 8.58/8 sec, 5.88/6 sec, 4.32/5 sec, 8.67/8 sec, 6.05/6 sec, 5.95/6 sec, 6.81/7 sec, 11.87/12 sec, 6.34/6 sec, 5.54/6 sec, 2.22/2 sec, 4.66/5 sec, 8.08/8 sec )
[LOG] Nr of iterations: 491 (7, 9, 37, 10, 9, 16, 10, 35, 38, 57, 26, 9, 6, 8, 30, 8, 8, 11, 6, 33, 35, 53, 23, 7 )
[LOG] Total clause computation time: 15.82/16 sec (0.91/0.91 sec, 0.87/0.87 sec, 1.24/1.24 sec, 1.03/1.03 sec, 0.96/0.96 sec, 1.59/1.59 sec, 1.09/1.09 sec, 1.26/1.26 sec, 0.9/0.9 sec, 0.95/0.95 sec, 1.23/1.23 sec, 1.22/1.22 sec, 0.06/0.06 sec, 0.27/0.27 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.09/0.09 sec, 1.59/1.59 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 106.65/107 sec (0.01/0.01 sec, 0.01/0.01 sec, 4.17/4.17 sec, 1.26/1.26 sec, 1.55/1.55 sec, 1.95/1.95 sec, 2.7/2.7 sec, 0.89/0.89 sec, 1.75/1.75 sec, 8.08/8.08 sec, 3.18/3.18 sec, 7.35/7.35 sec, 5.82/5.82 sec, 4.04/4.04 sec, 8.62/8.62 sec, 6.01/6.01 sec, 5.83/5.83 sec, 6.74/6.74 sec, 11.81/11.81 sec, 6.23/6.23 sec, 3.95/3.95 sec, 2.04/2.04 sec, 4.6/4.6 sec, 8.06/8.06 sec )
[LOG] Total clause size reduction: 55343 --> 1691 (1968 --> 14, 2488 --> 22, 9612 --> 140, 2268 --> 25, 1976 --> 13, 3480 --> 31, 1998 --> 19, 7242 --> 139, 7437 --> 157, 10136 --> 310, 4500 --> 59, 1432 --> 18, 14 --> 14, 22 --> 22, 95 --> 90, 20 --> 19, 13 --> 13, 17 --> 17, 11 --> 10, 130 --> 124, 140 --> 128, 281 --> 244, 48 --> 48, 15 --> 15 )
[LOG] Average clause size reduction: 112.715 --> 3.44399 (281.143 --> 2, 276.444 --> 2.44444, 259.784 --> 3.78378, 226.8 --> 2.5, 219.556 --> 1.44444, 217.5 --> 1.9375, 199.8 --> 1.9, 206.914 --> 3.97143, 195.711 --> 4.13158, 177.825 --> 5.4386, 173.077 --> 2.26923, 159.111 --> 2, 2.33333 --> 2.33333, 2.75 --> 2.75, 3.16667 --> 3, 2.5 --> 2.375, 1.625 --> 1.625, 1.54545 --> 1.54545, 1.83333 --> 1.66667, 3.93939 --> 3.75758, 4 --> 3.65714, 5.30189 --> 4.60377, 2.08696 --> 2.08696, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 123.51 sec CPU time.
[LOG] Overall execution time: 124 sec real time.
Synthesis time: 123.82 sec (Real time) / 122.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.48 sec (Real time) / 5.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1048 9 33 1 994
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 155.52 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 774 new AND gates.
[LOG] Size before ABC: 964 AND gates.
[LOG] Size after ABC: 773 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 154.4/155 sec (1.28/1 sec, 1.39/2 sec, 2.93/3 sec, 5.35/5 sec, 5.38/5 sec, 3.04/3 sec, 4.68/5 sec, 4.04/4 sec, 4.86/5 sec, 4.19/4 sec, 12.68/13 sec, 4.67/5 sec, 5.6/5 sec, 7.67/8 sec, 6.52/6 sec, 7.46/8 sec, 4.81/5 sec, 5.99/6 sec, 8.96/9 sec, 7.16/7 sec, 9.17/9 sec, 7.18/7 sec, 5.87/6 sec, 6.4/6 sec, 8.93/9 sec, 8.19/9 sec )
[LOG] Nr of iterations: 515 (8, 3, 28, 12, 17, 5, 12, 10, 47, 36, 37, 54, 9, 6, 1, 27, 11, 16, 4, 9, 9, 43, 30, 26, 47, 8 )
[LOG] Total clause computation time: 35.45/38 sec (1.23/1.23 sec, 1.38/1.38 sec, 1.3/1.3 sec, 2.08/2.08 sec, 1.93/1.93 sec, 1.54/1.54 sec, 1.52/1.52 sec, 1.58/1.58 sec, 1.76/1.76 sec, 1.76/1.76 sec, 1.4/1.4 sec, 2.05/2.05 sec, 3.93/3.93 sec, 1.73/1.73 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.04/0.04 sec, 1.84/1.84 sec, 1.15/1.15 sec, 0.27/0.27 sec, 0.12/0.12 sec, 2.27/2.27 sec, 3.69/3.69 sec )
[LOG] Total clause minimization time: 118.58/117 sec (0.04/0.04 sec, 0/0 sec, 1.61/1.61 sec, 3.25/3.25 sec, 3.44/3.44 sec, 1.49/1.49 sec, 3.15/3.15 sec, 2.44/2.44 sec, 3.08/3.08 sec, 2.41/2.41 sec, 11.27/11.27 sec, 2.6/2.6 sec, 1.66/1.66 sec, 5.93/5.93 sec, 6.33/6.33 sec, 7.36/7.36 sec, 4.56/4.56 sec, 5.81/5.81 sec, 8.75/8.75 sec, 7.12/7.12 sec, 7.31/7.31 sec, 6.01/6.01 sec, 5.59/5.59 sec, 6.26/6.26 sec, 6.63/6.63 sec, 4.48/4.48 sec )
[LOG] Total clause size reduction: 63843 --> 1901 (2597 --> 14, 700 --> 4, 7911 --> 88, 3113 --> 27, 4304 --> 38, 1020 --> 6, 2662 --> 25, 2304 --> 14, 11592 --> 197, 8330 --> 207, 6876 --> 197, 10070 --> 252, 1512 --> 24, 11 --> 11, 1 --> 1, 88 --> 85, 27 --> 27, 38 --> 37, 6 --> 6, 16 --> 16, 14 --> 13, 172 --> 172, 159 --> 143, 91 --> 85, 205 --> 188, 24 --> 24 )
[LOG] Average clause size reduction: 123.967 --> 3.69126 (324.625 --> 1.75, 233.333 --> 1.33333, 282.536 --> 3.14286, 259.417 --> 2.25, 253.176 --> 2.23529, 204 --> 1.2, 221.833 --> 2.08333, 230.4 --> 1.4, 246.638 --> 4.19149, 231.389 --> 5.75, 185.838 --> 5.32432, 186.481 --> 4.66667, 168 --> 2.66667, 1.83333 --> 1.83333, 1 --> 1, 3.25926 --> 3.14815, 2.45455 --> 2.45455, 2.375 --> 2.3125, 1.5 --> 1.5, 1.77778 --> 1.77778, 1.55556 --> 1.44444, 4 --> 4, 5.3 --> 4.76667, 3.5 --> 3.26923, 4.3617 --> 4, 3 --> 3 )
[LOG] Overall execution time: 155.52 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.85 sec (Real time) / 154.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.50 sec (Real time) / 6.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1154 10 35 1 1097
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 207.3 sec CPU time.
[LOG] Relation determinization time: 207 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 1462 AND gates.
[LOG] Size after ABC: 1161 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 205.77/206 sec (1.99/2 sec, 1.8/2 sec, 3.68/4 sec, 4.38/4 sec, 2.97/3 sec, 3.8/4 sec, 6.17/6 sec, 2.57/3 sec, 4.78/4 sec, 4.44/5 sec, 5.19/5 sec, 5.19/5 sec, 7.46/8 sec, 10.79/10 sec, 10.36/11 sec, 13.12/13 sec, 8.05/8 sec, 14.14/14 sec, 13.67/14 sec, 11.7/11 sec, 12.87/13 sec, 8.2/9 sec, 9.52/9 sec, 7.88/8 sec, 7.58/8 sec, 5.51/5 sec, 9.55/10 sec, 8.41/8 sec )
[LOG] Nr of iterations: 697 (2, 2, 53, 10, 5, 14, 15, 10, 39, 15, 46, 87, 63, 12, 1, 1, 43, 8, 4, 12, 5, 5, 36, 14, 45, 83, 56, 11 )
[LOG] Total clause computation time: 43.69/43 sec (1.96/1.96 sec, 1.79/1.79 sec, 1.9/1.9 sec, 1.63/1.63 sec, 1.7/1.7 sec, 1.69/1.69 sec, 1.59/1.59 sec, 1.52/1.52 sec, 2.53/2.53 sec, 1.57/1.57 sec, 2.09/2.09 sec, 3.83/3.83 sec, 4.9/4.9 sec, 4.43/4.43 sec, 0.09/0.09 sec, 0.37/0.37 sec, 0.32/0.32 sec, 2.18/2.18 sec, 0.23/0.23 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.2/0.2 sec, 1.66/1.66 sec, 0.13/0.13 sec, 0.56/0.56 sec, 1.24/1.24 sec, 0.8/0.8 sec, 2.56/2.56 sec )
[LOG] Total clause minimization time: 161.55/163 sec (0.01/0.01 sec, 0/0 sec, 1.75/1.75 sec, 2.74/2.74 sec, 1.25/1.25 sec, 2.09/2.09 sec, 4.56/4.56 sec, 1.03/1.03 sec, 2.23/2.23 sec, 2.86/2.86 sec, 3.09/3.09 sec, 1.31/1.31 sec, 2.53/2.53 sec, 6.34/6.34 sec, 10.26/10.26 sec, 12.74/12.74 sec, 7.7/7.7 sec, 11.95/11.95 sec, 13.43/13.43 sec, 11.54/11.54 sec, 12.77/12.77 sec, 7.99/7.99 sec, 7.85/7.85 sec, 7.74/7.74 sec, 6.99/6.99 sec, 4.26/4.26 sec, 8.71/8.71 sec, 5.83/5.83 sec )
[LOG] Total clause size reduction: 90497 --> 2961 (413 --> 2, 388 --> 1, 16692 --> 292, 2799 --> 17, 1216 --> 6, 3913 --> 29, 3892 --> 26, 2277 --> 16, 10982 --> 136, 3402 --> 22, 9945 --> 298, 17974 --> 488, 12896 --> 320, 2277 --> 32, 2 --> 2, 1 --> 1, 186 --> 175, 14 --> 14, 6 --> 6, 21 --> 21, 6 --> 6, 7 --> 7, 117 --> 115, 22 --> 22, 298 --> 253, 452 --> 384, 267 --> 238, 32 --> 32 )
[LOG] Average clause size reduction: 129.838 --> 4.24821 (206.5 --> 1, 194 --> 0.5, 314.943 --> 5.50943, 279.9 --> 1.7, 243.2 --> 1.2, 279.5 --> 2.07143, 259.467 --> 1.73333, 227.7 --> 1.6, 281.59 --> 3.48718, 226.8 --> 1.46667, 216.196 --> 6.47826, 206.598 --> 5.6092, 204.698 --> 5.07937, 189.75 --> 2.66667, 2 --> 2, 1 --> 1, 4.32558 --> 4.06977, 1.75 --> 1.75, 1.5 --> 1.5, 1.75 --> 1.75, 1.2 --> 1.2, 1.4 --> 1.4, 3.25 --> 3.19444, 1.57143 --> 1.57143, 6.62222 --> 5.62222, 5.44578 --> 4.62651, 4.76786 --> 4.25, 2.90909 --> 2.90909 )
[LOG] Overall execution time: 207.3 sec CPU time.
[LOG] Overall execution time: 207 sec real time.
Synthesis time: 207.65 sec (Real time) / 204.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.23 sec (Real time) / 11.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1584 11 37 1 1524
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 545.71 sec CPU time.
[LOG] Relation determinization time: 546 sec real time.
[LOG] Final circuit size: 1098 new AND gates.
[LOG] Size before ABC: 1309 AND gates.
[LOG] Size after ABC: 1098 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 540.13/540 sec (7.46/7 sec, 7.03/7 sec, 12.37/12 sec, 7.28/8 sec, 9.27/9 sec, 7.07/7 sec, 8.08/8 sec, 15.98/16 sec, 10.57/11 sec, 7.27/7 sec, 11.22/11 sec, 13.75/14 sec, 14.17/14 sec, 14.53/15 sec, 16.89/17 sec, 31.12/31 sec, 13.82/14 sec, 21.77/21 sec, 35.11/35 sec, 16.35/17 sec, 44.29/44 sec, 16.95/17 sec, 16.86/17 sec, 26.85/27 sec, 41/41 sec, 33.24/33 sec, 16.18/16 sec, 16.2/16 sec, 28.53/29 sec, 18.92/19 sec )
[LOG] Nr of iterations: 664 (4, 6, 46, 6, 9, 6, 9, 14, 28, 6, 27, 18, 105, 38, 28, 3, 3, 40, 5, 8, 5, 7, 10, 27, 4, 26, 17, 98, 34, 27 )
[LOG] Total clause computation time: 112.16/113 sec (7.13/7.13 sec, 6.91/6.91 sec, 6.18/6.18 sec, 5.75/5.75 sec, 7.58/7.58 sec, 4.97/4.97 sec, 5.05/5.05 sec, 4.84/4.84 sec, 6.81/6.81 sec, 4.71/4.71 sec, 6.72/6.72 sec, 6.96/6.96 sec, 7.76/7.76 sec, 10.32/10.32 sec, 9.39/9.39 sec, 0.35/0.35 sec, 3.37/3.37 sec, 0.38/0.38 sec, 1.27/1.27 sec, 0.68/0.68 sec, 0.22/0.22 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.47/0.47 sec, 0.08/0.08 sec, 0.86/0.86 sec, 0.51/0.51 sec, 0.77/0.77 sec, 0.4/0.4 sec, 1.16/1.16 sec )
[LOG] Total clause minimization time: 426.89/427 sec (0.3/0.3 sec, 0.09/0.09 sec, 6.12/6.12 sec, 1.5/1.5 sec, 1.66/1.66 sec, 2.06/2.06 sec, 3/3 sec, 11.11/11.11 sec, 3.71/3.71 sec, 2.52/2.52 sec, 4.47/4.47 sec, 6.76/6.76 sec, 6.34/6.34 sec, 4.15/4.15 sec, 7.45/7.45 sec, 30.74/30.74 sec, 10.42/10.42 sec, 21.37/21.37 sec, 33.81/33.81 sec, 15.64/15.64 sec, 44.04/44.04 sec, 16.64/16.64 sec, 16.56/16.56 sec, 26.35/26.35 sec, 40.9/40.9 sec, 32.36/32.36 sec, 15.64/15.64 sec, 15.36/15.36 sec, 28.09/28.09 sec, 17.73/17.73 sec )
[LOG] Total clause size reduction: 97768 --> 2618 (1389 --> 3, 2170 --> 13, 16515 --> 265, 1775 --> 8, 2824 --> 13, 1630 --> 7, 2584 --> 14, 3991 --> 21, 9612 --> 139, 1410 --> 7, 8918 --> 112, 4386 --> 73, 24336 --> 648, 8621 --> 131, 6264 --> 69, 3 --> 3, 5 --> 5, 199 --> 183, 8 --> 8, 13 --> 13, 7 --> 7, 11 --> 11, 14 --> 14, 139 --> 134, 5 --> 5, 112 --> 103, 73 --> 71, 573 --> 381, 112 --> 88, 69 --> 69 )
[LOG] Average clause size reduction: 147.241 --> 3.94277 (347.25 --> 0.75, 361.667 --> 2.16667, 359.022 --> 5.76087, 295.833 --> 1.33333, 313.778 --> 1.44444, 271.667 --> 1.16667, 287.111 --> 1.55556, 285.071 --> 1.5, 343.286 --> 4.96429, 235 --> 1.16667, 330.296 --> 4.14815, 243.667 --> 4.05556, 231.771 --> 6.17143, 226.868 --> 3.44737, 223.714 --> 2.46429, 1 --> 1, 1.66667 --> 1.66667, 4.975 --> 4.575, 1.6 --> 1.6, 1.625 --> 1.625, 1.4 --> 1.4, 1.57143 --> 1.57143, 1.4 --> 1.4, 5.14815 --> 4.96296, 1.25 --> 1.25, 4.30769 --> 3.96154, 4.29412 --> 4.17647, 5.84694 --> 3.88776, 3.29412 --> 2.58824, 2.55556 --> 2.55556 )
[LOG] Overall execution time: 545.73 sec CPU time.
[LOG] Overall execution time: 546 sec real time.
Synthesis time: 546.11 sec (Real time) / 537.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.68 sec (Real time) / 10.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1571 12 40 1 1504
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 292.8 sec CPU time.
[LOG] Relation determinization time: 293 sec real time.
[LOG] Final circuit size: 1174 new AND gates.
[LOG] Size before ABC: 1453 AND gates.
[LOG] Size after ABC: 1173 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 290.83/291 sec (2.06/2 sec, 2.09/2 sec, 3.82/4 sec, 3.91/4 sec, 2.92/3 sec, 3.84/4 sec, 2.82/3 sec, 3.46/3 sec, 5.32/6 sec, 3.47/3 sec, 5.96/6 sec, 4.06/4 sec, 4.31/4 sec, 14.63/15 sec, 11.72/12 sec, 11.45/11 sec, 11.86/12 sec, 12.75/13 sec, 9.76/10 sec, 11.06/11 sec, 11.6/11 sec, 15.19/15 sec, 11.69/12 sec, 11.75/12 sec, 13.03/13 sec, 9.93/10 sec, 12.3/12 sec, 10.01/10 sec, 11.06/11 sec, 9.61/10 sec, 9.82/10 sec, 9.8/9 sec, 11.93/12 sec, 11.84/12 sec )
[LOG] Nr of iterations: 803 (7, 6, 45, 12, 4, 28, 12, 6, 60, 23, 55, 8, 17, 72, 42, 33, 15, 1, 2, 42, 11, 2, 7, 9, 4, 52, 19, 51, 5, 11, 61, 38, 30, 13 )
[LOG] Total clause computation time: 58.75/63 sec (2.03/2.03 sec, 2.04/2.04 sec, 2.19/2.19 sec, 2.5/2.5 sec, 2.15/2.15 sec, 2.77/2.77 sec, 2.07/2.07 sec, 2.78/2.78 sec, 2.57/2.57 sec, 3.01/3.01 sec, 3.12/3.12 sec, 3.2/3.2 sec, 3.69/3.69 sec, 5.86/5.86 sec, 4.59/4.59 sec, 3.98/3.98 sec, 3.64/3.64 sec, 0.1/0.1 sec, 0.97/0.97 sec, 0.28/0.28 sec, 0.34/0.34 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.38/0.38 sec, 0.11/0.11 sec, 0.46/0.46 sec, 0.11/0.11 sec, 1.98/1.98 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.52/0.52 sec, 0.27/0.27 sec, 0.2/0.2 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 231.28/226 sec (0.02/0.02 sec, 0.04/0.04 sec, 1.6/1.6 sec, 1.39/1.39 sec, 0.75/0.75 sec, 1.04/1.04 sec, 0.73/0.73 sec, 0.66/0.66 sec, 2.72/2.72 sec, 0.44/0.44 sec, 2.81/2.81 sec, 0.84/0.84 sec, 0.6/0.6 sec, 8.72/8.72 sec, 7.08/7.08 sec, 7.42/7.42 sec, 8.2/8.2 sec, 12.63/12.63 sec, 8.77/8.77 sec, 10.77/10.77 sec, 11.24/11.24 sec, 15.07/15.07 sec, 11.5/11.5 sec, 11.36/11.36 sec, 12.9/12.9 sec, 9.45/9.45 sec, 12.17/12.17 sec, 8.01/8.01 sec, 10.88/10.88 sec, 9.4/9.4 sec, 9.25/9.25 sec, 9.5/9.5 sec, 11.71/11.71 sec, 11.61/11.61 sec )
[LOG] Total clause size reduction: 140188 --> 3086 (3156 --> 12, 2465 --> 9, 18744 --> 146, 4488 --> 21, 1206 --> 5, 10422 --> 53, 4070 --> 24, 1755 --> 10, 21122 --> 340, 7392 --> 46, 17388 --> 435, 2128 --> 12, 4880 --> 30, 17821 --> 410, 10250 --> 173, 7968 --> 102, 3472 --> 31, 1 --> 1, 2 --> 2, 121 --> 112, 21 --> 21, 3 --> 3, 10 --> 9, 13 --> 13, 7 --> 6, 257 --> 208, 32 --> 30, 393 --> 322, 8 --> 8, 15 --> 12, 322 --> 253, 142 --> 118, 86 --> 81, 28 --> 28 )
[LOG] Average clause size reduction: 174.58 --> 3.84309 (450.857 --> 1.71429, 410.833 --> 1.5, 416.533 --> 3.24444, 374 --> 1.75, 301.5 --> 1.25, 372.214 --> 1.89286, 339.167 --> 2, 292.5 --> 1.66667, 352.033 --> 5.66667, 321.391 --> 2, 316.145 --> 7.90909, 266 --> 1.5, 287.059 --> 1.76471, 247.514 --> 5.69444, 244.048 --> 4.11905, 241.455 --> 3.09091, 231.467 --> 2.06667, 1 --> 1, 1 --> 1, 2.88095 --> 2.66667, 1.90909 --> 1.90909, 1.5 --> 1.5, 1.42857 --> 1.28571, 1.44444 --> 1.44444, 1.75 --> 1.5, 4.94231 --> 4, 1.68421 --> 1.57895, 7.70588 --> 6.31373, 1.6 --> 1.6, 1.36364 --> 1.09091, 5.27869 --> 4.14754, 3.73684 --> 3.10526, 2.86667 --> 2.7, 2.15385 --> 2.15385 )
[LOG] Overall execution time: 292.81 sec CPU time.
[LOG] Overall execution time: 294 sec real time.
Synthesis time: 293.19 sec (Real time) / 287.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.97 sec (Real time) / 11.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1709 13 43 1 1637
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 405.56 sec CPU time.
[LOG] Relation determinization time: 406 sec real time.
[LOG] Final circuit size: 1487 new AND gates.
[LOG] Size before ABC: 1800 AND gates.
[LOG] Size after ABC: 1486 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 403.04/402 sec (3.17/3 sec, 3.15/3 sec, 4.05/4 sec, 3.74/4 sec, 5.88/6 sec, 5/5 sec, 3.92/4 sec, 4.74/4 sec, 8.27/9 sec, 5/5 sec, 7.35/7 sec, 4.54/5 sec, 11.99/11 sec, 4.28/4 sec, 11.79/12 sec, 18.43/18 sec, 14.25/14 sec, 18.83/19 sec, 9.31/9 sec, 13.93/14 sec, 15.14/15 sec, 17.21/18 sec, 13.52/13 sec, 16.82/17 sec, 15.08/15 sec, 17.14/17 sec, 13.52/14 sec, 16.02/16 sec, 13.2/13 sec, 14.76/15 sec, 12.4/12 sec, 12.6/13 sec, 15.21/15 sec, 17.26/17 sec, 16.23/16 sec, 15.31/16 sec )
[LOG] Nr of iterations: 908 (4, 4, 41, 9, 16, 18, 16, 9, 73, 18, 44, 6, 6, 7, 103, 67, 34, 13, 3, 1, 39, 8, 10, 16, 12, 8, 69, 15, 40, 5, 5, 6, 82, 62, 27, 12 )
[LOG] Total clause computation time: 82.19/83 sec (3.07/3.07 sec, 2.96/2.96 sec, 3.03/3.03 sec, 2.93/2.93 sec, 4.04/4.04 sec, 3.95/3.95 sec, 2.99/2.99 sec, 3.89/3.89 sec, 4.67/4.67 sec, 3.81/3.81 sec, 5.21/5.21 sec, 3.22/3.22 sec, 3.24/3.24 sec, 3.24/3.24 sec, 4.05/4.05 sec, 9.08/9.08 sec, 4.07/4.07 sec, 6.46/6.46 sec, 1.77/1.77 sec, 0.54/0.54 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.28/0.28 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.36/0.36 sec, 0.13/0.13 sec, 1.25/1.25 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.36/0.36 sec, 1.08/1.08 sec, 0.3/0.3 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 319.79/317 sec (0.07/0.07 sec, 0.16/0.16 sec, 0.99/0.99 sec, 0.78/0.78 sec, 1.82/1.82 sec, 1.03/1.03 sec, 0.9/0.9 sec, 0.82/0.82 sec, 3.56/3.56 sec, 1.16/1.16 sec, 2.09/2.09 sec, 1.3/1.3 sec, 8.72/8.72 sec, 1.01/1.01 sec, 7.72/7.72 sec, 9.29/9.29 sec, 10.14/10.14 sec, 12.35/12.35 sec, 7.52/7.52 sec, 13.37/13.37 sec, 14.86/14.86 sec, 17.03/17.03 sec, 13.31/13.31 sec, 16.52/16.52 sec, 14.91/14.91 sec, 16.96/16.96 sec, 13.08/13.08 sec, 15.87/15.87 sec, 11.92/11.92 sec, 14.56/14.56 sec, 12.22/12.22 sec, 12.39/12.39 sec, 14.82/14.82 sec, 16.14/16.14 sec, 15.9/15.9 sec, 14.5/14.5 sec )
[LOG] Total clause size reduction: 163016 --> 3779 (1683 --> 5, 1572 --> 9, 18200 --> 188, 3520 --> 13, 6525 --> 34, 6919 --> 33, 6165 --> 23, 3152 --> 12, 30096 --> 395, 6222 --> 29, 17071 --> 315, 1545 --> 9, 1525 --> 9, 1830 --> 10, 26520 --> 633, 17094 --> 398, 8514 --> 102, 3084 --> 36, 5 --> 5, 1 --> 1, 172 --> 155, 13 --> 12, 14 --> 14, 30 --> 29, 17 --> 16, 12 --> 12, 348 --> 319, 23 --> 22, 266 --> 209, 9 --> 9, 9 --> 9, 10 --> 9, 407 --> 298, 340 --> 304, 67 --> 67, 36 --> 36 )
[LOG] Average clause size reduction: 179.533 --> 4.16189 (420.75 --> 1.25, 393 --> 2.25, 443.902 --> 4.58537, 391.111 --> 1.44444, 407.812 --> 2.125, 384.389 --> 1.83333, 385.312 --> 1.4375, 350.222 --> 1.33333, 412.274 --> 5.41096, 345.667 --> 1.61111, 387.977 --> 7.15909, 257.5 --> 1.5, 254.167 --> 1.5, 261.429 --> 1.42857, 257.476 --> 6.14563, 255.134 --> 5.9403, 250.412 --> 3, 237.231 --> 2.76923, 1.66667 --> 1.66667, 1 --> 1, 4.41026 --> 3.97436, 1.625 --> 1.5, 1.4 --> 1.4, 1.875 --> 1.8125, 1.41667 --> 1.33333, 1.5 --> 1.5, 5.04348 --> 4.62319, 1.53333 --> 1.46667, 6.65 --> 5.225, 1.8 --> 1.8, 1.8 --> 1.8, 1.66667 --> 1.5, 4.96341 --> 3.63415, 5.48387 --> 4.90323, 2.48148 --> 2.48148, 3 --> 3 )
[LOG] Overall execution time: 405.57 sec CPU time.
[LOG] Overall execution time: 406 sec real time.
Synthesis time: 405.98 sec (Real time) / 399.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.65 sec (Real time) / 17.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2057 14 45 1 1981
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 466.18 sec CPU time.
[LOG] Relation determinization time: 466 sec real time.
[LOG] Final circuit size: 711 new AND gates.
[LOG] Size before ABC: 849 AND gates.
[LOG] Size after ABC: 711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 463.13/462 sec (5.55/5 sec, 5.31/5 sec, 3.68/4 sec, 8.2/8 sec, 7.7/8 sec, 8.85/9 sec, 4.11/4 sec, 6.7/7 sec, 8.08/8 sec, 13.21/13 sec, 15.47/15 sec, 4.41/5 sec, 4.1/4 sec, 7.75/8 sec, 5.86/6 sec, 5.22/5 sec, 9.38/9 sec, 21.43/22 sec, 13.24/13 sec, 14.88/15 sec, 13.52/13 sec, 16.77/17 sec, 13.61/14 sec, 14.41/14 sec, 15.68/16 sec, 13.7/13 sec, 16.67/17 sec, 16.45/17 sec, 18.4/18 sec, 15.66/16 sec, 16.35/16 sec, 19.47/19 sec, 13.81/13 sec, 21.78/22 sec, 21.07/21 sec, 13.43/14 sec, 16.53/16 sec, 12.69/13 sec )
[LOG] Nr of iterations: 590 (5, 3, 5, 44, 35, 13, 12, 15, 10, 25, 11, 13, 20, 14, 14, 8, 56, 19, 14, 3, 2, 4, 30, 18, 12, 11, 10, 9, 22, 9, 11, 19, 13, 12, 7, 31, 18, 13 )
[LOG] Total clause computation time: 109.13/106 sec (5.51/5.51 sec, 5.1/5.1 sec, 3.65/3.65 sec, 3.82/3.82 sec, 4.17/4.17 sec, 3.19/3.19 sec, 3.13/3.13 sec, 5.79/5.79 sec, 5.34/5.34 sec, 3.07/3.07 sec, 3.02/3.02 sec, 3.67/3.67 sec, 2.96/2.96 sec, 5.28/5.28 sec, 5.33/5.33 sec, 4.11/4.11 sec, 6.28/6.28 sec, 7.49/7.49 sec, 8.22/8.22 sec, 3.97/3.97 sec, 4.31/4.31 sec, 0.26/0.26 sec, 0.83/0.83 sec, 1.52/1.52 sec, 0.16/0.16 sec, 0.3/0.3 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.15/0.15 sec, 2.96/2.96 sec, 0.84/0.84 sec, 3.49/3.49 sec )
[LOG] Total clause minimization time: 352.92/354 sec (0.02/0.02 sec, 0.18/0.18 sec, 0.01/0.01 sec, 4.34/4.34 sec, 3.49/3.49 sec, 5.63/5.63 sec, 0.95/0.95 sec, 0.88/0.88 sec, 2.72/2.72 sec, 10.11/10.11 sec, 12.42/12.42 sec, 0.71/0.71 sec, 1.11/1.11 sec, 2.45/2.45 sec, 0.51/0.51 sec, 1.07/1.07 sec, 3.04/3.04 sec, 13.92/13.92 sec, 5/5 sec, 10.89/10.89 sec, 9.18/9.18 sec, 16.49/16.49 sec, 12.74/12.74 sec, 12.87/12.87 sec, 15.49/15.49 sec, 13.38/13.38 sec, 16.48/16.48 sec, 16.21/16.21 sec, 18.22/18.22 sec, 15.47/15.47 sec, 16.18/16.18 sec, 19.33/19.33 sec, 13.65/13.65 sec, 21.6/21.6 sec, 20.89/20.89 sec, 10.45/10.45 sec, 15.66/15.66 sec, 9.18/9.18 sec )
[LOG] Total clause size reduction: 124137 --> 1687 (2136 --> 8, 1066 --> 4, 2408 --> 8, 24166 --> 190, 18462 --> 195, 5052 --> 19, 4510 --> 21, 5670 --> 28, 3501 --> 14, 8808 --> 68, 3520 --> 24, 4068 --> 28, 6156 --> 41, 4004 --> 26, 3822 --> 39, 1995 --> 17, 15565 --> 243, 5004 --> 73, 3601 --> 42, 5 --> 5, 4 --> 4, 8 --> 8, 87 --> 75, 57 --> 55, 19 --> 19, 21 --> 21, 16 --> 16, 14 --> 14, 46 --> 46, 16 --> 16, 22 --> 22, 41 --> 41, 26 --> 26, 29 --> 29, 17 --> 17, 80 --> 80, 73 --> 63, 42 --> 42 )
[LOG] Average clause size reduction: 210.402 --> 2.85932 (427.2 --> 1.6, 355.333 --> 1.33333, 481.6 --> 1.6, 549.227 --> 4.31818, 527.486 --> 5.57143, 388.615 --> 1.46154, 375.833 --> 1.75, 378 --> 1.86667, 350.1 --> 1.4, 352.32 --> 2.72, 320 --> 2.18182, 312.923 --> 2.15385, 307.8 --> 2.05, 286 --> 1.85714, 273 --> 2.78571, 249.375 --> 2.125, 277.946 --> 4.33929, 263.368 --> 3.84211, 257.214 --> 3, 1.66667 --> 1.66667, 2 --> 2, 2 --> 2, 2.9 --> 2.5, 3.16667 --> 3.05556, 1.58333 --> 1.58333, 1.90909 --> 1.90909, 1.6 --> 1.6, 1.55556 --> 1.55556, 2.09091 --> 2.09091, 1.77778 --> 1.77778, 2 --> 2, 2.15789 --> 2.15789, 2 --> 2, 2.41667 --> 2.41667, 2.42857 --> 2.42857, 2.58065 --> 2.58065, 4.05556 --> 3.5, 3.23077 --> 3.23077 )
[LOG] Overall execution time: 466.19 sec CPU time.
[LOG] Overall execution time: 466 sec real time.
Synthesis time: 466.48 sec (Real time) / 458.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.31 sec (Real time) / 10.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1323 15 47 1 1242
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 391.9 sec CPU time.
[LOG] Relation determinization time: 392 sec real time.
[LOG] Final circuit size: 820 new AND gates.
[LOG] Size before ABC: 991 AND gates.
[LOG] Size after ABC: 819 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 389.59/390 sec (3.33/3 sec, 3.64/4 sec, 2.61/3 sec, 4.1/4 sec, 7.74/8 sec, 5.86/5 sec, 3.86/4 sec, 6.12/6 sec, 4.68/5 sec, 4.58/5 sec, 12.27/12 sec, 4.75/5 sec, 4.6/4 sec, 4.85/5 sec, 5.43/6 sec, 11.45/11 sec, 7.15/7 sec, 6.66/7 sec, 16.29/16 sec, 13.96/14 sec, 9.74/10 sec, 9.33/9 sec, 13.31/13 sec, 9.92/10 sec, 13.15/13 sec, 13.53/14 sec, 18.75/19 sec, 13.19/13 sec, 9.86/10 sec, 12.35/12 sec, 11.55/12 sec, 16.54/16 sec, 17.19/17 sec, 12.75/13 sec, 12.35/13 sec, 14.73/14 sec, 13.03/13 sec, 8.07/8 sec, 12.61/13 sec, 13.71/14 sec )
[LOG] Nr of iterations: 708 (10, 3, 5, 52, 47, 9, 16, 9, 13, 13, 12, 14, 12, 15, 17, 16, 78, 48, 25, 13, 9, 2, 1, 40, 18, 8, 13, 7, 9, 12, 10, 11, 10, 11, 12, 14, 37, 21, 24, 12 )
[LOG] Total clause computation time: 102.52/102 sec (1.95/1.95 sec, 3.6/3.6 sec, 2.57/2.57 sec, 2.81/2.81 sec, 6.23/6.23 sec, 5.73/5.73 sec, 3.15/3.15 sec, 3.14/3.14 sec, 3.12/3.12 sec, 3.1/3.1 sec, 3.2/3.2 sec, 3.18/3.18 sec, 3.1/3.1 sec, 3.13/3.13 sec, 3.32/3.32 sec, 2.86/2.86 sec, 4.25/4.25 sec, 3.04/3.04 sec, 12.21/12.21 sec, 8.42/8.42 sec, 3.12/3.12 sec, 5.05/5.05 sec, 0.15/0.15 sec, 0.74/0.74 sec, 1.47/1.47 sec, 0.14/0.14 sec, 1.53/1.53 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.17/0.17 sec, 1.25/1.25 sec, 0.72/0.72 sec, 0.32/0.32 sec, 3.1/3.1 sec, 1.73/1.73 sec )
[LOG] Total clause minimization time: 286.16/286 sec (1.36/1.36 sec, 0.02/0.02 sec, 0.02/0.02 sec, 1.26/1.26 sec, 1.49/1.49 sec, 0.11/0.11 sec, 0.69/0.69 sec, 2.96/2.96 sec, 1.53/1.53 sec, 1.46/1.46 sec, 9.05/9.05 sec, 1.55/1.55 sec, 1.48/1.48 sec, 1.69/1.69 sec, 2.08/2.08 sec, 8.57/8.57 sec, 2.84/2.84 sec, 3.58/3.58 sec, 4.05/4.05 sec, 5.51/5.51 sec, 6.61/6.61 sec, 4.26/4.26 sec, 13.14/13.14 sec, 9.15/9.15 sec, 11.66/11.66 sec, 13.37/13.37 sec, 17.19/17.19 sec, 13.05/13.05 sec, 9.65/9.65 sec, 12.19/12.19 sec, 11.39/11.39 sec, 16.43/16.43 sec, 17.09/17.09 sec, 12.59/12.59 sec, 12.17/12.17 sec, 13.46/13.46 sec, 12.29/12.29 sec, 7.72/7.72 sec, 9.49/9.49 sec, 11.96/11.96 sec )
[LOG] Total clause size reduction: 166203 --> 2347 (5058 --> 19, 1122 --> 3, 2544 --> 7, 30345 --> 207, 26680 --> 340, 3592 --> 10, 6540 --> 27, 3384 --> 18, 4884 --> 20, 4716 --> 19, 4268 --> 28, 5018 --> 31, 4070 --> 32, 4998 --> 40, 5456 --> 52, 4770 --> 35, 23639 --> 398, 13912 --> 195, 6984 --> 116, 3480 --> 41, 19 --> 19, 3 --> 3, 1 --> 1, 124 --> 117, 51 --> 49, 10 --> 10, 21 --> 21, 10 --> 10, 14 --> 14, 19 --> 19, 19 --> 19, 21 --> 21, 23 --> 23, 25 --> 25, 25 --> 25, 28 --> 28, 125 --> 120, 48 --> 48, 116 --> 96, 41 --> 41 )
[LOG] Average clause size reduction: 234.75 --> 3.31497 (505.8 --> 1.9, 374 --> 1, 508.8 --> 1.4, 583.558 --> 3.98077, 567.66 --> 7.23404, 399.111 --> 1.11111, 408.75 --> 1.6875, 376 --> 2, 375.692 --> 1.53846, 362.769 --> 1.46154, 355.667 --> 2.33333, 358.429 --> 2.21429, 339.167 --> 2.66667, 333.2 --> 2.66667, 320.941 --> 3.05882, 298.125 --> 2.1875, 303.064 --> 5.10256, 289.833 --> 4.0625, 279.36 --> 4.64, 267.692 --> 3.15385, 2.11111 --> 2.11111, 1.5 --> 1.5, 1 --> 1, 3.1 --> 2.925, 2.83333 --> 2.72222, 1.25 --> 1.25, 1.61538 --> 1.61538, 1.42857 --> 1.42857, 1.55556 --> 1.55556, 1.58333 --> 1.58333, 1.9 --> 1.9, 1.90909 --> 1.90909, 2.3 --> 2.3, 2.27273 --> 2.27273, 2.08333 --> 2.08333, 2 --> 2, 3.37838 --> 3.24324, 2.28571 --> 2.28571, 4.83333 --> 4, 3.41667 --> 3.41667 )
[LOG] Overall execution time: 391.91 sec CPU time.
[LOG] Overall execution time: 392 sec real time.
Synthesis time: 392.22 sec (Real time) / 386.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.44 sec (Real time) / 10.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1465 16 49 1 1381
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 611.39 sec CPU time.
[LOG] Relation determinization time: 612 sec real time.
[LOG] Final circuit size: 1067 new AND gates.
[LOG] Size before ABC: 1264 AND gates.
[LOG] Size after ABC: 1066 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 607.86/608 sec (4.63/5 sec, 4.11/4 sec, 4.04/4 sec, 6.5/7 sec, 7.81/7 sec, 7.21/8 sec, 7.69/7 sec, 7.51/8 sec, 7.87/8 sec, 7.14/7 sec, 9.66/10 sec, 6.08/6 sec, 6.06/6 sec, 7.03/7 sec, 7.02/7 sec, 6.77/7 sec, 8.94/9 sec, 9.83/9 sec, 11.63/12 sec, 25.06/25 sec, 21.01/21 sec, 18.18/18 sec, 16.43/17 sec, 29.15/29 sec, 19.56/19 sec, 23.04/23 sec, 14.1/15 sec, 14.54/14 sec, 21.96/22 sec, 20.86/21 sec, 23.17/23 sec, 17.57/18 sec, 23.49/23 sec, 20.41/21 sec, 22.93/22 sec, 22.54/23 sec, 21.7/22 sec, 19.79/20 sec, 19.78/19 sec, 22.4/23 sec, 17.06/17 sec, 15.6/15 sec )
[LOG] Nr of iterations: 849 (10, 10, 3, 47, 37, 16, 13, 15, 12, 21, 18, 14, 14, 14, 11, 12, 91, 46, 47, 22, 15, 8, 4, 1, 36, 25, 13, 11, 12, 11, 17, 16, 9, 8, 12, 8, 9, 65, 29, 32, 21, 14 )
[LOG] Total clause computation time: 151.02/149 sec (3.73/3.73 sec, 3.95/3.95 sec, 3.99/3.99 sec, 4.76/4.76 sec, 5.15/5.15 sec, 5.35/5.35 sec, 5.2/5.2 sec, 5.22/5.22 sec, 5.11/5.11 sec, 5.08/5.08 sec, 5.16/5.16 sec, 5.14/5.14 sec, 5.55/5.55 sec, 5.06/5.06 sec, 5.01/5.01 sec, 4.98/4.98 sec, 6.33/6.33 sec, 4.88/4.88 sec, 4.94/4.94 sec, 12.94/12.94 sec, 12.61/12.61 sec, 6.69/6.69 sec, 7.19/7.19 sec, 0.19/0.19 sec, 0.75/0.75 sec, 2/2 sec, 0.43/0.43 sec, 0.4/0.4 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.22/0.22 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.24/0.24 sec, 2.49/2.49 sec, 0.24/0.24 sec, 0.2/0.2 sec, 4.49/4.49 sec, 4.04/4.04 sec )
[LOG] Total clause minimization time: 455.34/458 sec (0.87/0.87 sec, 0.12/0.12 sec, 0.01/0.01 sec, 1.71/1.71 sec, 2.63/2.63 sec, 1.83/1.83 sec, 2.46/2.46 sec, 2.27/2.27 sec, 2.72/2.72 sec, 2.02/2.02 sec, 4.46/4.46 sec, 0.91/0.91 sec, 0.48/0.48 sec, 1.94/1.94 sec, 1.96/1.96 sec, 1.74/1.74 sec, 2.56/2.56 sec, 4.87/4.87 sec, 6.61/6.61 sec, 12.06/12.06 sec, 8.36/8.36 sec, 11.46/11.46 sec, 9.2/9.2 sec, 28.93/28.93 sec, 18.79/18.79 sec, 21.01/21.01 sec, 13.63/13.63 sec, 14.1/14.1 sec, 21.69/21.69 sec, 20.57/20.57 sec, 22.97/22.97 sec, 17.37/17.37 sec, 23.35/23.35 sec, 20.16/20.16 sec, 22.81/22.81 sec, 22.26/22.26 sec, 21.43/21.43 sec, 17.26/17.26 sec, 19.52/19.52 sec, 22.18/22.18 sec, 12.54/12.54 sec, 11.52/11.52 sec )
[LOG] Total clause size reduction: 196208 --> 2730 (5409 --> 20, 5400 --> 27, 1188 --> 3, 29210 --> 230, 22356 --> 177, 7185 --> 26, 5604 --> 18, 6342 --> 24, 4818 --> 17, 8480 --> 54, 6953 --> 30, 5148 --> 41, 4927 --> 34, 4888 --> 35, 3700 --> 32, 3927 --> 27, 30240 --> 466, 14400 --> 189, 14306 --> 176, 6426 --> 83, 4270 --> 49, 16 --> 16, 7 --> 7, 1 --> 1, 125 --> 114, 65 --> 62, 18 --> 18, 15 --> 15, 19 --> 19, 17 --> 17, 35 --> 35, 26 --> 26, 17 --> 17, 13 --> 13, 29 --> 29, 17 --> 17, 17 --> 17, 280 --> 255, 86 --> 86, 96 --> 93, 83 --> 66, 49 --> 49 )
[LOG] Average clause size reduction: 231.105 --> 3.21555 (540.9 --> 2, 540 --> 2.7, 396 --> 1, 621.489 --> 4.89362, 604.216 --> 4.78378, 449.062 --> 1.625, 431.077 --> 1.38462, 422.8 --> 1.6, 401.5 --> 1.41667, 403.81 --> 2.57143, 386.278 --> 1.66667, 367.714 --> 2.92857, 351.929 --> 2.42857, 349.143 --> 2.5, 336.364 --> 2.90909, 327.25 --> 2.25, 332.308 --> 5.12088, 313.043 --> 4.1087, 304.383 --> 3.74468, 292.091 --> 3.77273, 284.667 --> 3.26667, 2 --> 2, 1.75 --> 1.75, 1 --> 1, 3.47222 --> 3.16667, 2.6 --> 2.48, 1.38462 --> 1.38462, 1.36364 --> 1.36364, 1.58333 --> 1.58333, 1.54545 --> 1.54545, 2.05882 --> 2.05882, 1.625 --> 1.625, 1.88889 --> 1.88889, 1.625 --> 1.625, 2.41667 --> 2.41667, 2.125 --> 2.125, 1.88889 --> 1.88889, 4.30769 --> 3.92308, 2.96552 --> 2.96552, 3 --> 2.90625, 3.95238 --> 3.14286, 3.5 --> 3.5 )
[LOG] Overall execution time: 611.4 sec CPU time.
[LOG] Overall execution time: 612 sec real time.
Synthesis time: 611.74 sec (Real time) / 601.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.82 sec (Real time) / 17.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1757 17 51 1 1669
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 825.39 sec CPU time.
[LOG] Relation determinization time: 826 sec real time.
[LOG] Final circuit size: 1405 new AND gates.
[LOG] Size before ABC: 1644 AND gates.
[LOG] Size after ABC: 1404 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 820.94/820 sec (9.38/10 sec, 4.7/4 sec, 7.81/8 sec, 10.34/11 sec, 11.4/11 sec, 12/12 sec, 8.27/8 sec, 8.13/8 sec, 8.74/9 sec, 8.5/9 sec, 8.4/8 sec, 8.68/9 sec, 8.31/8 sec, 8.41/8 sec, 9.32/9 sec, 8.17/8 sec, 12.74/13 sec, 13.57/13 sec, 14.78/15 sec, 14.34/14 sec, 26.25/27 sec, 34.65/34 sec, 18.63/19 sec, 21.73/22 sec, 37/37 sec, 28.72/28 sec, 25.61/26 sec, 19.41/19 sec, 22.09/23 sec, 31.99/32 sec, 25.88/25 sec, 34.11/35 sec, 17.74/17 sec, 29.73/30 sec, 32.03/32 sec, 28.25/28 sec, 25.55/26 sec, 26.96/27 sec, 15.47/15 sec, 17.85/18 sec, 33.54/34 sec, 28.99/29 sec, 22.55/22 sec, 20.22/20 sec )
[LOG] Nr of iterations: 1034 (10, 10, 2, 56, 48, 17, 10, 8, 16, 13, 16, 18, 11, 14, 17, 12, 108, 46, 53, 21, 59, 25, 8, 7, 1, 42, 30, 13, 8, 7, 14, 11, 13, 16, 10, 11, 16, 9, 72, 34, 29, 14, 55, 24 )
[LOG] Total clause computation time: 200.61/200 sec (5.87/5.87 sec, 4.63/4.63 sec, 7.59/7.59 sec, 8.13/8.13 sec, 8.17/8.17 sec, 9.8/9.8 sec, 7.92/7.92 sec, 6.33/6.33 sec, 6.34/6.34 sec, 6.54/6.54 sec, 6.4/6.4 sec, 6.4/6.4 sec, 6.2/6.2 sec, 6.34/6.34 sec, 6.47/6.47 sec, 7.5/7.5 sec, 8.54/8.54 sec, 8.22/8.22 sec, 8.3/8.3 sec, 8.5/8.5 sec, 10.46/10.46 sec, 15.45/15.45 sec, 3.51/3.51 sec, 4.86/4.86 sec, 0.18/0.18 sec, 7.94/7.94 sec, 2.5/2.5 sec, 0.51/0.51 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.23/0.23 sec, 0.56/0.56 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.31/0.31 sec, 2.87/2.87 sec, 0.51/0.51 sec, 0.33/0.33 sec, 0.13/0.13 sec, 0.75/0.75 sec, 4.03/4.03 sec )
[LOG] Total clause minimization time: 618.52/617 sec (3.48/3.48 sec, 0.04/0.04 sec, 0.18/0.18 sec, 2.17/2.17 sec, 3.16/3.16 sec, 2.16/2.16 sec, 0.32/0.32 sec, 1.76/1.76 sec, 2.35/2.35 sec, 1.92/1.92 sec, 1.96/1.96 sec, 2.23/2.23 sec, 2.07/2.07 sec, 2.02/2.02 sec, 2.81/2.81 sec, 0.63/0.63 sec, 4.1/4.1 sec, 5.31/5.31 sec, 6.42/6.42 sec, 5.81/5.81 sec, 15.73/15.73 sec, 19.15/19.15 sec, 15.09/15.09 sec, 16.84/16.84 sec, 36.79/36.79 sec, 20.75/20.75 sec, 23.07/23.07 sec, 18.87/18.87 sec, 21.93/21.93 sec, 31.76/31.76 sec, 25.72/25.72 sec, 33.83/33.83 sec, 17.14/17.14 sec, 29.5/29.5 sec, 31.84/31.84 sec, 27.96/27.96 sec, 25.32/25.32 sec, 26.61/26.61 sec, 12.54/12.54 sec, 17.31/17.31 sec, 33.16/33.16 sec, 28.83/28.83 sec, 21.73/21.73 sec, 16.15/16.15 sec )
[LOG] Total clause size reduction: 248706 --> 3794 (5724 --> 26, 5715 --> 24, 722 --> 1, 37180 --> 457, 30973 --> 299, 8160 --> 28, 4482 --> 14, 3388 --> 11, 7155 --> 24, 5448 --> 24, 6720 --> 32, 7259 --> 57, 4090 --> 26, 5278 --> 29, 6224 --> 30, 4026 --> 31, 38948 --> 578, 15660 --> 152, 17420 --> 223, 6500 --> 76, 18560 --> 219, 7656 --> 100, 20 --> 19, 16 --> 16, 1 --> 1, 238 --> 231, 98 --> 90, 17 --> 17, 11 --> 11, 11 --> 10, 21 --> 21, 19 --> 19, 22 --> 20, 39 --> 38, 26 --> 26, 21 --> 21, 30 --> 30, 18 --> 18, 296 --> 257, 89 --> 88, 87 --> 85, 41 --> 39, 197 --> 176, 100 --> 100 )
[LOG] Average clause size reduction: 240.528 --> 3.66925 (572.4 --> 2.6, 571.5 --> 2.4, 361 --> 0.5, 663.929 --> 8.16071, 645.271 --> 6.22917, 480 --> 1.64706, 448.2 --> 1.4, 423.5 --> 1.375, 447.188 --> 1.5, 419.077 --> 1.84615, 420 --> 2, 403.278 --> 3.16667, 371.818 --> 2.36364, 377 --> 2.07143, 366.118 --> 1.76471, 335.5 --> 2.58333, 360.63 --> 5.35185, 340.435 --> 3.30435, 328.679 --> 4.20755, 309.524 --> 3.61905, 314.576 --> 3.71186, 306.24 --> 4, 2.5 --> 2.375, 2.28571 --> 2.28571, 1 --> 1, 5.66667 --> 5.5, 3.26667 --> 3, 1.30769 --> 1.30769, 1.375 --> 1.375, 1.57143 --> 1.42857, 1.5 --> 1.5, 1.72727 --> 1.72727, 1.69231 --> 1.53846, 2.4375 --> 2.375, 2.6 --> 2.6, 1.90909 --> 1.90909, 1.875 --> 1.875, 2 --> 2, 4.11111 --> 3.56944, 2.61765 --> 2.58824, 3 --> 2.93103, 2.92857 --> 2.78571, 3.58182 --> 3.2, 4.16667 --> 4.16667 )
[LOG] Overall execution time: 825.41 sec CPU time.
[LOG] Overall execution time: 826 sec real time.
Synthesis time: 825.81 sec (Real time) / 811.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.10 sec (Real time) / 30.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2136 18 53 1 2044
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 865.38 sec CPU time.
[LOG] Relation determinization time: 866 sec real time.
[LOG] Final circuit size: 1844 new AND gates.
[LOG] Size before ABC: 2233 AND gates.
[LOG] Size after ABC: 1843 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 860.73/861 sec (9.27/10 sec, 5.05/5 sec, 5.1/5 sec, 8.51/8 sec, 13.81/14 sec, 10.71/11 sec, 10/10 sec, 15.41/15 sec, 9.81/10 sec, 10.12/10 sec, 10.19/10 sec, 9.73/10 sec, 11.85/12 sec, 9.87/10 sec, 10.26/10 sec, 8.17/8 sec, 11.59/12 sec, 11.17/11 sec, 14.24/14 sec, 12.84/13 sec, 16/16 sec, 20.4/20 sec, 33.9/34 sec, 23.89/24 sec, 22.31/23 sec, 33.58/33 sec, 24.06/24 sec, 21.26/22 sec, 24.76/24 sec, 39.87/40 sec, 19.55/20 sec, 19.14/19 sec, 32.36/32 sec, 24.09/24 sec, 21.74/22 sec, 18.38/18 sec, 19.66/20 sec, 34.18/34 sec, 31.29/32 sec, 18.2/18 sec, 19.42/19 sec, 25.34/26 sec, 32.3/32 sec, 32.04/32 sec, 24.77/25 sec, 20.54/20 sec )
[LOG] Nr of iterations: 1153 (9, 6, 3, 54, 54, 14, 11, 18, 10, 14, 16, 10, 20, 16, 11, 15, 104, 51, 56, 18, 15, 97, 19, 6, 4, 1, 52, 44, 11, 10, 12, 8, 12, 12, 8, 19, 12, 10, 9, 60, 45, 48, 16, 13, 83, 17 )
[LOG] Total clause computation time: 262.76/262 sec (8.12/8.12 sec, 4.86/4.86 sec, 5.01/5.01 sec, 5.67/5.67 sec, 9.95/9.95 sec, 10.11/10.11 sec, 8.35/8.35 sec, 8.33/8.33 sec, 9.3/9.3 sec, 8.03/8.03 sec, 8.13/8.13 sec, 9.17/9.17 sec, 8.17/8.17 sec, 9.1/9.1 sec, 7.97/7.97 sec, 6.21/6.21 sec, 8.59/8.59 sec, 7.85/7.85 sec, 9.69/9.69 sec, 9.84/9.84 sec, 11.48/11.48 sec, 13.59/13.59 sec, 21.45/21.45 sec, 8.49/8.49 sec, 9.84/9.84 sec, 0.45/0.45 sec, 3.28/3.28 sec, 6.91/6.91 sec, 0.19/0.19 sec, 0.4/0.4 sec, 0.53/0.53 sec, 0.47/0.47 sec, 1.4/1.4 sec, 0.54/0.54 sec, 0.44/0.44 sec, 0.29/0.29 sec, 0.4/0.4 sec, 0.23/0.23 sec, 0.41/0.41 sec, 2.69/2.69 sec, 0.72/0.72 sec, 0.56/0.56 sec, 0.39/0.39 sec, 0.41/0.41 sec, 7/7 sec, 7.75/7.75 sec )
[LOG] Total clause minimization time: 596.01/598 sec (1.11/1.11 sec, 0.15/0.15 sec, 0.05/0.05 sec, 2.79/2.79 sec, 3.81/3.81 sec, 0.56/0.56 sec, 1.61/1.61 sec, 7.04/7.04 sec, 0.48/0.48 sec, 2.06/2.06 sec, 2.03/2.03 sec, 0.51/0.51 sec, 3.62/3.62 sec, 0.74/0.74 sec, 2.23/2.23 sec, 1.9/1.9 sec, 2.92/2.92 sec, 3.28/3.28 sec, 4.47/4.47 sec, 2.94/2.94 sec, 4.47/4.47 sec, 6.72/6.72 sec, 12.39/12.39 sec, 15.37/15.37 sec, 12.44/12.44 sec, 33.09/33.09 sec, 20.73/20.73 sec, 14.31/14.31 sec, 24.53/24.53 sec, 39.44/39.44 sec, 18.98/18.98 sec, 18.65/18.65 sec, 30.92/30.92 sec, 23.51/23.51 sec, 21.27/21.27 sec, 18.06/18.06 sec, 19.22/19.22 sec, 33.92/33.92 sec, 30.85/30.85 sec, 15.48/15.48 sec, 18.66/18.66 sec, 24.75/24.75 sec, 31.89/31.89 sec, 31.6/31.6 sec, 17.71/17.71 sec, 12.75/12.75 sec )
[LOG] Total clause size reduction: 284376 --> 4982 (5440 --> 20, 3395 --> 13, 1544 --> 3, 38372 --> 255, 37206 --> 602, 7033 --> 21, 5270 --> 14, 8738 --> 36, 4491 --> 15, 6552 --> 23, 7050 --> 42, 4122 --> 20, 8512 --> 31, 6510 --> 63, 4170 --> 20, 5656 --> 48, 40479 --> 599, 18850 --> 201, 20020 --> 261, 5933 --> 54, 4760 --> 42, 32160 --> 644, 6012 --> 59, 10 --> 10, 8 --> 8, 1 --> 1, 232 --> 213, 393 --> 307, 15 --> 15, 14 --> 14, 20 --> 20, 11 --> 11, 20 --> 20, 21 --> 21, 15 --> 15, 31 --> 31, 35 --> 35, 20 --> 20, 19 --> 19, 255 --> 237, 163 --> 158, 182 --> 176, 41 --> 39, 35 --> 35, 508 --> 439, 52 --> 52 )
[LOG] Average clause size reduction: 246.64 --> 4.3209 (604.444 --> 2.22222, 565.833 --> 2.16667, 514.667 --> 1, 710.593 --> 4.72222, 689 --> 11.1481, 502.357 --> 1.5, 479.091 --> 1.27273, 485.444 --> 2, 449.1 --> 1.5, 468 --> 1.64286, 440.625 --> 2.625, 412.2 --> 2, 425.6 --> 1.55, 406.875 --> 3.9375, 379.091 --> 1.81818, 377.067 --> 3.2, 389.221 --> 5.75962, 369.608 --> 3.94118, 357.5 --> 4.66071, 329.611 --> 3, 317.333 --> 2.8, 331.546 --> 6.63918, 316.421 --> 3.10526, 1.66667 --> 1.66667, 2 --> 2, 1 --> 1, 4.46154 --> 4.09615, 8.93182 --> 6.97727, 1.36364 --> 1.36364, 1.4 --> 1.4, 1.66667 --> 1.66667, 1.375 --> 1.375, 1.66667 --> 1.66667, 1.75 --> 1.75, 1.875 --> 1.875, 1.63158 --> 1.63158, 2.91667 --> 2.91667, 2 --> 2, 2.11111 --> 2.11111, 4.25 --> 3.95, 3.62222 --> 3.51111, 3.79167 --> 3.66667, 2.5625 --> 2.4375, 2.69231 --> 2.69231, 6.12048 --> 5.28916, 3.05882 --> 3.05882 )
[LOG] Overall execution time: 865.39 sec CPU time.
[LOG] Overall execution time: 866 sec real time.
Synthesis time: 865.84 sec (Real time) / 846.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.83 sec (Real time) / 44.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2625 19 55 1 2529
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 999.82 sec CPU time.
[LOG] Relation determinization time: 1001 sec real time.
[LOG] Final circuit size: 1401 new AND gates.
[LOG] Size before ABC: 1715 AND gates.
[LOG] Size after ABC: 1401 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 994.41/993 sec (7/7 sec, 12.09/12 sec, 7.67/7 sec, 8.39/9 sec, 10.02/10 sec, 11.94/12 sec, 11.39/11 sec, 11.83/12 sec, 13.11/13 sec, 9.25/9 sec, 9.55/10 sec, 10.22/10 sec, 12.02/12 sec, 12.09/12 sec, 9.63/10 sec, 9.69/9 sec, 15.86/15 sec, 10.43/11 sec, 14.78/15 sec, 14.79/14 sec, 12.84/13 sec, 13.45/14 sec, 19.11/19 sec, 18.41/18 sec, 29.36/30 sec, 16.09/16 sec, 35.16/35 sec, 27.57/27 sec, 23.41/24 sec, 34.82/35 sec, 23.29/23 sec, 33.84/34 sec, 27.68/27 sec, 30.56/31 sec, 20.31/20 sec, 23.45/24 sec, 18.35/18 sec, 36/36 sec, 43.28/43 sec, 28.44/29 sec, 36.62/37 sec, 21.82/21 sec, 40.68/41 sec, 36.39/36 sec, 34.39/35 sec, 41.84/42 sec, 18.31/18 sec, 27.19/27 sec )
[LOG] Nr of iterations: 1087 (8, 14, 5, 56, 43, 9, 9, 12, 11, 14, 10, 20, 14, 15, 13, 13, 80, 19, 72, 12, 11, 22, 76, 36, 7, 8, 2, 47, 29, 8, 7, 10, 10, 12, 9, 19, 10, 12, 11, 11, 57, 18, 59, 8, 10, 20, 74, 35 )
[LOG] Total clause computation time: 245.12/245 sec (6.19/6.19 sec, 8.51/8.51 sec, 7.58/7.58 sec, 6.27/6.27 sec, 6.62/6.62 sec, 11.54/11.54 sec, 9.93/9.93 sec, 9.92/9.92 sec, 9.51/9.51 sec, 7.7/7.7 sec, 7.69/7.69 sec, 8.65/8.65 sec, 7.82/7.82 sec, 9.74/9.74 sec, 7.78/7.78 sec, 7.7/7.7 sec, 10.77/10.77 sec, 7.45/7.45 sec, 9.77/9.77 sec, 11.77/11.77 sec, 9.68/9.68 sec, 10.86/10.86 sec, 12.41/12.41 sec, 12.04/12.04 sec, 0.88/0.88 sec, 1.89/1.89 sec, 0.31/0.31 sec, 4.39/4.39 sec, 5.69/5.69 sec, 0.2/0.2 sec, 0.39/0.39 sec, 0.31/0.31 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.57/0.57 sec, 0.44/0.44 sec, 0.41/0.41 sec, 0.17/0.17 sec, 0.22/0.22 sec, 1.55/1.55 sec, 4.27/4.27 sec, 0.47/0.47 sec, 1.18/1.18 sec, 0.23/0.23 sec, 0.29/0.29 sec, 0.14/0.14 sec, 1.76/1.76 sec, 0.91/0.91 sec )
[LOG] Total clause minimization time: 747.06/747 sec (0.77/0.77 sec, 3.54/3.54 sec, 0.05/0.05 sec, 2.05/2.05 sec, 3.33/3.33 sec, 0.35/0.35 sec, 1.42/1.42 sec, 1.86/1.86 sec, 3.56/3.56 sec, 1.51/1.51 sec, 1.81/1.81 sec, 1.52/1.52 sec, 4.16/4.16 sec, 2.3/2.3 sec, 1.78/1.78 sec, 1.94/1.94 sec, 5.02/5.02 sec, 2.93/2.93 sec, 4.95/4.95 sec, 2.96/2.96 sec, 3.12/3.12 sec, 2.55/2.55 sec, 6.65/6.65 sec, 6.3/6.3 sec, 28.44/28.44 sec, 14.15/14.15 sec, 34.82/34.82 sec, 23.14/23.14 sec, 17.69/17.69 sec, 34.58/34.58 sec, 22.87/22.87 sec, 33.5/33.5 sec, 27.33/27.33 sec, 30.3/30.3 sec, 19.71/19.71 sec, 22.98/22.98 sec, 17.91/17.91 sec, 35.79/35.79 sec, 43.03/43.03 sec, 26.86/26.86 sec, 32.28/32.28 sec, 21.31/21.31 sec, 39.43/39.43 sec, 36.12/36.12 sec, 34.06/34.06 sec, 41.64/41.64 sec, 16.46/16.46 sec, 26.23/26.23 sec )
[LOG] Total clause size reduction: 285917 --> 3707 (5089 --> 9, 9438 --> 24, 3300 --> 13, 42075 --> 244, 31416 --> 366, 4648 --> 11, 4552 --> 15, 6094 --> 18, 5390 --> 13, 6942 --> 25, 4662 --> 15, 9595 --> 34, 6344 --> 27, 6650 --> 36, 5508 --> 33, 5364 --> 25, 34523 --> 528, 7560 --> 38, 29465 --> 331, 4400 --> 36, 3860 --> 28, 8085 --> 51, 26925 --> 302, 12530 --> 131, 9 --> 9, 8 --> 8, 2 --> 2, 145 --> 127, 98 --> 95, 11 --> 11, 10 --> 10, 15 --> 15, 13 --> 13, 20 --> 20, 15 --> 15, 34 --> 34, 15 --> 15, 21 --> 21, 25 --> 25, 20 --> 20, 268 --> 213, 38 --> 38, 220 --> 202, 18 --> 18, 28 --> 27, 45 --> 45, 293 --> 240, 131 --> 131 )
[LOG] Average clause size reduction: 263.033 --> 3.4103 (636.125 --> 1.125, 674.143 --> 1.71429, 660 --> 2.6, 751.339 --> 4.35714, 730.605 --> 8.51163, 516.444 --> 1.22222, 505.778 --> 1.66667, 507.833 --> 1.5, 490 --> 1.18182, 495.857 --> 1.78571, 466.2 --> 1.5, 479.75 --> 1.7, 453.143 --> 1.92857, 443.333 --> 2.4, 423.692 --> 2.53846, 412.615 --> 1.92308, 431.538 --> 6.6, 397.895 --> 2, 409.236 --> 4.59722, 366.667 --> 3, 350.909 --> 2.54545, 367.5 --> 2.31818, 354.276 --> 3.97368, 348.056 --> 3.63889, 1.28571 --> 1.28571, 1 --> 1, 1 --> 1, 3.08511 --> 2.70213, 3.37931 --> 3.27586, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.5 --> 1.5, 1.3 --> 1.3, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.78947 --> 1.78947, 1.5 --> 1.5, 1.75 --> 1.75, 2.27273 --> 2.27273, 1.81818 --> 1.81818, 4.70175 --> 3.73684, 2.11111 --> 2.11111, 3.72881 --> 3.42373, 2.25 --> 2.25, 2.8 --> 2.7, 2.25 --> 2.25, 3.95946 --> 3.24324, 3.74286 --> 3.74286 )
[LOG] Overall execution time: 999.84 sec CPU time.
[LOG] Overall execution time: 1001 sec real time.
Synthesis time: 1000.27 sec (Real time) / 982.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.30 sec (Real time) / 29.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2236 20 58 1 2134
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.59 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 97 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.58/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.06/0 sec, 0.08/0 sec, 0.1/0 sec, 0.08/1 sec, 0.04/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 83 (20, 13, 3, 2, 9, 3, 9, 11, 2, 1, 8, 2 )
[LOG] Total clause computation time: 0.15/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.43/1 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 5640 --> 160 (2584 --> 50, 1536 --> 25, 222 --> 3, 166 --> 0, 864 --> 20, 206 --> 2, 15 --> 14, 22 --> 21, 3 --> 3, 0 --> 0, 20 --> 20, 2 --> 2 )
[LOG] Average clause size reduction: 67.9518 --> 1.92771 (129.2 --> 2.5, 118.154 --> 1.92308, 74 --> 1, 83 --> 0, 96 --> 2.22222, 68.6667 --> 0.666667, 1.66667 --> 1.55556, 2 --> 1.90909, 1.5 --> 1.5, 0 --> 0, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.59 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 250 5 23 1 217
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 4.17 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 177 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 176 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.14/4 sec (0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.17/1 sec, 0.08/0 sec, 0.25/0 sec, 0.09/0 sec, 0.53/1 sec, 0.28/0 sec, 0.39/0 sec, 0.68/1 sec, 0.52/0 sec, 0.33/1 sec, 0.56/0 sec )
[LOG] Nr of iterations: 139 (17, 22, 5, 3, 5, 23, 2, 12, 17, 4, 2, 4, 22, 1 )
[LOG] Total clause computation time: 0.68/1 sec (0.06/0.06 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.43/3 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.5/0.5 sec, 0.27/0.27 sec, 0.38/0.38 sec, 0.68/0.68 sec, 0.51/0.51 sec, 0.31/0.31 sec, 0.56/0.56 sec )
[LOG] Total clause size reduction: 10649 --> 325 (2768 --> 48, 3465 --> 69, 576 --> 8, 264 --> 4, 516 --> 6, 2794 --> 50, 122 --> 1, 28 --> 25, 47 --> 45, 8 --> 8, 4 --> 4, 6 --> 6, 50 --> 50, 1 --> 1 )
[LOG] Average clause size reduction: 76.6115 --> 2.33813 (162.824 --> 2.82353, 157.5 --> 3.13636, 115.2 --> 1.6, 88 --> 1.33333, 103.2 --> 1.2, 121.478 --> 2.17391, 61 --> 0.5, 2.33333 --> 2.08333, 2.76471 --> 2.64706, 2 --> 2, 2 --> 2, 1.5 --> 1.5, 2.27273 --> 2.27273, 1 --> 1 )
[LOG] Overall execution time: 4.17 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.41 sec (Real time) / 4.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 389 6 26 1 351
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 11.62 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 217 new AND gates.
[LOG] Size before ABC: 265 AND gates.
[LOG] Size after ABC: 217 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.54/12 sec (0.16/1 sec, 0.26/0 sec, 0.35/0 sec, 0.26/0 sec, 0.21/1 sec, 0.2/0 sec, 0.6/0 sec, 0.66/1 sec, 0.57/1 sec, 0.81/0 sec, 1.33/2 sec, 0.42/0 sec, 1.41/2 sec, 1.56/1 sec, 1.08/1 sec, 0.81/1 sec, 0.35/0 sec, 0.5/1 sec )
[LOG] Nr of iterations: 186 (20, 20, 9, 8, 4, 9, 5, 27, 11, 14, 16, 8, 3, 2, 5, 4, 18, 3 )
[LOG] Total clause computation time: 2.21/3 sec (0.13/0.13 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.48/0.48 sec, 0.57/0.57 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0/0 sec, 0.11/0.11 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 9.26/9 sec (0.02/0.02 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.5/0.5 sec, 0.17/0.17 sec, 0/0 sec, 0.67/0.67 sec, 1.3/1.3 sec, 0.42/0.42 sec, 1.29/1.29 sec, 1.56/1.56 sec, 1.06/1.06 sec, 0.77/0.77 sec, 0.31/0.31 sec, 0.49/0.49 sec )
[LOG] Total clause size reduction: 18129 --> 482 (4066 --> 66, 4047 --> 72, 1424 --> 13, 1134 --> 22, 456 --> 5, 1160 --> 37, 576 --> 6, 3718 --> 77, 1380 --> 21, 37 --> 35, 50 --> 47, 13 --> 13, 4 --> 4, 3 --> 3, 12 --> 12, 6 --> 6, 40 --> 40, 3 --> 3 )
[LOG] Average clause size reduction: 97.4677 --> 2.5914 (203.3 --> 3.3, 202.35 --> 3.6, 158.222 --> 1.44444, 141.75 --> 2.75, 114 --> 1.25, 128.889 --> 4.11111, 115.2 --> 1.2, 137.704 --> 2.85185, 125.455 --> 1.90909, 2.64286 --> 2.5, 3.125 --> 2.9375, 1.625 --> 1.625, 1.33333 --> 1.33333, 1.5 --> 1.5, 2.4 --> 2.4, 1.5 --> 1.5, 2.22222 --> 2.22222, 1 --> 1 )
[LOG] Overall execution time: 11.62 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.87 sec (Real time) / 11.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.05 sec (Real time) / 1.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 471 7 30 1 425
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 11.61 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 373 new AND gates.
[LOG] Size before ABC: 443 AND gates.
[LOG] Size after ABC: 372 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.53/11 sec (0.03/0 sec, 0.04/0 sec, 0.2/0 sec, 0.08/0 sec, 0.75/1 sec, 0.19/0 sec, 0.27/0 sec, 0.27/0 sec, 0.33/1 sec, 0.54/0 sec, 1.15/1 sec, 0.5/1 sec, 1.53/2 sec, 0.71/0 sec, 0.93/1 sec, 0.58/1 sec, 0.99/1 sec, 1.29/1 sec, 0.59/1 sec, 0.56/0 sec )
[LOG] Nr of iterations: 292 (2, 3, 39, 5, 6, 9, 27, 22, 31, 22, 1, 2, 30, 4, 4, 6, 21, 20, 17, 21 )
[LOG] Total clause computation time: 1.75/3 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.07/0.07 sec, 0.73/0.73 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 9.7/8 sec (0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.47/0.47 sec, 1.13/1.13 sec, 0.37/0.37 sec, 1.52/1.52 sec, 0.69/0.69 sec, 0.93/0.93 sec, 0.57/0.57 sec, 0.98/0.98 sec, 1.27/1.27 sec, 0.56/0.56 sec, 0.55/0.55 sec )
[LOG] Total clause size reduction: 30543 --> 883 (286 --> 1, 546 --> 2, 8474 --> 135, 848 --> 5, 990 --> 8, 1600 --> 17, 5330 --> 102, 4137 --> 79, 4710 --> 149, 3276 --> 53, 1 --> 1, 2 --> 2, 86 --> 86, 5 --> 5, 5 --> 5, 10 --> 10, 68 --> 63, 70 --> 63, 46 --> 44, 53 --> 53 )
[LOG] Average clause size reduction: 104.599 --> 3.02397 (143 --> 0.5, 182 --> 0.666667, 217.282 --> 3.46154, 169.6 --> 1, 165 --> 1.33333, 177.778 --> 1.88889, 197.407 --> 3.77778, 188.045 --> 3.59091, 151.935 --> 4.80645, 148.909 --> 2.40909, 1 --> 1, 1 --> 1, 2.86667 --> 2.86667, 1.25 --> 1.25, 1.25 --> 1.25, 1.66667 --> 1.66667, 3.2381 --> 3, 3.5 --> 3.15, 2.70588 --> 2.58824, 2.52381 --> 2.52381 )
[LOG] Overall execution time: 11.61 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.89 sec (Real time) / 11.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 668 8 33 1 618
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 25.08 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 493 new AND gates.
[LOG] Size before ABC: 661 AND gates.
[LOG] Size after ABC: 491 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.93/25 sec (0.05/1 sec, 0.4/0 sec, 0.47/0 sec, 0.21/1 sec, 0.23/0 sec, 0.23/0 sec, 0.25/0 sec, 0.91/1 sec, 1.25/1 sec, 0.74/1 sec, 0.96/1 sec, 1.37/2 sec, 1.5/1 sec, 1.92/2 sec, 1.79/2 sec, 0.95/1 sec, 0.6/0 sec, 1.33/2 sec, 1.94/2 sec, 1.86/1 sec, 2.05/2 sec, 0.71/1 sec, 1.35/2 sec, 1.86/1 sec )
[LOG] Nr of iterations: 446 (2, 8, 38, 16, 13, 14, 8, 27, 20, 61, 38, 17, 1, 1, 24, 11, 9, 11, 7, 25, 17, 36, 29, 13 )
[LOG] Total clause computation time: 2.42/3 sec (0.05/0.05 sec, 0.4/0.4 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.2/0.2 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.29/0.29 sec, 0.3/0.3 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.26/0.26 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 22.41/22 sec (0/0 sec, 0/0 sec, 0.41/0.41 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.8/0.8 sec, 1.15/1.15 sec, 0.57/0.57 sec, 0.65/0.65 sec, 1.07/1.07 sec, 1.5/1.5 sec, 1.91/1.91 sec, 1.78/1.78 sec, 0.81/0.81 sec, 0.33/0.33 sec, 1.29/1.29 sec, 1.93/1.93 sec, 1.81/1.81 sec, 2.03/2.03 sec, 0.68/0.68 sec, 1.35/1.35 sec, 1.85/1.85 sec )
[LOG] Total clause size reduction: 52225 --> 1523 (330 --> 1, 2191 --> 17, 9694 --> 126, 3705 --> 34, 2808 --> 34, 2990 --> 24, 1463 --> 13, 5226 --> 117, 3781 --> 91, 10380 --> 381, 6364 --> 133, 2736 --> 41, 1 --> 1, 1 --> 1, 57 --> 54, 18 --> 16, 20 --> 20, 18 --> 18, 13 --> 13, 108 --> 90, 75 --> 73, 151 --> 130, 67 --> 67, 28 --> 28 )
[LOG] Average clause size reduction: 117.096 --> 3.4148 (165 --> 0.5, 273.875 --> 2.125, 255.105 --> 3.31579, 231.562 --> 2.125, 216 --> 2.61538, 213.571 --> 1.71429, 182.875 --> 1.625, 193.556 --> 4.33333, 189.05 --> 4.55, 170.164 --> 6.2459, 167.474 --> 3.5, 160.941 --> 2.41176, 1 --> 1, 1 --> 1, 2.375 --> 2.25, 1.63636 --> 1.45455, 2.22222 --> 2.22222, 1.63636 --> 1.63636, 1.85714 --> 1.85714, 4.32 --> 3.6, 4.41176 --> 4.29412, 4.19444 --> 3.61111, 2.31034 --> 2.31034, 2.15385 --> 2.15385 )
[LOG] Overall execution time: 25.08 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 25.38 sec (Real time) / 25.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.87 sec (Real time) / 2.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 831 9 37 1 775
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 68.35 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 823 new AND gates.
[LOG] Size before ABC: 1106 AND gates.
[LOG] Size after ABC: 821 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 68.09/68 sec (0.2/0 sec, 0.46/1 sec, 1.5/1 sec, 0.41/1 sec, 0.96/1 sec, 0.79/0 sec, 1.04/1 sec, 0.15/1 sec, 1.57/1 sec, 1.6/2 sec, 3.11/3 sec, 3.05/3 sec, 4.12/4 sec, 4.12/4 sec, 3.58/4 sec, 5.01/5 sec, 3.41/3 sec, 3.39/4 sec, 4.52/4 sec, 4.66/5 sec, 3.27/3 sec, 4.49/4 sec, 4.5/5 sec, 2.79/3 sec, 1.69/1 sec, 3.7/4 sec )
[LOG] Nr of iterations: 676 (7, 8, 43, 10, 10, 11, 2, 3, 33, 39, 53, 144, 23, 5, 1, 31, 8, 8, 10, 1, 2, 28, 34, 41, 101, 20 )
[LOG] Total clause computation time: 6.35/6 sec (0.18/0.18 sec, 0.46/0.46 sec, 0.71/0.71 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.22/0.22 sec, 0.22/0.22 sec, 0.28/0.28 sec, 1.16/1.16 sec, 1.6/1.6 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.28/0.28 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 61.56/61 sec (0.01/0.01 sec, 0/0 sec, 0.78/0.78 sec, 0.25/0.25 sec, 0.8/0.8 sec, 0.64/0.64 sec, 0.89/0.89 sec, 0.02/0.02 sec, 1.35/1.35 sec, 1.38/1.38 sec, 2.82/2.82 sec, 1.85/1.85 sec, 2.51/2.51 sec, 4.09/4.09 sec, 3.5/3.5 sec, 4.97/4.97 sec, 3.38/3.38 sec, 3.37/3.37 sec, 4.51/4.51 sec, 4.61/4.61 sec, 3.24/3.24 sec, 4.4/4.4 sec, 4.21/4.21 sec, 2.74/2.74 sec, 1.6/1.6 sec, 3.64/3.64 sec )
[LOG] Total clause size reduction: 83644 --> 2836 (2250 --> 12, 2478 --> 23, 11970 --> 168, 2475 --> 13, 2358 --> 14, 2490 --> 16, 246 --> 2, 542 --> 3, 8544 --> 175, 9652 --> 167, 9516 --> 266, 26026 --> 949, 3982 --> 74, 9 --> 9, 1 --> 1, 77 --> 76, 10 --> 10, 11 --> 11, 16 --> 16, 2 --> 2, 3 --> 3, 134 --> 108, 131 --> 105, 154 --> 140, 508 --> 414, 59 --> 59 )
[LOG] Average clause size reduction: 123.734 --> 4.19527 (321.429 --> 1.71429, 309.75 --> 2.875, 278.372 --> 3.90698, 247.5 --> 1.3, 235.8 --> 1.4, 226.364 --> 1.45455, 123 --> 1, 180.667 --> 1, 258.909 --> 5.30303, 247.487 --> 4.28205, 179.547 --> 5.01887, 180.736 --> 6.59028, 173.13 --> 3.21739, 1.8 --> 1.8, 1 --> 1, 2.48387 --> 2.45161, 1.25 --> 1.25, 1.375 --> 1.375, 1.6 --> 1.6, 2 --> 2, 1.5 --> 1.5, 4.78571 --> 3.85714, 3.85294 --> 3.08824, 3.7561 --> 3.41463, 5.0297 --> 4.09901, 2.95 --> 2.95 )
[LOG] Overall execution time: 68.35 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 68.72 sec (Real time) / 68.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.98 sec (Real time) / 5.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1206 10 40 1 1145
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 66.89 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 1083 new AND gates.
[LOG] Size before ABC: 1395 AND gates.
[LOG] Size after ABC: 1082 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.68/67 sec (0.11/0 sec, 0.5/1 sec, 1.23/1 sec, 0.34/0 sec, 0.68/1 sec, 0.37/0 sec, 0.41/1 sec, 0.35/0 sec, 1.63/2 sec, 0.51/0 sec, 0.65/1 sec, 1.53/1 sec, 3.64/4 sec, 5.54/6 sec, 5.36/5 sec, 3.32/3 sec, 3.32/4 sec, 3.97/4 sec, 2.79/2 sec, 4.31/5 sec, 3.03/3 sec, 2.72/2 sec, 4.5/5 sec, 2.44/2 sec, 3.88/4 sec, 2.32/3 sec, 3.74/3 sec, 3.49/4 sec )
[LOG] Nr of iterations: 745 (2, 12, 28, 8, 5, 19, 11, 16, 30, 11, 32, 127, 108, 12, 1, 9, 26, 7, 4, 18, 6, 15, 29, 8, 30, 77, 87, 7 )
[LOG] Total clause computation time: 8.42/8 sec (0.1/0.1 sec, 0.49/0.49 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.24/0.24 sec, 0.14/0.14 sec, 0.32/0.32 sec, 0.24/0.24 sec, 1.18/1.18 sec, 3.05/3.05 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.38/0.38 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.47/0.47 sec, 0.04/0.04 sec, 0.51/0.51 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 57.98/59 sec (0/0 sec, 0.01/0.01 sec, 1.1/1.1 sec, 0.23/0.23 sec, 0.57/0.57 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.21/0.21 sec, 1.37/1.37 sec, 0.36/0.36 sec, 0.32/0.32 sec, 1.27/1.27 sec, 2.44/2.44 sec, 2.48/2.48 sec, 5.31/5.31 sec, 3.18/3.18 sec, 2.93/2.93 sec, 3.94/3.94 sec, 2.77/2.77 sec, 4.28/4.28 sec, 3/3 sec, 2.67/2.67 sec, 4/4 sec, 2.4/2.4 sec, 3.37/3.37 sec, 2.22/2.22 sec, 3.63/3.63 sec, 3.4/3.4 sec )
[LOG] Total clause size reduction: 96939 --> 3484 (416 --> 1, 4301 --> 30, 8451 --> 85, 2135 --> 10, 1196 --> 6, 5184 --> 30, 2750 --> 17, 4080 --> 26, 8555 --> 117, 2330 --> 20, 7285 --> 140, 25326 --> 1019, 21400 --> 713, 2189 --> 33, 1 --> 1, 20 --> 20, 77 --> 75, 10 --> 10, 6 --> 6, 30 --> 30, 9 --> 9, 26 --> 26, 117 --> 96, 13 --> 13, 129 --> 111, 421 --> 387, 465 --> 436, 17 --> 17 )
[LOG] Average clause size reduction: 130.119 --> 4.67651 (208 --> 0.5, 358.417 --> 2.5, 301.821 --> 3.03571, 266.875 --> 1.25, 239.2 --> 1.2, 272.842 --> 1.57895, 250 --> 1.54545, 255 --> 1.625, 285.167 --> 3.9, 211.818 --> 1.81818, 227.656 --> 4.375, 199.417 --> 8.02362, 198.148 --> 6.60185, 182.417 --> 2.75, 1 --> 1, 2.22222 --> 2.22222, 2.96154 --> 2.88462, 1.42857 --> 1.42857, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.5 --> 1.5, 1.73333 --> 1.73333, 4.03448 --> 3.31034, 1.625 --> 1.625, 4.3 --> 3.7, 5.46753 --> 5.02597, 5.34483 --> 5.01149, 2.42857 --> 2.42857 )
[LOG] Overall execution time: 66.89 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.28 sec (Real time) / 66.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.79 sec (Real time) / 10.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1508 11 43 1 1441
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 66.51 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 897 new AND gates.
[LOG] Size before ABC: 1083 AND gates.
[LOG] Size after ABC: 896 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.19/66 sec (0.17/0 sec, 0.16/0 sec, 1.7/2 sec, 0.41/0 sec, 0.84/1 sec, 0.65/1 sec, 0.9/1 sec, 0.45/0 sec, 0.77/1 sec, 0.91/1 sec, 3.27/3 sec, 2.78/3 sec, 2.28/2 sec, 1.96/2 sec, 1.88/2 sec, 1.41/1 sec, 2.57/3 sec, 3.19/3 sec, 2.62/3 sec, 4.3/4 sec, 2.98/3 sec, 3.62/4 sec, 5.09/5 sec, 3.35/3 sec, 2.87/3 sec, 5.32/5 sec, 3.89/4 sec, 2.06/2 sec, 2.04/2 sec, 1.75/2 sec )
[LOG] Nr of iterations: 647 (5, 2, 38, 11, 6, 16, 11, 8, 41, 13, 28, 7, 63, 80, 36, 4, 1, 21, 5, 5, 9, 7, 6, 39, 9, 26, 6, 46, 66, 32 )
[LOG] Total clause computation time: 5.68/2 sec (0.15/0.15 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.66/0.66 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.28/0.28 sec, 0.2/0.2 sec, 0.34/0.34 sec, 0.39/0.39 sec, 0.36/0.36 sec, 0.69/0.69 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.69/0.69 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0/0 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 60.28/64 sec (0.01/0.01 sec, 0/0 sec, 1.53/1.53 sec, 0.23/0.23 sec, 0.68/0.68 sec, 0.47/0.47 sec, 0.24/0.24 sec, 0.28/0.28 sec, 0.52/0.52 sec, 0.71/0.71 sec, 2.99/2.99 sec, 2.58/2.58 sec, 1.92/1.92 sec, 1.55/1.55 sec, 1.5/1.5 sec, 0.71/0.71 sec, 2.47/2.47 sec, 3.16/3.16 sec, 2.61/2.61 sec, 4.29/4.29 sec, 2.96/2.96 sec, 3.6/3.6 sec, 5.06/5.06 sec, 2.65/2.65 sec, 2.84/2.84 sec, 5.24/5.24 sec, 3.89/3.89 sec, 2/2 sec, 1.9/1.9 sec, 1.69/1.69 sec )
[LOG] Total clause size reduction: 88456 --> 2530 (1832 --> 7, 429 --> 2, 12617 --> 218, 3310 --> 28, 1600 --> 7, 4575 --> 35, 2920 --> 24, 2023 --> 11, 10400 --> 220, 2952 --> 24, 6669 --> 145, 1338 --> 10, 13020 --> 347, 16511 --> 412, 7280 --> 118, 7 --> 7, 2 --> 2, 50 --> 50, 6 --> 6, 7 --> 7, 12 --> 12, 8 --> 8, 9 --> 9, 206 --> 179, 15 --> 15, 133 --> 124, 10 --> 10, 162 --> 153, 263 --> 250, 90 --> 90 )
[LOG] Average clause size reduction: 136.717 --> 3.91036 (366.4 --> 1.4, 214.5 --> 1, 332.026 --> 5.73684, 300.909 --> 2.54545, 266.667 --> 1.16667, 285.938 --> 2.1875, 265.455 --> 2.18182, 252.875 --> 1.375, 253.659 --> 5.36585, 227.077 --> 1.84615, 238.179 --> 5.17857, 191.143 --> 1.42857, 206.667 --> 5.50794, 206.387 --> 5.15, 202.222 --> 3.27778, 1.75 --> 1.75, 2 --> 2, 2.38095 --> 2.38095, 1.2 --> 1.2, 1.4 --> 1.4, 1.33333 --> 1.33333, 1.14286 --> 1.14286, 1.5 --> 1.5, 5.28205 --> 4.58974, 1.66667 --> 1.66667, 5.11538 --> 4.76923, 1.66667 --> 1.66667, 3.52174 --> 3.32609, 3.98485 --> 3.78788, 2.8125 --> 2.8125 )
[LOG] Overall execution time: 66.51 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.87 sec (Real time) / 66.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.26 sec (Real time) / 8.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1364 12 46 1 1292
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 112.82 sec CPU time.
[LOG] Relation determinization time: 113 sec real time.
[LOG] Final circuit size: 1040 new AND gates.
[LOG] Size before ABC: 1285 AND gates.
[LOG] Size after ABC: 1038 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 112.32/113 sec (0.27/1 sec, 0.27/0 sec, 1.37/1 sec, 0.63/1 sec, 1.65/2 sec, 1.51/1 sec, 1.57/2 sec, 1.12/1 sec, 1.95/2 sec, 1.18/1 sec, 2.5/2 sec, 1.23/2 sec, 2.78/2 sec, 2.99/3 sec, 3.74/4 sec, 3.26/3 sec, 3.76/4 sec, 7.62/8 sec, 4.73/5 sec, 4.79/4 sec, 6.09/6 sec, 2.04/3 sec, 3.51/3 sec, 2.94/3 sec, 5.5/5 sec, 2.26/3 sec, 4.66/4 sec, 4.67/5 sec, 5.53/6 sec, 5.72/5 sec, 4.82/5 sec, 2.53/3 sec, 6.18/6 sec, 6.95/7 sec )
[LOG] Nr of iterations: 834 (2, 2, 21, 7, 22, 13, 15, 19, 59, 15, 46, 17, 4, 75, 70, 60, 16, 1, 1, 17, 6, 14, 9, 11, 15, 57, 8, 40, 11, 2, 50, 59, 56, 14 )
[LOG] Total clause computation time: 11.26/11 sec (0.26/0.26 sec, 0.27/0.27 sec, 0.28/0.28 sec, 0.27/0.27 sec, 0.84/0.84 sec, 0.25/0.25 sec, 1.04/1.04 sec, 0.28/0.28 sec, 0.34/0.34 sec, 0.64/0.64 sec, 0.37/0.37 sec, 0.33/0.33 sec, 0.33/0.33 sec, 0.67/0.67 sec, 0.92/0.92 sec, 0.92/0.92 sec, 1.03/1.03 sec, 0.18/0.18 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.02/0.02 sec, 1.23/1.23 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 100.67/102 sec (0/0 sec, 0/0 sec, 1.08/1.08 sec, 0.36/0.36 sec, 0.79/0.79 sec, 1.25/1.25 sec, 0.52/0.52 sec, 0.84/0.84 sec, 1.6/1.6 sec, 0.53/0.53 sec, 2.11/2.11 sec, 0.89/0.89 sec, 2.44/2.44 sec, 2.28/2.28 sec, 2.8/2.8 sec, 2.31/2.31 sec, 2.71/2.71 sec, 7.44/7.44 sec, 4.63/4.63 sec, 4.75/4.75 sec, 6.06/6.06 sec, 1.99/1.99 sec, 3.48/3.48 sec, 2.92/2.92 sec, 5.44/5.44 sec, 2.04/2.04 sec, 4.64/4.64 sec, 4.58/4.58 sec, 5.51/5.51 sec, 5.7/5.7 sec, 3.56/3.56 sec, 2.44/2.44 sec, 6.06/6.06 sec, 6.92/6.92 sec )
[LOG] Total clause size reduction: 126501 --> 3085 (513 --> 1, 480 --> 1, 7740 --> 70, 2226 --> 9, 7791 --> 58, 4272 --> 21, 4648 --> 21, 5706 --> 33, 20474 --> 310, 3990 --> 35, 12465 --> 262, 4208 --> 35, 795 --> 5, 17094 --> 579, 15870 --> 304, 13511 --> 218, 3420 --> 33, 1 --> 1, 1 --> 1, 35 --> 34, 9 --> 8, 21 --> 21, 14 --> 12, 15 --> 14, 26 --> 26, 294 --> 199, 10 --> 10, 198 --> 140, 18 --> 16, 3 --> 3, 239 --> 208, 201 --> 184, 184 --> 184, 29 --> 29 )
[LOG] Average clause size reduction: 151.68 --> 3.69904 (256.5 --> 0.5, 240 --> 0.5, 368.571 --> 3.33333, 318 --> 1.28571, 354.136 --> 2.63636, 328.615 --> 1.61538, 309.867 --> 1.4, 300.316 --> 1.73684, 347.017 --> 5.25424, 266 --> 2.33333, 270.978 --> 5.69565, 247.529 --> 2.05882, 198.75 --> 1.25, 227.92 --> 7.72, 226.714 --> 4.34286, 225.183 --> 3.63333, 213.75 --> 2.0625, 1 --> 1, 1 --> 1, 2.05882 --> 2, 1.5 --> 1.33333, 1.5 --> 1.5, 1.55556 --> 1.33333, 1.36364 --> 1.27273, 1.73333 --> 1.73333, 5.15789 --> 3.49123, 1.25 --> 1.25, 4.95 --> 3.5, 1.63636 --> 1.45455, 1.5 --> 1.5, 4.78 --> 4.16, 3.40678 --> 3.11864, 3.28571 --> 3.28571, 2.07143 --> 2.07143 )
[LOG] Overall execution time: 112.83 sec CPU time.
[LOG] Overall execution time: 113 sec real time.
Synthesis time: 113.20 sec (Real time) / 111.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.68 sec (Real time) / 10.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1561 13 50 1 1483
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 107.83 sec CPU time.
[LOG] Relation determinization time: 108 sec real time.
[LOG] Final circuit size: 638 new AND gates.
[LOG] Size before ABC: 761 AND gates.
[LOG] Size after ABC: 637 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 107.22/107 sec (0.15/0 sec, 0.19/0 sec, 0.27/0 sec, 0.85/1 sec, 1.05/1 sec, 0.88/1 sec, 2.86/3 sec, 1.53/2 sec, 0.8/0 sec, 2.13/3 sec, 2.42/2 sec, 2.2/2 sec, 1.47/2 sec, 2.56/2 sec, 3/3 sec, 2.95/3 sec, 4.66/5 sec, 3.44/3 sec, 3.4/4 sec, 5.97/6 sec, 3.21/3 sec, 8.84/9 sec, 3.37/3 sec, 4.26/4 sec, 3.64/4 sec, 5.98/6 sec, 5.99/6 sec, 5.01/5 sec, 2.67/3 sec, 3.88/4 sec, 1.89/1 sec, 4.29/5 sec, 4.27/4 sec, 1.73/2 sec, 2.86/3 sec, 2.55/2 sec )
[LOG] Nr of iterations: 628 (6, 8, 2, 43, 40, 13, 12, 9, 10, 13, 20, 12, 14, 22, 14, 71, 26, 44, 5, 4, 1, 15, 17, 10, 11, 6, 5, 11, 19, 10, 13, 20, 12, 42, 14, 34 )
[LOG] Total clause computation time: 14.29/17 sec (0.14/0.14 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.6/0.6 sec, 0.88/0.88 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.33/0.33 sec, 0.32/0.32 sec, 0.44/0.44 sec, 0.4/0.4 sec, 0.56/0.56 sec, 0.38/0.38 sec, 0.46/0.46 sec, 0.84/0.84 sec, 0.45/0.45 sec, 0.69/0.69 sec, 0.73/0.73 sec, 0.57/0.57 sec, 3.6/3.6 sec, 0.92/0.92 sec, 0.07/0.07 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.23/0.23 sec, 0.09/0.09 sec, 0.13/0.13 sec )
[LOG] Total clause minimization time: 92.55/90 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.5/0.5 sec, 2.55/2.55 sec, 1.18/1.18 sec, 0.46/0.46 sec, 1.68/1.68 sec, 2.01/2.01 sec, 1.63/1.63 sec, 1.07/1.07 sec, 2.09/2.09 sec, 2.14/2.14 sec, 2.49/2.49 sec, 3.96/3.96 sec, 2.7/2.7 sec, 2.82/2.82 sec, 2.37/2.37 sec, 2.28/2.28 sec, 8.76/8.76 sec, 3.18/3.18 sec, 4.24/4.24 sec, 3.62/3.62 sec, 5.98/5.98 sec, 5.97/5.97 sec, 4.97/4.97 sec, 2.64/2.64 sec, 3.85/3.85 sec, 1.87/1.87 sec, 4.24/4.24 sec, 4.24/4.24 sec, 1.49/1.49 sec, 2.75/2.75 sec, 2.41/2.41 sec )
[LOG] Total clause size reduction: 120976 --> 2010 (2440 --> 12, 3409 --> 17, 550 --> 1, 21252 --> 301, 19422 --> 234, 4296 --> 20, 3828 --> 16, 2752 --> 16, 2907 --> 21, 3708 --> 25, 5833 --> 35, 3135 --> 28, 3666 --> 23, 5859 --> 44, 3510 --> 31, 17360 --> 328, 6075 --> 122, 10406 --> 177, 12 --> 12, 7 --> 7, 1 --> 1, 38 --> 36, 44 --> 42, 13 --> 13, 16 --> 16, 9 --> 9, 8 --> 8, 21 --> 21, 35 --> 35, 24 --> 24, 23 --> 23, 40 --> 40, 25 --> 25, 103 --> 103, 49 --> 44, 100 --> 100 )
[LOG] Average clause size reduction: 192.637 --> 3.20064 (406.667 --> 2, 426.125 --> 2.125, 275 --> 0.5, 494.233 --> 7, 485.55 --> 5.85, 330.462 --> 1.53846, 319 --> 1.33333, 305.778 --> 1.77778, 290.7 --> 2.1, 285.231 --> 1.92308, 291.65 --> 1.75, 261.25 --> 2.33333, 261.857 --> 1.64286, 266.318 --> 2, 250.714 --> 2.21429, 244.507 --> 4.61972, 233.654 --> 4.69231, 236.5 --> 4.02273, 2.4 --> 2.4, 1.75 --> 1.75, 1 --> 1, 2.53333 --> 2.4, 2.58824 --> 2.47059, 1.3 --> 1.3, 1.45455 --> 1.45455, 1.5 --> 1.5, 1.6 --> 1.6, 1.90909 --> 1.90909, 1.84211 --> 1.84211, 2.4 --> 2.4, 1.76923 --> 1.76923, 2 --> 2, 2.08333 --> 2.08333, 2.45238 --> 2.45238, 3.5 --> 3.14286, 2.94118 --> 2.94118 )
[LOG] Overall execution time: 107.83 sec CPU time.
[LOG] Overall execution time: 108 sec real time.
Synthesis time: 108.15 sec (Real time) / 107.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.42 sec (Real time) / 4.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1197 14 53 1 1113
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 120.05 sec CPU time.
[LOG] Relation determinization time: 121 sec real time.
[LOG] Final circuit size: 761 new AND gates.
[LOG] Size before ABC: 927 AND gates.
[LOG] Size after ABC: 760 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 119.19/119 sec (0.21/0 sec, 0.2/0 sec, 0.34/1 sec, 1.14/1 sec, 2.04/2 sec, 2.56/3 sec, 1.87/1 sec, 2.51/3 sec, 2.58/3 sec, 1.9/1 sec, 2.31/3 sec, 1.58/1 sec, 2.68/3 sec, 2.99/3 sec, 3.25/3 sec, 3.14/3 sec, 2.03/2 sec, 3.43/4 sec, 4.25/4 sec, 2.28/2 sec, 3.73/4 sec, 5.25/5 sec, 3.97/4 sec, 6.01/6 sec, 5.47/6 sec, 4.39/4 sec, 5.58/6 sec, 3.48/3 sec, 4.86/5 sec, 5.02/5 sec, 1.83/2 sec, 2.51/3 sec, 5.56/5 sec, 2.37/2 sec, 4.08/5 sec, 2.68/2 sec, 5.49/6 sec, 3.62/3 sec )
[LOG] Nr of iterations: 706 (10, 7, 2, 27, 42, 14, 7, 13, 13, 13, 10, 10, 20, 16, 14, 25, 102, 40, 37, 7, 6, 1, 15, 16, 11, 6, 12, 7, 11, 8, 9, 15, 14, 12, 21, 56, 26, 31 )
[LOG] Total clause computation time: 14.2/13 sec (0.2/0.2 sec, 0.19/0.19 sec, 0.33/0.33 sec, 0.66/0.66 sec, 0.61/0.61 sec, 0.42/0.42 sec, 0.41/0.41 sec, 0.52/0.52 sec, 1.42/1.42 sec, 0.5/0.5 sec, 0.4/0.4 sec, 0.5/0.5 sec, 0.38/0.38 sec, 0.52/0.52 sec, 0.67/0.67 sec, 0.48/0.48 sec, 0.66/0.66 sec, 0.84/0.84 sec, 1.14/1.14 sec, 0.68/0.68 sec, 0.66/0.66 sec, 0.34/0.34 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.45/0.45 sec, 0.1/0.1 sec, 0.64/0.64 sec )
[LOG] Total clause minimization time: 104.57/106 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.47/0.47 sec, 1.4/1.4 sec, 2.13/2.13 sec, 1.45/1.45 sec, 1.98/1.98 sec, 1.14/1.14 sec, 1.38/1.38 sec, 1.91/1.91 sec, 1.07/1.07 sec, 2.29/2.29 sec, 2.46/2.46 sec, 2.57/2.57 sec, 2.64/2.64 sec, 1.35/1.35 sec, 2.56/2.56 sec, 3.1/3.1 sec, 1.59/1.59 sec, 3.06/3.06 sec, 4.9/4.9 sec, 3.84/3.84 sec, 5.87/5.87 sec, 5.43/5.43 sec, 4.37/4.37 sec, 5.55/5.55 sec, 3.46/3.46 sec, 4.86/4.86 sec, 5.01/5.01 sec, 1.78/1.78 sec, 2.47/2.47 sec, 5.53/5.53 sec, 2.32/2.32 sec, 4.05/4.05 sec, 2.23/2.23 sec, 5.38/5.38 sec, 2.97/2.97 sec )
[LOG] Total clause size reduction: 137531 --> 2412 (4698 --> 18, 3126 --> 11, 590 --> 1, 14144 --> 160, 21976 --> 378, 4992 --> 24, 2244 --> 8, 4332 --> 33, 4188 --> 29, 4140 --> 35, 2997 --> 21, 2979 --> 18, 5871 --> 51, 4290 --> 37, 3679 --> 29, 6864 --> 78, 26462 --> 480, 10023 --> 174, 9216 --> 129, 11 --> 11, 11 --> 11, 1 --> 1, 45 --> 36, 46 --> 40, 18 --> 18, 8 --> 8, 33 --> 33, 11 --> 11, 20 --> 20, 16 --> 16, 18 --> 18, 28 --> 28, 32 --> 32, 25 --> 25, 38 --> 38, 162 --> 162, 100 --> 93, 97 --> 97 )
[LOG] Average clause size reduction: 194.803 --> 3.41643 (469.8 --> 1.8, 446.571 --> 1.57143, 295 --> 0.5, 523.852 --> 5.92593, 523.238 --> 9, 356.571 --> 1.71429, 320.571 --> 1.14286, 333.231 --> 2.53846, 322.154 --> 2.23077, 318.462 --> 2.69231, 299.7 --> 2.1, 297.9 --> 1.8, 293.55 --> 2.55, 268.125 --> 2.3125, 262.786 --> 2.07143, 274.56 --> 3.12, 259.431 --> 4.70588, 250.575 --> 4.35, 249.081 --> 3.48649, 1.57143 --> 1.57143, 1.83333 --> 1.83333, 1 --> 1, 3 --> 2.4, 2.875 --> 2.5, 1.63636 --> 1.63636, 1.33333 --> 1.33333, 2.75 --> 2.75, 1.57143 --> 1.57143, 1.81818 --> 1.81818, 2 --> 2, 2 --> 2, 1.86667 --> 1.86667, 2.28571 --> 2.28571, 2.08333 --> 2.08333, 1.80952 --> 1.80952, 2.89286 --> 2.89286, 3.84615 --> 3.57692, 3.12903 --> 3.12903 )
[LOG] Overall execution time: 120.05 sec CPU time.
[LOG] Overall execution time: 121 sec real time.
Synthesis time: 120.42 sec (Real time) / 118.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.62 sec (Real time) / 8.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1360 15 56 1 1271
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 175.5 sec CPU time.
[LOG] Relation determinization time: 176 sec real time.
[LOG] Final circuit size: 1242 new AND gates.
[LOG] Size before ABC: 1489 AND gates.
[LOG] Size after ABC: 1241 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 174.71/174 sec (0.22/0 sec, 0.27/0 sec, 0.43/0 sec, 1.15/2 sec, 2.8/2 sec, 2.01/2 sec, 2.72/3 sec, 3.99/4 sec, 2.71/3 sec, 4.68/5 sec, 1.81/1 sec, 1.57/2 sec, 1.66/2 sec, 4.03/4 sec, 4.41/4 sec, 5.98/6 sec, 3.53/4 sec, 3.03/3 sec, 7.78/7 sec, 8.54/9 sec, 3.07/3 sec, 4.74/5 sec, 13.56/13 sec, 6.37/7 sec, 4.9/5 sec, 4.09/4 sec, 2.98/3 sec, 4.83/4 sec, 5.67/6 sec, 4.81/5 sec, 6.11/6 sec, 4.02/4 sec, 5.04/5 sec, 5.24/5 sec, 8.33/9 sec, 7.47/7 sec, 4.2/4 sec, 4.05/4 sec, 4.07/5 sec, 7.84/7 sec )
[LOG] Nr of iterations: 943 (16, 4, 2, 38, 37, 12, 10, 10, 15, 24, 24, 10, 15, 11, 15, 14, 158, 48, 41, 42, 13, 2, 1, 18, 20, 8, 7, 9, 13, 16, 20, 9, 10, 10, 10, 13, 119, 33, 30, 36 )
[LOG] Total clause computation time: 24.35/23 sec (0.22/0.22 sec, 0.26/0.26 sec, 0.42/0.42 sec, 0.96/0.96 sec, 0.48/0.48 sec, 0.67/0.67 sec, 0.65/0.65 sec, 0.59/0.59 sec, 0.61/0.61 sec, 0.62/0.62 sec, 0.75/0.75 sec, 0.43/0.43 sec, 0.42/0.42 sec, 0.54/0.54 sec, 0.43/0.43 sec, 0.54/0.54 sec, 1.09/1.09 sec, 0.94/0.94 sec, 2.68/2.68 sec, 3.67/3.67 sec, 1.94/1.94 sec, 2.1/2.1 sec, 0.11/0.11 sec, 0.25/0.25 sec, 1.64/1.64 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.36/0.36 sec, 0.05/0.05 sec, 0.3/0.3 sec, 0.25/0.25 sec )
[LOG] Total clause minimization time: 149.93/151 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.18/0.18 sec, 2.31/2.31 sec, 1.33/1.33 sec, 2.06/2.06 sec, 3.39/3.39 sec, 2.09/2.09 sec, 4.05/4.05 sec, 1.05/1.05 sec, 1.13/1.13 sec, 1.23/1.23 sec, 3.48/3.48 sec, 3.96/3.96 sec, 5.41/5.41 sec, 2.41/2.41 sec, 2.05/2.05 sec, 5.08/5.08 sec, 4.85/4.85 sec, 1.12/1.12 sec, 2.63/2.63 sec, 13.44/13.44 sec, 6.12/6.12 sec, 3.26/3.26 sec, 4.05/4.05 sec, 2.93/2.93 sec, 4.82/4.82 sec, 5.61/5.61 sec, 4.76/4.76 sec, 6.06/6.06 sec, 3.97/3.97 sec, 5/5 sec, 5.21/5.21 sec, 8.28/8.28 sec, 7.44/7.44 sec, 3.84/3.84 sec, 3.99/3.99 sec, 3.77/3.77 sec, 7.57/7.57 sec )
[LOG] Total clause size reduction: 185949 --> 3979 (8370 --> 36, 1671 --> 4, 552 --> 1, 21608 --> 267, 20736 --> 217, 4521 --> 21, 3600 --> 13, 3483 --> 13, 5390 --> 53, 8303 --> 72, 8027 --> 55, 3033 --> 16, 4550 --> 78, 3130 --> 18, 4340 --> 45, 3731 --> 38, 44745 --> 1140, 12972 --> 210, 10840 --> 240, 11070 --> 199, 28 --> 28, 2 --> 2, 1 --> 1, 51 --> 49, 56 --> 53, 10 --> 10, 9 --> 9, 13 --> 13, 21 --> 21, 34 --> 34, 37 --> 37, 16 --> 16, 19 --> 19, 18 --> 18, 23 --> 23, 38 --> 38, 526 --> 505, 85 --> 85, 131 --> 123, 159 --> 159 )
[LOG] Average clause size reduction: 197.189 --> 4.21951 (523.125 --> 2.25, 417.75 --> 1, 276 --> 0.5, 568.632 --> 7.02632, 560.432 --> 5.86486, 376.75 --> 1.75, 360 --> 1.3, 348.3 --> 1.3, 359.333 --> 3.53333, 345.958 --> 3, 334.458 --> 2.29167, 303.3 --> 1.6, 303.333 --> 5.2, 284.545 --> 1.63636, 289.333 --> 3, 266.5 --> 2.71429, 283.196 --> 7.21519, 270.25 --> 4.375, 264.39 --> 5.85366, 263.571 --> 4.7381, 2.15385 --> 2.15385, 1 --> 1, 1 --> 1, 2.83333 --> 2.72222, 2.8 --> 2.65, 1.25 --> 1.25, 1.28571 --> 1.28571, 1.44444 --> 1.44444, 1.61538 --> 1.61538, 2.125 --> 2.125, 1.85 --> 1.85, 1.77778 --> 1.77778, 1.9 --> 1.9, 1.8 --> 1.8, 2.3 --> 2.3, 2.92308 --> 2.92308, 4.42017 --> 4.2437, 2.57576 --> 2.57576, 4.36667 --> 4.1, 4.41667 --> 4.41667 )
[LOG] Overall execution time: 175.52 sec CPU time.
[LOG] Overall execution time: 176 sec real time.
Synthesis time: 175.94 sec (Real time) / 173.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.37 sec (Real time) / 15.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1883 16 59 1 1789
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 195.63 sec CPU time.
[LOG] Relation determinization time: 196 sec real time.
[LOG] Final circuit size: 1277 new AND gates.
[LOG] Size before ABC: 1568 AND gates.
[LOG] Size after ABC: 1276 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 194.68/194 sec (0.33/0 sec, 0.38/0 sec, 0.47/1 sec, 1.16/1 sec, 1.9/2 sec, 1.28/1 sec, 2.67/3 sec, 2.28/2 sec, 1.68/2 sec, 1.21/1 sec, 1.17/1 sec, 3.52/4 sec, 4.66/4 sec, 1.34/2 sec, 1.37/1 sec, 3.4/3 sec, 7.44/8 sec, 2.26/2 sec, 3.15/3 sec, 8.25/9 sec, 8.02/8 sec, 3.7/3 sec, 3.83/4 sec, 7.39/8 sec, 5.92/5 sec, 3.51/4 sec, 7.4/7 sec, 7.32/8 sec, 6.79/6 sec, 4.89/5 sec, 6.61/7 sec, 7.57/8 sec, 5.78/5 sec, 9.48/10 sec, 11.09/11 sec, 6.81/7 sec, 5.44/5 sec, 6.15/6 sec, 8.48/9 sec, 6.93/7 sec, 6.74/6 sec, 4.91/5 sec )
[LOG] Nr of iterations: 1080 (12, 18, 2, 38, 48, 13, 11, 12, 19, 13, 11, 13, 8, 16, 16, 14, 183, 45, 54, 47, 40, 11, 15, 1, 25, 30, 8, 7, 11, 17, 10, 7, 10, 7, 12, 10, 11, 130, 34, 47, 14, 30 )
[LOG] Total clause computation time: 26.12/25 sec (0.31/0.31 sec, 0.36/0.36 sec, 0.46/0.46 sec, 0.68/0.68 sec, 1.31/1.31 sec, 0.8/0.8 sec, 0.79/0.79 sec, 0.76/0.76 sec, 0.64/0.64 sec, 0.64/0.64 sec, 0.65/0.65 sec, 0.65/0.65 sec, 0.94/0.94 sec, 0.76/0.76 sec, 0.77/0.77 sec, 1.29/1.29 sec, 4.31/4.31 sec, 1.02/1.02 sec, 1.14/1.14 sec, 2.16/2.16 sec, 1.86/1.86 sec, 0.77/0.77 sec, 0.78/0.78 sec, 0.15/0.15 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.41/0.41 sec, 0.23/0.23 sec, 0.03/0.03 sec, 0.3/0.3 sec, 0.32/0.32 sec )
[LOG] Total clause minimization time: 167.92/167 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.46/0.46 sec, 0.57/0.57 sec, 0.47/0.47 sec, 1.87/1.87 sec, 1.51/1.51 sec, 1.03/1.03 sec, 0.56/0.56 sec, 0.5/0.5 sec, 2.85/2.85 sec, 3.71/3.71 sec, 0.57/0.57 sec, 0.59/0.59 sec, 2.09/2.09 sec, 3.1/3.1 sec, 1.2/1.2 sec, 1.99/1.99 sec, 6.03/6.03 sec, 6.13/6.13 sec, 2.93/2.93 sec, 3.03/3.03 sec, 7.23/7.23 sec, 5.66/5.66 sec, 3.26/3.26 sec, 7.36/7.36 sec, 7.29/7.29 sec, 6.75/6.75 sec, 4.83/4.83 sec, 6.56/6.56 sec, 7.53/7.53 sec, 5.72/5.72 sec, 9.45/9.45 sec, 11.07/11.07 sec, 6.78/6.78 sec, 5.38/5.38 sec, 5.73/5.73 sec, 8.22/8.22 sec, 6.89/6.89 sec, 6.42/6.42 sec, 4.58/4.58 sec )
[LOG] Total clause size reduction: 231347 --> 4275 (6512 --> 29, 10047 --> 51, 672 --> 1, 23014 --> 203, 28858 --> 343, 5244 --> 19, 4380 --> 22, 4675 --> 14, 7218 --> 34, 4644 --> 28, 3750 --> 28, 4476 --> 42, 2527 --> 14, 5235 --> 56, 5055 --> 91, 4212 --> 36, 56784 --> 1188, 13156 --> 161, 15370 --> 174, 13110 --> 292, 11076 --> 153, 29 --> 29, 41 --> 40, 1 --> 1, 80 --> 73, 90 --> 80, 11 --> 11, 10 --> 10, 14 --> 14, 29 --> 29, 17 --> 17, 13 --> 13, 19 --> 19, 14 --> 14, 23 --> 23, 19 --> 19, 26 --> 25, 549 --> 536, 83 --> 83, 125 --> 125, 51 --> 47, 88 --> 88 )
[LOG] Average clause size reduction: 214.21 --> 3.95833 (542.667 --> 2.41667, 558.167 --> 2.83333, 336 --> 0.5, 605.632 --> 5.34211, 601.208 --> 7.14583, 403.385 --> 1.46154, 398.182 --> 2, 389.583 --> 1.16667, 379.895 --> 1.78947, 357.231 --> 2.15385, 340.909 --> 2.54545, 344.308 --> 3.23077, 315.875 --> 1.75, 327.188 --> 3.5, 315.938 --> 5.6875, 300.857 --> 2.57143, 310.295 --> 6.4918, 292.356 --> 3.57778, 284.63 --> 3.22222, 278.936 --> 6.21277, 276.9 --> 3.825, 2.63636 --> 2.63636, 2.73333 --> 2.66667, 1 --> 1, 3.2 --> 2.92, 3 --> 2.66667, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.27273 --> 1.27273, 1.70588 --> 1.70588, 1.7 --> 1.7, 1.85714 --> 1.85714, 1.9 --> 1.9, 2 --> 2, 1.91667 --> 1.91667, 1.9 --> 1.9, 2.36364 --> 2.27273, 4.22308 --> 4.12308, 2.44118 --> 2.44118, 2.65957 --> 2.65957, 3.64286 --> 3.35714, 2.93333 --> 2.93333 )
[LOG] Overall execution time: 195.63 sec CPU time.
[LOG] Overall execution time: 196 sec real time.
Synthesis time: 196.07 sec (Real time) / 192.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.86 sec (Real time) / 25.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1958 17 62 1 1859
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 265.65 sec CPU time.
[LOG] Relation determinization time: 266 sec real time.
[LOG] Final circuit size: 1428 new AND gates.
[LOG] Size before ABC: 1789 AND gates.
[LOG] Size after ABC: 1427 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 264.32/264 sec (0.56/0 sec, 0.7/1 sec, 0.72/1 sec, 2.3/2 sec, 2.51/2 sec, 4.21/5 sec, 2.9/2 sec, 2.81/3 sec, 1.99/2 sec, 3.11/3 sec, 5.55/6 sec, 2.16/2 sec, 2.43/3 sec, 8.5/8 sec, 2.43/2 sec, 2.3/3 sec, 5.65/5 sec, 6.66/7 sec, 3.52/4 sec, 3.86/3 sec, 8.64/9 sec, 9.33/9 sec, 7.41/8 sec, 6.76/7 sec, 13.11/13 sec, 8.37/8 sec, 5.75/6 sec, 16.03/16 sec, 8.73/9 sec, 10.74/10 sec, 6.12/6 sec, 6.56/7 sec, 10.81/11 sec, 6.48/6 sec, 10.31/11 sec, 11.68/11 sec, 7.71/8 sec, 7.8/8 sec, 6.19/6 sec, 6.49/7 sec, 9.28/9 sec, 3.73/4 sec, 5.07/5 sec, 6.35/6 sec )
[LOG] Nr of iterations: 1260 (9, 13, 2, 44, 48, 9, 10, 10, 9, 23, 18, 12, 30, 16, 12, 16, 150, 47, 67, 17, 152, 30, 6, 11, 1, 18, 21, 8, 9, 7, 8, 19, 13, 9, 23, 10, 11, 14, 104, 28, 51, 13, 108, 24 )
[LOG] Total clause computation time: 43.85/47 sec (0.54/0.54 sec, 0.66/0.66 sec, 0.7/0.7 sec, 1.22/1.22 sec, 1.81/1.81 sec, 1.55/1.55 sec, 1.57/1.57 sec, 2.43/2.43 sec, 1.28/1.28 sec, 1.27/1.27 sec, 2.18/2.18 sec, 1.07/1.07 sec, 1.26/1.26 sec, 1.32/1.32 sec, 1.35/1.35 sec, 1.08/1.08 sec, 1.92/1.92 sec, 1.58/1.58 sec, 1.7/1.7 sec, 1.43/1.43 sec, 2.65/2.65 sec, 3.23/3.23 sec, 1.62/1.62 sec, 0.66/0.66 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.31/0.31 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.95/0.95 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.49/0.49 sec, 0.04/0.04 sec, 2.46/2.46 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0/0 sec, 0.21/0.21 sec, 2.43/2.43 sec )
[LOG] Total clause minimization time: 219.49/216 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 1.07/1.07 sec, 0.69/0.69 sec, 2.64/2.64 sec, 1.31/1.31 sec, 0.36/0.36 sec, 0.69/0.69 sec, 1.82/1.82 sec, 3.36/3.36 sec, 1.07/1.07 sec, 1.14/1.14 sec, 7.16/7.16 sec, 1.06/1.06 sec, 1.2/1.2 sec, 3.67/3.67 sec, 5.04/5.04 sec, 1.79/1.79 sec, 2.4/2.4 sec, 5.94/5.94 sec, 6.06/6.06 sec, 5.78/5.78 sec, 6.09/6.09 sec, 12.96/12.96 sec, 8.05/8.05 sec, 5.4/5.4 sec, 15.92/15.92 sec, 8.68/8.68 sec, 9.77/9.77 sec, 6.08/6.08 sec, 6.52/6.52 sec, 10.75/10.75 sec, 6.43/6.43 sec, 10.25/10.25 sec, 11.63/11.63 sec, 7.21/7.21 sec, 7.75/7.75 sec, 3.69/3.69 sec, 6.43/6.43 sec, 9.18/9.18 sec, 3.71/3.71 sec, 4.83/4.83 sec, 3.89/3.89 sec )
[LOG] Total clause size reduction: 280551 --> 5534 (5008 --> 20, 7500 --> 34, 712 --> 1, 28380 --> 345, 30644 --> 341, 3704 --> 12, 4176 --> 12, 4059 --> 13, 3416 --> 11, 9086 --> 75, 7157 --> 58, 4389 --> 36, 11223 --> 142, 5475 --> 50, 3993 --> 21, 5265 --> 33, 50511 --> 1216, 14996 --> 179, 20658 --> 317, 4864 --> 59, 45149 --> 944, 8642 --> 113, 12 --> 12, 29 --> 28, 1 --> 1, 43 --> 42, 55 --> 52, 12 --> 11, 12 --> 12, 8 --> 8, 11 --> 11, 34 --> 33, 22 --> 21, 17 --> 17, 41 --> 41, 24 --> 24, 21 --> 20, 29 --> 27, 505 --> 488, 59 --> 59, 128 --> 128, 34 --> 32, 370 --> 358, 77 --> 77 )
[LOG] Average clause size reduction: 222.66 --> 4.39206 (556.444 --> 2.22222, 576.923 --> 2.61538, 356 --> 0.5, 645 --> 7.84091, 638.417 --> 7.10417, 411.556 --> 1.33333, 417.6 --> 1.2, 405.9 --> 1.3, 379.556 --> 1.22222, 395.043 --> 3.26087, 397.611 --> 3.22222, 365.75 --> 3, 374.1 --> 4.73333, 342.188 --> 3.125, 332.75 --> 1.75, 329.062 --> 2.0625, 336.74 --> 8.10667, 319.064 --> 3.80851, 308.328 --> 4.73134, 286.118 --> 3.47059, 297.033 --> 6.21053, 288.067 --> 3.76667, 2 --> 2, 2.63636 --> 2.54545, 1 --> 1, 2.38889 --> 2.33333, 2.61905 --> 2.47619, 1.5 --> 1.375, 1.33333 --> 1.33333, 1.14286 --> 1.14286, 1.375 --> 1.375, 1.78947 --> 1.73684, 1.69231 --> 1.61538, 1.88889 --> 1.88889, 1.78261 --> 1.78261, 2.4 --> 2.4, 1.90909 --> 1.81818, 2.07143 --> 1.92857, 4.85577 --> 4.69231, 2.10714 --> 2.10714, 2.5098 --> 2.5098, 2.61538 --> 2.46154, 3.42593 --> 3.31481, 3.20833 --> 3.20833 )
[LOG] Overall execution time: 265.66 sec CPU time.
[LOG] Overall execution time: 266 sec real time.
Synthesis time: 266.13 sec (Real time) / 262.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.59 sec (Real time) / 26.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2149 18 65 1 2045
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 333.83 sec CPU time.
[LOG] Relation determinization time: 334 sec real time.
[LOG] Final circuit size: 2350 new AND gates.
[LOG] Size before ABC: 3033 AND gates.
[LOG] Size after ABC: 2349 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 332.45/333 sec (0.53/1 sec, 0.67/0 sec, 0.68/1 sec, 2.44/2 sec, 3.18/3 sec, 1.56/2 sec, 1.64/2 sec, 2.46/2 sec, 2.51/3 sec, 3.69/3 sec, 1.71/2 sec, 2.07/2 sec, 4.36/5 sec, 1.72/1 sec, 2.52/3 sec, 4.94/5 sec, 4.03/4 sec, 3.46/3 sec, 3.66/4 sec, 2.58/2 sec, 3.04/3 sec, 11.12/12 sec, 15.72/15 sec, 9.31/10 sec, 9.39/9 sec, 12.01/12 sec, 12.13/12 sec, 12.85/13 sec, 12.29/12 sec, 10.18/11 sec, 9.53/9 sec, 9.87/10 sec, 8.74/9 sec, 14.51/14 sec, 14.17/14 sec, 13.72/14 sec, 11.37/11 sec, 9.57/10 sec, 10.34/10 sec, 10.84/11 sec, 12.12/12 sec, 14.18/15 sec, 12.16/12 sec, 9.04/9 sec, 6.98/7 sec, 6.86/7 sec )
[LOG] Nr of iterations: 1610 (16, 9, 2, 32, 48, 11, 7, 13, 18, 15, 19, 7, 9, 17, 13, 16, 114, 106, 57, 17, 19, 303, 47, 10, 5, 1, 20, 21, 10, 6, 8, 16, 14, 18, 6, 8, 11, 12, 14, 92, 74, 42, 13, 14, 247, 33 )
[LOG] Total clause computation time: 48.04/47 sec (0.49/0.49 sec, 0.65/0.65 sec, 0.66/0.66 sec, 1/1 sec, 1.22/1.22 sec, 0.94/0.94 sec, 0.91/0.91 sec, 1.96/1.96 sec, 2.13/2.13 sec, 1.04/1.04 sec, 1/1 sec, 1.14/1.14 sec, 0.94/0.94 sec, 0.73/0.73 sec, 1.6/1.6 sec, 1.12/1.12 sec, 1.35/1.35 sec, 1.99/1.99 sec, 1.6/1.6 sec, 1.59/1.59 sec, 1.98/1.98 sec, 3.07/3.07 sec, 6.86/6.86 sec, 4.23/4.23 sec, 1.63/1.63 sec, 0.27/0.27 sec, 1.15/1.15 sec, 0.39/0.39 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.07/0.07 sec, 1.35/1.35 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.1/0.1 sec, 1.29/1.29 sec, 0.84/0.84 sec )
[LOG] Total clause minimization time: 283.35/284 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 1.42/1.42 sec, 1.95/1.95 sec, 0.59/0.59 sec, 0.71/0.71 sec, 0.47/0.47 sec, 0.35/0.35 sec, 2.64/2.64 sec, 0.7/0.7 sec, 0.91/0.91 sec, 3.41/3.41 sec, 0.97/0.97 sec, 0.9/0.9 sec, 3.8/3.8 sec, 2.66/2.66 sec, 1.44/1.44 sec, 2.04/2.04 sec, 0.94/0.94 sec, 1.04/1.04 sec, 7.94/7.94 sec, 8.82/8.82 sec, 5.06/5.06 sec, 7.75/7.75 sec, 11.73/11.73 sec, 10.97/10.97 sec, 12.44/12.44 sec, 12.26/12.26 sec, 10.14/10.14 sec, 9.48/9.48 sec, 9.84/9.84 sec, 8.66/8.66 sec, 14.4/14.4 sec, 14.11/14.11 sec, 13.68/13.68 sec, 11.27/11.27 sec, 9.52/9.52 sec, 10.26/10.26 sec, 9.46/9.46 sec, 11.96/11.96 sec, 14.03/14.03 sec, 12.06/12.06 sec, 8.92/8.92 sec, 5.62/5.62 sec, 6.01/6.01 sec )
[LOG] Total clause size reduction: 347717 --> 8033 (9900 --> 37, 5272 --> 18, 752 --> 1, 21638 --> 223, 32430 --> 302, 4890 --> 12, 2868 --> 10, 5580 --> 20, 7871 --> 29, 6146 --> 21, 7686 --> 29, 2490 --> 11, 3224 --> 13, 6256 --> 59, 4668 --> 26, 5805 --> 31, 41245 --> 782, 37065 --> 690, 19040 --> 222, 5232 --> 68, 5922 --> 65, 94526 --> 2381, 14352 --> 250, 20 --> 20, 9 --> 9, 1 --> 1, 70 --> 59, 58 --> 50, 12 --> 12, 10 --> 10, 12 --> 12, 26 --> 26, 21 --> 21, 29 --> 29, 11 --> 11, 13 --> 13, 21 --> 21, 26 --> 26, 26 --> 26, 469 --> 437, 204 --> 204, 106 --> 106, 29 --> 29, 31 --> 31, 1517 --> 1442, 138 --> 138 )
[LOG] Average clause size reduction: 215.973 --> 4.98944 (618.75 --> 2.3125, 585.778 --> 2, 376 --> 0.5, 676.188 --> 6.96875, 675.625 --> 6.29167, 444.545 --> 1.09091, 409.714 --> 1.42857, 429.231 --> 1.53846, 437.278 --> 1.61111, 409.733 --> 1.4, 404.526 --> 1.52632, 355.714 --> 1.57143, 358.222 --> 1.44444, 368 --> 3.47059, 359.077 --> 2, 362.812 --> 1.9375, 361.798 --> 6.85965, 349.67 --> 6.50943, 334.035 --> 3.89474, 307.765 --> 4, 311.684 --> 3.42105, 311.967 --> 7.85809, 305.362 --> 5.31915, 2 --> 2, 1.8 --> 1.8, 1 --> 1, 3.5 --> 2.95, 2.7619 --> 2.38095, 1.2 --> 1.2, 1.66667 --> 1.66667, 1.5 --> 1.5, 1.625 --> 1.625, 1.5 --> 1.5, 1.61111 --> 1.61111, 1.83333 --> 1.83333, 1.625 --> 1.625, 1.90909 --> 1.90909, 2.16667 --> 2.16667, 1.85714 --> 1.85714, 5.09783 --> 4.75, 2.75676 --> 2.75676, 2.52381 --> 2.52381, 2.23077 --> 2.23077, 2.21429 --> 2.21429, 6.1417 --> 5.83806, 4.18182 --> 4.18182 )
[LOG] Overall execution time: 333.84 sec CPU time.
[LOG] Overall execution time: 334 sec real time.
Synthesis time: 334.48 sec (Real time) / 329.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 379.87 sec (Real time) / 379.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3111 19 68 1 3002
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 290.6 sec CPU time.
[LOG] Relation determinization time: 291 sec real time.
[LOG] Final circuit size: 1388 new AND gates.
[LOG] Size before ABC: 1654 AND gates.
[LOG] Size after ABC: 1387 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 288.74/289 sec (0.75/1 sec, 0.87/1 sec, 0.98/0 sec, 3.74/4 sec, 2.48/3 sec, 5.01/5 sec, 2.72/2 sec, 2.93/3 sec, 2.15/3 sec, 7.68/7 sec, 3.34/4 sec, 2.54/2 sec, 6.59/7 sec, 2.37/2 sec, 2.83/3 sec, 3.07/3 sec, 3.34/3 sec, 3.78/4 sec, 4.22/4 sec, 2.75/3 sec, 2.75/3 sec, 11.21/11 sec, 6.97/7 sec, 6.57/7 sec, 7.52/7 sec, 9.18/9 sec, 10.11/10 sec, 9.95/10 sec, 7.61/8 sec, 9.67/10 sec, 10.12/10 sec, 7.17/7 sec, 10.06/10 sec, 7.84/8 sec, 7.22/7 sec, 7.22/7 sec, 8.96/9 sec, 6.95/7 sec, 7.16/7 sec, 8.31/9 sec, 8.07/8 sec, 7.21/7 sec, 7.17/7 sec, 6.22/6 sec, 4.79/5 sec, 6.05/6 sec, 14.33/15 sec, 8.21/8 sec )
[LOG] Nr of iterations: 1141 (12, 7, 2, 35, 36, 8, 12, 8, 8, 17, 18, 19, 15, 15, 14, 16, 65, 23, 69, 10, 12, 26, 108, 93, 10, 6, 1, 18, 22, 7, 8, 6, 7, 11, 17, 16, 12, 12, 12, 12, 47, 20, 52, 8, 9, 17, 78, 85 )
[LOG] Total clause computation time: 45.83/42 sec (0.71/0.71 sec, 0.84/0.84 sec, 0.96/0.96 sec, 1.43/1.43 sec, 1.72/1.72 sec, 1.66/1.66 sec, 2.39/2.39 sec, 1.73/1.73 sec, 1.54/1.54 sec, 1.47/1.47 sec, 1.52/1.52 sec, 1.54/1.54 sec, 1.7/1.7 sec, 1.48/1.48 sec, 1.72/1.72 sec, 1.78/1.78 sec, 1.59/1.59 sec, 2.38/2.38 sec, 1.87/1.87 sec, 1.82/1.82 sec, 1.73/1.73 sec, 1.46/1.46 sec, 2.14/2.14 sec, 2.02/2.02 sec, 0.15/0.15 sec, 0.15/0.15 sec, 1.79/1.79 sec, 1.18/1.18 sec, 0.48/0.48 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.06/0.06 sec, 1.5/1.5 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.23/0.23 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 241.85/246 sec (0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 2.29/2.29 sec, 0.73/0.73 sec, 3.33/3.33 sec, 0.3/0.3 sec, 1.18/1.18 sec, 0.58/0.58 sec, 6.19/6.19 sec, 1.8/1.8 sec, 0.98/0.98 sec, 4.86/4.86 sec, 0.87/0.87 sec, 1.09/1.09 sec, 1.27/1.27 sec, 1.72/1.72 sec, 1.36/1.36 sec, 2.32/2.32 sec, 0.91/0.91 sec, 0.99/0.99 sec, 9.72/9.72 sec, 4.79/4.79 sec, 4.52/4.52 sec, 7.36/7.36 sec, 9.01/9.01 sec, 8.3/8.3 sec, 8.75/8.75 sec, 7.12/7.12 sec, 9.59/9.59 sec, 10.06/10.06 sec, 7.11/7.11 sec, 10.01/10.01 sec, 7.77/7.77 sec, 7.16/7.16 sec, 7.16/7.16 sec, 8.92/8.92 sec, 6.89/6.89 sec, 7.13/7.13 sec, 8.24/8.24 sec, 6.55/6.55 sec, 7.12/7.12 sec, 7.04/7.04 sec, 6.15/6.15 sec, 4.54/4.54 sec, 6/6 sec, 14.07/14.07 sec, 7.97/7.97 sec )
[LOG] Total clause size reduction: 265644 --> 4388 (7634 --> 20, 4158 --> 10, 792 --> 1, 25024 --> 235, 25480 --> 260, 3605 --> 9, 5687 --> 16, 3626 --> 9, 3444 --> 11, 7440 --> 64, 7701 --> 30, 8118 --> 37, 6006 --> 53, 5838 --> 28, 5265 --> 45, 5895 --> 75, 25024 --> 424, 8338 --> 97, 24956 --> 337, 3186 --> 26, 3751 --> 35, 8300 --> 134, 34989 --> 727, 29992 --> 356, 15 --> 15, 10 --> 10, 1 --> 1, 50 --> 47, 59 --> 54, 9 --> 9, 10 --> 10, 7 --> 7, 11 --> 11, 18 --> 18, 30 --> 30, 27 --> 27, 24 --> 24, 19 --> 19, 21 --> 21, 22 --> 22, 213 --> 195, 53 --> 53, 138 --> 138, 18 --> 18, 22 --> 21, 35 --> 35, 295 --> 276, 288 --> 288 )
[LOG] Average clause size reduction: 232.817 --> 3.84575 (636.167 --> 1.66667, 594 --> 1.42857, 396 --> 0.5, 714.971 --> 6.71429, 707.778 --> 7.22222, 450.625 --> 1.125, 473.917 --> 1.33333, 453.25 --> 1.125, 430.5 --> 1.375, 437.647 --> 3.76471, 427.833 --> 1.66667, 427.263 --> 1.94737, 400.4 --> 3.53333, 389.2 --> 1.86667, 376.071 --> 3.21429, 368.438 --> 4.6875, 384.985 --> 6.52308, 362.522 --> 4.21739, 361.681 --> 4.88406, 318.6 --> 2.6, 312.583 --> 2.91667, 319.231 --> 5.15385, 323.972 --> 6.73148, 322.495 --> 3.82796, 1.5 --> 1.5, 1.66667 --> 1.66667, 1 --> 1, 2.77778 --> 2.61111, 2.68182 --> 2.45455, 1.28571 --> 1.28571, 1.25 --> 1.25, 1.16667 --> 1.16667, 1.57143 --> 1.57143, 1.63636 --> 1.63636, 1.76471 --> 1.76471, 1.6875 --> 1.6875, 2 --> 2, 1.58333 --> 1.58333, 1.75 --> 1.75, 1.83333 --> 1.83333, 4.53191 --> 4.14894, 2.65 --> 2.65, 2.65385 --> 2.65385, 2.25 --> 2.25, 2.44444 --> 2.33333, 2.05882 --> 2.05882, 3.78205 --> 3.53846, 3.38824 --> 3.38824 )
[LOG] Overall execution time: 290.61 sec CPU time.
[LOG] Overall execution time: 291 sec real time.
Synthesis time: 291.06 sec (Real time) / 286.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 82.45 sec (Real time) / 82.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2189 20 71 1 2075
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.82 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 132 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.81/1 sec (0.03/0 sec, 0.03/1 sec, 0.03/0 sec, 0.07/0 sec, 0.04/0 sec, 0.02/0 sec, 0.06/0 sec, 0.07/0 sec, 0.11/0 sec, 0.11/0 sec, 0.13/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 87 (15, 14, 3, 2, 12, 3, 11, 12, 2, 1, 11, 1 )
[LOG] Total clause computation time: 0.12/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.67/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.11/0.11 sec )
[LOG] Total clause size reduction: 5328 --> 184 (1862 --> 39, 1625 --> 29, 222 --> 5, 109 --> 0, 1188 --> 28, 238 --> 3, 25 --> 22, 25 --> 24, 5 --> 5, 0 --> 0, 28 --> 28, 1 --> 1 )
[LOG] Average clause size reduction: 61.2414 --> 2.11494 (124.133 --> 2.6, 116.071 --> 2.07143, 74 --> 1.66667, 54.5 --> 0, 99 --> 2.33333, 79.3333 --> 1, 2.27273 --> 2, 2.08333 --> 2, 2.5 --> 2.5, 0 --> 0, 2.54545 --> 2.54545, 1 --> 1 )
[LOG] Overall execution time: 0.82 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.04 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 273 5 23 1 240
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 4.42 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 201 new AND gates.
[LOG] Size before ABC: 247 AND gates.
[LOG] Size after ABC: 201 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.37/4 sec (0.05/0 sec, 0.06/0 sec, 0.23/0 sec, 0.23/0 sec, 0.15/1 sec, 0.29/0 sec, 0.13/0 sec, 0.51/1 sec, 0.4/0 sec, 0.56/0 sec, 0.3/1 sec, 0.42/0 sec, 0.52/1 sec, 0.52/0 sec )
[LOG] Nr of iterations: 161 (16, 22, 6, 7, 9, 21, 5, 14, 21, 5, 6, 7, 20, 2 )
[LOG] Total clause computation time: 1.08/2 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.08/0.08 sec )
[LOG] Total clause minimization time: 3.26/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.49/0.49 sec, 0.38/0.38 sec, 0.53/0.53 sec, 0.28/0.28 sec, 0.41/0.41 sec, 0.49/0.49 sec, 0.44/0.44 sec )
[LOG] Total clause size reduction: 11544 --> 366 (2505 --> 39, 3339 --> 48, 710 --> 9, 786 --> 11, 1024 --> 24, 2520 --> 55, 484 --> 7, 34 --> 33, 48 --> 48, 9 --> 9, 11 --> 11, 17 --> 15, 55 --> 55, 2 --> 2 )
[LOG] Average clause size reduction: 71.7019 --> 2.27329 (156.562 --> 2.4375, 151.773 --> 2.18182, 118.333 --> 1.5, 112.286 --> 1.57143, 113.778 --> 2.66667, 120 --> 2.61905, 96.8 --> 1.4, 2.42857 --> 2.35714, 2.28571 --> 2.28571, 1.8 --> 1.8, 1.83333 --> 1.83333, 2.42857 --> 2.14286, 2.75 --> 2.75, 1 --> 1 )
[LOG] Overall execution time: 4.42 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.69 sec (Real time) / 4.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 408 6 26 1 369
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 13.67 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 387 new AND gates.
[LOG] Size before ABC: 462 AND gates.
[LOG] Size after ABC: 387 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.59/12 sec (0.29/0 sec, 0.29/0 sec, 0.26/1 sec, 0.28/0 sec, 0.23/0 sec, 0.22/0 sec, 0.72/1 sec, 0.39/0 sec, 0.08/0 sec, 1.61/1 sec, 1.71/2 sec, 1.58/1 sec, 1/1 sec, 0.79/1 sec, 0.73/1 sec, 1.09/1 sec, 0.95/1 sec, 1.37/1 sec )
[LOG] Nr of iterations: 250 (38, 32, 4, 6, 4, 8, 6, 31, 7, 30, 29, 3, 4, 3, 5, 5, 29, 6 )
[LOG] Total clause computation time: 0.91/0 sec (0.06/0.06 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 12.65/12 sec (0.23/0.23 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.63/0.63 sec, 0.26/0.26 sec, 0.01/0.01 sec, 1.57/1.57 sec, 1.69/1.69 sec, 1.56/1.56 sec, 0.97/0.97 sec, 0.78/0.78 sec, 0.7/0.7 sec, 1.07/1.07 sec, 0.92/0.92 sec, 1.35/1.35 sec )
[LOG] Total clause size reduction: 22821 --> 841 (7622 --> 165, 6138 --> 141, 525 --> 6, 800 --> 9, 486 --> 5, 1008 --> 21, 715 --> 10, 4260 --> 108, 870 --> 13, 117 --> 103, 126 --> 108, 6 --> 6, 7 --> 7, 5 --> 5, 11 --> 9, 10 --> 10, 102 --> 102, 13 --> 13 )
[LOG] Average clause size reduction: 91.284 --> 3.364 (200.579 --> 4.34211, 191.812 --> 4.40625, 131.25 --> 1.5, 133.333 --> 1.5, 121.5 --> 1.25, 126 --> 2.625, 119.167 --> 1.66667, 137.419 --> 3.48387, 124.286 --> 1.85714, 3.9 --> 3.43333, 4.34483 --> 3.72414, 2 --> 2, 1.75 --> 1.75, 1.66667 --> 1.66667, 2.2 --> 1.8, 2 --> 2, 3.51724 --> 3.51724, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 13.67 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.96 sec (Real time) / 13.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.97 sec (Real time) / 3.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 633 7 30 1 587
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 48.12 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 696 new AND gates.
[LOG] Size before ABC: 855 AND gates.
[LOG] Size after ABC: 695 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.84/48 sec (0.19/0 sec, 0.17/0 sec, 1.18/2 sec, 0.63/0 sec, 1.25/1 sec, 1.16/2 sec, 1.44/1 sec, 1.51/2 sec, 3.24/3 sec, 1.35/1 sec, 3.24/3 sec, 3.2/4 sec, 4.58/4 sec, 2.07/2 sec, 2.84/3 sec, 6.14/6 sec, 4.2/4 sec, 2.53/3 sec, 2.2/2 sec, 4.72/5 sec )
[LOG] Nr of iterations: 444 (2, 3, 55, 19, 15, 18, 31, 36, 37, 20, 1, 2, 44, 17, 11, 13, 30, 35, 36, 19 )
[LOG] Total clause computation time: 7.33/7 sec (0.19/0.19 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.34/0.34 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.29/0.29 sec, 0.6/0.6 sec, 0.08/0.08 sec, 1.91/1.91 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.43/0.43 sec, 0.04/0.04 sec, 1.54/1.54 sec )
[LOG] Total clause minimization time: 40.38/39 sec (0/0 sec, 0/0 sec, 1/1 sec, 0.46/0.46 sec, 1.02/1.02 sec, 0.95/0.95 sec, 1.08/1.08 sec, 1.27/1.27 sec, 2.98/2.98 sec, 1.05/1.05 sec, 2.64/2.64 sec, 3.11/3.11 sec, 2.67/2.67 sec, 1.95/1.95 sec, 2.79/2.79 sec, 6/6 sec, 4/4 sec, 2.09/2.09 sec, 2.14/2.14 sec, 3.18/3.18 sec )
[LOG] Total clause size reduction: 42506 --> 1646 (276 --> 1, 526 --> 6, 11826 --> 245, 3762 --> 65, 2884 --> 42, 3179 --> 65, 5070 --> 129, 5635 --> 176, 5616 --> 128, 2945 --> 51, 1 --> 1, 6 --> 6, 173 --> 158, 59 --> 54, 27 --> 27, 37 --> 34, 129 --> 116, 176 --> 172, 128 --> 119, 51 --> 51 )
[LOG] Average clause size reduction: 95.7342 --> 3.70721 (138 --> 0.5, 175.333 --> 2, 215.018 --> 4.45455, 198 --> 3.42105, 192.267 --> 2.8, 176.611 --> 3.61111, 163.548 --> 4.16129, 156.528 --> 4.88889, 151.784 --> 3.45946, 147.25 --> 2.55, 1 --> 1, 3 --> 3, 3.93182 --> 3.59091, 3.47059 --> 3.17647, 2.45455 --> 2.45455, 2.84615 --> 2.61538, 4.3 --> 3.86667, 5.02857 --> 4.91429, 3.55556 --> 3.30556, 2.68421 --> 2.68421 )
[LOG] Overall execution time: 48.12 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 48.46 sec (Real time) / 47.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.59 sec (Real time) / 10.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 981 8 33 1 931
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 137.64 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 1332 new AND gates.
[LOG] Size before ABC: 1651 AND gates.
[LOG] Size after ABC: 1330 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 136.81/137 sec (0.66/1 sec, 0.52/0 sec, 2.09/2 sec, 1.65/2 sec, 1.64/1 sec, 1.55/2 sec, 2.04/2 sec, 2.06/2 sec, 3.12/3 sec, 7.02/7 sec, 7.5/8 sec, 8.24/8 sec, 9.7/10 sec, 8.26/8 sec, 8.44/8 sec, 9.82/10 sec, 9.04/9 sec, 8.96/9 sec, 6.52/7 sec, 6.8/7 sec, 8.98/9 sec, 4.63/4 sec, 7.35/8 sec, 10.22/10 sec )
[LOG] Nr of iterations: 818 (2, 8, 97, 20, 28, 35, 17, 31, 39, 114, 32, 14, 1, 1, 94, 19, 19, 29, 16, 28, 34, 97, 31, 12 )
[LOG] Total clause computation time: 23.62/21 sec (0.65/0.65 sec, 0.51/0.51 sec, 1.38/1.38 sec, 1.18/1.18 sec, 0.79/0.79 sec, 0.71/0.71 sec, 0.7/0.7 sec, 1.09/1.09 sec, 1.05/1.05 sec, 1.9/1.9 sec, 1.9/1.9 sec, 3.32/3.32 sec, 0.18/0.18 sec, 0.3/0.3 sec, 0.64/0.64 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.11/0.11 sec, 1.7/1.7 sec, 3.17/3.17 sec, 0.53/0.53 sec, 0.15/0.15 sec, 1.17/1.17 sec )
[LOG] Total clause minimization time: 112.9/115 sec (0/0 sec, 0/0 sec, 0.7/0.7 sec, 0.46/0.46 sec, 0.84/0.84 sec, 0.82/0.82 sec, 1.32/1.32 sec, 0.95/0.95 sec, 2.06/2.06 sec, 5.1/5.1 sec, 5.59/5.59 sec, 4.9/4.9 sec, 9.51/9.51 sec, 7.95/7.95 sec, 7.77/7.77 sec, 9.65/9.65 sec, 8.86/8.86 sec, 8.8/8.8 sec, 6.41/6.41 sec, 5.08/5.08 sec, 5.8/5.8 sec, 4.08/4.08 sec, 7.2/7.2 sec, 9.05/9.05 sec )
[LOG] Total clause size reduction: 90765 --> 3535 (320 --> 1, 2121 --> 18, 24864 --> 453, 4655 --> 58, 6291 --> 103, 7446 --> 130, 3360 --> 38, 5760 --> 166, 6992 --> 214, 19662 --> 718, 5363 --> 99, 2236 --> 35, 1 --> 1, 1 --> 1, 433 --> 403, 58 --> 55, 57 --> 53, 93 --> 86, 38 --> 36, 147 --> 146, 181 --> 176, 557 --> 416, 99 --> 99, 30 --> 30 )
[LOG] Average clause size reduction: 110.96 --> 4.32152 (160 --> 0.5, 265.125 --> 2.25, 256.33 --> 4.6701, 232.75 --> 2.9, 224.679 --> 3.67857, 212.743 --> 3.71429, 197.647 --> 2.23529, 185.806 --> 5.35484, 179.282 --> 5.48718, 172.474 --> 6.29825, 167.594 --> 3.09375, 159.714 --> 2.5, 1 --> 1, 1 --> 1, 4.60638 --> 4.28723, 3.05263 --> 2.89474, 3 --> 2.78947, 3.2069 --> 2.96552, 2.375 --> 2.25, 5.25 --> 5.21429, 5.32353 --> 5.17647, 5.74227 --> 4.28866, 3.19355 --> 3.19355, 2.5 --> 2.5 )
[LOG] Overall execution time: 137.65 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 138.09 sec (Real time) / 134.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.77 sec (Real time) / 46.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1660 9 37 1 1604
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 393.36 sec CPU time.
[LOG] Relation determinization time: 393 sec real time.
[LOG] Final circuit size: 1661 new AND gates.
[LOG] Size before ABC: 2171 AND gates.
[LOG] Size after ABC: 1659 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 390.71/391 sec (1.84/2 sec, 1.89/2 sec, 5.59/5 sec, 3.62/4 sec, 3.49/4 sec, 3.67/3 sec, 6.44/7 sec, 4.53/4 sec, 7.69/8 sec, 8.38/8 sec, 19.68/20 sec, 15.87/16 sec, 18.87/19 sec, 27.86/28 sec, 24.64/24 sec, 16.85/17 sec, 21.98/22 sec, 18.56/19 sec, 28.85/28 sec, 24.92/25 sec, 21.68/22 sec, 26/26 sec, 22.78/23 sec, 17.41/17 sec, 16.93/17 sec, 20.69/21 sec )
[LOG] Nr of iterations: 1055 (2, 2, 52, 29, 25, 31, 36, 27, 37, 31, 67, 202, 9, 1, 1, 50, 26, 21, 28, 31, 21, 35, 30, 66, 188, 7 )
[LOG] Total clause computation time: 66.79/66 sec (1.8/1.8 sec, 1.84/1.84 sec, 2.91/2.91 sec, 2.25/2.25 sec, 2.09/2.09 sec, 2.72/2.72 sec, 2.89/2.89 sec, 2.62/2.62 sec, 4/4 sec, 4.47/4.47 sec, 6.63/6.63 sec, 4.42/4.42 sec, 5.2/5.2 sec, 1.11/1.11 sec, 1.15/1.15 sec, 2.22/2.22 sec, 0.71/0.71 sec, 0.59/0.59 sec, 0.8/0.8 sec, 0.86/0.86 sec, 0.46/0.46 sec, 6.29/6.29 sec, 3.64/3.64 sec, 1.7/1.7 sec, 1.84/1.84 sec, 1.58/1.58 sec )
[LOG] Total clause minimization time: 323.11/325 sec (0.02/0.02 sec, 0.02/0.02 sec, 2.64/2.64 sec, 1.33/1.33 sec, 1.38/1.38 sec, 0.93/0.93 sec, 3.52/3.52 sec, 1.88/1.88 sec, 3.67/3.67 sec, 3.88/3.88 sec, 13.01/13.01 sec, 11.35/11.35 sec, 13.64/13.64 sec, 26.74/26.74 sec, 23.47/23.47 sec, 14.58/14.58 sec, 21.25/21.25 sec, 17.94/17.94 sec, 28.03/28.03 sec, 24.04/24.04 sec, 21.2/21.2 sec, 19.67/19.67 sec, 19.1/19.1 sec, 15.67/15.67 sec, 15.06/15.06 sec, 19.09/19.09 sec )
[LOG] Total clause size reduction: 119835 --> 4786 (362 --> 1, 341 --> 1, 14280 --> 260, 7588 --> 101, 6216 --> 76, 7410 --> 100, 8190 --> 94, 5850 --> 77, 7452 --> 195, 5970 --> 172, 12936 --> 273, 39195 --> 1399, 1552 --> 21, 1 --> 1, 1 --> 1, 249 --> 208, 81 --> 80, 54 --> 53, 86 --> 82, 73 --> 72, 50 --> 50, 182 --> 181, 172 --> 170, 273 --> 262, 1254 --> 839, 17 --> 17 )
[LOG] Average clause size reduction: 113.588 --> 4.53649 (181 --> 0.5, 170.5 --> 0.5, 274.615 --> 5, 261.655 --> 3.48276, 248.64 --> 3.04, 239.032 --> 3.22581, 227.5 --> 2.61111, 216.667 --> 2.85185, 201.405 --> 5.27027, 192.581 --> 5.54839, 193.075 --> 4.07463, 194.035 --> 6.92574, 172.444 --> 2.33333, 1 --> 1, 1 --> 1, 4.98 --> 4.16, 3.11538 --> 3.07692, 2.57143 --> 2.52381, 3.07143 --> 2.92857, 2.35484 --> 2.32258, 2.38095 --> 2.38095, 5.2 --> 5.17143, 5.73333 --> 5.66667, 4.13636 --> 3.9697, 6.67021 --> 4.46277, 2.42857 --> 2.42857 )
[LOG] Overall execution time: 393.37 sec CPU time.
[LOG] Overall execution time: 393 sec real time.
Synthesis time: 393.87 sec (Real time) / 380.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 86.84 sec (Real time) / 86.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2031 10 40 1 1970
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1339.62 sec CPU time.
[LOG] Relation determinization time: 1340 sec real time.
[LOG] Final circuit size: 2219 new AND gates.
[LOG] Size before ABC: 3047 AND gates.
[LOG] Size after ABC: 2218 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1331.84/1332 sec (5.48/6 sec, 5.45/5 sec, 12.82/13 sec, 11.32/12 sec, 13.98/14 sec, 12.87/12 sec, 10.63/11 sec, 11.39/11 sec, 24.89/25 sec, 12.37/13 sec, 29.72/29 sec, 33.32/34 sec, 52.96/53 sec, 103.02/103 sec, 89.52/89 sec, 72.74/73 sec, 64.3/64 sec, 79.22/80 sec, 83.34/83 sec, 70.1/70 sec, 76.65/77 sec, 68.42/68 sec, 59.97/60 sec, 71.66/72 sec, 62.98/63 sec, 47.29/47 sec, 73.34/73 sec, 72.09/72 sec )
[LOG] Nr of iterations: 1350 (2, 5, 52, 31, 42, 27, 27, 29, 34, 37, 26, 193, 218, 21, 1, 2, 48, 18, 16, 25, 25, 23, 32, 26, 25, 144, 204, 17 )
[LOG] Total clause computation time: 339.32/335 sec (5.37/5.37 sec, 5.27/5.27 sec, 8.37/8.37 sec, 7.16/7.16 sec, 11.09/11.09 sec, 9.09/9.09 sec, 7.56/7.56 sec, 7.59/7.59 sec, 17.76/17.76 sec, 7.36/7.36 sec, 14.01/14.01 sec, 12.12/12.12 sec, 21.59/21.59 sec, 47.59/47.59 sec, 4.67/4.67 sec, 27.77/27.77 sec, 25.44/25.44 sec, 1.75/1.75 sec, 22.6/22.6 sec, 2.04/2.04 sec, 2.91/2.91 sec, 1.79/1.79 sec, 15.92/15.92 sec, 1.89/1.89 sec, 17.67/17.67 sec, 8.92/8.92 sec, 9.85/9.85 sec, 14.17/14.17 sec )
[LOG] Total clause minimization time: 990.38/996 sec (0.07/0.07 sec, 0.13/0.13 sec, 4.38/4.38 sec, 4.1/4.1 sec, 2.84/2.84 sec, 3.74/3.74 sec, 3.01/3.01 sec, 3.74/3.74 sec, 7.05/7.05 sec, 4.93/4.93 sec, 15.65/15.65 sec, 21.02/21.02 sec, 31.08/31.08 sec, 55.34/55.34 sec, 84.82/84.82 sec, 44.92/44.92 sec, 38.8/38.8 sec, 77.43/77.43 sec, 60.7/60.7 sec, 68/68 sec, 73.7/73.7 sec, 66.59/66.59 sec, 44/44 sec, 69.7/69.7 sec, 45.27/45.27 sec, 38.25/38.25 sec, 63.29/63.29 sec, 57.83/57.83 sec )
[LOG] Total clause size reduction: 169982 --> 7242 (402 --> 1, 1508 --> 12, 15708 --> 251, 9030 --> 101, 11808 --> 244, 7124 --> 100, 6812 --> 87, 6972 --> 89, 7623 --> 221, 7992 --> 122, 5350 --> 166, 38784 --> 1466, 43617 --> 1442, 4000 --> 64, 1 --> 1, 2 --> 2, 217 --> 212, 46 --> 43, 46 --> 45, 92 --> 84, 80 --> 78, 60 --> 60, 204 --> 194, 65 --> 63, 166 --> 161, 931 --> 802, 1291 --> 1080, 51 --> 51 )
[LOG] Average clause size reduction: 125.913 --> 5.36444 (201 --> 0.5, 301.6 --> 2.4, 302.077 --> 4.82692, 291.29 --> 3.25806, 281.143 --> 5.80952, 263.852 --> 3.7037, 252.296 --> 3.22222, 240.414 --> 3.06897, 224.206 --> 6.5, 216 --> 3.2973, 205.769 --> 6.38462, 200.953 --> 7.59585, 200.078 --> 6.61468, 190.476 --> 3.04762, 1 --> 1, 1 --> 1, 4.52083 --> 4.41667, 2.55556 --> 2.38889, 2.875 --> 2.8125, 3.68 --> 3.36, 3.2 --> 3.12, 2.6087 --> 2.6087, 6.375 --> 6.0625, 2.5 --> 2.42308, 6.64 --> 6.44, 6.46528 --> 5.56944, 6.32843 --> 5.29412, 3 --> 3 )
[LOG] Overall execution time: 1339.64 sec CPU time.
[LOG] Overall execution time: 1340 sec real time.
Synthesis time: 1340.18 sec (Real time) / 1288.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 190.55 sec (Real time) / 190.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2630 11 43 1 2563
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 17.32 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 964 new AND gates.
[LOG] Size before ABC: 1293 AND gates.
[LOG] Size after ABC: 964 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.26/17 sec (0.3/0 sec, 0.06/0 sec, 0.36/1 sec, 0.51/0 sec, 0.99/1 sec, 0.4/0 sec, 1.4/2 sec, 1.46/1 sec, 1.8/2 sec, 1.02/1 sec, 1.71/2 sec, 1.76/2 sec, 1.21/1 sec, 1.19/1 sec, 1.67/2 sec, 1.42/1 sec )
[LOG] Nr of iterations: 522 (4, 8, 5, 14, 16, 11, 153, 63, 3, 6, 4, 10, 10, 7, 148, 60 )
[LOG] Total clause computation time: 5.3/5 sec (0.3/0.3 sec, 0.05/0.05 sec, 0.36/0.36 sec, 0.5/0.5 sec, 0.75/0.75 sec, 0.39/0.39 sec, 1.14/1.14 sec, 0.69/0.69 sec, 0.1/0.1 sec, 0.35/0.35 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.1/0.1 sec )
[LOG] Total clause minimization time: 11.92/12 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.01/0.01 sec, 0.25/0.25 sec, 0.76/0.76 sec, 1.7/1.7 sec, 0.67/0.67 sec, 1.61/1.61 sec, 1.69/1.69 sec, 1.09/1.09 sec, 1.05/1.05 sec, 1.52/1.52 sec, 1.32/1.32 sec )
[LOG] Total clause size reduction: 36452 --> 2608 (549 --> 6, 1267 --> 28, 688 --> 7, 2002 --> 28, 2010 --> 47, 1250 --> 38, 20216 --> 957, 7192 --> 291, 6 --> 6, 17 --> 17, 7 --> 7, 16 --> 16, 24 --> 20, 21 --> 21, 912 --> 844, 275 --> 275 )
[LOG] Average clause size reduction: 69.8314 --> 4.99617 (137.25 --> 1.5, 158.375 --> 3.5, 137.6 --> 1.4, 143 --> 2, 125.625 --> 2.9375, 113.636 --> 3.45455, 132.131 --> 6.2549, 114.159 --> 4.61905, 2 --> 2, 2.83333 --> 2.83333, 1.75 --> 1.75, 1.6 --> 1.6, 2.4 --> 2, 3 --> 3, 6.16216 --> 5.7027, 4.58333 --> 4.58333 )
[LOG] Overall execution time: 17.32 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.72 sec (Real time) / 17.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.62 sec (Real time) / 3.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1184 7 28 1 1141
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 60.95 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 2837 new AND gates.
[LOG] Size before ABC: 3488 AND gates.
[LOG] Size after ABC: 2837 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 60.75/61 sec (0.12/0 sec, 0.12/0 sec, 0.1/0 sec, 1.05/1 sec, 0.21/0 sec, 2.68/3 sec, 1.53/2 sec, 5.17/5 sec, 6.83/7 sec, 2.32/2 sec, 4.7/5 sec, 4.04/4 sec, 4.81/4 sec, 4.64/5 sec, 3.96/4 sec, 2.63/3 sec, 3.25/3 sec, 3.85/4 sec, 4.74/4 sec, 4/5 sec )
[LOG] Nr of iterations: 1551 (11, 9, 4, 153, 9, 208, 85, 200, 101, 27, 9, 4, 3, 137, 5, 207, 79, 187, 87, 26 )
[LOG] Total clause computation time: 23.28/23 sec (0.12/0.12 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.43/0.43 sec, 0.49/0.49 sec, 0.7/0.7 sec, 4.12/4.12 sec, 2.05/2.05 sec, 0.52/0.52 sec, 2.83/2.83 sec, 3.52/3.52 sec, 0.42/0.42 sec, 2.62/2.62 sec, 0.24/0.24 sec, 0.85/0.85 sec, 0.18/0.18 sec, 0.66/0.66 sec, 2.99/2.99 sec )
[LOG] Total clause minimization time: 37.13/37 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.9/0.9 sec, 0.01/0.01 sec, 2.22/2.22 sec, 1.03/1.03 sec, 4.43/4.43 sec, 2.63/2.63 sec, 0.26/0.26 sec, 4.18/4.18 sec, 1.21/1.21 sec, 1.29/1.29 sec, 4.2/4.2 sec, 1.34/1.34 sec, 2.34/2.34 sec, 2.38/2.38 sec, 3.65/3.65 sec, 4.05/4.05 sec, 1/1 sec )
[LOG] Total clause size reduction: 156779 --> 7459 (2470 --> 22, 1960 --> 24, 606 --> 6, 35568 --> 1074, 1528 --> 19, 46161 --> 921, 14112 --> 459, 31243 --> 921, 15600 --> 568, 3848 --> 121, 18 --> 18, 8 --> 8, 6 --> 6, 904 --> 755, 10 --> 10, 921 --> 837, 419 --> 381, 822 --> 754, 454 --> 434, 121 --> 121 )
[LOG] Average clause size reduction: 101.083 --> 4.80916 (224.545 --> 2, 217.778 --> 2.66667, 151.5 --> 1.5, 232.471 --> 7.01961, 169.778 --> 2.11111, 221.928 --> 4.42788, 166.024 --> 5.4, 156.215 --> 4.605, 154.455 --> 5.62376, 142.519 --> 4.48148, 2 --> 2, 2 --> 2, 2 --> 2, 6.59854 --> 5.51095, 2 --> 2, 4.44928 --> 4.04348, 5.3038 --> 4.82278, 4.39572 --> 4.03209, 5.21839 --> 4.98851, 4.65385 --> 4.65385 )
[LOG] Overall execution time: 60.96 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 61.71 sec (Real time) / 60.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.10 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.70 sec (Real time) / 20.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3127 9 34 1 3074
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1351.64 sec CPU time.
[LOG] Relation determinization time: 1357 sec real time.
[LOG] Final circuit size: 18315 new AND gates.
[LOG] Size before ABC: 27028 AND gates.
[LOG] Size after ABC: 18314 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1351.15/1351 sec (0.38/0 sec, 0.53/0 sec, 0.3/1 sec, 3.72/4 sec, 0.34/0 sec, 1.5/1 sec, 0.4/1 sec, 22.18/22 sec, 74.14/74 sec, 184.75/185 sec, 92.13/92 sec, 84.27/84 sec, 92.44/93 sec, 83.37/83 sec, 89.46/90 sec, 98.81/98 sec, 77.1/77 sec, 87.4/88 sec, 74.36/74 sec, 111.79/112 sec, 88.64/89 sec, 83.14/83 sec )
[LOG] Nr of iterations: 7772 (11, 9, 20, 14, 8, 46, 28, 1130, 1173, 1230, 307, 5, 5, 9, 11, 6, 38, 25, 1070, 1120, 1201, 306 )
[LOG] Total clause computation time: 653.8/643 sec (0.34/0.34 sec, 0.5/0.5 sec, 0.26/0.26 sec, 3.68/3.68 sec, 0.29/0.29 sec, 0.8/0.8 sec, 0.32/0.32 sec, 3.35/3.35 sec, 12.4/12.4 sec, 58.85/58.85 sec, 60.18/60.18 sec, 64.45/64.45 sec, 71.45/71.45 sec, 55.22/55.22 sec, 66.27/66.27 sec, 52.61/52.61 sec, 41.1/41.1 sec, 62.38/62.38 sec, 9.15/9.15 sec, 7.17/7.17 sec, 25.42/25.42 sec, 57.61/57.61 sec )
[LOG] Total clause minimization time: 693.09/702 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.68/0.68 sec, 0.07/0.07 sec, 18.66/18.66 sec, 61.27/61.27 sec, 124.97/124.97 sec, 31.65/31.65 sec, 19.78/19.78 sec, 20.97/20.97 sec, 28.13/28.13 sec, 23.16/23.16 sec, 46.16/46.16 sec, 35.96/35.96 sec, 24.99/24.99 sec, 64.66/64.66 sec, 103.91/103.91 sec, 62.55/62.55 sec, 25.34/25.34 sec )
[LOG] Total clause size reduction: 699234 --> 58220 (2940 --> 27, 2312 --> 21, 4370 --> 50, 2821 --> 39, 1491 --> 16, 9270 --> 140, 5157 --> 106, 198704 --> 8719, 193380 --> 9187, 201556 --> 10780, 47736 --> 2243, 10 --> 10, 9 --> 9, 16 --> 16, 25 --> 25, 12 --> 12, 98 --> 70, 95 --> 90, 8030 --> 7211, 8576 --> 7469, 10383 --> 9737, 2243 --> 2243 )
[LOG] Average clause size reduction: 89.9683 --> 7.49099 (267.273 --> 2.45455, 256.889 --> 2.33333, 218.5 --> 2.5, 201.5 --> 2.78571, 186.375 --> 2, 201.522 --> 3.04348, 184.179 --> 3.78571, 175.844 --> 7.71593, 164.859 --> 7.83205, 163.867 --> 8.76423, 155.492 --> 7.30619, 2 --> 2, 1.8 --> 1.8, 1.77778 --> 1.77778, 2.27273 --> 2.27273, 2 --> 2, 2.57895 --> 1.84211, 3.8 --> 3.6, 7.50467 --> 6.73925, 7.65714 --> 6.66875, 8.6453 --> 8.10741, 7.33007 --> 7.33007 )
[LOG] Overall execution time: 1351.65 sec CPU time.
[LOG] Overall execution time: 1357 sec real time.
Synthesis time: 1356.43 sec (Real time) / 1325.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.65 sec (Real time) / 3.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1495.53 sec (Real time) / 1494.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 18653 11 38 1 18594
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 681.16 sec CPU time.
[LOG] Relation determinization time: 687 sec real time.
[LOG] Final circuit size: 16756 new AND gates.
[LOG] Size before ABC: 21740 AND gates.
[LOG] Size after ABC: 16756 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 680.4/679 sec (9.43/9 sec, 10.07/10 sec, 74.38/74 sec, 7.68/8 sec, 38.95/39 sec, 44.37/44 sec, 37.29/37 sec, 20.13/20 sec, 53.42/53 sec, 8.93/9 sec, 21.02/21 sec, 18.65/19 sec, 8.56/9 sec, 35.73/35 sec, 28.38/29 sec, 45.65/45 sec, 17.95/18 sec, 25.04/25 sec, 31.42/32 sec, 25.06/25 sec, 22.78/23 sec, 26.35/26 sec, 16.94/17 sec, 17.08/17 sec, 16.54/17 sec, 18.6/18 sec )
[LOG] Nr of iterations: 8689 (1045, 407, 1742, 13, 450, 406, 320, 119, 73, 15, 15, 16, 9, 638, 336, 1722, 10, 429, 393, 309, 103, 72, 13, 14, 14, 6 )
[LOG] Total clause computation time: 235.67/242 sec (1.93/1.93 sec, 2.72/2.72 sec, 11.13/11.13 sec, 7.53/7.53 sec, 7.78/7.78 sec, 7.64/7.64 sec, 7.36/7.36 sec, 11.98/11.98 sec, 33.72/33.72 sec, 8.58/8.58 sec, 20.67/20.67 sec, 8.73/8.73 sec, 8.34/8.34 sec, 17.29/17.29 sec, 1.7/1.7 sec, 8.37/8.37 sec, 13.17/13.17 sec, 2.07/2.07 sec, 1.48/1.48 sec, 1.74/1.74 sec, 8.2/8.2 sec, 14.73/14.73 sec, 7.36/7.36 sec, 8.2/8.2 sec, 3.34/3.34 sec, 9.91/9.91 sec )
[LOG] Total clause minimization time: 439.66/431 sec (7.37/7.37 sec, 7.19/7.19 sec, 62.45/62.45 sec, 0.09/0.09 sec, 30.86/30.86 sec, 36.36/36.36 sec, 29.6/29.6 sec, 7.94/7.94 sec, 19.54/19.54 sec, 0.27/0.27 sec, 0.25/0.25 sec, 9.85/9.85 sec, 0.12/0.12 sec, 18.07/18.07 sec, 26.44/26.44 sec, 36.44/36.44 sec, 4.76/4.76 sec, 22.84/22.84 sec, 29.76/29.76 sec, 23.17/23.17 sec, 14.51/14.51 sec, 11.54/11.54 sec, 9.56/9.56 sec, 8.85/8.85 sec, 13.17/13.17 sec, 8.66/8.66 sec )
[LOG] Total clause size reduction: 1645814 --> 56695 (399852 --> 11468, 150220 --> 1940, 625019 --> 15637, 3948 --> 16, 156252 --> 1855, 124335 --> 1734, 94424 --> 1408, 32096 --> 665, 21240 --> 385, 2800 --> 31, 2730 --> 28, 2925 --> 31, 1488 --> 15, 6075 --> 4355, 1380 --> 1167, 15341 --> 10833, 10 --> 10, 1706 --> 1494, 1639 --> 1446, 1318 --> 1176, 537 --> 525, 385 --> 382, 27 --> 27, 28 --> 28, 28 --> 28, 11 --> 11 )
[LOG] Average clause size reduction: 189.414 --> 6.52492 (382.633 --> 10.9742, 369.091 --> 4.76658, 358.794 --> 8.97646, 303.692 --> 1.23077, 347.227 --> 4.12222, 306.244 --> 4.27094, 295.075 --> 4.4, 269.714 --> 5.58824, 290.959 --> 5.27397, 186.667 --> 2.06667, 182 --> 1.86667, 182.812 --> 1.9375, 165.333 --> 1.66667, 9.52194 --> 6.82602, 4.10714 --> 3.47321, 8.90883 --> 6.29094, 1 --> 1, 3.97669 --> 3.48252, 4.17048 --> 3.67939, 4.26537 --> 3.80583, 5.21359 --> 5.09709, 5.34722 --> 5.30556, 2.07692 --> 2.07692, 2 --> 2, 2 --> 2, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 681.16 sec CPU time.
[LOG] Overall execution time: 687 sec real time.
Synthesis time: 686.92 sec (Real time) / 672.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.00 sec (Real time) / 2.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 850.16 sec (Real time) / 849.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 17170 13 43 1 17101
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1447.41 sec CPU time.
[LOG] Relation determinization time: 1460 sec real time.
[LOG] Final circuit size: 29652 new AND gates.
[LOG] Size before ABC: 39516 AND gates.
[LOG] Size after ABC: 29652 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 1446.37/1447 sec (10.92/11 sec, 16.36/16 sec, 157.99/158 sec, 16.44/17 sec, 65.66/65 sec, 63.9/64 sec, 69.52/70 sec, 81.8/82 sec, 32.94/33 sec, 111.59/111 sec, 16.95/17 sec, 16.72/17 sec, 34.97/35 sec, 15.62/16 sec, 82.25/82 sec, 55.02/55 sec, 116.13/116 sec, 41.05/41 sec, 62.54/63 sec, 51.69/51 sec, 42.7/43 sec, 46.86/47 sec, 44.96/45 sec, 48.04/48 sec, 35.31/35 sec, 32.12/32 sec, 43.4/44 sec, 32.92/33 sec )
[LOG] Nr of iterations: 13016 (1330, 399, 3311, 16, 351, 446, 315, 302, 128, 89, 16, 10, 11, 8, 1145, 366, 3143, 15, 348, 438, 311, 281, 117, 87, 14, 8, 7, 4 )
[LOG] Total clause computation time: 462.86/454 sec (1.98/1.98 sec, 5.42/5.42 sec, 27.13/27.13 sec, 16/16 sec, 12.72/12.72 sec, 13.38/13.38 sec, 12.49/12.49 sec, 14.48/14.48 sec, 20.1/20.1 sec, 76.4/76.4 sec, 16.37/16.37 sec, 16.34/16.34 sec, 22.34/22.34 sec, 15.34/15.34 sec, 22.64/22.64 sec, 2.94/2.94 sec, 22.3/22.3 sec, 28.99/28.99 sec, 2.6/2.6 sec, 3.54/3.54 sec, 3.19/3.19 sec, 4.3/4.3 sec, 17.63/17.63 sec, 23.63/23.63 sec, 14.12/14.12 sec, 12.77/12.77 sec, 14.75/14.75 sec, 18.97/18.97 sec )
[LOG] Total clause minimization time: 973.11/984 sec (8.7/8.7 sec, 10.7/10.7 sec, 129.14/129.14 sec, 0.33/0.33 sec, 52.44/52.44 sec, 50.01/50.01 sec, 56.62/56.62 sec, 66.86/66.86 sec, 12.52/12.52 sec, 34.89/34.89 sec, 0.42/0.42 sec, 0.24/0.24 sec, 12.48/12.48 sec, 0.14/0.14 sec, 58.52/58.52 sec, 51.76/51.76 sec, 91.76/91.76 sec, 12/12 sec, 59.61/59.61 sec, 47.93/47.93 sec, 39.31/39.31 sec, 42.25/42.25 sec, 27.21/27.21 sec, 24.3/24.3 sec, 21.13/21.13 sec, 19.31/19.31 sec, 28.61/28.61 sec, 13.92/13.92 sec )
[LOG] Total clause size reduction: 2780393 --> 96133 (579444 --> 15257, 168354 --> 1971, 1357100 --> 32551, 5655 --> 27, 139650 --> 1400, 172660 --> 1839, 118378 --> 1288, 110166 --> 1247, 41148 --> 746, 28424 --> 480, 3210 --> 41, 1881 --> 20, 2090 --> 31, 1393 --> 13, 12334 --> 9222, 1673 --> 1313, 30091 --> 22553, 27 --> 27, 1384 --> 1243, 1772 --> 1543, 1261 --> 1130, 1102 --> 1000, 650 --> 645, 471 --> 471, 35 --> 35, 16 --> 16, 17 --> 17, 7 --> 7 )
[LOG] Average clause size reduction: 213.613 --> 7.38576 (435.672 --> 11.4714, 421.94 --> 4.93985, 409.876 --> 9.83117, 353.438 --> 1.6875, 397.863 --> 3.9886, 387.13 --> 4.12332, 375.803 --> 4.08889, 364.788 --> 4.12914, 321.469 --> 5.82812, 319.371 --> 5.39326, 200.625 --> 2.5625, 188.1 --> 2, 190 --> 2.81818, 174.125 --> 1.625, 10.7721 --> 8.05415, 4.57104 --> 3.58743, 9.57397 --> 7.17563, 1.8 --> 1.8, 3.97701 --> 3.57184, 4.04566 --> 3.52283, 4.05466 --> 3.63344, 3.92171 --> 3.55872, 5.55556 --> 5.51282, 5.41379 --> 5.41379, 2.5 --> 2.5, 2 --> 2, 2.42857 --> 2.42857, 1.75 --> 1.75 )
[LOG] Overall execution time: 1447.41 sec CPU time.
[LOG] Overall execution time: 1460 sec real time.
Synthesis time: 1460.10 sec (Real time) / 1431.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.49 sec (Real time) / 4.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2221.03 sec (Real time) / 2220.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 30123 15 47 1 30047
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 3695.85 sec CPU time.
[LOG] Relation determinization time: 3728 sec real time.
[LOG] Final circuit size: 43759 new AND gates.
[LOG] Size before ABC: 58886 AND gates.
[LOG] Size after ABC: 43759 AND gates.
[LOG] Time for optimizing with ABC: 32 seconds.
[LOG] Total time for all control signals: 3693.92/3695 sec (17.05/17 sec, 24.5/25 sec, 536.24/536 sec, 40.22/40 sec, 159.47/160 sec, 183.25/183 sec, 204.92/205 sec, 214.06/214 sec, 228.51/229 sec, 55.41/55 sec, 297.29/298 sec, 28.72/28 sec, 28.29/29 sec, 28.07/28 sec, 26.34/26 sec, 173.3/173 sec, 139.57/140 sec, 279.69/280 sec, 84.02/84 sec, 85.75/85 sec, 111.38/112 sec, 95.79/96 sec, 85.66/85 sec, 114.68/115 sec, 83.57/84 sec, 97.36/97 sec, 60.22/60 sec, 72.66/73 sec, 70.65/70 sec, 67.28/68 sec )
[LOG] Nr of iterations: 20113 (1843, 485, 6140, 18, 441, 419, 452, 403, 307, 72, 127, 15, 15, 16, 8, 1157, 382, 5612, 15, 414, 408, 444, 395, 301, 59, 121, 13, 12, 14, 5 )
[LOG] Total clause computation time: 1115.41/1119 sec (1.95/1.95 sec, 7.49/7.49 sec, 111.94/111.94 sec, 39.52/39.52 sec, 32.62/32.62 sec, 32.17/32.17 sec, 34.24/34.24 sec, 33.89/33.89 sec, 33.28/33.28 sec, 40.74/40.74 sec, 188.96/188.96 sec, 27.84/27.84 sec, 27.12/27.12 sec, 27.14/27.14 sec, 25.73/25.73 sec, 74.17/74.17 sec, 6.09/6.09 sec, 45.2/45.2 sec, 61.72/61.72 sec, 11.89/11.89 sec, 5.97/5.97 sec, 6.4/6.4 sec, 6.3/6.3 sec, 4.93/4.93 sec, 35.77/35.77 sec, 48.48/48.48 sec, 29.95/29.95 sec, 36.46/36.46 sec, 36.18/36.18 sec, 41.27/41.27 sec )
[LOG] Total clause minimization time: 2551.67/2547 sec (14.79/14.79 sec, 16.71/16.71 sec, 419.09/419.09 sec, 0.47/0.47 sec, 125.87/125.87 sec, 149.99/149.99 sec, 169.37/169.37 sec, 179.12/179.12 sec, 194.23/194.23 sec, 14.19/14.19 sec, 107.62/107.62 sec, 0.54/0.54 sec, 0.9/0.9 sec, 0.66/0.66 sec, 0.33/0.33 sec, 97.51/97.51 sec, 132.89/132.89 sec, 226.89/226.89 sec, 22.2/22.2 sec, 73.33/73.33 sec, 104.92/104.92 sec, 88.97/88.97 sec, 78.82/78.82 sec, 109.31/109.31 sec, 47.62/47.62 sec, 48.72/48.72 sec, 30.18/30.18 sec, 36.12/36.12 sec, 34.38/34.38 sec, 25.93/25.93 sec )
[LOG] Total clause size reduction: 5040721 --> 159280 (909948 --> 22726, 232804 --> 2349, 2860774 --> 66091, 7327 --> 33, 200200 --> 1744, 185592 --> 1653, 195283 --> 1841, 169644 --> 1739, 115056 --> 1298, 24353 --> 391, 47250 --> 737, 3374 --> 32, 3304 --> 46, 3525 --> 32, 1582 --> 16, 12254 --> 9621, 1514 --> 1254, 58020 --> 39734, 25 --> 25, 1543 --> 1328, 1569 --> 1360, 1779 --> 1586, 1677 --> 1478, 1248 --> 1090, 289 --> 289, 691 --> 691, 28 --> 28, 31 --> 31, 28 --> 28, 9 --> 9 )
[LOG] Average clause size reduction: 250.62 --> 7.91926 (493.732 --> 12.331, 480.008 --> 4.8433, 465.924 --> 10.764, 407.056 --> 1.83333, 453.968 --> 3.95465, 442.94 --> 3.94511, 432.042 --> 4.07301, 420.953 --> 4.31514, 374.775 --> 4.22801, 338.236 --> 5.43056, 372.047 --> 5.80315, 224.933 --> 2.13333, 220.267 --> 3.06667, 220.312 --> 2, 197.75 --> 2, 10.5912 --> 8.31547, 3.96335 --> 3.28272, 10.3386 --> 7.08019, 1.66667 --> 1.66667, 3.72705 --> 3.20773, 3.84559 --> 3.33333, 4.00676 --> 3.57207, 4.24557 --> 3.74177, 4.14618 --> 3.62126, 4.89831 --> 4.89831, 5.71074 --> 5.71074, 2.15385 --> 2.15385, 2.58333 --> 2.58333, 2 --> 2, 1.8 --> 1.8 )
[LOG] Overall execution time: 3695.85 sec CPU time.
[LOG] Overall execution time: 3728 sec real time.
Synthesis time: 3727.85 sec (Real time) / 3666.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.06 sec (Real time) / 7.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2803.41 sec (Real time) / 2802.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 44292 17 52 1 44208
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9909.17 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9875.38 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9896.08 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 23.48 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 1613 new AND gates.
[LOG] Size before ABC: 2066 AND gates.
[LOG] Size after ABC: 1612 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.41/24 sec (0.45/1 sec, 0.38/0 sec, 0.16/0 sec, 0.05/0 sec, 0.4/1 sec, 0.08/0 sec, 1.88/2 sec, 1.8/1 sec, 1.2/2 sec, 1.42/1 sec, 4.48/5 sec, 2.5/2 sec, 2.5/3 sec, 2.35/2 sec, 2.37/2 sec, 1.39/2 sec )
[LOG] Nr of iterations: 767 (13, 5, 10, 23, 16, 25, 252, 64, 7, 3, 7, 9, 14, 15, 241, 63 )
[LOG] Total clause computation time: 7.97/7 sec (0.44/0.44 sec, 0.38/0.38 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0.24/0.24 sec, 0.05/0.05 sec, 0.54/0.54 sec, 0.46/0.46 sec, 0.2/0.2 sec, 0.78/0.78 sec, 2.88/2.88 sec, 0.45/0.45 sec, 0.59/0.59 sec, 0.29/0.29 sec, 0.15/0.15 sec, 0.34/0.34 sec )
[LOG] Total clause minimization time: 15.34/17 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.16/0.16 sec, 0.03/0.03 sec, 1.31/1.31 sec, 1.33/1.33 sec, 1/1 sec, 0.63/0.63 sec, 1.59/1.59 sec, 2.05/2.05 sec, 1.91/1.91 sec, 2.05/2.05 sec, 2.2/2.2 sec, 1.05/1.05 sec )
[LOG] Total clause size reduction: 59188 --> 4283 (2376 --> 32, 784 --> 12, 1683 --> 30, 3388 --> 51, 2145 --> 39, 3216 --> 86, 35642 --> 1701, 7875 --> 366, 13 --> 13, 5 --> 5, 20 --> 20, 15 --> 15, 35 --> 32, 44 --> 44, 1581 --> 1471, 366 --> 366 )
[LOG] Average clause size reduction: 77.1682 --> 5.58409 (182.769 --> 2.46154, 156.8 --> 2.4, 168.3 --> 3, 147.304 --> 2.21739, 134.062 --> 2.4375, 128.64 --> 3.44, 141.437 --> 6.75, 123.047 --> 5.71875, 1.85714 --> 1.85714, 1.66667 --> 1.66667, 2.85714 --> 2.85714, 1.66667 --> 1.66667, 2.5 --> 2.28571, 2.93333 --> 2.93333, 6.56017 --> 6.10373, 5.80952 --> 5.80952 )
[LOG] Overall execution time: 23.48 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.94 sec (Real time) / 23.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.61 sec (Real time) / 8.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1847 7 31 1 1802
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 66.88 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 3271 new AND gates.
[LOG] Size before ABC: 4243 AND gates.
[LOG] Size after ABC: 3271 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.73/66 sec (0.08/0 sec, 0.09/0 sec, 0.1/0 sec, 0.55/1 sec, 0.18/0 sec, 3.55/3 sec, 2.48/3 sec, 6.14/6 sec, 7.48/7 sec, 3.71/4 sec, 4.29/4 sec, 4.73/5 sec, 3.28/3 sec, 4.58/5 sec, 4.01/4 sec, 4.85/5 sec, 3.52/3 sec, 4.45/5 sec, 4.67/4 sec, 3.99/4 sec )
[LOG] Nr of iterations: 1863 (6, 8, 18, 155, 4, 248, 87, 216, 177, 76, 5, 5, 11, 96, 3, 241, 73, 190, 170, 74 )
[LOG] Total clause computation time: 16.26/17 sec (0.07/0.07 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.48/0.48 sec, 0.43/0.43 sec, 0.6/0.6 sec, 3.37/3.37 sec, 1.39/1.39 sec, 0.81/0.81 sec, 2.12/2.12 sec, 0.69/0.69 sec, 0.87/0.87 sec, 0.59/0.59 sec, 0.38/0.38 sec, 0.62/0.62 sec, 0.91/0.91 sec, 1.2/1.2 sec, 1.25/1.25 sec )
[LOG] Total clause minimization time: 50.1/48 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.37/0.37 sec, 0.01/0.01 sec, 3.04/3.04 sec, 2.02/2.02 sec, 5.51/5.51 sec, 4.06/4.06 sec, 2.28/2.28 sec, 3.48/3.48 sec, 2.6/2.6 sec, 2.58/2.58 sec, 3.71/3.71 sec, 3.41/3.41 sec, 4.45/4.45 sec, 2.87/2.87 sec, 3.5/3.5 sec, 3.44/3.44 sec, 2.73/2.73 sec )
[LOG] Total clause size reduction: 175486 --> 9526 (1215 --> 10, 1687 --> 20, 3281 --> 41, 40348 --> 1039, 534 --> 6, 42237 --> 1090, 13674 --> 486, 31820 --> 1099, 25872 --> 1116, 10425 --> 535, 10 --> 10, 12 --> 12, 21 --> 21, 500 --> 445, 6 --> 6, 1038 --> 875, 367 --> 350, 866 --> 793, 1049 --> 1048, 524 --> 524 )
[LOG] Average clause size reduction: 94.1954 --> 5.11326 (202.5 --> 1.66667, 210.875 --> 2.5, 182.278 --> 2.27778, 260.31 --> 6.70323, 133.5 --> 1.5, 170.31 --> 4.39516, 157.172 --> 5.58621, 147.315 --> 5.08796, 146.169 --> 6.30508, 137.171 --> 7.03947, 2 --> 2, 2.4 --> 2.4, 1.90909 --> 1.90909, 5.20833 --> 4.63542, 2 --> 2, 4.30705 --> 3.63071, 5.0274 --> 4.79452, 4.55789 --> 4.17368, 6.17059 --> 6.16471, 7.08108 --> 7.08108 )
[LOG] Overall execution time: 66.88 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 67.65 sec (Real time) / 66.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.21 sec (Real time) / 1.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.15 sec (Real time) / 40.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3557 9 36 1 3502
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 4798.95 sec CPU time.
[LOG] Relation determinization time: 4808 sec real time.
[LOG] Final circuit size: 28332 new AND gates.
[LOG] Size before ABC: 43276 AND gates.
[LOG] Size after ABC: 28332 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 4797.83/4797 sec (0.93/1 sec, 3.79/3 sec, 0.81/1 sec, 6.11/6 sec, 0.7/1 sec, 3.33/3 sec, 1.3/2 sec, 43.76/43 sec, 195.85/196 sec, 655.46/656 sec, 280.48/280 sec, 320.25/320 sec, 548.13/549 sec, 323.2/323 sec, 256.42/256 sec, 378.54/379 sec, 244.29/244 sec, 318.25/318 sec, 297.87/298 sec, 287.44/287 sec, 291.19/292 sec, 339.73/339 sec )
[LOG] Nr of iterations: 11170 (8, 7, 25, 8, 16, 38, 38, 1368, 1934, 1979, 405, 6, 4, 19, 7, 11, 32, 29, 1261, 1826, 1745, 404 )
[LOG] Total clause computation time: 2549.28/2543 sec (0.89/0.89 sec, 3.72/3.72 sec, 0.68/0.68 sec, 6.1/6.1 sec, 0.65/0.65 sec, 1.2/1.2 sec, 1.09/1.09 sec, 7.15/7.15 sec, 23.5/23.5 sec, 227.93/227.93 sec, 197.11/197.11 sec, 248.54/248.54 sec, 512.64/512.64 sec, 190.57/190.57 sec, 158.02/158.02 sec, 213.25/213.25 sec, 108.62/108.62 sec, 223.11/223.11 sec, 55.41/55.41 sec, 23.45/23.45 sec, 69.35/69.35 sec, 276.3/276.3 sec )
[LOG] Total clause minimization time: 2239.99/2247 sec (0.03/0.03 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.02/0.02 sec, 2.12/2.12 sec, 0.18/0.18 sec, 36.3/36.3 sec, 171.35/171.35 sec, 425.59/425.59 sec, 82.69/82.69 sec, 71.66/71.66 sec, 35.44/35.44 sec, 132.58/132.58 sec, 98.35/98.35 sec, 165.22/165.22 sec, 135.6/135.6 sec, 95.02/95.02 sec, 241.67/241.67 sec, 262.53/262.53 sec, 220.35/220.35 sec, 63.1/63.1 sec )
[LOG] Total clause size reduction: 1048328 --> 98992 (2135 --> 14, 1800 --> 29, 5616 --> 55, 2009 --> 11, 3450 --> 40, 7622 --> 95, 7067 --> 177, 246060 --> 13227, 326677 --> 18119, 332304 --> 20760, 64640 --> 3323, 11 --> 11, 10 --> 10, 38 --> 38, 11 --> 11, 22 --> 22, 72 --> 51, 115 --> 113, 11647 --> 9763, 16531 --> 13956, 17168 --> 15844, 3323 --> 3323 )
[LOG] Average clause size reduction: 93.8521 --> 8.86231 (266.875 --> 1.75, 257.143 --> 4.14286, 224.64 --> 2.2, 251.125 --> 1.375, 215.625 --> 2.5, 200.579 --> 2.5, 185.974 --> 4.65789, 179.868 --> 9.66886, 168.913 --> 9.36867, 167.915 --> 10.4901, 159.605 --> 8.20494, 1.83333 --> 1.83333, 2.5 --> 2.5, 2 --> 2, 1.57143 --> 1.57143, 2 --> 2, 2.25 --> 1.59375, 3.96552 --> 3.89655, 9.23632 --> 7.74227, 9.05312 --> 7.64294, 9.8384 --> 9.07966, 8.22525 --> 8.22525 )
[LOG] Overall execution time: 4798.95 sec CPU time.
[LOG] Overall execution time: 4808 sec real time.
Synthesis time: 4807.82 sec (Real time) / 4714.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.95 sec (Real time) / 4.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4266.86 sec (Real time) / 4265.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 28682 11 42 1 28618
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2877.66 sec CPU time.
[LOG] Relation determinization time: 2896 sec real time.
[LOG] Final circuit size: 41375 new AND gates.
[LOG] Size before ABC: 59488 AND gates.
[LOG] Size after ABC: 41375 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 2876.79/2877 sec (35.77/36 sec, 67.55/67 sec, 539.43/540 sec, 32.94/33 sec, 138.57/138 sec, 184.87/185 sec, 190.47/191 sec, 71.92/72 sec, 193.14/193 sec, 45.59/45 sec, 85.52/86 sec, 88.34/88 sec, 43.49/44 sec, 185.11/185 sec, 81.95/82 sec, 146.45/146 sec, 68.99/69 sec, 85.28/86 sec, 95.76/95 sec, 113.54/114 sec, 63.2/63 sec, 67.89/68 sec, 60.6/61 sec, 64.81/64 sec, 59.94/60 sec, 65.67/66 sec )
[LOG] Nr of iterations: 16325 (4480, 376, 2828, 16, 251, 316, 298, 139, 103, 11, 17, 8, 6, 3373, 366, 2665, 15, 236, 286, 270, 136, 97, 9, 13, 7, 3 )
[LOG] Total clause computation time: 882.3/892 sec (5.46/5.46 sec, 22.28/22.28 sec, 60.32/60.32 sec, 30.69/30.69 sec, 27.53/27.53 sec, 28.56/28.56 sec, 28.88/28.88 sec, 42.77/42.77 sec, 135.94/135.94 sec, 45.18/45.18 sec, 57.95/57.95 sec, 66.67/66.67 sec, 43.25/43.25 sec, 20.22/20.22 sec, 6.23/6.23 sec, 26.15/26.15 sec, 48.99/48.99 sec, 5.19/5.19 sec, 4.52/4.52 sec, 12.61/12.61 sec, 23.29/23.29 sec, 41.84/41.84 sec, 20.64/20.64 sec, 26.37/26.37 sec, 20.92/20.92 sec, 29.85/29.85 sec )
[LOG] Total clause minimization time: 1983.11/1973 sec (29.89/29.89 sec, 44.91/44.91 sec, 476.9/476.9 sec, 2.12/2.12 sec, 110.68/110.68 sec, 155.88/155.88 sec, 161.13/161.13 sec, 28.83/28.83 sec, 56.84/56.84 sec, 0.21/0.21 sec, 27.38/27.38 sec, 21.51/21.51 sec, 0.09/0.09 sec, 162.42/162.42 sec, 75.47/75.47 sec, 118.54/118.54 sec, 19.93/19.93 sec, 79.9/79.9 sec, 91.03/91.03 sec, 100.74/100.74 sec, 39.76/39.76 sec, 25.93/25.93 sec, 39.9/39.9 sec, 38.39/38.39 sec, 38.97/38.97 sec, 35.76/35.76 sec )
[LOG] Total clause size reduction: 3310848 --> 155511 (1728894 --> 60831, 139875 --> 1854, 1023374 --> 28132, 4980 --> 45, 80250 --> 1123, 97650 --> 1388, 88803 --> 1344, 37950 --> 846, 27948 --> 627, 1930 --> 21, 3024 --> 47, 1316 --> 14, 890 --> 9, 41834 --> 32715, 1749 --> 1448, 25606 --> 20827, 45 --> 43, 990 --> 801, 1148 --> 1004, 1130 --> 956, 825 --> 801, 568 --> 568, 18 --> 18, 32 --> 30, 14 --> 14, 5 --> 5 )
[LOG] Average clause size reduction: 202.808 --> 9.52594 (385.914 --> 13.5783, 372.008 --> 4.93085, 361.872 --> 9.94767, 311.25 --> 2.8125, 319.721 --> 4.4741, 309.019 --> 4.39241, 297.997 --> 4.51007, 273.022 --> 6.08633, 271.34 --> 6.08738, 175.455 --> 1.90909, 177.882 --> 2.76471, 164.5 --> 1.75, 148.333 --> 1.5, 12.4026 --> 9.69908, 4.77869 --> 3.95628, 9.60826 --> 7.81501, 3 --> 2.86667, 4.19492 --> 3.39407, 4.01399 --> 3.51049, 4.18519 --> 3.54074, 6.06618 --> 5.88971, 5.85567 --> 5.85567, 2 --> 2, 2.46154 --> 2.30769, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2877.66 sec CPU time.
[LOG] Overall execution time: 2896 sec real time.
Synthesis time: 2896.23 sec (Real time) / 2836.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.66 sec (Real time) / 4.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3198.88 sec (Real time) / 3198.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 41792 13 47 1 41719
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9802.36 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9897.99 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9788.75 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9927.22 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 18.02 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 1625 new AND gates.
[LOG] Size before ABC: 2181 AND gates.
[LOG] Size after ABC: 1625 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 17.96/18 sec (0.59/1 sec, 0.04/0 sec, 0.23/0 sec, 0.04/0 sec, 0.42/0 sec, 0.06/1 sec, 1.41/1 sec, 1.46/1 sec, 1.95/2 sec, 1.32/2 sec, 2/2 sec, 1.46/1 sec, 2.11/2 sec, 1.41/2 sec, 1.65/1 sec, 1.81/2 sec )
[LOG] Nr of iterations: 811 (7, 7, 10, 14, 17, 15, 274, 79, 6, 3, 4, 9, 9, 14, 267, 76 )
[LOG] Total clause computation time: 2.9/6 sec (0.59/0.59 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.16/0.16 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.58/0.58 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 15/12 sec (0/0 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0.02/0.02 sec, 1.24/1.24 sec, 1.22/1.22 sec, 1.77/1.77 sec, 0.74/0.74 sec, 1.78/1.78 sec, 1.27/1.27 sec, 1.97/1.97 sec, 1.21/1.21 sec, 1.53/1.53 sec, 1.67/1.67 sec )
[LOG] Total clause size reduction: 59617 --> 4391 (1140 --> 12, 1206 --> 18, 1611 --> 26, 1963 --> 27, 2240 --> 43, 1834 --> 48, 37947 --> 1758, 9516 --> 377, 12 --> 12, 3 --> 3, 6 --> 6, 17 --> 17, 18 --> 16, 48 --> 48, 1695 --> 1619, 361 --> 361 )
[LOG] Average clause size reduction: 73.5105 --> 5.4143 (162.857 --> 1.71429, 172.286 --> 2.57143, 161.1 --> 2.6, 140.214 --> 1.92857, 131.765 --> 2.52941, 122.267 --> 3.2, 138.493 --> 6.41606, 120.456 --> 4.77215, 2 --> 2, 1 --> 1, 1.5 --> 1.5, 1.88889 --> 1.88889, 2 --> 1.77778, 3.42857 --> 3.42857, 6.34831 --> 6.06367, 4.75 --> 4.75 )
[LOG] Overall execution time: 18.02 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.45 sec (Real time) / 17.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.04 sec (Real time) / 7.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1852 7 31 1 1806
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 274.16 sec CPU time.
[LOG] Relation determinization time: 276 sec real time.
[LOG] Final circuit size: 7293 new AND gates.
[LOG] Size before ABC: 10204 AND gates.
[LOG] Size after ABC: 7293 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 273.73/274 sec (0.35/0 sec, 0.27/0 sec, 0.36/1 sec, 1.68/2 sec, 0.37/0 sec, 6.35/6 sec, 5.1/5 sec, 11.62/12 sec, 40.24/40 sec, 16.58/17 sec, 19.61/19 sec, 18.64/19 sec, 17.45/17 sec, 18.62/19 sec, 18.16/18 sec, 18.53/19 sec, 18.33/18 sec, 19.38/19 sec, 24.97/25 sec, 17.12/18 sec )
[LOG] Nr of iterations: 3592 (7, 3, 9, 73, 19, 460, 117, 358, 666, 146, 6, 2, 5, 52, 14, 423, 108, 336, 648, 140 )
[LOG] Total clause computation time: 103.41/110 sec (0.33/0.33 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.85/0.85 sec, 0.31/0.31 sec, 0.89/0.89 sec, 2.14/2.14 sec, 2.15/2.15 sec, 12.29/12.29 sec, 9.64/9.64 sec, 8.61/8.61 sec, 11.63/11.63 sec, 7.33/7.33 sec, 6.76/6.76 sec, 8.37/8.37 sec, 3.4/3.4 sec, 8.52/8.52 sec, 3.73/3.73 sec, 6.74/6.74 sec, 9.13/9.13 sec )
[LOG] Total clause minimization time: 169.59/164 sec (0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.82/0.82 sec, 0.05/0.05 sec, 5.38/5.38 sec, 2.95/2.95 sec, 9.37/9.37 sec, 27.82/27.82 sec, 6.88/6.88 sec, 10.99/10.99 sec, 7/7 sec, 10.11/10.11 sec, 11.84/11.84 sec, 9.78/9.78 sec, 15.1/15.1 sec, 9.77/9.77 sec, 15.6/15.6 sec, 18.12/18.12 sec, 7.95/7.95 sec )
[LOG] Total clause size reduction: 300491 --> 21928 (1452 --> 12, 506 --> 2, 1584 --> 30, 13464 --> 398, 3294 --> 53, 78948 --> 2936, 18560 --> 611, 53193 --> 2161, 98420 --> 4641, 20300 --> 1011, 12 --> 12, 2 --> 2, 9 --> 9, 241 --> 240, 27 --> 27, 2569 --> 2283, 543 --> 492, 1963 --> 1717, 4447 --> 4334, 957 --> 957 )
[LOG] Average clause size reduction: 83.6556 --> 6.10468 (207.429 --> 1.71429, 168.667 --> 0.666667, 176 --> 3.33333, 184.438 --> 5.45205, 173.368 --> 2.78947, 171.626 --> 6.38261, 158.632 --> 5.22222, 148.584 --> 6.03631, 147.778 --> 6.96847, 139.041 --> 6.92466, 2 --> 2, 1 --> 1, 1.8 --> 1.8, 4.63462 --> 4.61538, 1.92857 --> 1.92857, 6.07329 --> 5.39716, 5.02778 --> 4.55556, 5.84226 --> 5.11012, 6.86265 --> 6.68827, 6.83571 --> 6.83571 )
[LOG] Overall execution time: 274.16 sec CPU time.
[LOG] Overall execution time: 276 sec real time.
Synthesis time: 275.46 sec (Real time) / 266.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.76 sec (Real time) / 1.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 151.17 sec (Real time) / 151.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7578 9 37 1 7522
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 8876.02 sec CPU time.
[LOG] Relation determinization time: 8885 sec real time.
[LOG] Final circuit size: 36260 new AND gates.
[LOG] Size before ABC: 56572 AND gates.
[LOG] Size after ABC: 36260 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 8874.02/8873 sec (1.56/1 sec, 3.15/3 sec, 1.6/2 sec, 3.72/4 sec, 1.5/1 sec, 9.87/10 sec, 3.02/3 sec, 86.35/87 sec, 232.19/232 sec, 894.51/894 sec, 570.69/571 sec, 691.84/692 sec, 708.85/709 sec, 673.38/673 sec, 627.44/627 sec, 700.64/701 sec, 537.58/537 sec, 768.36/769 sec, 496.68/496 sec, 604.1/605 sec, 483.6/483 sec, 773.39/773 sec )
[LOG] Nr of iterations: 14070 (8, 13, 18, 13, 7, 41, 29, 1854, 2082, 2469, 581, 6, 8, 17, 7, 5, 33, 18, 1834, 1987, 2463, 577 )
[LOG] Total clause computation time: 5026.61/5036 sec (1.5/1.5 sec, 3.1/3.1 sec, 1.52/1.52 sec, 3.57/3.57 sec, 1.46/1.46 sec, 4.74/4.74 sec, 2.68/2.68 sec, 25.63/25.63 sec, 34.24/34.24 sec, 343.29/343.29 sec, 420.63/420.63 sec, 534.94/534.94 sec, 586.69/586.69 sec, 443.68/443.68 sec, 418.76/418.76 sec, 412.54/412.54 sec, 286.77/286.77 sec, 602.04/602.04 sec, 54.38/54.38 sec, 44.89/44.89 sec, 148.74/148.74 sec, 650.82/650.82 sec )
[LOG] Total clause minimization time: 3837.19/3831 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.03/0.03 sec, 5.11/5.11 sec, 0.33/0.33 sec, 60.29/60.29 sec, 196.78/196.78 sec, 548.81/548.81 sec, 149.23/149.23 sec, 156.85/156.85 sec, 122.09/122.09 sec, 229.64/229.64 sec, 208.63/208.63 sec, 288.05/288.05 sec, 250.73/250.73 sec, 166.24/166.24 sec, 440.99/440.99 sec, 557.85/557.85 sec, 333.2/333.2 sec, 122.07/122.07 sec )
[LOG] Total clause size reduction: 1318392 --> 120642 (2114 --> 21, 3564 --> 45, 4063 --> 49, 3408 --> 29, 1332 --> 16, 8440 --> 106, 5488 --> 120, 342805 --> 16724, 362094 --> 18531, 426964 --> 23841, 95700 --> 4736, 15 --> 15, 19 --> 19, 49 --> 49, 10 --> 10, 12 --> 12, 76 --> 58, 61 --> 61, 16440 --> 14556, 17293 --> 15138, 23751 --> 21812, 4694 --> 4694 )
[LOG] Average clause size reduction: 93.7023 --> 8.57441 (264.25 --> 2.625, 274.154 --> 3.46154, 225.722 --> 2.72222, 262.154 --> 2.23077, 190.286 --> 2.28571, 205.854 --> 2.58537, 189.241 --> 4.13793, 184.9 --> 9.0205, 173.916 --> 8.90058, 172.93 --> 9.65614, 164.716 --> 8.15146, 2.5 --> 2.5, 2.375 --> 2.375, 2.88235 --> 2.88235, 1.42857 --> 1.42857, 2.4 --> 2.4, 2.30303 --> 1.75758, 3.38889 --> 3.38889, 8.96401 --> 7.93675, 8.70307 --> 7.61852, 9.64312 --> 8.85587, 8.13518 --> 8.13518 )
[LOG] Overall execution time: 8876.02 sec CPU time.
[LOG] Overall execution time: 8885 sec real time.
Synthesis time: 8885.17 sec (Real time) / 8671.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.68 sec (Real time) / 4.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9902.71 sec (Real time) / 9900.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 36607 11 43 1 36542
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9893.28 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9914.61 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
