Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 10 21:39:49 2020
| Host         : Sdmuhsin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file addW2Cover_timing_summary_routed.rpt -rpx addW2Cover_timing_summary_routed.rpx
| Design       : addW2Cover
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.645        0.000                      0                   10        0.228        0.000                      0                   10       19.600        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                37.645        0.000                      0                   10        0.228        0.000                      0                   10       19.600        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       37.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 1.000ns (42.818%)  route 1.335ns (57.182%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.716     7.618    a/sum_inter__0[9]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.152     7.770 r  a/output_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.770    output_actual[6]
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[6]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.035    45.415    output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.663ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.010ns (43.062%)  route 1.335ns (56.938%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.716     7.618    a/sum_inter__0[9]
    SLICE_X1Y16          LUT3 (Prop_lut3_I2_O)        0.162     7.780 r  a/output_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.780    output_actual[7]
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[7]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.063    45.443    output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 37.663    

Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 1.000ns (44.365%)  route 1.254ns (55.635%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.635     7.536    a/sum_inter__0[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.152     7.688 r  a/output_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.688    output_actual[2]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[2]/C
                         clock pessimism              0.291    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.034    45.415    output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.741ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.015ns (44.733%)  route 1.254ns (55.267%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.635     7.536    a/sum_inter__0[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.167     7.703 r  a/output_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.703    output_actual[3]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[3]/C
                         clock pessimism              0.291    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.063    45.444    output_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         45.444    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 37.741    

Slack (MET) :             37.770ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 1.000ns (45.277%)  route 1.209ns (54.723%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 45.123 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.589     7.491    a/sum_inter__0[9]
    SLICE_X1Y18          LUT3 (Prop_lut3_I2_O)        0.152     7.643 r  a/output_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     7.643    output_actual[8]
    SLICE_X1Y18          FDRE                                         r  output_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.784    45.123    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  output_reg_reg[8]/C
                         clock pessimism              0.290    45.413    
                         clock uncertainty           -0.035    45.378    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)        0.035    45.413    output_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         45.413    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 37.770    

Slack (MET) :             37.912ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.000ns (48.318%)  route 1.070ns (51.682%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.450     7.352    a/sum_inter__0[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.152     7.504 r  a/output_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.504    output_actual[0]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[0]/C
                         clock pessimism              0.291    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.035    45.416    output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         45.416    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 37.912    

Slack (MET) :             37.928ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.012ns (48.616%)  route 1.070ns (51.384%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.450     7.352    a/sum_inter__0[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.164     7.516 r  a/output_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.516    output_actual[1]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[1]/C
                         clock pessimism              0.291    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.063    45.444    output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         45.444    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 37.928    

Slack (MET) :             37.973ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 1.000ns (49.794%)  route 1.008ns (50.206%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.902 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.389     7.291    a/sum_inter__0[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.152     7.443 r  a/output_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.443    output_actual[4]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[4]/C
                         clock pessimism              0.291    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.035    45.416    output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         45.416    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 37.973    

Slack (MET) :             37.976ns  (required time - arrival time)
  Source:                 input1_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 1.021ns (50.302%)  route 1.009ns (49.698%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.898     5.437    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  input1_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.269     5.706 r  input1_actual_reg[1]/Q
                         net (fo=2, routed)           0.461     6.167    a/Q[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.220 r  a/sum_inter0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.220    a/sum_inter0_carry_i_3_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.544 r  a/sum_inter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.544    a/sum_inter0_carry_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.757 r  a/sum_inter0_carry__0/O[1]
                         net (fo=1, routed)           0.548     7.305    a/sum_inter__0[5]
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.162     7.467 r  a/output_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.467    output_actual[5]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[5]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.063    45.443    output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                 37.976    

Slack (MET) :             38.612ns  (required time - arrival time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.779ns (55.706%)  route 0.619ns (44.294%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.434ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.895     5.434    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.703 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.619     6.323    a/input2_actual_reg[9][4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.053     6.376 r  a/sum_inter0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.376    a/sum_inter0_carry__0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.689 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.689    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.833 r  a/sum_inter0_carry__1/O[2]
                         net (fo=10, routed)          0.000     6.833    sum_inter[10]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[9]/C
                         clock pessimism              0.309    45.434    
                         clock uncertainty           -0.035    45.399    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.046    45.445    output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         45.445    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 38.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.240ns (77.729%)  route 0.069ns (22.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.069     2.099    a/Q[7]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.187 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.187    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.239 r  a/sum_inter0_carry__1/O[2]
                         net (fo=10, routed)          0.000     2.239    sum_inter[10]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[9]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.070     2.011    output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 input2_actual_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.250ns (53.685%)  route 0.216ns (46.315%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  input2_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[3]/Q
                         net (fo=1, routed)           0.084     2.116    a/input2_actual_reg[9][3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.144 r  a/sum_inter0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.144    a/sum_inter0_carry_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.193 r  a/sum_inter0_carry/O[3]
                         net (fo=1, routed)           0.131     2.324    a/sum_inter__0[3]
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.073     2.397 r  a/output_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.397    output_actual[3]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[3]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.075     2.016    output_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 input1_actual_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.286ns (59.421%)  route 0.195ns (40.579%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[5]/Q
                         net (fo=2, routed)           0.067     2.097    a/Q[5]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.216 r  a/sum_inter0_carry__0/O[2]
                         net (fo=1, routed)           0.129     2.344    a/sum_inter__0[6]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.067     2.411 r  a/output_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.411    output_actual[6]
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.950     2.489    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[6]/C
                         clock pessimism             -0.548     1.941    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.060     2.001    output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 input1_actual_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.270ns (51.897%)  route 0.250ns (48.103%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[6]/Q
                         net (fo=2, routed)           0.068     2.098    a/Q[6]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.099     2.197 r  a/sum_inter0_carry__0/O[3]
                         net (fo=1, routed)           0.182     2.379    a/sum_inter__0[7]
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.071     2.450 r  a/output_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.450    output_actual[7]
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.950     2.489    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  output_reg_reg[7]/C
                         clock pessimism             -0.548     1.941    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.075     2.016    output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.308ns (57.299%)  route 0.230ns (42.701%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.069     2.099    a/Q[7]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.187 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.187    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.239 f  a/sum_inter0_carry__1/O[2]
                         net (fo=10, routed)          0.161     2.400    a/D[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.068     2.468 r  a/output_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.468    output_actual[1]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[1]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.075     2.016    output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.295ns (56.378%)  route 0.228ns (43.622%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.069     2.099    a/Q[7]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.187 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.187    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.228 r  a/sum_inter0_carry__1/O[0]
                         net (fo=1, routed)           0.159     2.387    a/sum_inter__0[8]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.066     2.453 r  a/output_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.453    output_actual[8]
    SLICE_X1Y18          FDRE                                         r  output_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.948     2.487    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  output_reg_reg[8]/C
                         clock pessimism             -0.547     1.940    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.060     2.000    output_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 input1_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.286ns (53.449%)  route 0.249ns (46.551%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  input1_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input1_actual_reg[1]/Q
                         net (fo=2, routed)           0.067     2.098    a/Q[1]
    SLICE_X0Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.217 r  a/sum_inter0_carry/O[2]
                         net (fo=1, routed)           0.182     2.399    a/sum_inter__0[2]
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.067     2.466 r  a/output_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.466    output_actual[2]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[2]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.060     2.001    output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.307ns (57.220%)  route 0.230ns (42.780%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.069     2.099    a/Q[7]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.187 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.187    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.239 f  a/sum_inter0_carry__1/O[2]
                         net (fo=10, routed)          0.161     2.400    a/D[0]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.067     2.467 r  a/output_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.467    output_actual[0]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[0]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.060     2.001    output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 input1_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.260ns (46.590%)  route 0.298ns (53.410%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[4]/Q
                         net (fo=2, routed)           0.071     2.101    a/Q[4]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.191 r  a/sum_inter0_carry__0/O[1]
                         net (fo=1, routed)           0.227     2.418    a/sum_inter__0[5]
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.070     2.488 r  a/output_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.488    output_actual[5]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[5]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.075     2.016    output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.316ns (56.466%)  route 0.244ns (43.534%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.930    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.030 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.069     2.099    a/Q[7]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.187 r  a/sum_inter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.187    a/sum_inter0_carry__0_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     2.249 r  a/sum_inter0_carry__1/O[1]
                         net (fo=9, routed)           0.175     2.424    a/sum_inter__0[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.066     2.490 r  a/output_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.490    output_actual[4]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[4]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.061     2.002    output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         40.000      38.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y17    input2_actual_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y17    output_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y17    output_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y17    output_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y16    output_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X0Y15    input1_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X0Y15    input1_actual_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X0Y15    input1_actual_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X0Y15    input1_actual_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    input2_actual_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    input2_actual_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    output_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    output_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    output_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    output_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    output_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    output_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y16    output_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y16    output_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y15    input1_actual_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y16    input1_actual_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y16    input1_actual_reg[4]/C



