Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 15 05:13:05 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.974     -701.603                    617                 5228        0.023        0.000                      0                 5228        1.100        0.000                       0                  1976  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.915        0.000                      0                  101        0.185        0.000                      0                  101       30.750        0.000                       0                    91  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  992.676        0.000                      0                  434        0.080        0.000                      0                  434      499.500        0.000                       0                   103  
clk_fpga_0                                -2.974     -701.603                    617                 4549        0.023        0.000                      0                 4549        1.520        0.000                       0                  1778  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       59.148        0.000                      0                    1        0.171        0.000                      0                    1  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               26.472        0.000                      0                  144       30.928        0.000                      0                  144  
clk1Mhz                          clk_fpga_0                             2.382        0.000                      0                    1        0.887        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.915ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 3.053ns (37.478%)  route 5.093ns (62.522%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.252     9.010    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.328     9.338 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.475     9.813    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X19Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.489    32.742    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.881    
                         clock uncertainty           -0.089    32.792    
    SLICE_X19Y27         FDRE (Setup_fdre_C_D)       -0.064    32.728    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                 22.915    

Slack (MET) :             22.989ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 3.053ns (37.783%)  route 5.027ns (62.217%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 32.744 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.131     8.888    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.216 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.531     9.747    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X18Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.491    32.744    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.883    
                         clock uncertainty           -0.089    32.794    
    SLICE_X18Y28         FDRE (Setup_fdre_C_D)       -0.058    32.736    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                 22.989    

Slack (MET) :             23.128ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 3.053ns (38.456%)  route 4.886ns (61.544%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 32.743 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.993     8.751    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.328     9.079 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.527     9.606    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[3]_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.490    32.743    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.848    
                         clock uncertainty           -0.089    32.759    
    SLICE_X20Y28         FDRE (Setup_fdre_C_D)       -0.026    32.733    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                 23.128    

Slack (MET) :             23.166ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.053ns (38.640%)  route 4.848ns (61.360%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.131     8.888    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.216 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.352     9.568    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.489    32.742    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.881    
                         clock uncertainty           -0.089    32.792    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)       -0.058    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 23.166    

Slack (MET) :             23.169ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.053ns (38.682%)  route 4.840ns (61.318%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.138     8.896    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I4_O)        0.328     9.224 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.336     9.560    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.489    32.742    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.881    
                         clock uncertainty           -0.089    32.792    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)       -0.064    32.728    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.728    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 23.169    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 3.053ns (38.530%)  route 4.871ns (61.470%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 32.744 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.944     8.702    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.030 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.561     9.591    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X16Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.491    32.744    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.883    
                         clock uncertainty           -0.089    32.794    
    SLICE_X16Y28         FDRE (Setup_fdre_C_D)       -0.026    32.768    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.768    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.332ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 3.053ns (39.544%)  route 4.668ns (60.456%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 32.743 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.964     8.721    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.049 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.338     9.388    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.490    32.743    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.848    
                         clock uncertainty           -0.089    32.759    
    SLICE_X20Y28         FDRE (Setup_fdre_C_D)       -0.040    32.719    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.719    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 23.332    

Slack (MET) :             23.356ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 3.053ns (39.563%)  route 4.664ns (60.437%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 32.744 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.743     8.501    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.328     8.829 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.555     9.384    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X18Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.491    32.744    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.883    
                         clock uncertainty           -0.089    32.794    
    SLICE_X18Y28         FDRE (Setup_fdre_C_D)       -0.055    32.739    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                 23.356    

Slack (MET) :             23.392ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.053ns (39.682%)  route 4.641ns (60.318%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.944     8.702    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.328     9.030 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.331     9.361    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.489    32.742    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.881    
                         clock uncertainty           -0.089    32.792    
    SLICE_X16Y27         FDRE (Setup_fdre_C_D)       -0.040    32.752    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.752    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 23.392    

Slack (MET) :             23.436ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 3.053ns (39.990%)  route 4.581ns (60.010%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 32.742 - 31.250 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     1.666    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.664     1.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.855     2.978    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X17Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.102    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.652 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.652    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.766 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.766    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.880 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.880    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.994 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.994    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.108 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.108    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.222 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.222    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.336 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.336    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.670 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.477    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X16Y36         LUT4 (Prop_lut4_I3_O)        0.303     5.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.591     6.372    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X16Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.496 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.112     7.608    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.758 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.743     8.501    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I2_O)        0.328     8.829 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.472     9.301    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477    32.727    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164    29.563 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.162    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    31.253 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.489    32.742    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.881    
                         clock uncertainty           -0.089    32.792    
    SLICE_X18Y27         FDRE (Setup_fdre_C_D)       -0.055    32.737    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.737    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 23.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.843%)  route 0.108ns (36.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 32.073 - 31.250 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 31.808 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544    31.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    30.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556    31.808    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.146    31.954 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/Q
                         net (fo=1, routed)           0.108    32.062    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[10]
    SLICE_X17Y28         LUT5 (Prop_lut5_I0_O)        0.045    32.107 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.000    32.107    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1_n_0
    SLICE_X17Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.821    32.073    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.249    31.824    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.098    31.922    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        -31.922    
                         arrival time                          32.107    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.265ns (76.774%)  route 0.080ns (23.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.561     0.563    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]/Q
                         net (fo=5, routed)           0.080     0.784    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]
    SLICE_X19Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.908 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.908    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.828     0.830    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y36         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X19Y36         FDRE (Hold_fdre_C_D)         0.105     0.668    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.560     0.562    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.079     0.782    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]
    SLICE_X19Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.909 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.909    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.826     0.828    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.266     0.562    
    SLICE_X19Y33         FDRE (Hold_fdre_C_D)         0.105     0.667    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.268ns (76.960%)  route 0.080ns (23.040%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.557     0.559    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.080     0.780    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X19Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.907 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.907    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X19Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.823     0.825    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.266     0.559    
    SLICE_X19Y30         FDRE (Hold_fdre_C_D)         0.105     0.664    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 32.073 - 31.250 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 31.807 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544    31.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    30.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555    31.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.146    31.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/Q
                         net (fo=1, routed)           0.156    32.109    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[1]
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.045    32.154 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.000    32.154    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X19Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811    32.061    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    30.695 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.223    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    31.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.821    32.073    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.263    31.810    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.098    31.908    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.908    
                         arrival time                          32.154    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.561     0.563    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y41         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/Q
                         net (fo=5, routed)           0.090     0.794    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.918 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.918    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X25Y41         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.829     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y41         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.105     0.668    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.561     0.563    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y42         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]/Q
                         net (fo=5, routed)           0.090     0.794    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]
    SLICE_X25Y42         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.918 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.918    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X25Y42         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.829     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y42         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.105     0.668    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.560     0.562    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y38         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.090     0.793    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]
    SLICE_X25Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.917 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.917    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X25Y38         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.828     0.830    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y38         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)         0.105     0.667    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.560     0.562    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y39         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]/Q
                         net (fo=5, routed)           0.090     0.793    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]
    SLICE_X25Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.917 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.917    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_6
    SLICE_X25Y39         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.828     0.830    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y39         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.105     0.667    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.641%)  route 0.090ns (25.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.559     0.561    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.090     0.792    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.916 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.916    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X25Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811     0.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.826     0.828    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X25Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.105     0.666    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y30   MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X17Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X16Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X18Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y28     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y29     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y31   MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      992.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             992.676ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.716ns  (logic 1.967ns (29.289%)  route 4.749ns (70.712%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 1501.502 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.257   503.452    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X26Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.576 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_i_2/O
                         net (fo=1, routed)           0.000   503.576    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_i_2_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   504.126 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.126    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.348 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676   505.024    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.299   505.323 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.793   506.116    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I2_O)        0.124   506.240 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.469   506.709    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I3_O)        0.124   506.833 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.554   508.387    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X28Y6          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.502  1501.502    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X28Y6          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.617    
                         clock uncertainty           -0.035  1501.582    
    SLICE_X28Y6          FDRE (Setup_fdre_C_R)       -0.519  1501.063    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]
  -------------------------------------------------------------------
                         required time                       1501.063    
                         arrival time                        -508.387    
  -------------------------------------------------------------------
                         slack                                992.676    

Slack (MET) :             993.166ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.315ns  (logic 1.943ns (30.769%)  route 4.372ns (69.231%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 1501.498 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.086   507.986    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.498  1501.498    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y12         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.613    
                         clock uncertainty           -0.035  1501.578    
    SLICE_X26Y12         FDRE (Setup_fdre_C_R)       -0.426  1501.152    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.152    
                         arrival time                        -507.986    
  -------------------------------------------------------------------
                         slack                                993.166    

Slack (MET) :             993.166ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.315ns  (logic 1.943ns (30.769%)  route 4.372ns (69.231%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 1501.498 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.086   507.986    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y12         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.498  1501.498    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y12         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.613    
                         clock uncertainty           -0.035  1501.578    
    SLICE_X26Y12         FDSE (Setup_fdse_C_S)       -0.426  1501.152    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.152    
                         arrival time                        -507.986    
  -------------------------------------------------------------------
                         slack                                993.166    

Slack (MET) :             993.166ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.315ns  (logic 1.943ns (30.769%)  route 4.372ns (69.231%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 1501.498 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.086   507.986    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.498  1501.498    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y12         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.613    
                         clock uncertainty           -0.035  1501.578    
    SLICE_X26Y12         FDRE (Setup_fdre_C_R)       -0.426  1501.152    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]
  -------------------------------------------------------------------
                         required time                       1501.152    
                         arrival time                        -507.986    
  -------------------------------------------------------------------
                         slack                                993.166    

Slack (MET) :             993.233ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.188ns  (logic 1.967ns (31.786%)  route 4.221ns (68.215%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 1501.498 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.257   503.452    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X26Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.576 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_i_2/O
                         net (fo=1, routed)           0.000   503.576    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_i_2_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   504.126 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.126    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.348 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry__0/O[0]
                         net (fo=2, routed)           0.676   505.024    MicroBlaze_i/waveParser_0/inst/wave3Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I4_O)        0.299   505.323 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.793   506.116    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I2_O)        0.124   506.240 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.469   506.709    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I3_O)        0.124   506.833 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.026   507.859    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X24Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.498  1501.498    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.647    
                         clock uncertainty           -0.035  1501.612    
    SLICE_X24Y6          FDSE (Setup_fdse_C_S)       -0.519  1501.093    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]
  -------------------------------------------------------------------
                         required time                       1501.093    
                         arrival time                        -507.859    
  -------------------------------------------------------------------
                         slack                                993.233    

Slack (MET) :             993.305ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.176ns  (logic 1.943ns (31.459%)  route 4.233ns (68.542%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.947   507.847    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y11         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y11         FDRE (Setup_fdre_C_R)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -507.847    
  -------------------------------------------------------------------
                         slack                                993.305    

Slack (MET) :             993.305ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.176ns  (logic 1.943ns (31.459%)  route 4.233ns (68.542%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.947   507.847    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y11         FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -507.847    
  -------------------------------------------------------------------
                         slack                                993.305    

Slack (MET) :             993.305ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.176ns  (logic 1.943ns (31.459%)  route 4.233ns (68.542%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.947   507.847    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y11         FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -507.847    
  -------------------------------------------------------------------
                         slack                                993.305    

Slack (MET) :             993.305ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.176ns  (logic 1.943ns (31.459%)  route 4.233ns (68.542%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.947   507.847    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y11         FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -507.847    
  -------------------------------------------------------------------
                         slack                                993.305    

Slack (MET) :             993.310ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.172ns  (logic 1.943ns (31.481%)  route 4.229ns (68.520%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.524   502.195 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.262   503.457    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.581 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3/O
                         net (fo=1, routed)           0.000   503.581    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_3_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   504.114 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   504.114    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   504.333 f  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry__0/O[0]
                         net (fo=2, routed)           0.818   505.151    MicroBlaze_i/waveParser_0/inst/wave1Address4[5]
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.295   505.446 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6/O
                         net (fo=1, routed)           0.804   506.250    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_6_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   506.374 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3/O
                         net (fo=1, routed)           0.402   506.776    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124   506.900 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          0.943   507.843    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X27Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X27Y11         FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -507.843    
  -------------------------------------------------------------------
                         slack                                993.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.784%)  route 0.173ns (54.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[7]/Q
                         net (fo=6, routed)           0.173   500.882    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[7]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.881    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.645%)  route 0.174ns (54.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[8]/Q
                         net (fo=6, routed)           0.174   500.883    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[8]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.882    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.442%)  route 0.224ns (60.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y10         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[1]/Q
                         net (fo=6, routed)           0.224   500.933    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[1]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.933    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.372ns  (logic 0.146ns (39.213%)  route 0.226ns (60.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y12         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDSE (Prop_fdse_C_Q)         0.146   500.708 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/Q
                         net (fo=6, routed)           0.226   500.934    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[11]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.934    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.373ns  (logic 0.146ns (39.094%)  route 0.227ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y12         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/Q
                         net (fo=6, routed)           0.227   500.935    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[9]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.935    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.376ns  (logic 0.146ns (38.857%)  route 0.230ns (61.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[0]/Q
                         net (fo=6, routed)           0.230   500.938    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[0]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.938    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.757%)  route 0.231ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y11         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[6]/Q
                         net (fo=6, routed)           0.231   500.939    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[6]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.939    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.381ns  (logic 0.146ns (38.318%)  route 0.235ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y10         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/Q
                         net (fo=6, routed)           0.235   500.944    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[4]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.944    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.405ns  (logic 0.167ns (41.263%)  route 0.238ns (58.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 500.565 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.565   500.565    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X28Y6          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.167   500.732 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/Q
                         net (fo=6, routed)           0.238   500.969    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[1]
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.874   500.874    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.641    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.824    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                       -500.824    
                         arrival time                         500.969    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.365%)  route 0.245ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y12         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/Q
                         net (fo=6, routed)           0.245   500.952    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[10]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.870   500.870    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.618    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.801    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.801    
                         arrival time                         500.952    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y5   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X29Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X29Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X28Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X29Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X29Y34  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          617  Failing Endpoints,  Worst Slack       -2.974ns,  Total Violation     -701.603ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.902ns  (logic 2.356ns (48.062%)  route 2.546ns (51.938%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.352    10.371    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X14Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.902ns  (logic 2.356ns (48.062%)  route 2.546ns (51.938%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.352    10.371    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X14Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.902ns  (logic 2.356ns (48.062%)  route 2.546ns (51.938%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.352    10.371    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X14Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.902ns  (logic 2.356ns (48.062%)  route 2.546ns (51.938%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.352    10.371    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X14Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.898ns  (logic 2.356ns (48.105%)  route 2.542ns (51.895%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.367    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X15Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.898ns  (logic 2.356ns (48.105%)  route 2.542ns (51.895%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.367    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X15Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.898ns  (logic 2.356ns (48.105%)  route 2.542ns (51.895%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.367    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X15Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.898ns  (logic 2.356ns (48.105%)  route 2.542ns (51.895%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.367    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X15Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.898ns  (logic 2.356ns (48.105%)  route 2.542ns (51.895%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.367    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X15Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.898ns  (logic 2.356ns (48.105%)  route 2.542ns (51.895%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 5.469 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.661     5.469    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y20         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDSE (Prop_fdse_C_Q)         0.459     5.928 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.673     6.601    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X16Y20         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.997 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X16Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/O[0]
                         net (fo=3, routed)           0.729     8.179    MicroBlaze_i/AddressFixer_0/inst/address3[15]
    SLICE_X17Y20         LUT2 (Prop_lut2_I1_O)        0.295     8.474 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.474    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_5_n_0
    SLICE_X17Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.875 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.875    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X17Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.989    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X17Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.793     9.895    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.019 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.367    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X15Y26         FDRE (Setup_fdre_C_R)       -0.429     7.397    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -2.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.086%)  route 0.227ns (54.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[25]/Q
                         net (fo=1, routed)           0.227     1.264    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[25]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3[25]_i_1/O
                         net (fo=1, routed)           0.000     1.309    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[25]
    SLICE_X16Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.121     1.286    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.019%)  route 0.210ns (52.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[8]/Q
                         net (fo=1, routed)           0.210     1.251    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[8]
    SLICE_X19Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.296 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3[8]_i_1/O
                         net (fo=1, routed)           0.000     1.296    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[8]
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.092     1.259    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].reg3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.836%)  route 0.182ns (55.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.562     0.903    <hidden>
    SLICE_X16Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.148     1.051 r  <hidden>
                         net (fo=1, routed)           0.182     1.233    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.832     1.202    <hidden>
    SLICE_X14Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.021     1.194    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.015%)  route 0.209ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.584     0.925    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  <hidden>
                         net (fo=2, routed)           0.209     1.261    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.851     1.221    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.016     1.208    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlaze_i/BRAMMUX_0/inst/Ref0Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.329ns  (logic 0.167ns (50.754%)  route 0.162ns (49.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 3.746 - 2.500 ) 
    Source Clock Delay      (SCD):    0.906ns = ( 3.406 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.565     3.405    MicroBlaze_i/BRAMMUX_0/inst/clk
    SLICE_X6Y7           FDRE                                         r  MicroBlaze_i/BRAMMUX_0/inst/Ref0Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.167     3.572 r  MicroBlaze_i/BRAMMUX_0/inst/Ref0Address_reg[10]/Q
                         net (fo=2, routed)           0.162     3.735    MicroBlaze_i/BlockRam_0/inst/waveRef0AddressB[10]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.876     3.746    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_1
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.281     3.465    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.648    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MicroBlaze_i/BRAMMUX_0/inst/Ref3Address_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.582ns  (logic 0.146ns (25.066%)  route 0.436ns (74.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 3.743 - 2.500 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 3.404 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.563     3.404    MicroBlaze_i/BRAMMUX_0/inst/clk
    SLICE_X14Y4          FDRE                                         r  MicroBlaze_i/BRAMMUX_0/inst/Ref3Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.146     3.549 r  MicroBlaze_i/BRAMMUX_0/inst/Ref3Address_reg[8]/Q
                         net (fo=2, routed)           0.436     3.986    MicroBlaze_i/BlockRam_0/inst/waveRef3AddressB[8]
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.873     3.743    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_1
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.034     3.709    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     3.892    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.986    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.967%)  route 0.268ns (59.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.556     0.897    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y36         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[27]/Q
                         net (fo=1, routed)           0.268     1.306    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[27]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3[27]_i_1/O
                         net (fo=1, routed)           0.000     1.351    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[27]
    SLICE_X18Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.091     1.256    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.980%)  route 0.304ns (62.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/Q
                         net (fo=1, routed)           0.304     1.343    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[23]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.388 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[23].reg3[23]_i_1/O
                         net (fo=1, routed)           0.000     1.388    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[23]
    SLICE_X16Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y38         FDRE (Hold_fdre_C_D)         0.120     1.285    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[23].reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlaze_i/BRAMMUX_0/inst/Ref3Address_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.595ns  (logic 0.146ns (24.549%)  route 0.449ns (75.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 3.743 - 2.500 ) 
    Source Clock Delay      (SCD):    0.904ns = ( 3.404 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.563     3.404    MicroBlaze_i/BRAMMUX_0/inst/clk
    SLICE_X14Y4          FDRE                                         r  MicroBlaze_i/BRAMMUX_0/inst/Ref3Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.146     3.549 r  MicroBlaze_i/BRAMMUX_0/inst/Ref3Address_reg[6]/Q
                         net (fo=2, routed)           0.449     3.998    MicroBlaze_i/BlockRam_0/inst/waveRef3AddressB[6]
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.873     3.743    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_1
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.034     3.709    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     3.892    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                         -3.892    
                         arrival time                           3.998    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.565     0.906    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg[7]/Q
                         net (fo=1, routed)           0.054     1.101    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].reg1_reg
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.146 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.146    MicroBlaze_i/axi_gpio_0/U0/ip2bus_data[7]
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.121     1.040    MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y52  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y52  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y56  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y52  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y52  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y26  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       59.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.148ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.034ns  (logic 0.955ns (31.478%)  route 2.079ns (68.524%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 564.000 - 562.500 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 501.671 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.671   501.671    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.130 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/Q
                         net (fo=1, routed)           0.856   502.986    MicroBlaze_i/Serializer_0/inst/waveIn[2]
    SLICE_X26Y35         LUT6 (Prop_lut6_I1_O)        0.124   503.110 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.292   503.403    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X27Y36         LUT3 (Prop_lut3_I2_O)        0.124   503.527 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.433   503.960    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X27Y36         LUT5 (Prop_lut5_I0_O)        0.124   504.084 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.497   504.581    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.124   504.705 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.705    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.477   563.977    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   560.813 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.412    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091   562.503 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.497   564.000    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.000    
                         clock uncertainty           -0.178   563.822    
    SLICE_X26Y36         FDRE (Setup_fdre_C_D)        0.031   563.853    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.853    
                         arrival time                        -504.705    
  -------------------------------------------------------------------
                         slack                                 59.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.711ns  (logic 0.281ns (39.528%)  route 0.430ns (60.470%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.561   500.561    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X27Y35         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.146   500.707 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[4]/Q
                         net (fo=1, routed)           0.136   500.843    MicroBlaze_i/Serializer_0/inst/waveIn[4]
    SLICE_X27Y35         LUT6 (Prop_lut6_I3_O)        0.045   500.888 r  MicroBlaze_i/Serializer_0/inst/MISO_i_12/O
                         net (fo=1, routed)           0.136   501.024    MicroBlaze_i/Serializer_0/inst/MISO_i_12_n_0
    SLICE_X27Y36         LUT5 (Prop_lut5_I4_O)        0.045   501.069 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.157   501.227    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X26Y36         LUT6 (Prop_lut6_I0_O)        0.045   501.272 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.272    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.811   500.811    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366   499.445 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.973    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029   500.002 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.828   500.830    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.178   501.009    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.092   501.101    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.271    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       26.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.472ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.743ns  (logic 0.524ns (13.999%)  route 3.219ns (86.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.524   470.937 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=12, routed)          3.219   474.156    MicroBlaze_i/BlockRam_0/inst/inWave1[9]
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -474.156    
  -------------------------------------------------------------------
                         slack                                 26.472    

Slack (MET) :             26.484ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.731ns  (logic 0.459ns (12.302%)  route 3.272ns (87.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.459   470.872 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          3.272   474.144    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -474.144    
  -------------------------------------------------------------------
                         slack                                 26.484    

Slack (MET) :             26.485ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.730ns  (logic 0.524ns (14.048%)  route 3.206ns (85.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.524   470.937 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=12, routed)          3.206   474.143    MicroBlaze_i/BlockRam_0/inst/inWave1[9]
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -474.143    
  -------------------------------------------------------------------
                         slack                                 26.485    

Slack (MET) :             26.632ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.580ns  (logic 0.459ns (12.820%)  route 3.121ns (87.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 470.416 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.663   470.416    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.459   470.875 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=12, routed)          3.121   473.996    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y3          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.996    
  -------------------------------------------------------------------
                         slack                                 26.632    

Slack (MET) :             26.765ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.450ns  (logic 0.459ns (13.305%)  route 2.991ns (86.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.459   470.872 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          2.991   473.863    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.863    
  -------------------------------------------------------------------
                         slack                                 26.765    

Slack (MET) :             26.859ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.364ns  (logic 0.459ns (13.644%)  route 2.905ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 501.552 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.459   470.872 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=12, routed)          2.905   473.777    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.552   501.552    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.552    
                         clock uncertainty           -0.178   501.373    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.636    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0
  -------------------------------------------------------------------
                         required time                        500.636    
                         arrival time                        -473.777    
  -------------------------------------------------------------------
                         slack                                 26.859    

Slack (MET) :             26.913ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.299ns  (logic 0.459ns (13.913%)  route 2.840ns (86.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 470.416 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.663   470.416    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.459   470.875 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=12, routed)          2.840   473.715    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.715    
  -------------------------------------------------------------------
                         slack                                 26.913    

Slack (MET) :             26.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.253ns  (logic 0.524ns (16.109%)  route 2.729ns (83.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 501.545 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.524   470.937 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=12, routed)          2.729   473.666    MicroBlaze_i/BlockRam_0/inst/inWave1[9]
    RAMB18_X2Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.545   501.545    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X2Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.545    
                         clock uncertainty           -0.178   501.366    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.629    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1
  -------------------------------------------------------------------
                         required time                        500.629    
                         arrival time                        -473.666    
  -------------------------------------------------------------------
                         slack                                 26.964    

Slack (MET) :             27.078ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.143ns  (logic 0.524ns (16.669%)  route 2.619ns (83.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 501.552 - 500.000 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 470.415 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.662   470.415    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.524   470.939 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=12, routed)          2.619   473.559    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.552   501.552    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.552    
                         clock uncertainty           -0.178   501.373    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.636    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_0
  -------------------------------------------------------------------
                         required time                        500.636    
                         arrival time                        -473.558    
  -------------------------------------------------------------------
                         slack                                 27.078    

Slack (MET) :             27.124ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.098ns  (logic 0.459ns (14.814%)  route 2.639ns (85.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 501.551 - 500.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 470.413 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666   470.416    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524   466.892 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.652    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101   468.753 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.660   470.413    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.459   470.872 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          2.639   473.512    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.551   501.551    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.551    
                         clock uncertainty           -0.178   501.372    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.635    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.635    
                         arrival time                        -473.511    
  -------------------------------------------------------------------
                         slack                                 27.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.928ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.100%)  route 0.296ns (63.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 531.804 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552   531.804    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.167   531.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=12, routed)          0.296   532.266    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.266    
  -------------------------------------------------------------------
                         slack                                 30.928    

Slack (MET) :             30.957ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.488ns  (logic 0.146ns (29.891%)  route 0.342ns (70.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=12, routed)          0.342   532.295    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.295    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             30.986ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.517ns  (logic 0.146ns (28.221%)  route 0.371ns (71.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=12, routed)          0.371   532.324    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.324    
  -------------------------------------------------------------------
                         slack                                 30.986    

Slack (MET) :             30.986ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.517ns  (logic 0.146ns (28.219%)  route 0.371ns (71.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.371   532.324    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.324    
  -------------------------------------------------------------------
                         slack                                 30.986    

Slack (MET) :             30.997ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.529ns  (logic 0.146ns (27.616%)  route 0.383ns (72.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=12, routed)          0.383   532.335    MicroBlaze_i/BlockRam_0/inst/inWave1[1]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.335    
  -------------------------------------------------------------------
                         slack                                 30.997    

Slack (MET) :             31.008ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.539ns  (logic 0.167ns (30.965%)  route 0.372ns (69.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.167   531.974 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=12, routed)          0.372   532.346    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.346    
  -------------------------------------------------------------------
                         slack                                 31.008    

Slack (MET) :             31.013ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.549ns  (logic 0.146ns (26.578%)  route 0.403ns (73.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X17Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=12, routed)          0.403   532.356    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y12         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y12         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.868    
                         clock uncertainty            0.178   501.047    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.343    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1
  -------------------------------------------------------------------
                         required time                       -501.343    
                         arrival time                         532.356    
  -------------------------------------------------------------------
                         slack                                 31.013    

Slack (MET) :             31.035ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.570ns  (logic 0.167ns (29.320%)  route 0.403ns (70.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 531.804 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.552   531.804    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.167   531.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=12, routed)          0.403   532.373    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.373    
  -------------------------------------------------------------------
                         slack                                 31.035    

Slack (MET) :             31.039ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.576ns  (logic 0.146ns (25.363%)  route 0.430ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          0.430   532.382    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y12         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y12         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.868    
                         clock uncertainty            0.178   501.047    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.343    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_1
  -------------------------------------------------------------------
                         required time                       -501.343    
                         arrival time                         532.382    
  -------------------------------------------------------------------
                         slack                                 31.039    

Slack (MET) :             31.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.580ns  (logic 0.167ns (28.769%)  route 0.413ns (71.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y15       BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544   531.794    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050   530.744 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.226    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026   531.252 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X16Y27         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.167   531.974 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=12, routed)          0.413   532.387    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.863   500.863    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.863    
                         clock uncertainty            0.178   501.042    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.338    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.338    
                         arrival time                         532.387    
  -------------------------------------------------------------------
                         slack                                 31.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.951ns  (logic 0.056ns (5.888%)  route 0.895ns (94.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 503.399 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.895   500.895    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X22Y55         LUT3 (Prop_lut3_I2_O)        0.056   500.951 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   500.951    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.558   503.399    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X22Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.399    
                         clock uncertainty           -0.083   503.316    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.018   503.334    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.334    
                         arrival time                        -500.951    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.708ns  (logic 0.100ns (5.855%)  route 1.608ns (94.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 1000.466 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.608  1001.608    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X22Y55         LUT3 (Prop_lut3_I2_O)        0.100  1001.708 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.708    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X22Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.658  1000.466    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X22Y55         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.466    
                         clock uncertainty            0.083  1000.549    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.272  1000.821    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.821    
                         arrival time                        1001.708    
  -------------------------------------------------------------------
                         slack                                  0.887    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.274ns  (logic 0.124ns (5.452%)  route 2.150ns (94.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.150     2.150    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.274 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.274    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.045ns (4.512%)  route 0.952ns (95.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.952     0.952    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.997 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.997    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.830     1.200    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y53         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 0.573ns (18.792%)  route 2.476ns (81.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.846     5.280    <hidden>
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.117     5.397 f  <hidden>
                         net (fo=3, routed)           0.630     6.027    <hidden>
    SLICE_X20Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.500     2.693    <hidden>
    SLICE_X20Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 0.573ns (18.792%)  route 2.476ns (81.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.846     5.280    <hidden>
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.117     5.397 f  <hidden>
                         net (fo=3, routed)           0.630     6.027    <hidden>
    SLICE_X20Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.500     2.693    <hidden>
    SLICE_X20Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 0.573ns (18.792%)  route 2.476ns (81.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.846     5.280    <hidden>
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.117     5.397 f  <hidden>
                         net (fo=3, routed)           0.630     6.027    <hidden>
    SLICE_X20Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.500     2.693    <hidden>
    SLICE_X20Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 0.610ns (20.022%)  route 2.437ns (79.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.905     5.339    <hidden>
    SLICE_X21Y50         LUT1 (Prop_lut1_I0_O)        0.154     5.493 f  <hidden>
                         net (fo=3, routed)           0.532     6.025    <hidden>
    SLICE_X21Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X21Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 0.610ns (20.022%)  route 2.437ns (79.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.905     5.339    <hidden>
    SLICE_X21Y50         LUT1 (Prop_lut1_I0_O)        0.154     5.493 f  <hidden>
                         net (fo=3, routed)           0.532     6.025    <hidden>
    SLICE_X21Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X21Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 0.610ns (20.022%)  route 2.437ns (79.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.905     5.339    <hidden>
    SLICE_X21Y50         LUT1 (Prop_lut1_I0_O)        0.154     5.493 f  <hidden>
                         net (fo=3, routed)           0.532     6.025    <hidden>
    SLICE_X21Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X21Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.869%)  route 2.339ns (80.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.846     5.280    <hidden>
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  <hidden>
                         net (fo=3, routed)           0.493     5.897    <hidden>
    SLICE_X20Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X20Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.869%)  route 2.339ns (80.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.846     5.280    <hidden>
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  <hidden>
                         net (fo=3, routed)           0.493     5.897    <hidden>
    SLICE_X20Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X20Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.869%)  route 2.339ns (80.131%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.846     5.280    <hidden>
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.404 f  <hidden>
                         net (fo=3, routed)           0.493     5.897    <hidden>
    SLICE_X20Y50         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X20Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.580ns (20.534%)  route 2.245ns (79.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.670     2.978    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.905     5.339    <hidden>
    SLICE_X21Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.463 f  <hidden>
                         net (fo=3, routed)           0.340     5.803    <hidden>
    SLICE_X21Y51         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.490     2.682    <hidden>
    SLICE_X21Y51         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.204ns (53.230%)  route 0.179ns (46.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.179     1.324    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.204ns (52.817%)  route 0.182ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.182     1.327    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X6Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.204ns (52.681%)  route 0.183ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.183     1.328    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X6Y36          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y36          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.204ns (52.681%)  route 0.183ns (47.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.183     1.330    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X6Y43          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y43          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.812%)  route 0.197ns (49.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.197     1.342    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X8Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.812%)  route 0.197ns (49.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.197     1.344    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X8Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.010%)  route 0.268ns (58.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.564     0.905    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.148     1.194    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.239 f  <hidden>
                         net (fo=3, routed)           0.119     1.358    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.833     1.203    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.010%)  route 0.268ns (58.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.564     0.905    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.148     1.194    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.239 f  <hidden>
                         net (fo=3, routed)           0.119     1.358    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.833     1.203    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.010%)  route 0.268ns (58.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.564     0.905    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X13Y54         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.148     1.194    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.239 f  <hidden>
                         net (fo=3, routed)           0.119     1.358    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.833     1.203    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.781%)  route 0.282ns (60.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.562     0.903    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.282     1.325    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.370 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.370    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y55         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.830     1.200    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y55         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y15       BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        1.666     4.166    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     0.642 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.402    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.503 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     4.166    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.026ns (2.477%)  route 1.024ns (97.523%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1779, routed)        0.544     0.544    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.050    -0.506 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.002 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.542     0.544    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





