

================================================================
== Vivado HLS Report for 'scaleCompute'
================================================================
* Date:           Wed Mar 18 11:33:25 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 12.938 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.9>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%inscale_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inscale_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:147]   --->   Operation 2 'read' 'inscale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%currindex_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %currindex)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:147]   --->   Operation 3 'read' 'currindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i32 %currindex_read to i20" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 4 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = call i42 @_ssdm_op_BitConcatenate.i42.i20.i22(i20 %trunc_ln728, i22 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 5 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_V = or i42 %p_Val2_s, 2097152" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 6 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i42 %ret_V to i71" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 7 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1193 = zext i32 %inscale_V_read to i71" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 8 'zext' 'zext_ln1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (9.21ns)   --->   "%mul_ln1193 = mul i71 %zext_ln1193, %sext_ln1193" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 9 'mul' 'mul_ln1193' <Predicate = true> <Delay = 9.21> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 9.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (3.72ns)   --->   "%ret_V_8 = add i71 -1125899906842624, %mul_ln1193" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 10 'add' 'ret_V_8' <Predicate = true> <Delay = 3.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i42 @_ssdm_op_PartSelect.i42.i71.i32.i32(i71 %ret_V_8, i32 29, i32 70)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 11 'partselect' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i42 %ssdm_int_V_write_ass" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:158]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ currindex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inscale_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inscale_V_read       (read          ) [ 00]
currindex_read       (read          ) [ 00]
trunc_ln728          (trunc         ) [ 00]
p_Val2_s             (bitconcatenate) [ 00]
ret_V                (or            ) [ 00]
sext_ln1193          (sext          ) [ 00]
zext_ln1193          (zext          ) [ 00]
mul_ln1193           (mul           ) [ 00]
ret_V_8              (add           ) [ 00]
ssdm_int_V_write_ass (partselect    ) [ 00]
ret_ln158            (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="currindex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currindex"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inscale_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inscale_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i20.i22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="inscale_V_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inscale_V_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="currindex_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currindex_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="trunc_ln728_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln728/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="p_Val2_s_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="42" slack="0"/>
<pin id="38" dir="0" index="1" bw="20" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="ret_V_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="42" slack="0"/>
<pin id="46" dir="0" index="1" bw="23" slack="0"/>
<pin id="47" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sext_ln1193_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="42" slack="0"/>
<pin id="52" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln1193_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1193/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mul_ln1193_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="42" slack="0"/>
<pin id="61" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ret_V_8_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="51" slack="0"/>
<pin id="66" dir="0" index="1" bw="71" slack="0"/>
<pin id="67" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ssdm_int_V_write_ass_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="42" slack="0"/>
<pin id="72" dir="0" index="1" bw="71" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="0" index="3" bw="8" slack="0"/>
<pin id="75" dir="1" index="4" bw="42" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="32" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="44" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="50" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="58" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="70" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaleCompute : currindex | {1 }
	Port: scaleCompute : inscale_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		ret_V : 2
		sext_ln1193 : 2
		mul_ln1193 : 3
		ret_V_8 : 4
		ssdm_int_V_write_ass : 5
		ret_ln158 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |        ret_V_8_fu_64       |    0    |    0    |    78   |
|----------|----------------------------|---------|---------|---------|
|    mul   |      mul_ln1193_fu_58      |    4    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|   read   |  inscale_V_read_read_fu_20 |    0    |    0    |    0    |
|          |  currindex_read_read_fu_26 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln728_fu_32     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|       p_Val2_s_fu_36       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |         ret_V_fu_44        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln1193_fu_50     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln1193_fu_54     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect| ssdm_int_V_write_ass_fu_70 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   104   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |   104  |
+-----------+--------+--------+--------+
