var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[19.0236, 10.3917, 9.33977, 26.502, 2.43742], "total":[82767, 159598, 719, 37, 301], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[65540, 131080, 176, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"mmul", "compute_units":1, "type":"function", "total_percent":[3.37616, 2.23853, 1.35575, 19.941, 2.43742], "total_kernel_resources":[13106, 23166.7, 541, 36.5, 301], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1221, 2634.68, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"C_block_form.cl:50 (Awrk)", "type":"resource", "data":[0, 0, 32, 0, 0], "debug":[[{"filename":"C_block_form.cl", "line":50}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"16384 bytes", "Implemented size":"49152 bytes", "Memory Usage":"32 RAMs", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"3", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 49152 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n16384B requested,\\n49152B implemented."}]}, {"name":"C_block_form.cl:50 (Bwrk)", "type":"resource", "data":[33, 1536, 352, 0, 0], "debug":[[{"filename":"C_block_form.cl", "line":50}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"16384 bytes", "Implemented size":"540672 bytes", "Memory Usage":"352 RAMs", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"11", "Number of private copies":"3", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 540672 bytes, stall-free, 32 reads and 1 write. "}, {"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 4.57 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."}, {"type":"text", "text":"For each bank, 11 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n16384B requested,\\n540672B implemented."}]}, {"name":"mmul.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[94, 306, 0, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[94, 306, 0, 0, 14]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"C_block_form.cl:79", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":79}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"C_block_form.cl:87", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":87}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"C_block_form.cl:93", "type":"resource", "data":[76, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":93}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[44, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"mmul.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2264, 5296, 57, 0, 220], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2264, 5296, 57, 0, 220]}]}, {"name":"Feedback", "type":"resource", "data":[41, 34, 15, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"C_block_form.cl:87", "type":"resource", "data":[41, 34, 15, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":87}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 10, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"C_block_form.cl:87", "type":"resource", "data":[61, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":87}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"C_block_form.cl:93", "type":"resource", "data":[3131, 4323, 42, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":93}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[59, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"C_block_form.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"C_block_form.cl:94", "type":"resource", "data":[3136, 4323, 42, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":94}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[64, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"C_block_form.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"C_block_form.cl:96", "type":"resource", "data":[10, 9, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":96}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"C_block_form.cl:102", "type":"resource", "data":[2403, 2416, 0, 32, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "children":[{"name":"1-bit Or", "type":"resource", "count":30, "data":[30, 5, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":16, "data":[0, 0, 0, 32, 0]}, {"name":"Load", "type":"resource", "count":33, "data":[2339, 2345, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"C_block_form.cl", "line":"50"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":2, "data":[34, 66, 0, 0, 0]}], "replace_name":"true"}, {"name":"C_block_form.cl:104", "type":"resource", "data":[32, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":104}]], "children":[{"name":"1-bit Or", "type":"resource", "count":32, "data":[32, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"C_block_form.cl:106", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"mmul.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[48, 137, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 137, 0, 0, 4]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"C_block_form.cl:110", "type":"resource", "data":[455, 2128, 0, 1.5, 31], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":110}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[69,56,16,0,22],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1221,2634.68,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"128 words","Bank width":"1024 bits","Implemented size":"49152 bytes","Local memory":"Stall-free","Memory Usage":"32 RAMs","Number of banks":"1","Number of private copies":"3","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","type":"table"},{"text":"Stall-free,\\n16384B requested,\\n49152B implemented.","type":"brief"}],"name":"C_block_form.cl:50 (Awrk)","type":"resource"},{"data":[33,1536,352,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 540672 bytes, stall-free, 32 reads and 1 write. ","type":"text"},{"text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 4.57 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor.","type":"text"},{"text":"For each bank, 11 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"4096 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"540672 bytes","Local memory":"Stall-free","Memory Usage":"352 RAMs","Number of banks":"1","Number of private copies":"3","Number of replicates":"11","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","type":"table"},{"text":"Stall-free,\\n16384B requested,\\n540672B implemented.","type":"brief"}],"name":"C_block_form.cl:50 (Bwrk)","type":"resource"},{"children":[{"count":3,"data":[2406,5739,57,0,238],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[2406,5739,57,0,238],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"79"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":79}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[44,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"87"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"87"}]],"name":"32-bit Select","type":"resource"}],"data":[70,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":87}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[76,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"Load","type":"resource"},{"count":1,"data":[59,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"Store","type":"resource"}],"data":[3207,4323,42,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":93}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"94"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"94"}]],"name":"Load","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"94"}]],"name":"Store","type":"resource"}],"data":[3136,4323,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":94}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"96"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"96"}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[10,9,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":96}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":30,"data":[30,5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[0,0,0,32,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":33,"data":[2339,2345,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"Load","type":"resource"},{"count":2,"data":[34,66,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[2403,2416,0,32,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":102}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[32,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"104"}]],"name":"1-bit Or","type":"resource"}],"data":[32,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":104}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"106"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":106}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"110"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"110"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"110"}]],"name":"Store","type":"resource"}],"data":[455,2128,0,1.5,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":110}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:110","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13106,23166.68,541,36.5,301],"debug":[[{"filename":"C_block_form.cl","line":50}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"mmul","total_kernel_resources":[13106,23166.7,541,36.5,301],"total_percent":[3.37616,2.23853,1.35575,19.941,2.43742],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[17227,28517.68,543,36.5,301],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[82767,159598,719,37,301],"total_percent":[19.0236,10.3917,9.33977,26.502,2.43742],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"mmul", "children":[{"type":"bb", "id":3, "name":"mmul.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":4, "name":"mmul.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":93}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"1", "Latency":"159", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"1", "Latency":"159", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":93}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Awrk", "Start Cycle":"161", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":94}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Bwrk", "Start Cycle":"161", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Awrk", "Start Cycle":"294", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"293", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"296", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"299", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"302", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"305", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"308", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"311", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"314", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"317", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"320", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"323", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"326", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"329", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"332", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"335", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"338", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"341", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"344", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"347", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"350", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"353", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"356", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"359", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"362", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"365", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":102}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Bwrk", "Start Cycle":"368", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":87}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"45"}]}, {"type":"inst", "id":45, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"528", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"528", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"mmul.B2", "children":[{"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":110}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":47, "name":"End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10"}]}, {"type":"memtype", "id":48, "name":"Local Memory", "children":[{"type":"memsys", "id":49, "name":"Awrk", "debug":[[{"filename":"C_block_form.cl", "line":50}]], "details":[{"type":"table", "Requested size":"16384 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"128 words", "Number of replicates":"1", "Number of private copies":"3", "Additional Information":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":53, "name":"Bwrk", "debug":[[{"filename":"C_block_form.cl", "line":50}]], "details":[{"type":"table", "Requested size":"16384 bytes", "Implemented size":"180224 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"11", "Number of private copies":"3", "Additional Information":[{"type":"text", "text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"For each bank, 11 replicates were created to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":88, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":49, "to":10}, {"from":8, "to":49}, {"from":53, "to":11}, {"from":53, "to":12}, {"from":53, "to":13}, {"from":53, "to":14}, {"from":53, "to":15}, {"from":53, "to":16}, {"from":53, "to":17}, {"from":53, "to":18}, {"from":53, "to":19}, {"from":53, "to":20}, {"from":53, "to":21}, {"from":53, "to":22}, {"from":53, "to":23}, {"from":53, "to":24}, {"from":53, "to":25}, {"from":53, "to":26}, {"from":53, "to":27}, {"from":53, "to":28}, {"from":53, "to":29}, {"from":53, "to":30}, {"from":53, "to":31}, {"from":53, "to":32}, {"from":53, "to":33}, {"from":53, "to":34}, {"from":53, "to":35}, {"from":53, "to":36}, {"from":53, "to":37}, {"from":53, "to":38}, {"from":53, "to":39}, {"from":53, "to":40}, {"from":53, "to":41}, {"from":53, "to":42}, {"from":9, "to":53}, {"from":45, "to":44}, {"from":3, "to":44}, {"from":6, "to":45}, {"from":7, "to":45}, {"from":8, "to":45}, {"from":9, "to":45}, {"from":10, "to":45}, {"from":11, "to":45}, {"from":12, "to":45}, {"from":13, "to":45}, {"from":14, "to":45}, {"from":15, "to":45}, {"from":16, "to":45}, {"from":17, "to":45}, {"from":18, "to":45}, {"from":19, "to":45}, {"from":20, "to":45}, {"from":21, "to":45}, {"from":22, "to":45}, {"from":23, "to":45}, {"from":24, "to":45}, {"from":25, "to":45}, {"from":26, "to":45}, {"from":27, "to":45}, {"from":28, "to":45}, {"from":29, "to":45}, {"from":30, "to":45}, {"from":31, "to":45}, {"from":32, "to":45}, {"from":33, "to":45}, {"from":34, "to":45}, {"from":35, "to":45}, {"from":36, "to":45}, {"from":37, "to":45}, {"from":38, "to":45}, {"from":39, "to":45}, {"from":40, "to":45}, {"from":41, "to":45}, {"from":42, "to":45}, {"from":45, "to":46}, {"from":43, "to":47}, {"from":44, "to":6}, {"from":44, "to":7}, {"from":6, "to":8}, {"from":7, "to":9}, {"from":44, "to":10}, {"from":44, "to":11}, {"from":44, "to":12}, {"from":44, "to":13}, {"from":44, "to":14}, {"from":44, "to":15}, {"from":44, "to":16}, {"from":44, "to":17}, {"from":44, "to":18}, {"from":44, "to":19}, {"from":44, "to":20}, {"from":44, "to":21}, {"from":44, "to":22}, {"from":44, "to":23}, {"from":44, "to":24}, {"from":44, "to":25}, {"from":44, "to":26}, {"from":44, "to":27}, {"from":44, "to":28}, {"from":44, "to":29}, {"from":44, "to":30}, {"from":44, "to":31}, {"from":44, "to":32}, {"from":44, "to":33}, {"from":44, "to":34}, {"from":44, "to":35}, {"from":44, "to":36}, {"from":44, "to":37}, {"from":44, "to":38}, {"from":44, "to":39}, {"from":44, "to":40}, {"from":44, "to":41}, {"from":44, "to":42}, {"from":46, "to":43}, {"from":88, "to":7}, {"from":88, "to":6}, {"from":43, "to":88}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: mmul", "data":["", "", ""], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":50}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"mmul.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":87}]], "details":[{"type":"brief", "text":"Thread capacity = 640"}, {"type":"text", "text":"Thread capacity = 640"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"C_block_form.cl", "line":101}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"mmul", "id":1528800480, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":57}]], "type":"kernel", "children":[{"name":"mmul.B0", "id":1528466352, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"mmul.B1", "id":1528458032, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"528.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":87}]], "type":"loop"}, {"name":"mmul.B2", "id":1528458112, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"10.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"mmul", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Maximum workgroup size: 128"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":50}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"mmul", "data":[13106, 23166.7, 541, 36.5, 301], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":50}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[65540, 131080, 176, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[82767, 159597, 719, 36, 301], "data_percent":[9.68715, 9.33977, 26.502, 2.43742]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":93}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "line":94}]]}]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "name":"C_block_form.cl", "has_active_debug_locs":false, "absName":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl", "content":"//-------------------------------------------------------------\012//\012//  PROGRAM: Blocked Matrix Multipliplication kernel\012//\012//  PURPOSE: Computes an element of the proudct matrix\012//\012//              C = A * B\012//\012//           Using the well known blocked algorithm.  \012//\012//           To derive this algorithm, start with the naive\012//           triply nested loop algorithm with a dot product \012//           for each element of C.  Decompose each loop \012//           into blocks of size blcksz.  This gives you 6\012//           nested loops with three loops over blocks\012//           and three loops over indices inside the blocks.\012// \012//           Rearrange the loops to put the 3 loops over blocks \012//           at the outermost loops of the loop nest.  You'll\012//           see that the three \"inner\" loops are just the \012//           regular matrix product between blocks.\012//\012//           The algorithms is simple.  Keeping all the indices\012//           straight is not.  We will use the following \012//           conventions:\012//\012//             i,j,k            ... indices of full, global matrices \012//             Iblk, Jblk, Kblk ... indices of matrix blocks\012//             iloc, jloc, kloc ... indices inside blocks\012//                 \012//  HISTORY: Written by Tim Mattson, November 2013 \012//           Updated by Simon McIntosh-Smith, August 2014 \012//\012//  LICENSE: This work is licensed under the Creative Commons\012//           Attribution 4.0 International License.\012//           To view a copy of this license, visit\012//           http://creativecommons.org/licenses/by/4.0/\012//           or send a letter to:\012//              Creative Commons,\012//              444 Castro Street, Suite 900,\012//              Mountain View, California, 94041, USA.\012//\012//-------------------------------------------------------------\012\012// It turns out that the compiler generates much better code if\012// we \"hardwire\" this block size.  16 works well for an NVIDIA \012// GPU, 32 works well for a CPU\012#define blksz 32\012\012__kernel void mmul(\012                const unsigned int             N,\012                __global const float* restrict A,\012                __global const float* restrict B,\012                __global       float* restrict C,\012                __local        float* restrict Awrk,\012                __local        float* restrict Bwrk)\012{\012    int kloc, Kblk;\012    float Ctmp=0.0f;\012\012    //  This work-item will compute element C(i,j)\012    const int i = get_global_id(0);\012    const int j = get_global_id(1);\012\012    // Element C(i,j) is in block C(Iblk,Jblk)\012    const int Iblk = get_group_id(0);\012    const int Jblk = get_group_id(1);\012\012    // C(i,j) is element C(iloc, jloc) of block C(Iblk, Jblk)\012    const int iloc = get_local_id(0);\012    const int jloc = get_local_id(1);\012\012    // The number of blocks are the same in each dimension\012    const int Num_BLK = N/blksz;\012\012    // Setup the upper-left-corner (base address) for the A and\012    // B blocks plus the increments to advance base addresses as\012    // we loop over blocks\012          int Abase = Jblk*N*blksz;    \012    const int Ainc  = blksz;\012\012          int Bbase = Iblk*blksz;\012    const int Binc  = blksz*N;\012\012\012    // C(Iblk,Jblk) = (sum over Kblk) A(Iblk,Kblk)*B(Kblk,Jblk)\012    for (Kblk = 0;  Kblk<Num_BLK;  Kblk++)\012    {\012       // Load A(Iblk,Kblk) and B(Kblk,Jblk) into local memory.\012       // Each work-item loads a single element of the two blocks\012       // which are shared with the entire work-group.\012\012       Awrk[jloc*blksz+iloc] = A[Abase+jloc*N+iloc];\012       Bwrk[jloc*blksz+iloc] = B[Bbase+jloc*N+iloc];\012\012       barrier(CLK_LOCAL_MEM_FENCE);\012\012       // Compute dot products over local blocks to find\012       // the contribution to C(i,j) from this block\012       #pragma unroll\012       for (kloc=0; kloc<blksz; kloc++)\012          Ctmp += Awrk[jloc*blksz+kloc] * Bwrk[kloc*blksz+iloc];\012\012       barrier(CLK_LOCAL_MEM_FENCE);\012       Abase += Ainc;\012       Bbase += Binc;\012    }\012 \012    // update global C matrix \012    C[j*N+i] = Ctmp;\012\012}\012"}];
var alpha_viewer=false;