
Onedof_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dee8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800e0c0  0800e0c0  0000f0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e1a8  0800e1a8  00010328  2**0
                  CONTENTS
  4 .ARM          00000008  0800e1a8  0800e1a8  0000f1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e1b0  0800e1b0  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e1b0  0800e1b0  0000f1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e1b4  0800e1b4  0000f1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000328  20000000  0800e1b8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000148c  20000328  0800e4e0  00010328  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200017b4  0800e4e0  000107b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010328  2**0
                  CONTENTS, READONLY
 12 .debug_info   000261e1  00000000  00000000  00010358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004419  00000000  00000000  00036539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001978  00000000  00000000  0003a958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013e7  00000000  00000000  0003c2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b989  00000000  00000000  0003d6b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026f6a  00000000  00000000  00069040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117516  00000000  00000000  0008ffaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a74c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000718c  00000000  00000000  001a7504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001ae690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000328 	.word	0x20000328
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800e0a8 	.word	0x0800e0a8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000032c 	.word	0x2000032c
 8000214:	0800e0a8 	.word	0x0800e0a8

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_d2uiz>:
 8000b40:	004a      	lsls	r2, r1, #1
 8000b42:	d211      	bcs.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b44:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b48:	d211      	bcs.n	8000b6e <__aeabi_d2uiz+0x2e>
 8000b4a:	d50d      	bpl.n	8000b68 <__aeabi_d2uiz+0x28>
 8000b4c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b50:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b54:	d40e      	bmi.n	8000b74 <__aeabi_d2uiz+0x34>
 8000b56:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b72:	d102      	bne.n	8000b7a <__aeabi_d2uiz+0x3a>
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	4770      	bx	lr
 8000b7a:	f04f 0000 	mov.w	r0, #0
 8000b7e:	4770      	bx	lr

08000b80 <__aeabi_d2f>:
 8000b80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b88:	bf24      	itt	cs
 8000b8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b92:	d90d      	bls.n	8000bb0 <__aeabi_d2f+0x30>
 8000b94:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ba0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ba4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba8:	bf08      	it	eq
 8000baa:	f020 0001 	biceq.w	r0, r0, #1
 8000bae:	4770      	bx	lr
 8000bb0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bb4:	d121      	bne.n	8000bfa <__aeabi_d2f+0x7a>
 8000bb6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bba:	bfbc      	itt	lt
 8000bbc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bc0:	4770      	bxlt	lr
 8000bc2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bc6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bca:	f1c2 0218 	rsb	r2, r2, #24
 8000bce:	f1c2 0c20 	rsb	ip, r2, #32
 8000bd2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bda:	bf18      	it	ne
 8000bdc:	f040 0001 	orrne.w	r0, r0, #1
 8000be0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bec:	ea40 000c 	orr.w	r0, r0, ip
 8000bf0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf8:	e7cc      	b.n	8000b94 <__aeabi_d2f+0x14>
 8000bfa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfe:	d107      	bne.n	8000c10 <__aeabi_d2f+0x90>
 8000c00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c04:	bf1e      	ittt	ne
 8000c06:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c0a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c0e:	4770      	bxne	lr
 8000c10:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c14:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c18:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <__aeabi_uldivmod>:
 8000c20:	b953      	cbnz	r3, 8000c38 <__aeabi_uldivmod+0x18>
 8000c22:	b94a      	cbnz	r2, 8000c38 <__aeabi_uldivmod+0x18>
 8000c24:	2900      	cmp	r1, #0
 8000c26:	bf08      	it	eq
 8000c28:	2800      	cmpeq	r0, #0
 8000c2a:	bf1c      	itt	ne
 8000c2c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c30:	f04f 30ff 	movne.w	r0, #4294967295
 8000c34:	f000 b96a 	b.w	8000f0c <__aeabi_idiv0>
 8000c38:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c40:	f000 f806 	bl	8000c50 <__udivmoddi4>
 8000c44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4c:	b004      	add	sp, #16
 8000c4e:	4770      	bx	lr

08000c50 <__udivmoddi4>:
 8000c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c54:	9d08      	ldr	r5, [sp, #32]
 8000c56:	460c      	mov	r4, r1
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d14e      	bne.n	8000cfa <__udivmoddi4+0xaa>
 8000c5c:	4694      	mov	ip, r2
 8000c5e:	458c      	cmp	ip, r1
 8000c60:	4686      	mov	lr, r0
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	d962      	bls.n	8000d2e <__udivmoddi4+0xde>
 8000c68:	b14a      	cbz	r2, 8000c7e <__udivmoddi4+0x2e>
 8000c6a:	f1c2 0320 	rsb	r3, r2, #32
 8000c6e:	4091      	lsls	r1, r2
 8000c70:	fa20 f303 	lsr.w	r3, r0, r3
 8000c74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c78:	4319      	orrs	r1, r3
 8000c7a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c82:	fa1f f68c 	uxth.w	r6, ip
 8000c86:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c8a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c8e:	fb07 1114 	mls	r1, r7, r4, r1
 8000c92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c96:	fb04 f106 	mul.w	r1, r4, r6
 8000c9a:	4299      	cmp	r1, r3
 8000c9c:	d90a      	bls.n	8000cb4 <__udivmoddi4+0x64>
 8000c9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ca6:	f080 8112 	bcs.w	8000ece <__udivmoddi4+0x27e>
 8000caa:	4299      	cmp	r1, r3
 8000cac:	f240 810f 	bls.w	8000ece <__udivmoddi4+0x27e>
 8000cb0:	3c02      	subs	r4, #2
 8000cb2:	4463      	add	r3, ip
 8000cb4:	1a59      	subs	r1, r3, r1
 8000cb6:	fa1f f38e 	uxth.w	r3, lr
 8000cba:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbe:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cc6:	fb00 f606 	mul.w	r6, r0, r6
 8000cca:	429e      	cmp	r6, r3
 8000ccc:	d90a      	bls.n	8000ce4 <__udivmoddi4+0x94>
 8000cce:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cd6:	f080 80fc 	bcs.w	8000ed2 <__udivmoddi4+0x282>
 8000cda:	429e      	cmp	r6, r3
 8000cdc:	f240 80f9 	bls.w	8000ed2 <__udivmoddi4+0x282>
 8000ce0:	4463      	add	r3, ip
 8000ce2:	3802      	subs	r0, #2
 8000ce4:	1b9b      	subs	r3, r3, r6
 8000ce6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cea:	2100      	movs	r1, #0
 8000cec:	b11d      	cbz	r5, 8000cf6 <__udivmoddi4+0xa6>
 8000cee:	40d3      	lsrs	r3, r2
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	d905      	bls.n	8000d0a <__udivmoddi4+0xba>
 8000cfe:	b10d      	cbz	r5, 8000d04 <__udivmoddi4+0xb4>
 8000d00:	e9c5 0100 	strd	r0, r1, [r5]
 8000d04:	2100      	movs	r1, #0
 8000d06:	4608      	mov	r0, r1
 8000d08:	e7f5      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000d0a:	fab3 f183 	clz	r1, r3
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d146      	bne.n	8000da0 <__udivmoddi4+0x150>
 8000d12:	42a3      	cmp	r3, r4
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xcc>
 8000d16:	4290      	cmp	r0, r2
 8000d18:	f0c0 80f0 	bcc.w	8000efc <__udivmoddi4+0x2ac>
 8000d1c:	1a86      	subs	r6, r0, r2
 8000d1e:	eb64 0303 	sbc.w	r3, r4, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	2d00      	cmp	r5, #0
 8000d26:	d0e6      	beq.n	8000cf6 <__udivmoddi4+0xa6>
 8000d28:	e9c5 6300 	strd	r6, r3, [r5]
 8000d2c:	e7e3      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000d2e:	2a00      	cmp	r2, #0
 8000d30:	f040 8090 	bne.w	8000e54 <__udivmoddi4+0x204>
 8000d34:	eba1 040c 	sub.w	r4, r1, ip
 8000d38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d3c:	fa1f f78c 	uxth.w	r7, ip
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d46:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d4a:	fb08 4416 	mls	r4, r8, r6, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb07 f006 	mul.w	r0, r7, r6
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x11c>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x11a>
 8000d64:	4298      	cmp	r0, r3
 8000d66:	f200 80cd 	bhi.w	8000f04 <__udivmoddi4+0x2b4>
 8000d6a:	4626      	mov	r6, r4
 8000d6c:	1a1c      	subs	r4, r3, r0
 8000d6e:	fa1f f38e 	uxth.w	r3, lr
 8000d72:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d76:	fb08 4410 	mls	r4, r8, r0, r4
 8000d7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7e:	fb00 f707 	mul.w	r7, r0, r7
 8000d82:	429f      	cmp	r7, r3
 8000d84:	d908      	bls.n	8000d98 <__udivmoddi4+0x148>
 8000d86:	eb1c 0303 	adds.w	r3, ip, r3
 8000d8a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d8e:	d202      	bcs.n	8000d96 <__udivmoddi4+0x146>
 8000d90:	429f      	cmp	r7, r3
 8000d92:	f200 80b0 	bhi.w	8000ef6 <__udivmoddi4+0x2a6>
 8000d96:	4620      	mov	r0, r4
 8000d98:	1bdb      	subs	r3, r3, r7
 8000d9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d9e:	e7a5      	b.n	8000cec <__udivmoddi4+0x9c>
 8000da0:	f1c1 0620 	rsb	r6, r1, #32
 8000da4:	408b      	lsls	r3, r1
 8000da6:	fa22 f706 	lsr.w	r7, r2, r6
 8000daa:	431f      	orrs	r7, r3
 8000dac:	fa20 fc06 	lsr.w	ip, r0, r6
 8000db0:	fa04 f301 	lsl.w	r3, r4, r1
 8000db4:	ea43 030c 	orr.w	r3, r3, ip
 8000db8:	40f4      	lsrs	r4, r6
 8000dba:	fa00 f801 	lsl.w	r8, r0, r1
 8000dbe:	0c38      	lsrs	r0, r7, #16
 8000dc0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dc4:	fbb4 fef0 	udiv	lr, r4, r0
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	fb00 441e 	mls	r4, r0, lr, r4
 8000dd0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd4:	fb0e f90c 	mul.w	r9, lr, ip
 8000dd8:	45a1      	cmp	r9, r4
 8000dda:	fa02 f201 	lsl.w	r2, r2, r1
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x1a6>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000de6:	f080 8084 	bcs.w	8000ef2 <__udivmoddi4+0x2a2>
 8000dea:	45a1      	cmp	r9, r4
 8000dec:	f240 8081 	bls.w	8000ef2 <__udivmoddi4+0x2a2>
 8000df0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	eba4 0409 	sub.w	r4, r4, r9
 8000dfa:	fa1f f983 	uxth.w	r9, r3
 8000dfe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e02:	fb00 4413 	mls	r4, r0, r3, r4
 8000e06:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x1d2>
 8000e12:	193c      	adds	r4, r7, r4
 8000e14:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e18:	d267      	bcs.n	8000eea <__udivmoddi4+0x29a>
 8000e1a:	45a4      	cmp	ip, r4
 8000e1c:	d965      	bls.n	8000eea <__udivmoddi4+0x29a>
 8000e1e:	3b02      	subs	r3, #2
 8000e20:	443c      	add	r4, r7
 8000e22:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e26:	fba0 9302 	umull	r9, r3, r0, r2
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	429c      	cmp	r4, r3
 8000e30:	46ce      	mov	lr, r9
 8000e32:	469c      	mov	ip, r3
 8000e34:	d351      	bcc.n	8000eda <__udivmoddi4+0x28a>
 8000e36:	d04e      	beq.n	8000ed6 <__udivmoddi4+0x286>
 8000e38:	b155      	cbz	r5, 8000e50 <__udivmoddi4+0x200>
 8000e3a:	ebb8 030e 	subs.w	r3, r8, lr
 8000e3e:	eb64 040c 	sbc.w	r4, r4, ip
 8000e42:	fa04 f606 	lsl.w	r6, r4, r6
 8000e46:	40cb      	lsrs	r3, r1
 8000e48:	431e      	orrs	r6, r3
 8000e4a:	40cc      	lsrs	r4, r1
 8000e4c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e50:	2100      	movs	r1, #0
 8000e52:	e750      	b.n	8000cf6 <__udivmoddi4+0xa6>
 8000e54:	f1c2 0320 	rsb	r3, r2, #32
 8000e58:	fa20 f103 	lsr.w	r1, r0, r3
 8000e5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e60:	fa24 f303 	lsr.w	r3, r4, r3
 8000e64:	4094      	lsls	r4, r2
 8000e66:	430c      	orrs	r4, r1
 8000e68:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e6c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e70:	fa1f f78c 	uxth.w	r7, ip
 8000e74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e78:	fb08 3110 	mls	r1, r8, r0, r3
 8000e7c:	0c23      	lsrs	r3, r4, #16
 8000e7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e82:	fb00 f107 	mul.w	r1, r0, r7
 8000e86:	4299      	cmp	r1, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x24c>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e92:	d22c      	bcs.n	8000eee <__udivmoddi4+0x29e>
 8000e94:	4299      	cmp	r1, r3
 8000e96:	d92a      	bls.n	8000eee <__udivmoddi4+0x29e>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4463      	add	r3, ip
 8000e9c:	1a5b      	subs	r3, r3, r1
 8000e9e:	b2a4      	uxth	r4, r4
 8000ea0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ea4:	fb08 3311 	mls	r3, r8, r1, r3
 8000ea8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000eac:	fb01 f307 	mul.w	r3, r1, r7
 8000eb0:	42a3      	cmp	r3, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x276>
 8000eb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ebc:	d213      	bcs.n	8000ee6 <__udivmoddi4+0x296>
 8000ebe:	42a3      	cmp	r3, r4
 8000ec0:	d911      	bls.n	8000ee6 <__udivmoddi4+0x296>
 8000ec2:	3902      	subs	r1, #2
 8000ec4:	4464      	add	r4, ip
 8000ec6:	1ae4      	subs	r4, r4, r3
 8000ec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ecc:	e739      	b.n	8000d42 <__udivmoddi4+0xf2>
 8000ece:	4604      	mov	r4, r0
 8000ed0:	e6f0      	b.n	8000cb4 <__udivmoddi4+0x64>
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	e706      	b.n	8000ce4 <__udivmoddi4+0x94>
 8000ed6:	45c8      	cmp	r8, r9
 8000ed8:	d2ae      	bcs.n	8000e38 <__udivmoddi4+0x1e8>
 8000eda:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ede:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ee2:	3801      	subs	r0, #1
 8000ee4:	e7a8      	b.n	8000e38 <__udivmoddi4+0x1e8>
 8000ee6:	4631      	mov	r1, r6
 8000ee8:	e7ed      	b.n	8000ec6 <__udivmoddi4+0x276>
 8000eea:	4603      	mov	r3, r0
 8000eec:	e799      	b.n	8000e22 <__udivmoddi4+0x1d2>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e7d4      	b.n	8000e9c <__udivmoddi4+0x24c>
 8000ef2:	46d6      	mov	lr, sl
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1a6>
 8000ef6:	4463      	add	r3, ip
 8000ef8:	3802      	subs	r0, #2
 8000efa:	e74d      	b.n	8000d98 <__udivmoddi4+0x148>
 8000efc:	4606      	mov	r6, r0
 8000efe:	4623      	mov	r3, r4
 8000f00:	4608      	mov	r0, r1
 8000f02:	e70f      	b.n	8000d24 <__udivmoddi4+0xd4>
 8000f04:	3e02      	subs	r6, #2
 8000f06:	4463      	add	r3, ip
 8000f08:	e730      	b.n	8000d6c <__udivmoddi4+0x11c>
 8000f0a:	bf00      	nop

08000f0c <__aeabi_idiv0>:
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop

08000f10 <Vacuum_Status>:
uint16_t countPlace = 0;
uint16_t state = 0;
uint8_t set_shelves_state = 0;
ModbusHandleTypedef hmodbus;

void Vacuum_Status(EFF* eff){
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
    //Vacuum On
    if (registerFrame[0x02].U16 == 1){
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <Vacuum_Status+0x48>)
 8000f1a:	889b      	ldrh	r3, [r3, #4]
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d10b      	bne.n	8000f38 <Vacuum_Status+0x28>
        strcpy(Vacuum, "On");
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <Vacuum_Status+0x4c>)
 8000f22:	4a0f      	ldr	r2, [pc, #60]	@ (8000f60 <Vacuum_Status+0x50>)
 8000f24:	6812      	ldr	r2, [r2, #0]
 8000f26:	4611      	mov	r1, r2
 8000f28:	8019      	strh	r1, [r3, #0]
 8000f2a:	3302      	adds	r3, #2
 8000f2c:	0c12      	lsrs	r2, r2, #16
 8000f2e:	701a      	strb	r2, [r3, #0]
        eff -> solenoid_command[0] = 1;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2201      	movs	r2, #1
 8000f34:	709a      	strb	r2, [r3, #2]
    //Vacuum Off
    else if (registerFrame[0x02].U16 == 0){
        strcpy(Vacuum, "Off");
        eff -> solenoid_command[0] = 0;
    }
}
 8000f36:	e009      	b.n	8000f4c <Vacuum_Status+0x3c>
    else if (registerFrame[0x02].U16 == 0){
 8000f38:	4b07      	ldr	r3, [pc, #28]	@ (8000f58 <Vacuum_Status+0x48>)
 8000f3a:	889b      	ldrh	r3, [r3, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d105      	bne.n	8000f4c <Vacuum_Status+0x3c>
        strcpy(Vacuum, "Off");
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <Vacuum_Status+0x4c>)
 8000f42:	4a08      	ldr	r2, [pc, #32]	@ (8000f64 <Vacuum_Status+0x54>)
 8000f44:	601a      	str	r2, [r3, #0]
        eff -> solenoid_command[0] = 0;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	709a      	strb	r2, [r3, #2]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	20000ecc 	.word	0x20000ecc
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	0800e0c0 	.word	0x0800e0c0
 8000f64:	0066664f 	.word	0x0066664f

08000f68 <Gripper_Movement_Status>:

void Gripper_Movement_Status(EFF* eff){
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
    //Movement Forward (push)
    if (registerFrame[0x03].U16 == 1){
 8000f70:	4b2a      	ldr	r3, [pc, #168]	@ (800101c <Gripper_Movement_Status+0xb4>)
 8000f72:	88db      	ldrh	r3, [r3, #6]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d123      	bne.n	8000fc0 <Gripper_Movement_Status+0x58>
        strcpy(Gripper, "Forward");
 8000f78:	4b29      	ldr	r3, [pc, #164]	@ (8001020 <Gripper_Movement_Status+0xb8>)
 8000f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8001024 <Gripper_Movement_Status+0xbc>)
 8000f7c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f80:	e883 0003 	stmia.w	r3, {r0, r1}
        // if pull reed switch is activate
        if(eff -> actual_status[0] == 1 && eff -> actual_status[1] == 0){
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d10a      	bne.n	8000fa2 <Gripper_Movement_Status+0x3a>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	785b      	ldrb	r3, [r3, #1]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d106      	bne.n	8000fa2 <Gripper_Movement_Status+0x3a>
			eff -> solenoid_command[1] = 1;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2201      	movs	r2, #1
 8000f98:	70da      	strb	r2, [r3, #3]
			eff -> solenoid_command[2] = 0;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	711a      	strb	r2, [r3, #4]
 8000fa0:	e035      	b.n	800100e <Gripper_Movement_Status+0xa6>
        }
        // if push reed switch is activate
        else if(eff -> actual_status[0] == 0 && eff -> actual_status[1] == 1){
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d131      	bne.n	800100e <Gripper_Movement_Status+0xa6>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	785b      	ldrb	r3, [r3, #1]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d12d      	bne.n	800100e <Gripper_Movement_Status+0xa6>
        	eff -> solenoid_command[1] = 0;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	70da      	strb	r2, [r3, #3]
			eff -> solenoid_command[2] = 0;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	711a      	strb	r2, [r3, #4]
        else if(eff -> actual_status[0] == 0 && eff -> actual_status[1] == 1){
        	eff -> solenoid_command[1] = 0;
			eff -> solenoid_command[2] = 1;
        }
    }
}
 8000fbe:	e026      	b.n	800100e <Gripper_Movement_Status+0xa6>
    else if (registerFrame[0x03].U16 == 0){
 8000fc0:	4b16      	ldr	r3, [pc, #88]	@ (800101c <Gripper_Movement_Status+0xb4>)
 8000fc2:	88db      	ldrh	r3, [r3, #6]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d122      	bne.n	800100e <Gripper_Movement_Status+0xa6>
        strcpy(Gripper, "Backward");
 8000fc8:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <Gripper_Movement_Status+0xb8>)
 8000fca:	4a17      	ldr	r2, [pc, #92]	@ (8001028 <Gripper_Movement_Status+0xc0>)
 8000fcc:	ca07      	ldmia	r2, {r0, r1, r2}
 8000fce:	c303      	stmia	r3!, {r0, r1}
 8000fd0:	701a      	strb	r2, [r3, #0]
        if(eff -> actual_status[0] == 1 && eff -> actual_status[1] == 0){
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d10a      	bne.n	8000ff0 <Gripper_Movement_Status+0x88>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d106      	bne.n	8000ff0 <Gripper_Movement_Status+0x88>
			eff -> solenoid_command[1] = 0;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	70da      	strb	r2, [r3, #3]
			eff -> solenoid_command[2] = 0;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	711a      	strb	r2, [r3, #4]
 8000fee:	e00e      	b.n	800100e <Gripper_Movement_Status+0xa6>
        else if(eff -> actual_status[0] == 0 && eff -> actual_status[1] == 1){
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d10a      	bne.n	800100e <Gripper_Movement_Status+0xa6>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	785b      	ldrb	r3, [r3, #1]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d106      	bne.n	800100e <Gripper_Movement_Status+0xa6>
        	eff -> solenoid_command[1] = 0;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	70da      	strb	r2, [r3, #3]
			eff -> solenoid_command[2] = 1;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2201      	movs	r2, #1
 800100a:	711a      	strb	r2, [r3, #4]
}
 800100c:	e7ff      	b.n	800100e <Gripper_Movement_Status+0xa6>
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20000ecc 	.word	0x20000ecc
 8001020:	2000000c 	.word	0x2000000c
 8001024:	0800e0c4 	.word	0x0800e0c4
 8001028:	0800e0cc 	.word	0x0800e0cc

0800102c <Set_Shelves>:

uint16_t Set_Shelves(){
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
    //Set shelve
    if (registerFrame[0x01].U16 == 1){
 8001030:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <Set_Shelves+0x3c>)
 8001032:	885b      	ldrh	r3, [r3, #2]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d110      	bne.n	800105a <Set_Shelves+0x2e>
    	state = 1;
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <Set_Shelves+0x40>)
 800103a:	2201      	movs	r2, #1
 800103c:	801a      	strh	r2, [r3, #0]
        strcpy(Shelves, "SET");
 800103e:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <Set_Shelves+0x44>)
 8001040:	4a0c      	ldr	r2, [pc, #48]	@ (8001074 <Set_Shelves+0x48>)
 8001042:	601a      	str	r2, [r3, #0]
        registerFrame[0x01].U16 = 0;
 8001044:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <Set_Shelves+0x3c>)
 8001046:	2200      	movs	r2, #0
 8001048:	805a      	strh	r2, [r3, #2]
        registerFrame[0x10].U16 = 1;
 800104a:	4b07      	ldr	r3, [pc, #28]	@ (8001068 <Set_Shelves+0x3c>)
 800104c:	2201      	movs	r2, #1
 800104e:	841a      	strh	r2, [r3, #32]
        set_shelves_state = 1;
 8001050:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <Set_Shelves+0x4c>)
 8001052:	2201      	movs	r2, #1
 8001054:	701a      	strb	r2, [r3, #0]
        return 1;
 8001056:	2301      	movs	r3, #1
 8001058:	e000      	b.n	800105c <Set_Shelves+0x30>
    }
    else{return 0;}
 800105a:	2300      	movs	r3, #0
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	20000ecc 	.word	0x20000ecc
 800106c:	2000035e 	.word	0x2000035e
 8001070:	20000020 	.word	0x20000020
 8001074:	00544553 	.word	0x00544553
 8001078:	20000360 	.word	0x20000360

0800107c <Set_Goal_Point>:

// wait for Data type check
float Set_Goal_Point(){
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
	return (float)registerFrame[0x30].U16 / 10.0;
 8001080:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <Set_Goal_Point+0x2c>)
 8001082:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800108e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001092:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001096:	eef0 7a66 	vmov.f32	s15, s13
}
 800109a:	eeb0 0a67 	vmov.f32	s0, s15
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	20000ecc 	.word	0x20000ecc

080010ac <Run_Point_Mode>:

uint16_t Run_Point_Mode(){
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	if (registerFrame[0x01].U16 == 8){
 80010b0:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <Run_Point_Mode+0x24>)
 80010b2:	885b      	ldrh	r3, [r3, #2]
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d104      	bne.n	80010c2 <Run_Point_Mode+0x16>
		registerFrame[0x01].U16 = 0;
 80010b8:	4b05      	ldr	r3, [pc, #20]	@ (80010d0 <Run_Point_Mode+0x24>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	805a      	strh	r2, [r3, #2]
		return 1;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <Run_Point_Mode+0x18>
	}else{return 0;}
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000ecc 	.word	0x20000ecc

080010d4 <Set_Home>:

void Set_Home(){
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	if(registerFrame[0x01].U16 == 2){
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <Set_Home+0x28>)
 80010da:	885b      	ldrh	r3, [r3, #2]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d108      	bne.n	80010f2 <Set_Home+0x1e>
		state = 2;
 80010e0:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <Set_Home+0x2c>)
 80010e2:	2202      	movs	r2, #2
 80010e4:	801a      	strh	r2, [r3, #0]
		strcpy(Home, "Homing...");
 80010e6:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <Set_Home+0x30>)
 80010e8:	4a07      	ldr	r2, [pc, #28]	@ (8001108 <Set_Home+0x34>)
 80010ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80010ec:	c303      	stmia	r3!, {r0, r1}
 80010ee:	801a      	strh	r2, [r3, #0]
 80010f0:	e000      	b.n	80010f4 <Set_Home+0x20>
	}
	else{
		return;
 80010f2:	bf00      	nop
	}
}
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	20000ecc 	.word	0x20000ecc
 8001100:	2000035e 	.word	0x2000035e
 8001104:	20000054 	.word	0x20000054
 8001108:	0800e0d8 	.word	0x0800e0d8

0800110c <SetPick_PlaceOrder>:
void SetPick_PlaceOrder() {
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
    if (registerFrame[0x21].U16 != 00000 && registerFrame[0x22].U16 != 00000 ) {
 8001110:	4bab      	ldr	r3, [pc, #684]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001112:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 8176 	beq.w	8001408 <SetPick_PlaceOrder+0x2fc>
 800111c:	4ba8      	ldr	r3, [pc, #672]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 800111e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001122:	2b00      	cmp	r3, #0
 8001124:	f000 8170 	beq.w	8001408 <SetPick_PlaceOrder+0x2fc>
    	strcpy(Order, "Pick");
 8001128:	4ba6      	ldr	r3, [pc, #664]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 800112a:	4aa7      	ldr	r2, [pc, #668]	@ (80013c8 <SetPick_PlaceOrder+0x2bc>)
 800112c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001130:	6018      	str	r0, [r3, #0]
 8001132:	3304      	adds	r3, #4
 8001134:	7019      	strb	r1, [r3, #0]
    	Pick[0] = registerFrame[0x21].U16/10000;
 8001136:	4ba2      	ldr	r3, [pc, #648]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001138:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800113c:	4aa3      	ldr	r2, [pc, #652]	@ (80013cc <SetPick_PlaceOrder+0x2c0>)
 800113e:	fba2 2303 	umull	r2, r3, r2, r3
 8001142:	0b5b      	lsrs	r3, r3, #13
 8001144:	b29a      	uxth	r2, r3
 8001146:	4ba2      	ldr	r3, [pc, #648]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 8001148:	801a      	strh	r2, [r3, #0]
    	countPick += Pick[0]*10000;
 800114a:	4ba1      	ldr	r3, [pc, #644]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	461a      	mov	r2, r3
 8001150:	0152      	lsls	r2, r2, #5
 8001152:	1ad2      	subs	r2, r2, r3
 8001154:	0092      	lsls	r2, r2, #2
 8001156:	4413      	add	r3, r2
 8001158:	461a      	mov	r2, r3
 800115a:	0091      	lsls	r1, r2, #2
 800115c:	461a      	mov	r2, r3
 800115e:	460b      	mov	r3, r1
 8001160:	4413      	add	r3, r2
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	b29a      	uxth	r2, r3
 8001166:	4b9b      	ldr	r3, [pc, #620]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	4413      	add	r3, r2
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b99      	ldr	r3, [pc, #612]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 8001170:	801a      	strh	r2, [r3, #0]
    	strcpy(Order, "Place");
 8001172:	4b94      	ldr	r3, [pc, #592]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 8001174:	4a98      	ldr	r2, [pc, #608]	@ (80013d8 <SetPick_PlaceOrder+0x2cc>)
 8001176:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117a:	6018      	str	r0, [r3, #0]
 800117c:	3304      	adds	r3, #4
 800117e:	8019      	strh	r1, [r3, #0]
    	Place[0] = registerFrame[0x22].U16/10000;
 8001180:	4b8f      	ldr	r3, [pc, #572]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001182:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001186:	4a91      	ldr	r2, [pc, #580]	@ (80013cc <SetPick_PlaceOrder+0x2c0>)
 8001188:	fba2 2303 	umull	r2, r3, r2, r3
 800118c:	0b5b      	lsrs	r3, r3, #13
 800118e:	b29a      	uxth	r2, r3
 8001190:	4b92      	ldr	r3, [pc, #584]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 8001192:	801a      	strh	r2, [r3, #0]
    	countPlace +=Place[0]*10000;
 8001194:	4b91      	ldr	r3, [pc, #580]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 8001196:	881b      	ldrh	r3, [r3, #0]
 8001198:	461a      	mov	r2, r3
 800119a:	0152      	lsls	r2, r2, #5
 800119c:	1ad2      	subs	r2, r2, r3
 800119e:	0092      	lsls	r2, r2, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	461a      	mov	r2, r3
 80011a4:	0091      	lsls	r1, r2, #2
 80011a6:	461a      	mov	r2, r3
 80011a8:	460b      	mov	r3, r1
 80011aa:	4413      	add	r3, r2
 80011ac:	011b      	lsls	r3, r3, #4
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	4b8b      	ldr	r3, [pc, #556]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	4413      	add	r3, r2
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	4b89      	ldr	r3, [pc, #548]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 80011ba:	801a      	strh	r2, [r3, #0]


    	strcpy(Order, "Pick");
 80011bc:	4b81      	ldr	r3, [pc, #516]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 80011be:	4a82      	ldr	r2, [pc, #520]	@ (80013c8 <SetPick_PlaceOrder+0x2bc>)
 80011c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c4:	6018      	str	r0, [r3, #0]
 80011c6:	3304      	adds	r3, #4
 80011c8:	7019      	strb	r1, [r3, #0]
    	Pick[1] = (registerFrame[0x21].U16- countPick)/1000;
 80011ca:	4b7d      	ldr	r3, [pc, #500]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 80011cc:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80011d0:	461a      	mov	r2, r3
 80011d2:	4b80      	ldr	r3, [pc, #512]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	4a82      	ldr	r2, [pc, #520]	@ (80013e4 <SetPick_PlaceOrder+0x2d8>)
 80011da:	fb82 1203 	smull	r1, r2, r2, r3
 80011de:	1192      	asrs	r2, r2, #6
 80011e0:	17db      	asrs	r3, r3, #31
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	4b7a      	ldr	r3, [pc, #488]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 80011e8:	805a      	strh	r2, [r3, #2]
    	countPick += Pick[1]*1000;
 80011ea:	4b79      	ldr	r3, [pc, #484]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 80011ec:	885b      	ldrh	r3, [r3, #2]
 80011ee:	461a      	mov	r2, r3
 80011f0:	0152      	lsls	r2, r2, #5
 80011f2:	1ad2      	subs	r2, r2, r3
 80011f4:	0092      	lsls	r2, r2, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	4b75      	ldr	r3, [pc, #468]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	4413      	add	r3, r2
 8001202:	b29a      	uxth	r2, r3
 8001204:	4b73      	ldr	r3, [pc, #460]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 8001206:	801a      	strh	r2, [r3, #0]
    	strcpy(Order, "Place");
 8001208:	4b6e      	ldr	r3, [pc, #440]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 800120a:	4a73      	ldr	r2, [pc, #460]	@ (80013d8 <SetPick_PlaceOrder+0x2cc>)
 800120c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001210:	6018      	str	r0, [r3, #0]
 8001212:	3304      	adds	r3, #4
 8001214:	8019      	strh	r1, [r3, #0]
    	Place[1] = (registerFrame[0x22].U16- countPlace)/1000;
 8001216:	4b6a      	ldr	r3, [pc, #424]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001218:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800121c:	461a      	mov	r2, r3
 800121e:	4b70      	ldr	r3, [pc, #448]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	4a6f      	ldr	r2, [pc, #444]	@ (80013e4 <SetPick_PlaceOrder+0x2d8>)
 8001226:	fb82 1203 	smull	r1, r2, r2, r3
 800122a:	1192      	asrs	r2, r2, #6
 800122c:	17db      	asrs	r3, r3, #31
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	b29a      	uxth	r2, r3
 8001232:	4b6a      	ldr	r3, [pc, #424]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 8001234:	805a      	strh	r2, [r3, #2]
    	countPlace +=Place[1]*1000;
 8001236:	4b69      	ldr	r3, [pc, #420]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 8001238:	885b      	ldrh	r3, [r3, #2]
 800123a:	461a      	mov	r2, r3
 800123c:	0152      	lsls	r2, r2, #5
 800123e:	1ad2      	subs	r2, r2, r3
 8001240:	0092      	lsls	r2, r2, #2
 8001242:	4413      	add	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	b29a      	uxth	r2, r3
 8001248:	4b65      	ldr	r3, [pc, #404]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	4413      	add	r3, r2
 800124e:	b29a      	uxth	r2, r3
 8001250:	4b63      	ldr	r3, [pc, #396]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 8001252:	801a      	strh	r2, [r3, #0]


    	strcpy(Order, "Pick");
 8001254:	4b5b      	ldr	r3, [pc, #364]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 8001256:	4a5c      	ldr	r2, [pc, #368]	@ (80013c8 <SetPick_PlaceOrder+0x2bc>)
 8001258:	e892 0003 	ldmia.w	r2, {r0, r1}
 800125c:	6018      	str	r0, [r3, #0]
 800125e:	3304      	adds	r3, #4
 8001260:	7019      	strb	r1, [r3, #0]
		Pick[2] = (registerFrame[0x21].U16 - countPick) / 100;
 8001262:	4b57      	ldr	r3, [pc, #348]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001264:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001268:	461a      	mov	r2, r3
 800126a:	4b5a      	ldr	r3, [pc, #360]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	4a5d      	ldr	r2, [pc, #372]	@ (80013e8 <SetPick_PlaceOrder+0x2dc>)
 8001272:	fb82 1203 	smull	r1, r2, r2, r3
 8001276:	1152      	asrs	r2, r2, #5
 8001278:	17db      	asrs	r3, r3, #31
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	b29a      	uxth	r2, r3
 800127e:	4b54      	ldr	r3, [pc, #336]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 8001280:	809a      	strh	r2, [r3, #4]
		countPick += Pick[2] * 100;
 8001282:	4b53      	ldr	r3, [pc, #332]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 8001284:	889b      	ldrh	r3, [r3, #4]
 8001286:	461a      	mov	r2, r3
 8001288:	0092      	lsls	r2, r2, #2
 800128a:	4413      	add	r3, r2
 800128c:	461a      	mov	r2, r3
 800128e:	0091      	lsls	r1, r2, #2
 8001290:	461a      	mov	r2, r3
 8001292:	460b      	mov	r3, r1
 8001294:	4413      	add	r3, r2
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	b29a      	uxth	r2, r3
 800129a:	4b4e      	ldr	r3, [pc, #312]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 800129c:	881b      	ldrh	r3, [r3, #0]
 800129e:	4413      	add	r3, r2
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	4b4c      	ldr	r3, [pc, #304]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 80012a4:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 80012a6:	4b47      	ldr	r3, [pc, #284]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 80012a8:	4a4b      	ldr	r2, [pc, #300]	@ (80013d8 <SetPick_PlaceOrder+0x2cc>)
 80012aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012ae:	6018      	str	r0, [r3, #0]
 80012b0:	3304      	adds	r3, #4
 80012b2:	8019      	strh	r1, [r3, #0]
		Place[2] = (registerFrame[0x22].U16 - countPlace) / 100;
 80012b4:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 80012b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b48      	ldr	r3, [pc, #288]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	4a49      	ldr	r2, [pc, #292]	@ (80013e8 <SetPick_PlaceOrder+0x2dc>)
 80012c4:	fb82 1203 	smull	r1, r2, r2, r3
 80012c8:	1152      	asrs	r2, r2, #5
 80012ca:	17db      	asrs	r3, r3, #31
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	4b42      	ldr	r3, [pc, #264]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 80012d2:	809a      	strh	r2, [r3, #4]
		countPlace += Place[2] * 100;
 80012d4:	4b41      	ldr	r3, [pc, #260]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 80012d6:	889b      	ldrh	r3, [r3, #4]
 80012d8:	461a      	mov	r2, r3
 80012da:	0092      	lsls	r2, r2, #2
 80012dc:	4413      	add	r3, r2
 80012de:	461a      	mov	r2, r3
 80012e0:	0091      	lsls	r1, r2, #2
 80012e2:	461a      	mov	r2, r3
 80012e4:	460b      	mov	r3, r1
 80012e6:	4413      	add	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	4b3c      	ldr	r3, [pc, #240]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	4413      	add	r3, r2
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	4b3a      	ldr	r3, [pc, #232]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 80012f6:	801a      	strh	r2, [r3, #0]


		strcpy(Order, "Pick");
 80012f8:	4b32      	ldr	r3, [pc, #200]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 80012fa:	4a33      	ldr	r2, [pc, #204]	@ (80013c8 <SetPick_PlaceOrder+0x2bc>)
 80012fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001300:	6018      	str	r0, [r3, #0]
 8001302:	3304      	adds	r3, #4
 8001304:	7019      	strb	r1, [r3, #0]
		Pick[3] = (registerFrame[0x21].U16 - countPick) / 10;
 8001306:	4b2e      	ldr	r3, [pc, #184]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001308:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800130c:	461a      	mov	r2, r3
 800130e:	4b31      	ldr	r3, [pc, #196]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	4a35      	ldr	r2, [pc, #212]	@ (80013ec <SetPick_PlaceOrder+0x2e0>)
 8001316:	fb82 1203 	smull	r1, r2, r2, r3
 800131a:	1092      	asrs	r2, r2, #2
 800131c:	17db      	asrs	r3, r3, #31
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	b29a      	uxth	r2, r3
 8001322:	4b2b      	ldr	r3, [pc, #172]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 8001324:	80da      	strh	r2, [r3, #6]
		countPick += Pick[3] * 10;
 8001326:	4b2a      	ldr	r3, [pc, #168]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 8001328:	88db      	ldrh	r3, [r3, #6]
 800132a:	461a      	mov	r2, r3
 800132c:	0092      	lsls	r2, r2, #2
 800132e:	4413      	add	r3, r2
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	b29a      	uxth	r2, r3
 8001334:	4b27      	ldr	r3, [pc, #156]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	4413      	add	r3, r2
 800133a:	b29a      	uxth	r2, r3
 800133c:	4b25      	ldr	r3, [pc, #148]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 800133e:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 8001340:	4b20      	ldr	r3, [pc, #128]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 8001342:	4a25      	ldr	r2, [pc, #148]	@ (80013d8 <SetPick_PlaceOrder+0x2cc>)
 8001344:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001348:	6018      	str	r0, [r3, #0]
 800134a:	3304      	adds	r3, #4
 800134c:	8019      	strh	r1, [r3, #0]
		Place[3] = (registerFrame[0x22].U16 - countPlace) / 10;
 800134e:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001350:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001354:	461a      	mov	r2, r3
 8001356:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	4a23      	ldr	r2, [pc, #140]	@ (80013ec <SetPick_PlaceOrder+0x2e0>)
 800135e:	fb82 1203 	smull	r1, r2, r2, r3
 8001362:	1092      	asrs	r2, r2, #2
 8001364:	17db      	asrs	r3, r3, #31
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	b29a      	uxth	r2, r3
 800136a:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 800136c:	80da      	strh	r2, [r3, #6]
		countPlace += Place[3] * 10;
 800136e:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <SetPick_PlaceOrder+0x2d0>)
 8001370:	88db      	ldrh	r3, [r3, #6]
 8001372:	461a      	mov	r2, r3
 8001374:	0092      	lsls	r2, r2, #2
 8001376:	4413      	add	r3, r2
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	b29a      	uxth	r2, r3
 800137c:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	4413      	add	r3, r2
 8001382:	b29a      	uxth	r2, r3
 8001384:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <SetPick_PlaceOrder+0x2d4>)
 8001386:	801a      	strh	r2, [r3, #0]


		strcpy(Order, "Pick");
 8001388:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 800138a:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <SetPick_PlaceOrder+0x2bc>)
 800138c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001390:	6018      	str	r0, [r3, #0]
 8001392:	3304      	adds	r3, #4
 8001394:	7019      	strb	r1, [r3, #0]
		Pick[4] = (registerFrame[0x21].U16 - countPick);
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <SetPick_PlaceOrder+0x2b4>)
 8001398:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 800139c:	4b0d      	ldr	r3, [pc, #52]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <SetPick_PlaceOrder+0x2c4>)
 80013a6:	811a      	strh	r2, [r3, #8]
		countPick = 0;
 80013a8:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <SetPick_PlaceOrder+0x2c8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 80013ae:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <SetPick_PlaceOrder+0x2b8>)
 80013b0:	4a09      	ldr	r2, [pc, #36]	@ (80013d8 <SetPick_PlaceOrder+0x2cc>)
 80013b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013b6:	6018      	str	r0, [r3, #0]
 80013b8:	3304      	adds	r3, #4
 80013ba:	8019      	strh	r1, [r3, #0]
 80013bc:	e018      	b.n	80013f0 <SetPick_PlaceOrder+0x2e4>
 80013be:	bf00      	nop
 80013c0:	20000ecc 	.word	0x20000ecc
 80013c4:	20000034 	.word	0x20000034
 80013c8:	0800e0e4 	.word	0x0800e0e4
 80013cc:	d1b71759 	.word	0xd1b71759
 80013d0:	20000344 	.word	0x20000344
 80013d4:	2000035a 	.word	0x2000035a
 80013d8:	0800e0ec 	.word	0x0800e0ec
 80013dc:	20000350 	.word	0x20000350
 80013e0:	2000035c 	.word	0x2000035c
 80013e4:	10624dd3 	.word	0x10624dd3
 80013e8:	51eb851f 	.word	0x51eb851f
 80013ec:	66666667 	.word	0x66666667
		Place[4] = (registerFrame[0x22].U16 - countPlace);
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <SetPick_PlaceOrder+0x308>)
 80013f2:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80013f6:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <SetPick_PlaceOrder+0x30c>)
 80013f8:	881b      	ldrh	r3, [r3, #0]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	4b07      	ldr	r3, [pc, #28]	@ (800141c <SetPick_PlaceOrder+0x310>)
 8001400:	811a      	strh	r2, [r3, #8]
		countPlace = 0;
 8001402:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <SetPick_PlaceOrder+0x30c>)
 8001404:	2200      	movs	r2, #0
 8001406:	801a      	strh	r2, [r3, #0]

    }
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000ecc 	.word	0x20000ecc
 8001418:	2000035c 	.word	0x2000035c
 800141c:	20000350 	.word	0x20000350

08001420 <Run_Jog_Mode>:



uint16_t Run_Jog_Mode() {
 8001420:	b490      	push	{r4, r7}
 8001422:	af00      	add	r7, sp, #0
	if (registerFrame[0x01].U16 == 4) {
 8001424:	4b09      	ldr	r3, [pc, #36]	@ (800144c <Run_Jog_Mode+0x2c>)
 8001426:	885b      	ldrh	r3, [r3, #2]
 8001428:	2b04      	cmp	r3, #4
 800142a:	d10a      	bne.n	8001442 <Run_Jog_Mode+0x22>
		strcpy(Jogmode, "Run Jog Mode");
 800142c:	4a08      	ldr	r2, [pc, #32]	@ (8001450 <Run_Jog_Mode+0x30>)
 800142e:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <Run_Jog_Mode+0x34>)
 8001430:	4614      	mov	r4, r2
 8001432:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001434:	c407      	stmia	r4!, {r0, r1, r2}
 8001436:	7023      	strb	r3, [r4, #0]
		registerFrame[0x01].U16 = 0;
 8001438:	4b04      	ldr	r3, [pc, #16]	@ (800144c <Run_Jog_Mode+0x2c>)
 800143a:	2200      	movs	r2, #0
 800143c:	805a      	strh	r2, [r3, #2]
		return 1;
 800143e:	2301      	movs	r3, #1
 8001440:	e000      	b.n	8001444 <Run_Jog_Mode+0x24>
	}
	else{return 0;}
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	bc90      	pop	{r4, r7}
 800144a:	4770      	bx	lr
 800144c:	20000ecc 	.word	0x20000ecc
 8001450:	20000040 	.word	0x20000040
 8001454:	0800e0f4 	.word	0x0800e0f4

08001458 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 800145c:	4b0d      	ldr	r3, [pc, #52]	@ (8001494 <modbus_1t5_Timeout+0x3c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2201      	movs	r2, #1
 8001462:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001464:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <modbus_1t5_Timeout+0x3c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2200      	movs	r2, #0
 800146e:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001470:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <modbus_1t5_Timeout+0x3c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <modbus_1t5_Timeout+0x3c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f042 0201 	orr.w	r2, r2, #1
 8001486:	601a      	str	r2, [r3, #0]
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2000083c 	.word	0x2000083c

08001498 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80014a0:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <modbus_3t5_Timeout+0x1c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2201      	movs	r2, #1
 80014a6:	755a      	strb	r2, [r3, #21]

}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	2000083c 	.word	0x2000083c

080014b8 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f00b fa31 	bl	800c928 <HAL_UART_GetError>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b20      	cmp	r3, #32
 80014ca:	d101      	bne.n	80014d0 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 80014cc:	f7ff ffc4 	bl	8001458 <modbus_1t5_Timeout>

	}
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 80014e2:	4a25      	ldr	r2, [pc, #148]	@ (8001578 <Modbus_init+0xa0>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 80014e8:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <Modbus_init+0xa0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	683a      	ldr	r2, [r7, #0]
 80014ee:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	4a21      	ldr	r2, [pc, #132]	@ (800157c <Modbus_init+0xa4>)
 80014f6:	210e      	movs	r1, #14
 80014f8:	4618      	mov	r0, r3
 80014fa:	f009 fc59 	bl	800adb0 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	2110      	movs	r1, #16
 8001504:	4618      	mov	r0, r3
 8001506:	f00b f9b9 	bl	800c87c <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	4618      	mov	r0, r3
 8001510:	f00b f9d0 	bl	800c8b4 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4a19      	ldr	r2, [pc, #100]	@ (8001580 <Modbus_init+0xa8>)
 800151a:	2104      	movs	r1, #4
 800151c:	4618      	mov	r0, r3
 800151e:	f00a fc97 	bl	800be50 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001522:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <Modbus_init+0xa0>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001528:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <Modbus_init+0xa0>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <Modbus_init+0xa0>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001534:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001538:	4413      	add	r3, r2
 800153a:	3302      	adds	r3, #2
 800153c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001540:	4619      	mov	r1, r3
 8001542:	f00a fdbf 	bl	800c0c4 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <Modbus_init+0xa0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b01      	cmp	r3, #1
 8001554:	d10c      	bne.n	8001570 <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001556:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <Modbus_init+0xa0>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	4618      	mov	r0, r3
 800155e:	f008 fb53 	bl	8009c08 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001562:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <Modbus_init+0xa0>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f008 fdac 	bl	800a0c8 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	2000083c 	.word	0x2000083c
 800157c:	08001499 	.word	0x08001499
 8001580:	080014b9 	.word	0x080014b9

08001584 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001590:	23ff      	movs	r3, #255	@ 0xff
 8001592:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001594:	23ff      	movs	r3, #255	@ 0xff
 8001596:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001598:	e013      	b.n	80015c2 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	1c5a      	adds	r2, r3, #1
 800159e:	607a      	str	r2, [r7, #4]
 80015a0:	781a      	ldrb	r2, [r3, #0]
 80015a2:	7bbb      	ldrb	r3, [r7, #14]
 80015a4:	4053      	eors	r3, r2
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 80015aa:	4a0f      	ldr	r2, [pc, #60]	@ (80015e8 <CRC16+0x64>)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	4413      	add	r3, r2
 80015b0:	781a      	ldrb	r2, [r3, #0]
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	4053      	eors	r3, r2
 80015b6:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 80015b8:	4a0c      	ldr	r2, [pc, #48]	@ (80015ec <CRC16+0x68>)
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	4413      	add	r3, r2
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80015c2:	883b      	ldrh	r3, [r7, #0]
 80015c4:	1e5a      	subs	r2, r3, #1
 80015c6:	803a      	strh	r2, [r7, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1e6      	bne.n	800159a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	021b      	lsls	r3, r3, #8
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	7bbb      	ldrb	r3, [r7, #14]
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b21b      	sxth	r3, r3
 80015da:	b29b      	uxth	r3, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	20000168 	.word	0x20000168
 80015ec:	20000068 	.word	0x20000068

080015f0 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80015f6:	4b7e      	ldr	r3, [pc, #504]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	7ddb      	ldrb	r3, [r3, #23]
 80015fc:	3b01      	subs	r3, #1
 80015fe:	2b03      	cmp	r3, #3
 8001600:	d80a      	bhi.n	8001618 <Modbus_Protocal_Worker+0x28>
 8001602:	a201      	add	r2, pc, #4	@ (adr r2, 8001608 <Modbus_Protocal_Worker+0x18>)
 8001604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001608:	08001623 	.word	0x08001623
 800160c:	080017b7 	.word	0x080017b7
 8001610:	080016af 	.word	0x080016af
 8001614:	080016f3 	.word	0x080016f3
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001618:	4b75      	ldr	r3, [pc, #468]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2201      	movs	r2, #1
 800161e:	75da      	strb	r2, [r3, #23]
		break;
 8001620:	e0e1      	b.n	80017e6 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001622:	4b73      	ldr	r3, [pc, #460]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 800162a:	2b00      	cmp	r3, #0
 800162c:	d006      	beq.n	800163c <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 800162e:	4b70      	ldr	r3, [pc, #448]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2202      	movs	r2, #2
 8001634:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 8001636:	f000 f9cd 	bl	80019d4 <Modbus_Emission>
 800163a:	e018      	b.n	800166e <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 800163c:	4b6c      	ldr	r3, [pc, #432]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	68db      	ldr	r3, [r3, #12]
 8001642:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8001646:	4b6a      	ldr	r3, [pc, #424]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8001650:	b29b      	uxth	r3, r3
 8001652:	429a      	cmp	r2, r3
 8001654:	d00b      	beq.n	800166e <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001656:	4b66      	ldr	r3, [pc, #408]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2200      	movs	r2, #0
 800165c:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800165e:	4b64      	ldr	r3, [pc, #400]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2200      	movs	r2, #0
 8001664:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001666:	4b62      	ldr	r3, [pc, #392]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2203      	movs	r2, #3
 800166c:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800166e:	4b60      	ldr	r3, [pc, #384]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001678:	2b20      	cmp	r3, #32
 800167a:	f040 80ad 	bne.w	80017d8 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800167e:	4b5c      	ldr	r3, [pc, #368]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2200      	movs	r2, #0
 8001684:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001688:	4b59      	ldr	r3, [pc, #356]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800168e:	4b58      	ldr	r3, [pc, #352]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4b57      	ldr	r3, [pc, #348]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 800169a:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800169e:	4413      	add	r3, r2
 80016a0:	3302      	adds	r3, #2
 80016a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80016a6:	4619      	mov	r1, r3
 80016a8:	f00a fd0c 	bl	800c0c4 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 80016ac:	e094      	b.n	80017d8 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 80016ae:	4b50      	ldr	r3, [pc, #320]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	7d1b      	ldrb	r3, [r3, #20]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 8091 	beq.w	80017dc <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80016ba:	4b4d      	ldr	r3, [pc, #308]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	22fe      	movs	r2, #254	@ 0xfe
 80016c0:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80016c2:	4b4b      	ldr	r3, [pc, #300]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 80016cc:	4b48      	ldr	r3, [pc, #288]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 80016dc:	4b44      	ldr	r3, [pc, #272]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016de:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 80016e0:	1a8a      	subs	r2, r1, r2
 80016e2:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 80016e4:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80016e8:	4b41      	ldr	r3, [pc, #260]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2204      	movs	r2, #4
 80016ee:	75da      	strb	r2, [r3, #23]
		}
		break;
 80016f0:	e074      	b.n	80017dc <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80016f2:	4b3f      	ldr	r3, [pc, #252]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80016fa:	f113 0f02 	cmn.w	r3, #2
 80016fe:	d150      	bne.n	80017a2 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001700:	4b3b      	ldr	r3, [pc, #236]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2200      	movs	r2, #0
 8001706:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001708:	4b39      	ldr	r3, [pc, #228]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8001710:	4b37      	ldr	r3, [pc, #220]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001718:	3b02      	subs	r3, #2
 800171a:	4619      	mov	r1, r3
 800171c:	4610      	mov	r0, r2
 800171e:	f7ff ff31 	bl	8001584 <CRC16>
 8001722:	4603      	mov	r3, r0
 8001724:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001726:	793a      	ldrb	r2, [r7, #4]
 8001728:	4b31      	ldr	r3, [pc, #196]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800172a:	6819      	ldr	r1, [r3, #0]
 800172c:	4b30      	ldr	r3, [pc, #192]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001734:	3b02      	subs	r3, #2
 8001736:	440b      	add	r3, r1
 8001738:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 800173c:	429a      	cmp	r2, r3
 800173e:	d10c      	bne.n	800175a <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 8001740:	797a      	ldrb	r2, [r7, #5]
 8001742:	4b2b      	ldr	r3, [pc, #172]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001744:	6819      	ldr	r1, [r3, #0]
 8001746:	4b2a      	ldr	r3, [pc, #168]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800174e:	3b01      	subs	r3, #1
 8001750:	440b      	add	r3, r1
 8001752:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001756:	429a      	cmp	r2, r3
 8001758:	d004      	beq.n	8001764 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800175a:	4b25      	ldr	r3, [pc, #148]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	22ff      	movs	r2, #255	@ 0xff
 8001760:	759a      	strb	r2, [r3, #22]
				break;
 8001762:	e040      	b.n	80017e6 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001764:	4b22      	ldr	r3, [pc, #136]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 800176c:	4b20      	ldr	r3, [pc, #128]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	429a      	cmp	r2, r3
 8001774:	d113      	bne.n	800179e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001776:	4b1e      	ldr	r3, [pc, #120]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800177e:	4b1c      	ldr	r3, [pc, #112]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001786:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001788:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8001790:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001792:	461a      	mov	r2, r3
 8001794:	f00c fa7c 	bl	800dc90 <memcpy>

			//execute command
			Modbus_frame_response();
 8001798:	f000 f904 	bl	80019a4 <Modbus_frame_response>
 800179c:	e001      	b.n	80017a2 <Modbus_Protocal_Worker+0x1b2>
				break;
 800179e:	bf00      	nop
					}
		break;


	}
}
 80017a0:	e021      	b.n	80017e6 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 80017a2:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	7d5b      	ldrb	r3, [r3, #21]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d019      	beq.n	80017e0 <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 80017ac:	4b10      	ldr	r3, [pc, #64]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2201      	movs	r2, #1
 80017b2:	75da      	strb	r2, [r3, #23]
		break;
 80017b4:	e014      	b.n	80017e0 <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017c0:	2b20      	cmp	r3, #32
 80017c2:	d10f      	bne.n	80017e4 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 80017c4:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2200      	movs	r2, #0
 80017ca:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 80017ce:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <Modbus_Protocal_Worker+0x200>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2201      	movs	r2, #1
 80017d4:	75da      	strb	r2, [r3, #23]
		break;
 80017d6:	e005      	b.n	80017e4 <Modbus_Protocal_Worker+0x1f4>
		break;
 80017d8:	bf00      	nop
 80017da:	e004      	b.n	80017e6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80017dc:	bf00      	nop
 80017de:	e002      	b.n	80017e6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80017e0:	bf00      	nop
 80017e2:	e000      	b.n	80017e6 <Modbus_Protocal_Worker+0x1f6>
		break;
 80017e4:	bf00      	nop
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	2000083c 	.word	0x2000083c

080017f4 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80017fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <modbusWrite1Register+0x7c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	7e5b      	ldrb	r3, [r3, #25]
 8001800:	021b      	lsls	r3, r3, #8
 8001802:	b29b      	uxth	r3, r3
 8001804:	4a1a      	ldr	r2, [pc, #104]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	7e92      	ldrb	r2, [r2, #26]
 800180a:	4413      	add	r3, r2
 800180c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800180e:	88fa      	ldrh	r2, [r7, #6]
 8001810:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	429a      	cmp	r2, r3
 8001818:	d903      	bls.n	8001822 <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800181a:	2002      	movs	r0, #2
 800181c:	f000 f8a0 	bl	8001960 <ModbusErrorReply>
			 return;
 8001820:	e023      	b.n	800186a <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001822:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6859      	ldr	r1, [r3, #4]
 800182c:	88fb      	ldrh	r3, [r7, #6]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	440b      	add	r3, r1
 8001832:	7ed2      	ldrb	r2, [r2, #27]
 8001834:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	4b0d      	ldr	r3, [pc, #52]	@ (8001870 <modbusWrite1Register+0x7c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6859      	ldr	r1, [r3, #4]
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	440b      	add	r3, r1
 8001846:	7f12      	ldrb	r2, [r2, #28]
 8001848:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <modbusWrite1Register+0x7c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001858:	2208      	movs	r2, #8
 800185a:	4619      	mov	r1, r3
 800185c:	f00c fa18 	bl	800dc90 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001860:	4b03      	ldr	r3, [pc, #12]	@ (8001870 <modbusWrite1Register+0x7c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2205      	movs	r2, #5
 8001866:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	2000083c 	.word	0x2000083c

08001874 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800187a:	4b38      	ldr	r3, [pc, #224]	@ (800195c <modbusRead1Register+0xe8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	7edb      	ldrb	r3, [r3, #27]
 8001880:	021b      	lsls	r3, r3, #8
 8001882:	b29b      	uxth	r3, r3
 8001884:	4a35      	ldr	r2, [pc, #212]	@ (800195c <modbusRead1Register+0xe8>)
 8001886:	6812      	ldr	r2, [r2, #0]
 8001888:	7f12      	ldrb	r2, [r2, #28]
 800188a:	4413      	add	r3, r2
 800188c:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800188e:	4b33      	ldr	r3, [pc, #204]	@ (800195c <modbusRead1Register+0xe8>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	7e5b      	ldrb	r3, [r3, #25]
 8001894:	021b      	lsls	r3, r3, #8
 8001896:	b29b      	uxth	r3, r3
 8001898:	4a30      	ldr	r2, [pc, #192]	@ (800195c <modbusRead1Register+0xe8>)
 800189a:	6812      	ldr	r2, [r2, #0]
 800189c:	7e92      	ldrb	r2, [r2, #26]
 800189e:	4413      	add	r3, r2
 80018a0:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <modbusRead1Register+0x3a>
 80018a8:	88fb      	ldrh	r3, [r7, #6]
 80018aa:	2b7d      	cmp	r3, #125	@ 0x7d
 80018ac:	d903      	bls.n	80018b6 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80018ae:	2003      	movs	r0, #3
 80018b0:	f000 f856 	bl	8001960 <ModbusErrorReply>
		 return;
 80018b4:	e04e      	b.n	8001954 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 80018b6:	88ba      	ldrh	r2, [r7, #4]
 80018b8:	4b28      	ldr	r3, [pc, #160]	@ (800195c <modbusRead1Register+0xe8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d808      	bhi.n	80018d4 <modbusRead1Register+0x60>
 80018c2:	88ba      	ldrh	r2, [r7, #4]
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	4413      	add	r3, r2
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b24      	ldr	r3, [pc, #144]	@ (800195c <modbusRead1Register+0xe8>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d903      	bls.n	80018dc <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80018d4:	2002      	movs	r0, #2
 80018d6:	f000 f843 	bl	8001960 <ModbusErrorReply>
		 return;
 80018da:	e03b      	b.n	8001954 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80018dc:	4b1f      	ldr	r3, [pc, #124]	@ (800195c <modbusRead1Register+0xe8>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2203      	movs	r2, #3
 80018e2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b1c      	ldr	r3, [pc, #112]	@ (800195c <modbusRead1Register+0xe8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	0052      	lsls	r2, r2, #1
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80018f6:	2400      	movs	r4, #0
 80018f8:	e020      	b.n	800193c <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80018fa:	4b18      	ldr	r3, [pc, #96]	@ (800195c <modbusRead1Register+0xe8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	88bb      	ldrh	r3, [r7, #4]
 8001902:	4423      	add	r3, r4
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	18d1      	adds	r1, r2, r3
 8001908:	4b14      	ldr	r3, [pc, #80]	@ (800195c <modbusRead1Register+0xe8>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	1c63      	adds	r3, r4, #1
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	7849      	ldrb	r1, [r1, #1]
 8001912:	4413      	add	r3, r2
 8001914:	460a      	mov	r2, r1
 8001916:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <modbusRead1Register+0xe8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	88bb      	ldrh	r3, [r7, #4]
 8001922:	4423      	add	r3, r4
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	18d1      	adds	r1, r2, r3
 8001928:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <modbusRead1Register+0xe8>)
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	0063      	lsls	r3, r4, #1
 800192e:	3303      	adds	r3, #3
 8001930:	7809      	ldrb	r1, [r1, #0]
 8001932:	4413      	add	r3, r2
 8001934:	460a      	mov	r2, r1
 8001936:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 800193a:	3401      	adds	r4, #1
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	429c      	cmp	r4, r3
 8001940:	dbdb      	blt.n	80018fa <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	3301      	adds	r3, #1
 8001946:	b2da      	uxtb	r2, r3
 8001948:	4b04      	ldr	r3, [pc, #16]	@ (800195c <modbusRead1Register+0xe8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	0052      	lsls	r2, r2, #1
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	bd90      	pop	{r4, r7, pc}
 800195a:	bf00      	nop
 800195c:	2000083c 	.word	0x2000083c

08001960 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800196a:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <ModbusErrorReply+0x40>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	7e1a      	ldrb	r2, [r3, #24]
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <ModbusErrorReply+0x40>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 800197e:	4b08      	ldr	r3, [pc, #32]	@ (80019a0 <ModbusErrorReply+0x40>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	79fa      	ldrb	r2, [r7, #7]
 8001984:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001988:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <ModbusErrorReply+0x40>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2202      	movs	r2, #2
 800198e:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	2000083c 	.word	0x2000083c

080019a4 <Modbus_frame_response>:

void Modbus_frame_response()
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 80019a8:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <Modbus_frame_response+0x2c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	7e1b      	ldrb	r3, [r3, #24]
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d004      	beq.n	80019bc <Modbus_frame_response+0x18>
 80019b2:	2b06      	cmp	r3, #6
 80019b4:	d105      	bne.n	80019c2 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80019b6:	f7ff ff1d 	bl	80017f4 <modbusWrite1Register>
		break;
 80019ba:	e006      	b.n	80019ca <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80019bc:	f7ff ff5a 	bl	8001874 <modbusRead1Register>
		break;
 80019c0:	e003      	b.n	80019ca <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80019c2:	2001      	movs	r0, #1
 80019c4:	f7ff ffcc 	bl	8001960 <ModbusErrorReply>
		break;
 80019c8:	bf00      	nop

	}
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	2000083c 	.word	0x2000083c

080019d4 <Modbus_Emission>:

void Modbus_Emission()
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80019da:	4b38      	ldr	r3, [pc, #224]	@ (8001abc <Modbus_Emission+0xe8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019e4:	2b20      	cmp	r3, #32
 80019e6:	d15d      	bne.n	8001aa4 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80019e8:	4b34      	ldr	r3, [pc, #208]	@ (8001abc <Modbus_Emission+0xe8>)
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	4b33      	ldr	r3, [pc, #204]	@ (8001abc <Modbus_Emission+0xe8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	7812      	ldrb	r2, [r2, #0]
 80019f2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80019f6:	4b31      	ldr	r3, [pc, #196]	@ (8001abc <Modbus_Emission+0xe8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 80019fe:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8001a00:	4b2e      	ldr	r3, [pc, #184]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 8001a08:	4b2c      	ldr	r3, [pc, #176]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 8001a10:	461a      	mov	r2, r3
 8001a12:	f00c f93d 	bl	800dc90 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8001a16:	4b29      	ldr	r3, [pc, #164]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4b26      	ldr	r3, [pc, #152]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	3203      	adds	r2, #3
 8001a26:	b292      	uxth	r2, r2
 8001a28:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001a2c:	4b23      	ldr	r3, [pc, #140]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8001a34:	4b21      	ldr	r3, [pc, #132]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001a3c:	3b02      	subs	r3, #2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4610      	mov	r0, r2
 8001a42:	f7ff fd9f 	bl	8001584 <CRC16>
 8001a46:	4603      	mov	r3, r0
 8001a48:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a56:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001a58:	7939      	ldrb	r1, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	460a      	mov	r2, r1
 8001a5e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001a62:	4b16      	ldr	r3, [pc, #88]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a6e:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001a70:	7979      	ldrb	r1, [r7, #5]
 8001a72:	4413      	add	r3, r2
 8001a74:	460a      	mov	r2, r1
 8001a76:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001a7a:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a84:	2b20      	cmp	r3, #32
 8001a86:	d10d      	bne.n	8001aa4 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001a88:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001a96:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <Modbus_Emission+0xe8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001a9a:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	f00a fa90 	bl	800bfc4 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001aa4:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <Modbus_Emission+0xe8>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <Modbus_Emission+0xe8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	755a      	strb	r2, [r3, #21]

}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2000083c 	.word	0x2000083c

08001ac0 <trapezoidalGeneration>:
 *      Author: naker
 */
#include "Trapezoidal.h"

void trapezoidalGeneration(trapezoidalGen* genTrapezoidal, double initial_position, double target_position,
		double vel_max, double acc_max){
 8001ac0:	b5b0      	push	{r4, r5, r7, lr}
 8001ac2:	b094      	sub	sp, #80	@ 0x50
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6278      	str	r0, [r7, #36]	@ 0x24
 8001ac8:	ed87 0b06 	vstr	d0, [r7, #24]
 8001acc:	ed87 1b04 	vstr	d1, [r7, #16]
 8001ad0:	ed87 2b02 	vstr	d2, [r7, #8]
 8001ad4:	ed87 3b00 	vstr	d3, [r7]
	// Set parameters
	double distance = 0.0; // qf-qi
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	double d_acc = 0.0; // acc and dcc distance
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	f04f 0300 	mov.w	r3, #0
 8001aec:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	uint8_t pattern = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	double t = 0.0;
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	double vel_check = 0.0;
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f04f 0300 	mov.w	r3, #0
 8001b0a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// millisecond
	genTrapezoidal -> m_t_time = 0;
 8001b0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	e9c1 2308 	strd	r2, r3, [r1, #32]
	genTrapezoidal -> m_t0 = 0;
 8001b1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	e9c1 2300 	strd	r2, r3, [r1]
	genTrapezoidal -> m_t1 = 0;
 8001b2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b2c:	f04f 0200 	mov.w	r2, #0
 8001b30:	f04f 0300 	mov.w	r3, #0
 8001b34:	e9c1 2302 	strd	r2, r3, [r1, #8]
	genTrapezoidal -> m_t2 = 0;
 8001b38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	f04f 0300 	mov.w	r3, #0
 8001b42:	e9c1 2304 	strd	r2, r3, [r1, #16]
	genTrapezoidal -> m_t3 = 0;
 8001b46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	e9c1 2306 	strd	r2, r3, [r1, #24]
	// second
	genTrapezoidal -> total_time = 0.0;
 8001b54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	genTrapezoidal -> t0 = 0.0;
 8001b62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	f04f 0300 	mov.w	r3, #0
 8001b6c:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	genTrapezoidal -> t1 = 0.0;
 8001b70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	f04f 0300 	mov.w	r3, #0
 8001b7a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	genTrapezoidal -> t2 = 0.0;
 8001b7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b80:	f04f 0200 	mov.w	r2, #0
 8001b84:	f04f 0300 	mov.w	r3, #0
 8001b88:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	genTrapezoidal -> t3 = 0.0;
 8001b8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	genTrapezoidal -> initial_position = initial_position;
 8001b9a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ba0:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	genTrapezoidal -> final_position = target_position;
 8001ba4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ba6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001baa:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	// Calculate distance
	distance = fabs((target_position - initial_position));
 8001bae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bb6:	f7fe fb33 	bl	8000220 <__aeabi_dsub>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	6439      	str	r1, [r7, #64]	@ 0x40
 8001bc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bc6:	647b      	str	r3, [r7, #68]	@ 0x44
	d_acc = ((vel_max * vel_max * 0.5) / acc_max);
 8001bc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bd0:	f7fe fcde 	bl	8000590 <__aeabi_dmul>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4610      	mov	r0, r2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	f04f 0200 	mov.w	r2, #0
 8001be0:	4b60      	ldr	r3, [pc, #384]	@ (8001d64 <trapezoidalGeneration+0x2a4>)
 8001be2:	f7fe fcd5 	bl	8000590 <__aeabi_dmul>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4610      	mov	r0, r2
 8001bec:	4619      	mov	r1, r3
 8001bee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bf2:	f7fe fdf7 	bl	80007e4 <__aeabi_ddiv>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	// Check case
	t = sqrt(distance / acc_max);
 8001bfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c02:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001c06:	f7fe fded 	bl	80007e4 <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	ec43 2b17 	vmov	d7, r2, r3
 8001c12:	eeb0 0a47 	vmov.f32	s0, s14
 8001c16:	eef0 0a67 	vmov.f32	s1, s15
 8001c1a:	f00c f847 	bl	800dcac <sqrt>
 8001c1e:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
	vel_check = acc_max * t;
 8001c22:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c26:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c2a:	f7fe fcb1 	bl	8000590 <__aeabi_dmul>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	460b      	mov	r3, r1
 8001c32:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// Direction choose
	if((target_position - initial_position) >= 0){
 8001c36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c3e:	f7fe faef 	bl	8000220 <__aeabi_dsub>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4610      	mov	r0, r2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	f7fe ff23 	bl	8000a9c <__aeabi_dcmpge>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d004      	beq.n	8001c66 <trapezoidalGeneration+0x1a6>
		// Move down
		genTrapezoidal -> dir = 1;
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001c64:	e016      	b.n	8001c94 <trapezoidalGeneration+0x1d4>
	}
	else if((target_position - initial_position) < 0){
 8001c66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c6e:	f7fe fad7 	bl	8000220 <__aeabi_dsub>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4610      	mov	r0, r2
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	f04f 0300 	mov.w	r3, #0
 8001c82:	f7fe fef7 	bl	8000a74 <__aeabi_dcmplt>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <trapezoidalGeneration+0x1d4>
		// Move up
		genTrapezoidal -> dir = -1;
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8e:	22ff      	movs	r2, #255	@ 0xff
 8001c90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	}

	// Find trajectory pattern
	if(vel_check >= vel_max){
 8001c94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c98:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001c9c:	f7fe fefe 	bl	8000a9c <__aeabi_dcmpge>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <trapezoidalGeneration+0x1ee>
		// Reach max velocity
		pattern = 1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8001cac:	e00b      	b.n	8001cc6 <trapezoidalGeneration+0x206>
	}
	else if(vel_check < vel_max){
 8001cae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cb2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001cb6:	f7fe fedd 	bl	8000a74 <__aeabi_dcmplt>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <trapezoidalGeneration+0x206>
		// Not reach max velocity
		pattern = 2;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	}

	switch(pattern){
 8001cc6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d002      	beq.n	8001cd4 <trapezoidalGeneration+0x214>
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d04a      	beq.n	8001d68 <trapezoidalGeneration+0x2a8>
//		genTrapezoidal -> m_t2 = (uint64_t)(ceil(genTrapezoidal -> t2 * 1000.0));
//		genTrapezoidal -> m_t3 = (uint64_t)(ceil(genTrapezoidal -> t3 * 1000.0));
//		genTrapezoidal -> m_t_time = (uint64_t)(ceil(genTrapezoidal -> total_time * 1000.0));
		break;
	default:
		break;
 8001cd2:	e06e      	b.n	8001db2 <trapezoidalGeneration+0x2f2>
		genTrapezoidal -> t0 = 0.0;
 8001cd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		genTrapezoidal -> t1 = vel_max / acc_max;
 8001ce2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ce6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001cea:	f7fe fd7b 	bl	80007e4 <__aeabi_ddiv>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cf4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		genTrapezoidal -> t2 = genTrapezoidal -> t1 + ((distance - (2.0 * d_acc)) / vel_max);
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfa:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001cfe:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	f7fe fa8d 	bl	8000224 <__adddf3>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001d12:	f7fe fa85 	bl	8000220 <__aeabi_dsub>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d22:	f7fe fd5f 	bl	80007e4 <__aeabi_ddiv>
 8001d26:	4602      	mov	r2, r0
 8001d28:	460b      	mov	r3, r1
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	4629      	mov	r1, r5
 8001d2e:	f7fe fa79 	bl	8000224 <__adddf3>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d38:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		genTrapezoidal -> t3 = genTrapezoidal -> t2 + genTrapezoidal -> t1;
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d44:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001d48:	f7fe fa6c 	bl	8000224 <__adddf3>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d52:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
		genTrapezoidal -> total_time = genTrapezoidal -> t3;
 8001d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d58:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001d5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d5e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		break;
 8001d62:	e026      	b.n	8001db2 <trapezoidalGeneration+0x2f2>
 8001d64:	3fe00000 	.word	0x3fe00000
		genTrapezoidal -> t0 = 0.0;
 8001d68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		genTrapezoidal -> t1 = t;
 8001d76:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d78:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d7c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		genTrapezoidal -> t2 = genTrapezoidal -> t1 + genTrapezoidal -> t1;
 8001d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d82:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	f7fe fa4b 	bl	8000224 <__adddf3>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d94:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		genTrapezoidal -> t3 = genTrapezoidal -> t2;
 8001d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001d9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001da0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
		genTrapezoidal -> total_time = genTrapezoidal -> t3;
 8001da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001daa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dac:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		break;
 8001db0:	bf00      	nop
	}
	if(distance == 0){
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001dbe:	f7fe fe4f 	bl	8000a60 <__aeabi_dcmpeq>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d045      	beq.n	8001e54 <trapezoidalGeneration+0x394>
		genTrapezoidal -> t0 = 0.0;
 8001dc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	f04f 0300 	mov.w	r3, #0
 8001dd2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		genTrapezoidal -> t1 = 0.0;
 8001dd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	f04f 0300 	mov.w	r3, #0
 8001de0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		genTrapezoidal -> t2 = 0.0;
 8001de4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001de6:	f04f 0200 	mov.w	r2, #0
 8001dea:	f04f 0300 	mov.w	r3, #0
 8001dee:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		genTrapezoidal -> t3 = 0.0;
 8001df2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f04f 0300 	mov.w	r3, #0
 8001dfc:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
		genTrapezoidal -> total_time = 0.0;
 8001e00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		genTrapezoidal -> m_t0 = 0;
 8001e0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	e9c1 2300 	strd	r2, r3, [r1]
		genTrapezoidal -> m_t1 = 0;
 8001e1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	e9c1 2302 	strd	r2, r3, [r1, #8]
		genTrapezoidal -> m_t2 = 0;
 8001e2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	e9c1 2304 	strd	r2, r3, [r1, #16]
		genTrapezoidal -> m_t3 = 0;
 8001e38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	f04f 0300 	mov.w	r3, #0
 8001e42:	e9c1 2306 	strd	r2, r3, [r1, #24]
		genTrapezoidal -> m_t_time = 0;
 8001e46:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	e9c1 2308 	strd	r2, r3, [r1, #32]
	}
	// ceiling float
	// 3 digit
	genTrapezoidal -> t0 = 0.0;
 8001e54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e56:	f04f 0200 	mov.w	r2, #0
 8001e5a:	f04f 0300 	mov.w	r3, #0
 8001e5e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	genTrapezoidal -> t1 = (ceil(genTrapezoidal -> t1 * 1000.0)) / 1000.0;
 8001e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e64:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8001e68:	f04f 0200 	mov.w	r2, #0
 8001e6c:	4b3b      	ldr	r3, [pc, #236]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001e6e:	f7fe fb8f 	bl	8000590 <__aeabi_dmul>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	ec43 2b17 	vmov	d7, r2, r3
 8001e7a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e7e:	eef0 0a67 	vmov.f32	s1, s15
 8001e82:	f00c f819 	bl	800deb8 <ceil>
 8001e86:	ec51 0b10 	vmov	r0, r1, d0
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	4b33      	ldr	r3, [pc, #204]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001e90:	f7fe fca8 	bl	80007e4 <__aeabi_ddiv>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e9a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	genTrapezoidal -> t2 = (ceil(genTrapezoidal -> t2 * 1000.0)) / 1000.0;
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001ea4:	f04f 0200 	mov.w	r2, #0
 8001ea8:	4b2c      	ldr	r3, [pc, #176]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001eaa:	f7fe fb71 	bl	8000590 <__aeabi_dmul>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	ec43 2b17 	vmov	d7, r2, r3
 8001eb6:	eeb0 0a47 	vmov.f32	s0, s14
 8001eba:	eef0 0a67 	vmov.f32	s1, s15
 8001ebe:	f00b fffb 	bl	800deb8 <ceil>
 8001ec2:	ec51 0b10 	vmov	r0, r1, d0
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	4b24      	ldr	r3, [pc, #144]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001ecc:	f7fe fc8a 	bl	80007e4 <__aeabi_ddiv>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ed6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	genTrapezoidal -> t3 = (ceil(genTrapezoidal -> t3 * 1000.0)) / 1000.0;
 8001eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001edc:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001ee0:	f04f 0200 	mov.w	r2, #0
 8001ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001ee6:	f7fe fb53 	bl	8000590 <__aeabi_dmul>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	ec43 2b17 	vmov	d7, r2, r3
 8001ef2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ef6:	eef0 0a67 	vmov.f32	s1, s15
 8001efa:	f00b ffdd 	bl	800deb8 <ceil>
 8001efe:	ec51 0b10 	vmov	r0, r1, d0
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	4b15      	ldr	r3, [pc, #84]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001f08:	f7fe fc6c 	bl	80007e4 <__aeabi_ddiv>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f12:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	genTrapezoidal -> total_time = (ceil(genTrapezoidal -> total_time * 1000.0)) / 1000.0;
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001f22:	f7fe fb35 	bl	8000590 <__aeabi_dmul>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	ec43 2b17 	vmov	d7, r2, r3
 8001f2e:	eeb0 0a47 	vmov.f32	s0, s14
 8001f32:	eef0 0a67 	vmov.f32	s1, s15
 8001f36:	f00b ffbf 	bl	800deb8 <ceil>
 8001f3a:	ec51 0b10 	vmov	r0, r1, d0
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <trapezoidalGeneration+0x49c>)
 8001f44:	f7fe fc4e 	bl	80007e4 <__aeabi_ddiv>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f4e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 8001f52:	bf00      	nop
 8001f54:	3750      	adds	r7, #80	@ 0x50
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bdb0      	pop	{r4, r5, r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	408f4000 	.word	0x408f4000

08001f60 <trapezoidalComputation>:

void trapezoidalComputation(trapezoidalCompute* computeTrapezoidal, trapezoidalGen* genTrapezoidal, double vel_max, double acc_max){
 8001f60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f64:	b086      	sub	sp, #24
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6178      	str	r0, [r7, #20]
 8001f6a:	6139      	str	r1, [r7, #16]
 8001f6c:	ed87 0b02 	vstr	d0, [r7, #8]
 8001f70:	ed87 1b00 	vstr	d1, [r7]

	static double p_i, v_i = 0.0;
	static uint8_t pass_1 = 1;
	static uint8_t pass_2 = 0;
	static uint8_t pass_3 = 0;
	computeTrapezoidal -> t += 1.0/1000.0; // plus time every 0.001 sec or 1000 hz
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f7a:	a3bb      	add	r3, pc, #748	@ (adr r3, 8002268 <trapezoidalComputation+0x308>)
 8001f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f80:	f7fe f950 	bl	8000224 <__adddf3>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	6979      	ldr	r1, [r7, #20]
 8001f8a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	computeTrapezoidal -> is_finish = 0;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2200      	movs	r2, #0
 8001f92:	741a      	strb	r2, [r3, #16]

	if(computeTrapezoidal -> t > genTrapezoidal -> total_time){
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8001fa0:	f7fe fd86 	bl	8000ab0 <__aeabi_dcmpgt>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d018      	beq.n	8001fdc <trapezoidalComputation+0x7c>
		pass_1 = 1;
 8001faa:	4ba9      	ldr	r3, [pc, #676]	@ (8002250 <trapezoidalComputation+0x2f0>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	701a      	strb	r2, [r3, #0]
		pass_2 = 0;
 8001fb0:	4ba8      	ldr	r3, [pc, #672]	@ (8002254 <trapezoidalComputation+0x2f4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	701a      	strb	r2, [r3, #0]
		pass_3 = 0;
 8001fb6:	4ba8      	ldr	r3, [pc, #672]	@ (8002258 <trapezoidalComputation+0x2f8>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	701a      	strb	r2, [r3, #0]
		computeTrapezoidal -> set_pos = genTrapezoidal -> final_position;
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8001fc2:	6979      	ldr	r1, [r7, #20]
 8001fc4:	e9c1 2308 	strd	r2, r3, [r1, #32]
		computeTrapezoidal -> set_vel = 0.0;
 8001fc8:	6979      	ldr	r1, [r7, #20]
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	f04f 0300 	mov.w	r3, #0
 8001fd2:	e9c1 2306 	strd	r2, r3, [r1, #24]
		computeTrapezoidal -> is_finish = 1;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	741a      	strb	r2, [r3, #16]
	}
	if(genTrapezoidal -> t2 != genTrapezoidal -> t3){
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8001fe8:	f7fe fd3a 	bl	8000a60 <__aeabi_dcmpeq>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f040 81e8 	bne.w	80023c4 <trapezoidalComputation+0x464>
		if((genTrapezoidal -> t0 <= computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t1)){
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002000:	f7fe fd42 	bl	8000a88 <__aeabi_dcmple>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 80ae 	beq.w	8002168 <trapezoidalComputation+0x208>
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002018:	f7fe fd36 	bl	8000a88 <__aeabi_dcmple>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 80a2 	beq.w	8002168 <trapezoidalComputation+0x208>
			if(pass_1 == 1){
 8002024:	4b8a      	ldr	r3, [pc, #552]	@ (8002250 <trapezoidalComputation+0x2f0>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d112      	bne.n	8002052 <trapezoidalComputation+0xf2>
				p_i = genTrapezoidal -> initial_position;
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002032:	498a      	ldr	r1, [pc, #552]	@ (800225c <trapezoidalComputation+0x2fc>)
 8002034:	e9c1 2300 	strd	r2, r3, [r1]
				v_i = 0.0;
 8002038:	4989      	ldr	r1, [pc, #548]	@ (8002260 <trapezoidalComputation+0x300>)
 800203a:	f04f 0200 	mov.w	r2, #0
 800203e:	f04f 0300 	mov.w	r3, #0
 8002042:	e9c1 2300 	strd	r2, r3, [r1]
				pass_1 = 0;
 8002046:	4b82      	ldr	r3, [pc, #520]	@ (8002250 <trapezoidalComputation+0x2f0>)
 8002048:	2200      	movs	r2, #0
 800204a:	701a      	strb	r2, [r3, #0]
				pass_2 = 1;
 800204c:	4b81      	ldr	r3, [pc, #516]	@ (8002254 <trapezoidalComputation+0x2f4>)
 800204e:	2201      	movs	r2, #1
 8002050:	701a      	strb	r2, [r3, #0]
			}
			computeTrapezoidal -> set_pos = p_i  + (v_i * (computeTrapezoidal -> t - genTrapezoidal -> t0)) + ((genTrapezoidal -> dir * 0.5 * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t0)  * (computeTrapezoidal -> t - genTrapezoidal -> t0)));
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800205e:	f7fe f8df 	bl	8000220 <__aeabi_dsub>
 8002062:	4602      	mov	r2, r0
 8002064:	460b      	mov	r3, r1
 8002066:	4610      	mov	r0, r2
 8002068:	4619      	mov	r1, r3
 800206a:	4b7d      	ldr	r3, [pc, #500]	@ (8002260 <trapezoidalComputation+0x300>)
 800206c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002070:	f7fe fa8e 	bl	8000590 <__aeabi_dmul>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4610      	mov	r0, r2
 800207a:	4619      	mov	r1, r3
 800207c:	4b77      	ldr	r3, [pc, #476]	@ (800225c <trapezoidalComputation+0x2fc>)
 800207e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002082:	f7fe f8cf 	bl	8000224 <__adddf3>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4614      	mov	r4, r2
 800208c:	461d      	mov	r5, r3
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fa11 	bl	80004bc <__aeabi_i2d>
 800209a:	f04f 0200 	mov.w	r2, #0
 800209e:	4b71      	ldr	r3, [pc, #452]	@ (8002264 <trapezoidalComputation+0x304>)
 80020a0:	f7fe fa76 	bl	8000590 <__aeabi_dmul>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4610      	mov	r0, r2
 80020aa:	4619      	mov	r1, r3
 80020ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020b0:	f7fe fa6e 	bl	8000590 <__aeabi_dmul>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4690      	mov	r8, r2
 80020ba:	4699      	mov	r9, r3
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80020c8:	f7fe f8aa 	bl	8000220 <__aeabi_dsub>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	4640      	mov	r0, r8
 80020d2:	4649      	mov	r1, r9
 80020d4:	f7fe fa5c 	bl	8000590 <__aeabi_dmul>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4690      	mov	r8, r2
 80020de:	4699      	mov	r9, r3
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80020ec:	f7fe f898 	bl	8000220 <__aeabi_dsub>
 80020f0:	4602      	mov	r2, r0
 80020f2:	460b      	mov	r3, r1
 80020f4:	4640      	mov	r0, r8
 80020f6:	4649      	mov	r1, r9
 80020f8:	f7fe fa4a 	bl	8000590 <__aeabi_dmul>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4620      	mov	r0, r4
 8002102:	4629      	mov	r1, r5
 8002104:	f7fe f88e 	bl	8000224 <__adddf3>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	6979      	ldr	r1, [r7, #20]
 800210e:	e9c1 2308 	strd	r2, r3, [r1, #32]
			computeTrapezoidal -> set_vel = v_i + (genTrapezoidal -> dir * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t0));
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 8002118:	4618      	mov	r0, r3
 800211a:	f7fe f9cf 	bl	80004bc <__aeabi_i2d>
 800211e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002122:	f7fe fa35 	bl	8000590 <__aeabi_dmul>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	4614      	mov	r4, r2
 800212c:	461d      	mov	r5, r3
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800213a:	f7fe f871 	bl	8000220 <__aeabi_dsub>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4620      	mov	r0, r4
 8002144:	4629      	mov	r1, r5
 8002146:	f7fe fa23 	bl	8000590 <__aeabi_dmul>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4610      	mov	r0, r2
 8002150:	4619      	mov	r1, r3
 8002152:	4b43      	ldr	r3, [pc, #268]	@ (8002260 <trapezoidalComputation+0x300>)
 8002154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002158:	f7fe f864 	bl	8000224 <__adddf3>
 800215c:	4602      	mov	r2, r0
 800215e:	460b      	mov	r3, r1
 8002160:	6979      	ldr	r1, [r7, #20]
 8002162:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8002166:	e2b5      	b.n	80026d4 <trapezoidalComputation+0x774>
		}
		else if((genTrapezoidal -> t1 < computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t2)){
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002174:	f7fe fc7e 	bl	8000a74 <__aeabi_dcmplt>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d05a      	beq.n	8002234 <trapezoidalComputation+0x2d4>
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800218a:	f7fe fc7d 	bl	8000a88 <__aeabi_dcmple>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d04f      	beq.n	8002234 <trapezoidalComputation+0x2d4>
			if(pass_2 == 1){
 8002194:	4b2f      	ldr	r3, [pc, #188]	@ (8002254 <trapezoidalComputation+0x2f4>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d111      	bne.n	80021c0 <trapezoidalComputation+0x260>
				p_i = computeTrapezoidal -> set_pos;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80021a2:	492e      	ldr	r1, [pc, #184]	@ (800225c <trapezoidalComputation+0x2fc>)
 80021a4:	e9c1 2300 	strd	r2, r3, [r1]
				v_i = computeTrapezoidal -> set_vel;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80021ae:	492c      	ldr	r1, [pc, #176]	@ (8002260 <trapezoidalComputation+0x300>)
 80021b0:	e9c1 2300 	strd	r2, r3, [r1]
				pass_2 = 0;
 80021b4:	4b27      	ldr	r3, [pc, #156]	@ (8002254 <trapezoidalComputation+0x2f4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	701a      	strb	r2, [r3, #0]
				pass_3 = 1;
 80021ba:	4b27      	ldr	r3, [pc, #156]	@ (8002258 <trapezoidalComputation+0x2f8>)
 80021bc:	2201      	movs	r2, #1
 80021be:	701a      	strb	r2, [r3, #0]
			}
			computeTrapezoidal -> set_pos = p_i + ((genTrapezoidal -> dir * vel_max * (computeTrapezoidal -> t - genTrapezoidal -> t1)));
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f978 	bl	80004bc <__aeabi_i2d>
 80021cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021d0:	f7fe f9de 	bl	8000590 <__aeabi_dmul>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4614      	mov	r4, r2
 80021da:	461d      	mov	r5, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80021e8:	f7fe f81a 	bl	8000220 <__aeabi_dsub>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4620      	mov	r0, r4
 80021f2:	4629      	mov	r1, r5
 80021f4:	f7fe f9cc 	bl	8000590 <__aeabi_dmul>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4610      	mov	r0, r2
 80021fe:	4619      	mov	r1, r3
 8002200:	4b16      	ldr	r3, [pc, #88]	@ (800225c <trapezoidalComputation+0x2fc>)
 8002202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002206:	f7fe f80d 	bl	8000224 <__adddf3>
 800220a:	4602      	mov	r2, r0
 800220c:	460b      	mov	r3, r1
 800220e:	6979      	ldr	r1, [r7, #20]
 8002210:	e9c1 2308 	strd	r2, r3, [r1, #32]
			computeTrapezoidal -> set_vel = vel_max * genTrapezoidal -> dir;
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 800221a:	4618      	mov	r0, r3
 800221c:	f7fe f94e 	bl	80004bc <__aeabi_i2d>
 8002220:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002224:	f7fe f9b4 	bl	8000590 <__aeabi_dmul>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	6979      	ldr	r1, [r7, #20]
 800222e:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8002232:	e24f      	b.n	80026d4 <trapezoidalComputation+0x774>
		}
		else if((genTrapezoidal -> t2 < computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t3)){
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002240:	f7fe fc18 	bl	8000a74 <__aeabi_dcmplt>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d112      	bne.n	8002270 <trapezoidalComputation+0x310>
			}
			computeTrapezoidal -> set_pos = p_i + (v_i * (computeTrapezoidal -> t - genTrapezoidal -> t1)) - ((genTrapezoidal -> dir * 0.5 * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t1) * (computeTrapezoidal -> t - genTrapezoidal -> t1)));
			computeTrapezoidal -> set_vel = v_i - (genTrapezoidal -> dir * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t1));
		}
	}
}
 800224a:	e243      	b.n	80026d4 <trapezoidalComputation+0x774>
 800224c:	f3af 8000 	nop.w
 8002250:	20000268 	.word	0x20000268
 8002254:	20000840 	.word	0x20000840
 8002258:	20000841 	.word	0x20000841
 800225c:	20000848 	.word	0x20000848
 8002260:	20000850 	.word	0x20000850
 8002264:	3fe00000 	.word	0x3fe00000
 8002268:	d2f1a9fc 	.word	0xd2f1a9fc
 800226c:	3f50624d 	.word	0x3f50624d
		else if((genTrapezoidal -> t2 < computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t3)){
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800227c:	f7fe fc04 	bl	8000a88 <__aeabi_dcmple>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d100      	bne.n	8002288 <trapezoidalComputation+0x328>
}
 8002286:	e225      	b.n	80026d4 <trapezoidalComputation+0x774>
			if(pass_3 == 1){
 8002288:	4bb1      	ldr	r3, [pc, #708]	@ (8002550 <trapezoidalComputation+0x5f0>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d10e      	bne.n	80022ae <trapezoidalComputation+0x34e>
				p_i = computeTrapezoidal -> set_pos;
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002296:	49af      	ldr	r1, [pc, #700]	@ (8002554 <trapezoidalComputation+0x5f4>)
 8002298:	e9c1 2300 	strd	r2, r3, [r1]
				v_i = computeTrapezoidal -> set_vel;
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80022a2:	49ad      	ldr	r1, [pc, #692]	@ (8002558 <trapezoidalComputation+0x5f8>)
 80022a4:	e9c1 2300 	strd	r2, r3, [r1]
				pass_3 = 0;
 80022a8:	4ba9      	ldr	r3, [pc, #676]	@ (8002550 <trapezoidalComputation+0x5f0>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]
			computeTrapezoidal -> set_pos = p_i + (v_i * (computeTrapezoidal -> t - genTrapezoidal -> t2)) - ((genTrapezoidal -> dir * 0.5 * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t2)) * (computeTrapezoidal -> t - genTrapezoidal -> t2));
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80022ba:	f7fd ffb1 	bl	8000220 <__aeabi_dsub>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	4610      	mov	r0, r2
 80022c4:	4619      	mov	r1, r3
 80022c6:	4ba4      	ldr	r3, [pc, #656]	@ (8002558 <trapezoidalComputation+0x5f8>)
 80022c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022cc:	f7fe f960 	bl	8000590 <__aeabi_dmul>
 80022d0:	4602      	mov	r2, r0
 80022d2:	460b      	mov	r3, r1
 80022d4:	4610      	mov	r0, r2
 80022d6:	4619      	mov	r1, r3
 80022d8:	4b9e      	ldr	r3, [pc, #632]	@ (8002554 <trapezoidalComputation+0x5f4>)
 80022da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022de:	f7fd ffa1 	bl	8000224 <__adddf3>
 80022e2:	4602      	mov	r2, r0
 80022e4:	460b      	mov	r3, r1
 80022e6:	4614      	mov	r4, r2
 80022e8:	461d      	mov	r5, r3
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe f8e3 	bl	80004bc <__aeabi_i2d>
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	4b98      	ldr	r3, [pc, #608]	@ (800255c <trapezoidalComputation+0x5fc>)
 80022fc:	f7fe f948 	bl	8000590 <__aeabi_dmul>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4610      	mov	r0, r2
 8002306:	4619      	mov	r1, r3
 8002308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800230c:	f7fe f940 	bl	8000590 <__aeabi_dmul>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	4690      	mov	r8, r2
 8002316:	4699      	mov	r9, r3
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002324:	f7fd ff7c 	bl	8000220 <__aeabi_dsub>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	4640      	mov	r0, r8
 800232e:	4649      	mov	r1, r9
 8002330:	f7fe f92e 	bl	8000590 <__aeabi_dmul>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	4690      	mov	r8, r2
 800233a:	4699      	mov	r9, r3
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002348:	f7fd ff6a 	bl	8000220 <__aeabi_dsub>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4640      	mov	r0, r8
 8002352:	4649      	mov	r1, r9
 8002354:	f7fe f91c 	bl	8000590 <__aeabi_dmul>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4620      	mov	r0, r4
 800235e:	4629      	mov	r1, r5
 8002360:	f7fd ff5e 	bl	8000220 <__aeabi_dsub>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	6979      	ldr	r1, [r7, #20]
 800236a:	e9c1 2308 	strd	r2, r3, [r1, #32]
			computeTrapezoidal -> set_vel = v_i - (genTrapezoidal -> dir * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t2));
 800236e:	4b7a      	ldr	r3, [pc, #488]	@ (8002558 <trapezoidalComputation+0x5f8>)
 8002370:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe f89e 	bl	80004bc <__aeabi_i2d>
 8002380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002384:	f7fe f904 	bl	8000590 <__aeabi_dmul>
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4690      	mov	r8, r2
 800238e:	4699      	mov	r9, r3
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800239c:	f7fd ff40 	bl	8000220 <__aeabi_dsub>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4640      	mov	r0, r8
 80023a6:	4649      	mov	r1, r9
 80023a8:	f7fe f8f2 	bl	8000590 <__aeabi_dmul>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	4620      	mov	r0, r4
 80023b2:	4629      	mov	r1, r5
 80023b4:	f7fd ff34 	bl	8000220 <__aeabi_dsub>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	6979      	ldr	r1, [r7, #20]
 80023be:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80023c2:	e187      	b.n	80026d4 <trapezoidalComputation+0x774>
	else if(genTrapezoidal -> t2 == genTrapezoidal -> t3){
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80023d0:	f7fe fb46 	bl	8000a60 <__aeabi_dcmpeq>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d100      	bne.n	80023dc <trapezoidalComputation+0x47c>
}
 80023da:	e17b      	b.n	80026d4 <trapezoidalComputation+0x774>
		if((genTrapezoidal -> t0 <= computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t1)){
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80023e8:	f7fe fb4e 	bl	8000a88 <__aeabi_dcmple>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 80ba 	beq.w	8002568 <trapezoidalComputation+0x608>
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002400:	f7fe fb42 	bl	8000a88 <__aeabi_dcmple>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 80ae 	beq.w	8002568 <trapezoidalComputation+0x608>
			if(pass_1 == 1){
 800240c:	4b54      	ldr	r3, [pc, #336]	@ (8002560 <trapezoidalComputation+0x600>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d112      	bne.n	800243a <trapezoidalComputation+0x4da>
				p_i = genTrapezoidal -> initial_position;
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800241a:	494e      	ldr	r1, [pc, #312]	@ (8002554 <trapezoidalComputation+0x5f4>)
 800241c:	e9c1 2300 	strd	r2, r3, [r1]
				v_i = 0.0;
 8002420:	494d      	ldr	r1, [pc, #308]	@ (8002558 <trapezoidalComputation+0x5f8>)
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	f04f 0300 	mov.w	r3, #0
 800242a:	e9c1 2300 	strd	r2, r3, [r1]
				pass_1 = 0;
 800242e:	4b4c      	ldr	r3, [pc, #304]	@ (8002560 <trapezoidalComputation+0x600>)
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
				pass_2 = 1;
 8002434:	4b4b      	ldr	r3, [pc, #300]	@ (8002564 <trapezoidalComputation+0x604>)
 8002436:	2201      	movs	r2, #1
 8002438:	701a      	strb	r2, [r3, #0]
			computeTrapezoidal -> set_pos = p_i + (v_i * (computeTrapezoidal -> t - genTrapezoidal -> t0)) + ((genTrapezoidal -> dir * 0.5 * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t0) * (computeTrapezoidal -> t - genTrapezoidal -> t0)));
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002446:	f7fd feeb 	bl	8000220 <__aeabi_dsub>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	4b41      	ldr	r3, [pc, #260]	@ (8002558 <trapezoidalComputation+0x5f8>)
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	f7fe f89a 	bl	8000590 <__aeabi_dmul>
 800245c:	4602      	mov	r2, r0
 800245e:	460b      	mov	r3, r1
 8002460:	4610      	mov	r0, r2
 8002462:	4619      	mov	r1, r3
 8002464:	4b3b      	ldr	r3, [pc, #236]	@ (8002554 <trapezoidalComputation+0x5f4>)
 8002466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246a:	f7fd fedb 	bl	8000224 <__adddf3>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4614      	mov	r4, r2
 8002474:	461d      	mov	r5, r3
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 800247c:	4618      	mov	r0, r3
 800247e:	f7fe f81d 	bl	80004bc <__aeabi_i2d>
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	4b35      	ldr	r3, [pc, #212]	@ (800255c <trapezoidalComputation+0x5fc>)
 8002488:	f7fe f882 	bl	8000590 <__aeabi_dmul>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4610      	mov	r0, r2
 8002492:	4619      	mov	r1, r3
 8002494:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002498:	f7fe f87a 	bl	8000590 <__aeabi_dmul>
 800249c:	4602      	mov	r2, r0
 800249e:	460b      	mov	r3, r1
 80024a0:	4690      	mov	r8, r2
 80024a2:	4699      	mov	r9, r3
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80024b0:	f7fd feb6 	bl	8000220 <__aeabi_dsub>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4640      	mov	r0, r8
 80024ba:	4649      	mov	r1, r9
 80024bc:	f7fe f868 	bl	8000590 <__aeabi_dmul>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4690      	mov	r8, r2
 80024c6:	4699      	mov	r9, r3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80024d4:	f7fd fea4 	bl	8000220 <__aeabi_dsub>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4640      	mov	r0, r8
 80024de:	4649      	mov	r1, r9
 80024e0:	f7fe f856 	bl	8000590 <__aeabi_dmul>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	4620      	mov	r0, r4
 80024ea:	4629      	mov	r1, r5
 80024ec:	f7fd fe9a 	bl	8000224 <__adddf3>
 80024f0:	4602      	mov	r2, r0
 80024f2:	460b      	mov	r3, r1
 80024f4:	6979      	ldr	r1, [r7, #20]
 80024f6:	e9c1 2308 	strd	r2, r3, [r1, #32]
			computeTrapezoidal -> set_vel = v_i + (genTrapezoidal -> dir * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t0));
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 8002500:	4618      	mov	r0, r3
 8002502:	f7fd ffdb 	bl	80004bc <__aeabi_i2d>
 8002506:	e9d7 2300 	ldrd	r2, r3, [r7]
 800250a:	f7fe f841 	bl	8000590 <__aeabi_dmul>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	4614      	mov	r4, r2
 8002514:	461d      	mov	r5, r3
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002522:	f7fd fe7d 	bl	8000220 <__aeabi_dsub>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4620      	mov	r0, r4
 800252c:	4629      	mov	r1, r5
 800252e:	f7fe f82f 	bl	8000590 <__aeabi_dmul>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4610      	mov	r0, r2
 8002538:	4619      	mov	r1, r3
 800253a:	4b07      	ldr	r3, [pc, #28]	@ (8002558 <trapezoidalComputation+0x5f8>)
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	f7fd fe70 	bl	8000224 <__adddf3>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	6979      	ldr	r1, [r7, #20]
 800254a:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800254e:	e0c1      	b.n	80026d4 <trapezoidalComputation+0x774>
 8002550:	20000841 	.word	0x20000841
 8002554:	20000848 	.word	0x20000848
 8002558:	20000850 	.word	0x20000850
 800255c:	3fe00000 	.word	0x3fe00000
 8002560:	20000268 	.word	0x20000268
 8002564:	20000840 	.word	0x20000840
		else if((genTrapezoidal -> t1 < computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t2)){
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002574:	f7fe fa7e 	bl	8000a74 <__aeabi_dcmplt>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d100      	bne.n	8002580 <trapezoidalComputation+0x620>
}
 800257e:	e0a9      	b.n	80026d4 <trapezoidalComputation+0x774>
		else if((genTrapezoidal -> t1 < computeTrapezoidal -> t) && (computeTrapezoidal -> t <= genTrapezoidal -> t2)){
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800258c:	f7fe fa7c 	bl	8000a88 <__aeabi_dcmple>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d100      	bne.n	8002598 <trapezoidalComputation+0x638>
}
 8002596:	e09d      	b.n	80026d4 <trapezoidalComputation+0x774>
			if(pass_2 == 1){
 8002598:	4b51      	ldr	r3, [pc, #324]	@ (80026e0 <trapezoidalComputation+0x780>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d10e      	bne.n	80025be <trapezoidalComputation+0x65e>
				p_i = computeTrapezoidal -> set_pos;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80025a6:	494f      	ldr	r1, [pc, #316]	@ (80026e4 <trapezoidalComputation+0x784>)
 80025a8:	e9c1 2300 	strd	r2, r3, [r1]
				v_i = computeTrapezoidal -> set_vel;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80025b2:	494d      	ldr	r1, [pc, #308]	@ (80026e8 <trapezoidalComputation+0x788>)
 80025b4:	e9c1 2300 	strd	r2, r3, [r1]
				pass_2 = 0;
 80025b8:	4b49      	ldr	r3, [pc, #292]	@ (80026e0 <trapezoidalComputation+0x780>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
			computeTrapezoidal -> set_pos = p_i + (v_i * (computeTrapezoidal -> t - genTrapezoidal -> t1)) - ((genTrapezoidal -> dir * 0.5 * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t1) * (computeTrapezoidal -> t - genTrapezoidal -> t1)));
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80025ca:	f7fd fe29 	bl	8000220 <__aeabi_dsub>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	4610      	mov	r0, r2
 80025d4:	4619      	mov	r1, r3
 80025d6:	4b44      	ldr	r3, [pc, #272]	@ (80026e8 <trapezoidalComputation+0x788>)
 80025d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025dc:	f7fd ffd8 	bl	8000590 <__aeabi_dmul>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4610      	mov	r0, r2
 80025e6:	4619      	mov	r1, r3
 80025e8:	4b3e      	ldr	r3, [pc, #248]	@ (80026e4 <trapezoidalComputation+0x784>)
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	f7fd fe19 	bl	8000224 <__adddf3>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4614      	mov	r4, r2
 80025f8:	461d      	mov	r5, r3
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 8002600:	4618      	mov	r0, r3
 8002602:	f7fd ff5b 	bl	80004bc <__aeabi_i2d>
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	4b38      	ldr	r3, [pc, #224]	@ (80026ec <trapezoidalComputation+0x78c>)
 800260c:	f7fd ffc0 	bl	8000590 <__aeabi_dmul>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	e9d7 2300 	ldrd	r2, r3, [r7]
 800261c:	f7fd ffb8 	bl	8000590 <__aeabi_dmul>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4690      	mov	r8, r2
 8002626:	4699      	mov	r9, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002634:	f7fd fdf4 	bl	8000220 <__aeabi_dsub>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	4640      	mov	r0, r8
 800263e:	4649      	mov	r1, r9
 8002640:	f7fd ffa6 	bl	8000590 <__aeabi_dmul>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4690      	mov	r8, r2
 800264a:	4699      	mov	r9, r3
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002658:	f7fd fde2 	bl	8000220 <__aeabi_dsub>
 800265c:	4602      	mov	r2, r0
 800265e:	460b      	mov	r3, r1
 8002660:	4640      	mov	r0, r8
 8002662:	4649      	mov	r1, r9
 8002664:	f7fd ff94 	bl	8000590 <__aeabi_dmul>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	4620      	mov	r0, r4
 800266e:	4629      	mov	r1, r5
 8002670:	f7fd fdd6 	bl	8000220 <__aeabi_dsub>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	6979      	ldr	r1, [r7, #20]
 800267a:	e9c1 2308 	strd	r2, r3, [r1, #32]
			computeTrapezoidal -> set_vel = v_i - (genTrapezoidal -> dir * acc_max * (computeTrapezoidal -> t - genTrapezoidal -> t1));
 800267e:	4b1a      	ldr	r3, [pc, #104]	@ (80026e8 <trapezoidalComputation+0x788>)
 8002680:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	f993 3058 	ldrsb.w	r3, [r3, #88]	@ 0x58
 800268a:	4618      	mov	r0, r3
 800268c:	f7fd ff16 	bl	80004bc <__aeabi_i2d>
 8002690:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002694:	f7fd ff7c 	bl	8000590 <__aeabi_dmul>
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	4690      	mov	r8, r2
 800269e:	4699      	mov	r9, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80026ac:	f7fd fdb8 	bl	8000220 <__aeabi_dsub>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4640      	mov	r0, r8
 80026b6:	4649      	mov	r1, r9
 80026b8:	f7fd ff6a 	bl	8000590 <__aeabi_dmul>
 80026bc:	4602      	mov	r2, r0
 80026be:	460b      	mov	r3, r1
 80026c0:	4620      	mov	r0, r4
 80026c2:	4629      	mov	r1, r5
 80026c4:	f7fd fdac 	bl	8000220 <__aeabi_dsub>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	6979      	ldr	r1, [r7, #20]
 80026ce:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 80026d2:	e7ff      	b.n	80026d4 <trapezoidalComputation+0x774>
 80026d4:	bf00      	nop
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80026de:	bf00      	nop
 80026e0:	20000840 	.word	0x20000840
 80026e4:	20000848 	.word	0x20000848
 80026e8:	20000850 	.word	0x20000850
 80026ec:	3fe00000 	.word	0x3fe00000

080026f0 <ADC_init>:
 *      Author: naker
 */

#include "adc.h"

void ADC_init(ADC_HandleTypeDef* hadc, ADC* adc){
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
	HAL_ADC_Start_DMA(hadc, adc -> adc_buffer, 50);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	2232      	movs	r2, #50	@ 0x32
 80026fe:	4619      	mov	r1, r3
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f004 f94b 	bl	800699c <HAL_ADC_Start_DMA>
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <Update_actual_eff>:
 */

#include "eff.h"

void Update_actual_eff(EFF* eff, GPIO_TypeDef* GPIO_Pull, uint16_t GPIO_Pin_Pull,
		GPIO_TypeDef* GPIO_Push, uint16_t GPIO_Pin_Push){
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	603b      	str	r3, [r7, #0]
 800271a:	4613      	mov	r3, r2
 800271c:	80fb      	strh	r3, [r7, #6]
	eff -> actual_status[0] = HAL_GPIO_ReadPin(GPIO_Pull, GPIO_Pin_Pull);
 800271e:	88fb      	ldrh	r3, [r7, #6]
 8002720:	4619      	mov	r1, r3
 8002722:	68b8      	ldr	r0, [r7, #8]
 8002724:	f006 f924 	bl	8008970 <HAL_GPIO_ReadPin>
 8002728:	4603      	mov	r3, r0
 800272a:	461a      	mov	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	701a      	strb	r2, [r3, #0]
	eff -> actual_status[1] = HAL_GPIO_ReadPin(GPIO_Push, GPIO_Pin_Push);
 8002730:	8b3b      	ldrh	r3, [r7, #24]
 8002732:	4619      	mov	r1, r3
 8002734:	6838      	ldr	r0, [r7, #0]
 8002736:	f006 f91b 	bl	8008970 <HAL_GPIO_ReadPin>
 800273a:	4603      	mov	r3, r0
 800273c:	461a      	mov	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	705a      	strb	r2, [r3, #1]
	if(eff -> actual_status[0] && !eff -> actual_status[1]){
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d007      	beq.n	800275a <Update_actual_eff+0x4c>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	785b      	ldrb	r3, [r3, #1]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d103      	bne.n	800275a <Update_actual_eff+0x4c>
		// Pull reed switch on and Push reed switch off
		eff -> update_actual_status[0x04].U16 = 1;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2201      	movs	r2, #1
 8002756:	81da      	strh	r2, [r3, #14]
 8002758:	e00f      	b.n	800277a <Update_actual_eff+0x6c>
//		registerFrame[0x04] -> U16 = 1;
	}
	else if(!eff -> actual_status[0] && eff -> actual_status[1]){
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d107      	bne.n	8002772 <Update_actual_eff+0x64>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	785b      	ldrb	r3, [r3, #1]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <Update_actual_eff+0x64>
		// Pull reed switch off and Push reed switch on
		eff -> update_actual_status[0x04].U16 = 2;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2202      	movs	r2, #2
 800276e:	81da      	strh	r2, [r3, #14]
 8002770:	e003      	b.n	800277a <Update_actual_eff+0x6c>
//		registerFrame[0x04] -> U16 = 2;
	}
	else{
		// Pull reed switch off and Push reed switch off
		eff -> update_actual_status[0x04].U16 = 0;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	81da      	strh	r2, [r3, #14]
//		registerFrame[0x04] = 0;
	}
}
 8002778:	bf00      	nop
 800277a:	bf00      	nop
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <Update_eff>:

void Update_eff(EFF* eff, GPIO_TypeDef* GPIO_Pull, uint16_t GPIO_Pin_Pull,
		GPIO_TypeDef* GPIO_Push, uint16_t GPIO_Pin_Push, GPIO_TypeDef* GPIO_Vacuum,
		uint16_t GPIO_Pin_Vacuum)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	60f8      	str	r0, [r7, #12]
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	603b      	str	r3, [r7, #0]
 800278e:	4613      	mov	r3, r2
 8002790:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIO_Vacuum, GPIO_Pin_Vacuum, eff -> solenoid_command[0]);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	789a      	ldrb	r2, [r3, #2]
 8002796:	8c3b      	ldrh	r3, [r7, #32]
 8002798:	4619      	mov	r1, r3
 800279a:	69f8      	ldr	r0, [r7, #28]
 800279c:	f006 f900 	bl	80089a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIO_Pull, GPIO_Pin_Pull, eff -> solenoid_command[1]);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	78da      	ldrb	r2, [r3, #3]
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	4619      	mov	r1, r3
 80027a8:	68b8      	ldr	r0, [r7, #8]
 80027aa:	f006 f8f9 	bl	80089a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIO_Push, GPIO_Pin_Push, eff -> solenoid_command[2]);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	791a      	ldrb	r2, [r3, #4]
 80027b2:	8b3b      	ldrh	r3, [r7, #24]
 80027b4:	4619      	mov	r1, r3
 80027b6:	6838      	ldr	r0, [r7, #0]
 80027b8:	f006 f8f2 	bl	80089a0 <HAL_GPIO_WritePin>
}
 80027bc:	bf00      	nop
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <Update_joy>:
 *      Author: naker
 */

#include "joy.h"

void Update_joy(JOY *joy){
 80027c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027c8:	b084      	sub	sp, #16
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
	uint8_t s_1 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 80027ce:	2120      	movs	r1, #32
 80027d0:	4838      	ldr	r0, [pc, #224]	@ (80028b4 <Update_joy+0xf0>)
 80027d2:	f006 f8cd 	bl	8008970 <HAL_GPIO_ReadPin>
 80027d6:	4603      	mov	r3, r0
 80027d8:	73fb      	strb	r3, [r7, #15]
	uint8_t s_2 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 80027da:	2120      	movs	r1, #32
 80027dc:	4836      	ldr	r0, [pc, #216]	@ (80028b8 <Update_joy+0xf4>)
 80027de:	f006 f8c7 	bl	8008970 <HAL_GPIO_ReadPin>
 80027e2:	4603      	mov	r3, r0
 80027e4:	73bb      	strb	r3, [r7, #14]
	uint8_t s_3 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 80027e6:	2110      	movs	r1, #16
 80027e8:	4833      	ldr	r0, [pc, #204]	@ (80028b8 <Update_joy+0xf4>)
 80027ea:	f006 f8c1 	bl	8008970 <HAL_GPIO_ReadPin>
 80027ee:	4603      	mov	r3, r0
 80027f0:	737b      	strb	r3, [r7, #13]
	uint8_t s_4 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 80027f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027fa:	f006 f8b9 	bl	8008970 <HAL_GPIO_ReadPin>
 80027fe:	4603      	mov	r3, r0
 8002800:	733b      	strb	r3, [r7, #12]
	if(!s_1 || !s_2 || !s_3 || !s_4){
 8002802:	7bfb      	ldrb	r3, [r7, #15]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d008      	beq.n	800281a <Update_joy+0x56>
 8002808:	7bbb      	ldrb	r3, [r7, #14]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d005      	beq.n	800281a <Update_joy+0x56>
 800280e:	7b7b      	ldrb	r3, [r7, #13]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d002      	beq.n	800281a <Update_joy+0x56>
 8002814:	7b3b      	ldrb	r3, [r7, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d136      	bne.n	8002888 <Update_joy+0xc4>
		static uint8_t is_first = 1;
		static uint64_t timestamp = 0;
		if(is_first){
 800281a:	4b28      	ldr	r3, [pc, #160]	@ (80028bc <Update_joy+0xf8>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00c      	beq.n	800283c <Update_joy+0x78>
			timestamp = HAL_GetTick() + 10;
 8002822:	f003 fcb3 	bl	800618c <HAL_GetTick>
 8002826:	4603      	mov	r3, r0
 8002828:	330a      	adds	r3, #10
 800282a:	2200      	movs	r2, #0
 800282c:	469a      	mov	sl, r3
 800282e:	4693      	mov	fp, r2
 8002830:	4b23      	ldr	r3, [pc, #140]	@ (80028c0 <Update_joy+0xfc>)
 8002832:	e9c3 ab00 	strd	sl, fp, [r3]
			is_first = 0;
 8002836:	4b21      	ldr	r3, [pc, #132]	@ (80028bc <Update_joy+0xf8>)
 8002838:	2200      	movs	r2, #0
 800283a:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick() > timestamp){
 800283c:	f003 fca6 	bl	800618c <HAL_GetTick>
 8002840:	4603      	mov	r3, r0
 8002842:	2200      	movs	r2, #0
 8002844:	461c      	mov	r4, r3
 8002846:	4615      	mov	r5, r2
 8002848:	4b1d      	ldr	r3, [pc, #116]	@ (80028c0 <Update_joy+0xfc>)
 800284a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284e:	42a2      	cmp	r2, r4
 8002850:	41ab      	sbcs	r3, r5
 8002852:	d229      	bcs.n	80028a8 <Update_joy+0xe4>
			timestamp = HAL_GetTick() + 10;
 8002854:	f003 fc9a 	bl	800618c <HAL_GetTick>
 8002858:	4603      	mov	r3, r0
 800285a:	330a      	adds	r3, #10
 800285c:	2200      	movs	r2, #0
 800285e:	4698      	mov	r8, r3
 8002860:	4691      	mov	r9, r2
 8002862:	4b17      	ldr	r3, [pc, #92]	@ (80028c0 <Update_joy+0xfc>)
 8002864:	e9c3 8900 	strd	r8, r9, [r3]
			joy -> s_1 = s_1;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	7bfa      	ldrb	r2, [r7, #15]
 800286c:	701a      	strb	r2, [r3, #0]
			joy -> s_2 = s_2;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	7bba      	ldrb	r2, [r7, #14]
 8002872:	705a      	strb	r2, [r3, #1]
			joy -> s_3 = s_3;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	7b7a      	ldrb	r2, [r7, #13]
 8002878:	709a      	strb	r2, [r3, #2]
			joy -> s_4 = s_4;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	7b3a      	ldrb	r2, [r7, #12]
 800287e:	70da      	strb	r2, [r3, #3]
			joy -> is_place = 1;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	711a      	strb	r2, [r3, #4]
	if(!s_1 || !s_2 || !s_3 || !s_4){
 8002886:	e00f      	b.n	80028a8 <Update_joy+0xe4>
		}
	}else{
		joy -> s_1 = 1;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	701a      	strb	r2, [r3, #0]
		joy -> s_2 = 1;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	705a      	strb	r2, [r3, #1]
		joy -> s_3 = 1;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	709a      	strb	r2, [r3, #2]
		joy -> s_4 = 1;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	70da      	strb	r2, [r3, #3]
		joy -> is_place = 0;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	711a      	strb	r2, [r3, #4]
	}
}
 80028a6:	e000      	b.n	80028aa <Update_joy+0xe6>
	if(!s_1 || !s_2 || !s_3 || !s_4){
 80028a8:	bf00      	nop
}
 80028aa:	bf00      	nop
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028b4:	48000400 	.word	0x48000400
 80028b8:	48000800 	.word	0x48000800
 80028bc:	20000269 	.word	0x20000269
 80028c0:	20000858 	.word	0x20000858

080028c4 <kalman_init>:
 *      Author: naker
 */

#include "kalman.h"

void kalman_init(Kalman* kalman){
 80028c4:	b5b0      	push	{r4, r5, r7, lr}
 80028c6:	b0ae      	sub	sp, #184	@ 0xb8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]

	// Adjust R&Q here
	kalman -> Q = 1.0;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80028d2:	605a      	str	r2, [r3, #4]
	kalman -> R = 1.0;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80028da:	601a      	str	r2, [r3, #0]

	// Initialize matrix
	float32_t A[9] = {	1.0f, 0.001f, 0.001f*0.001f*0.5f,
 80028dc:	4bbd      	ldr	r3, [pc, #756]	@ (8002bd4 <kalman_init+0x310>)
 80028de:	f107 0494 	add.w	r4, r7, #148	@ 0x94
 80028e2:	461d      	mov	r5, r3
 80028e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	6023      	str	r3, [r4, #0]
						0.0f, 1.0f, 0.001f,
						0.0f, 0.0f, 1.0f };

	float32_t B[3] = {	1.0f,
 80028f0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002900:	f04f 0300 	mov.w	r3, #0
 8002904:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						0.0f,
						0.0f };

	float32_t C[3] = {	1.0f, 0.0f, 0.0f };
 8002908:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800290c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800290e:	f04f 0300 	mov.w	r3, #0
 8002912:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002916:	f04f 0300 	mov.w	r3, #0
 800291a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	float32_t G[3] = {	0.001f*0.001f*0.5f,
 800291e:	4aae      	ldr	r2, [pc, #696]	@ (8002bd8 <kalman_init+0x314>)
 8002920:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002924:	ca07      	ldmia	r2, {r0, r1, r2}
 8002926:	e883 0007 	stmia.w	r3, {r0, r1, r2}
						0.001f,
						1.0f };

	float32_t w[1] = { 0.000001f };
 800292a:	4bac      	ldr	r3, [pc, #688]	@ (8002bdc <kalman_init+0x318>)
 800292c:	66fb      	str	r3, [r7, #108]	@ 0x6c

	float32_t one[1] = { 0.0f };
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	66bb      	str	r3, [r7, #104]	@ 0x68

	float32_t oxt[3] = { 0.0f , 0.0f, 0.0f};
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800293a:	f04f 0300 	mov.w	r3, #0
 800293e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	667b      	str	r3, [r7, #100]	@ 0x64

	float32_t txo[3] = {	0.0f,
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	653b      	str	r3, [r7, #80]	@ 0x50
 800294c:	f04f 0300 	mov.w	r3, #0
 8002950:	657b      	str	r3, [r7, #84]	@ 0x54
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	65bb      	str	r3, [r7, #88]	@ 0x58
							0.0f,
							0.0f };

	float32_t txt[9] = { 0.0f, 0.0f, 0.0f,
 8002958:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800295c:	2224      	movs	r2, #36	@ 0x24
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f00b f962 	bl	800dc2a <memset>
						 0.0f, 0.0f, 0.0f,
						 0.0f, 0.0f, 0.0f };

	float32_t i[9] = {	1.0f, 0.0f, 0.0f,
 8002966:	4b9e      	ldr	r3, [pc, #632]	@ (8002be0 <kalman_init+0x31c>)
 8002968:	f107 0408 	add.w	r4, r7, #8
 800296c:	461d      	mov	r5, r3
 800296e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002970:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002972:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002974:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002976:	682b      	ldr	r3, [r5, #0]
 8002978:	6023      	str	r3, [r4, #0]
						0.0f, 1.0f, 0.0f,
						0.0f, 0.0f, 1.0f };


	arm_mat_init_f32(&kalman -> I, 3, 3, i);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f103 0008 	add.w	r0, r3, #8
 8002980:	f107 0308 	add.w	r3, r7, #8
 8002984:	2203      	movs	r2, #3
 8002986:	2103      	movs	r1, #3
 8002988:	f00b f8f6 	bl	800db78 <arm_mat_init_f32>

	// Process model initialize
	arm_mat_init_f32(&kalman -> A, 3, 3, A);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f103 0010 	add.w	r0, r3, #16
 8002992:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002996:	2203      	movs	r2, #3
 8002998:	2103      	movs	r1, #3
 800299a:	f00b f8ed 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> B, 3, 1, B);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f103 0018 	add.w	r0, r3, #24
 80029a4:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80029a8:	2201      	movs	r2, #1
 80029aa:	2103      	movs	r1, #3
 80029ac:	f00b f8e4 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> C, 1, 3, C);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f103 0020 	add.w	r0, r3, #32
 80029b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80029ba:	2203      	movs	r2, #3
 80029bc:	2101      	movs	r1, #1
 80029be:	f00b f8db 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> G, 3, 1, G);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80029c8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80029cc:	2201      	movs	r2, #1
 80029ce:	2103      	movs	r1, #3
 80029d0:	f00b f8d2 	bl	800db78 <arm_mat_init_f32>

	// Transpose initialize
	arm_mat_init_f32(&kalman -> A_T, 3, 3, A);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80029da:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80029de:	2203      	movs	r2, #3
 80029e0:	2103      	movs	r1, #3
 80029e2:	f00b f8c9 	bl	800db78 <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman -> A, &kalman -> A_T);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f103 0210 	add.w	r2, r3, #16
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3338      	adds	r3, #56	@ 0x38
 80029f0:	4619      	mov	r1, r3
 80029f2:	4610      	mov	r0, r2
 80029f4:	f00b f8d8 	bl	800dba8 <arm_mat_trans_f32>
	arm_mat_init_f32(&kalman -> C_T , 3, 1, txo);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 80029fe:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a02:	2201      	movs	r2, #1
 8002a04:	2103      	movs	r1, #3
 8002a06:	f00b f8b7 	bl	800db78 <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman -> C, &kalman -> C_T);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f103 0220 	add.w	r2, r3, #32
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3340      	adds	r3, #64	@ 0x40
 8002a14:	4619      	mov	r1, r3
 8002a16:	4610      	mov	r0, r2
 8002a18:	f00b f8c6 	bl	800dba8 <arm_mat_trans_f32>
	arm_mat_init_f32(&kalman -> G_T , 1, 3, oxt);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8002a22:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a26:	2203      	movs	r2, #3
 8002a28:	2101      	movs	r1, #1
 8002a2a:	f00b f8a5 	bl	800db78 <arm_mat_init_f32>
	arm_mat_trans_f32(&kalman -> G, &kalman -> G_T);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3348      	adds	r3, #72	@ 0x48
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	f00b f8b4 	bl	800dba8 <arm_mat_trans_f32>

	// Predict equation
	// x_p_k = Ax_k_1 + Bu_k_1 + Gw
	arm_mat_init_f32(&kalman -> x_k, 3, 1, txo);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 8002a46:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	2103      	movs	r1, #3
 8002a4e:	f00b f893 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> x_p_k, 3, 1, txo);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002a58:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	2103      	movs	r1, #3
 8002a60:	f00b f88a 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> x_k_1, 3, 1, txo);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8002a6a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a6e:	2201      	movs	r2, #1
 8002a70:	2103      	movs	r1, #3
 8002a72:	f00b f881 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> Ax_k_1, 3, 1, txo);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8002a7c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a80:	2201      	movs	r2, #1
 8002a82:	2103      	movs	r1, #3
 8002a84:	f00b f878 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> u_k_1, 1, 1, one);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8002a8e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002a92:	2201      	movs	r2, #1
 8002a94:	2101      	movs	r1, #1
 8002a96:	f00b f86f 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> Bu_k_1, 3, 1, txo);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f103 0078 	add.w	r0, r3, #120	@ 0x78
 8002aa0:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	2103      	movs	r1, #3
 8002aa8:	f00b f866 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> w, 1, 1, w);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8002ab2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	2101      	movs	r1, #1
 8002aba:	f00b f85d 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> Gw, 3, 1, txo);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f103 0088 	add.w	r0, r3, #136	@ 0x88
 8002ac4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002ac8:	2201      	movs	r2, #1
 8002aca:	2103      	movs	r1, #3
 8002acc:	f00b f854 	bl	800db78 <arm_mat_init_f32>
	// P_k = AP_k_1A_T + GQG_T
	arm_mat_init_f32(&kalman -> P_k, 3, 3, txt);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f103 0098 	add.w	r0, r3, #152	@ 0x98
 8002ad6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ada:	2203      	movs	r2, #3
 8002adc:	2103      	movs	r1, #3
 8002ade:	f00b f84b 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> P_p_k, 3, 3, txt);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 8002ae8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002aec:	2203      	movs	r2, #3
 8002aee:	2103      	movs	r1, #3
 8002af0:	f00b f842 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> P_k_1, 3, 3, txt);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f103 00a0 	add.w	r0, r3, #160	@ 0xa0
 8002afa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002afe:	2203      	movs	r2, #3
 8002b00:	2103      	movs	r1, #3
 8002b02:	f00b f839 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> AP_k_1A_T, 3, 3, txt); // Apply identity at p_k_1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f103 00a8 	add.w	r0, r3, #168	@ 0xa8
 8002b0c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b10:	2203      	movs	r2, #3
 8002b12:	2103      	movs	r1, #3
 8002b14:	f00b f830 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> GG_T, 3, 3, txt);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f103 00b0 	add.w	r0, r3, #176	@ 0xb0
 8002b1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b22:	2203      	movs	r2, #3
 8002b24:	2103      	movs	r1, #3
 8002b26:	f00b f827 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> GQG_T, 3, 3, txt);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f103 00b8 	add.w	r0, r3, #184	@ 0xb8
 8002b30:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b34:	2203      	movs	r2, #3
 8002b36:	2103      	movs	r1, #3
 8002b38:	f00b f81e 	bl	800db78 <arm_mat_init_f32>
//	arm_mat_mult_f32(&kalman -> A, &kalman -> x_k_1, &kalman -> Ax_k_1);

	// Update equation
	// y_p = y - Cx_p_k
	arm_mat_init_f32(&kalman -> y_p, 1, 1, one);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f103 00c8 	add.w	r0, r3, #200	@ 0xc8
 8002b42:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002b46:	2201      	movs	r2, #1
 8002b48:	2101      	movs	r1, #1
 8002b4a:	f00b f815 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> y, 1, 1, one);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f103 00c0 	add.w	r0, r3, #192	@ 0xc0
 8002b54:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002b58:	2201      	movs	r2, #1
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	f00b f80c 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> Cx_p_k, 1, 1, one);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f103 00d0 	add.w	r0, r3, #208	@ 0xd0
 8002b66:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	f00b f803 	bl	800db78 <arm_mat_init_f32>
//	// S = CP_kC_T + R
	arm_mat_init_f32(&kalman -> S, 1, 1, one);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f103 00d8 	add.w	r0, r3, #216	@ 0xd8
 8002b78:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	2101      	movs	r1, #1
 8002b80:	f00a fffa 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> S_inv, 1, 1, one);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f103 00e0 	add.w	r0, r3, #224	@ 0xe0
 8002b8a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002b8e:	2201      	movs	r2, #1
 8002b90:	2101      	movs	r1, #1
 8002b92:	f00a fff1 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> CP_kC_T, 1, 1, one); // Apply identity at p_k_1
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f103 00e8 	add.w	r0, r3, #232	@ 0xe8
 8002b9c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	f00a ffe8 	bl	800db78 <arm_mat_init_f32>
//	// K = P_kC_TS_inv
	arm_mat_init_f32(&kalman -> K, 3, 1, txt);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	f103 00f0 	add.w	r0, r3, #240	@ 0xf0
 8002bae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2103      	movs	r1, #3
 8002bb6:	f00a ffdf 	bl	800db78 <arm_mat_init_f32>
	arm_mat_init_f32(&kalman -> KC, 3, 3, txt);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f503 7080 	add.w	r0, r3, #256	@ 0x100
 8002bc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	2103      	movs	r1, #3
 8002bc8:	f00a ffd6 	bl	800db78 <arm_mat_init_f32>
}
 8002bcc:	bf00      	nop
 8002bce:	37b8      	adds	r7, #184	@ 0xb8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bdb0      	pop	{r4, r5, r7, pc}
 8002bd4:	0800e104 	.word	0x0800e104
 8002bd8:	0800e128 	.word	0x0800e128
 8002bdc:	358637bd 	.word	0x358637bd
 8002be0:	0800e134 	.word	0x0800e134
 8002be4:	00000000 	.word	0x00000000

08002be8 <Update_lowpass>:
 *
 *  Created on: May 7, 2024
 *      Author: naker
 */
#include "lowpass.h"
void Update_lowpass(LOWPASS* lowpass, float input){
 8002be8:	b5b0      	push	{r4, r5, r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	ed87 0a00 	vstr	s0, [r7]
	float x_n = input;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	60fb      	str	r3, [r7, #12]
	static float x_n_1 = 0.0;
	static float y_n_1 = 0.0;

	if(input == 0.0){
 8002bf8:	edd7 7a00 	vldr	s15, [r7]
 8002bfc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c04:	d107      	bne.n	8002c16 <Update_lowpass+0x2e>
		lowpass -> filtered_data = 0.0;
 8002c06:	6879      	ldr	r1, [r7, #4]
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	e9c1 2300 	strd	r2, r3, [r1]
 8002c14:	e034      	b.n	8002c80 <Update_lowpass+0x98>
	}
	else{
		lowpass -> filtered_data = 0.969 * y_n_1 + 0.0155 * x_n + 0.0155 * x_n_1;
 8002c16:	4b28      	ldr	r3, [pc, #160]	@ (8002cb8 <Update_lowpass+0xd0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fd fc60 	bl	80004e0 <__aeabi_f2d>
 8002c20:	a321      	add	r3, pc, #132	@ (adr r3, 8002ca8 <Update_lowpass+0xc0>)
 8002c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c26:	f7fd fcb3 	bl	8000590 <__aeabi_dmul>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	4614      	mov	r4, r2
 8002c30:	461d      	mov	r5, r3
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f7fd fc54 	bl	80004e0 <__aeabi_f2d>
 8002c38:	a31d      	add	r3, pc, #116	@ (adr r3, 8002cb0 <Update_lowpass+0xc8>)
 8002c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c3e:	f7fd fca7 	bl	8000590 <__aeabi_dmul>
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	4620      	mov	r0, r4
 8002c48:	4629      	mov	r1, r5
 8002c4a:	f7fd faeb 	bl	8000224 <__adddf3>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	460b      	mov	r3, r1
 8002c52:	4614      	mov	r4, r2
 8002c54:	461d      	mov	r5, r3
 8002c56:	4b19      	ldr	r3, [pc, #100]	@ (8002cbc <Update_lowpass+0xd4>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fd fc40 	bl	80004e0 <__aeabi_f2d>
 8002c60:	a313      	add	r3, pc, #76	@ (adr r3, 8002cb0 <Update_lowpass+0xc8>)
 8002c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c66:	f7fd fc93 	bl	8000590 <__aeabi_dmul>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4620      	mov	r0, r4
 8002c70:	4629      	mov	r1, r5
 8002c72:	f7fd fad7 	bl	8000224 <__adddf3>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	e9c1 2300 	strd	r2, r3, [r1]
	}
	x_n_1 = x_n;
 8002c80:	4a0e      	ldr	r2, [pc, #56]	@ (8002cbc <Update_lowpass+0xd4>)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6013      	str	r3, [r2, #0]
	y_n_1 = lowpass -> filtered_data;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f7fd ff76 	bl	8000b80 <__aeabi_d2f>
 8002c94:	4603      	mov	r3, r0
 8002c96:	4a08      	ldr	r2, [pc, #32]	@ (8002cb8 <Update_lowpass+0xd0>)
 8002c98:	6013      	str	r3, [r2, #0]

}
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	f3af 8000 	nop.w
 8002ca8:	49ba5e35 	.word	0x49ba5e35
 8002cac:	3fef020c 	.word	0x3fef020c
 8002cb0:	c8b43958 	.word	0xc8b43958
 8002cb4:	3f8fbe76 	.word	0x3f8fbe76
 8002cb8:	20000860 	.word	0x20000860
 8002cbc:	20000864 	.word	0x20000864

08002cc0 <Reset_lowpass>:
void Reset_lowpass(LOWPASS* lowpass){
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	lowpass -> filtered_data = 0.0;
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	f04f 0300 	mov.w	r3, #0
 8002cd2:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ce8:	b0ab      	sub	sp, #172	@ 0xac
 8002cea:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cec:	f003 f9e9 	bl	80060c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cf0:	f001 f918 	bl	8003f24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf4:	f001 fbec 	bl	80044d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002cf8:	f001 fba8 	bl	800444c <MX_DMA_Init>
  MX_TIM1_Init();
 8002cfc:	f001 f9d4 	bl	80040a8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002d00:	f001 fa82 	bl	8004208 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002d04:	f001 face 	bl	80042a4 <MX_TIM4_Init>
  MX_ADC1_Init();
 8002d08:	f001 f956 	bl	8003fb8 <MX_ADC1_Init>
  MX_TIM16_Init();
 8002d0c:	f001 fb20 	bl	8004350 <MX_TIM16_Init>
  MX_USART2_UART_Init();
 8002d10:	f001 fb4e 	bl	80043b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Modbus setting
  hmodbus.huart = &huart2;
 8002d14:	4aa7      	ldr	r2, [pc, #668]	@ (8002fb4 <main+0x2d0>)
 8002d16:	4ba8      	ldr	r3, [pc, #672]	@ (8002fb8 <main+0x2d4>)
 8002d18:	60d3      	str	r3, [r2, #12]
  hmodbus.htim = &htim16;
 8002d1a:	4aa6      	ldr	r2, [pc, #664]	@ (8002fb4 <main+0x2d0>)
 8002d1c:	4ba7      	ldr	r3, [pc, #668]	@ (8002fbc <main+0x2d8>)
 8002d1e:	6113      	str	r3, [r2, #16]
  hmodbus.slaveAddress = 0x15;
 8002d20:	4aa4      	ldr	r2, [pc, #656]	@ (8002fb4 <main+0x2d0>)
 8002d22:	2315      	movs	r3, #21
 8002d24:	7013      	strb	r3, [r2, #0]
  hmodbus.RegisterSize = 200;
 8002d26:	4aa3      	ldr	r2, [pc, #652]	@ (8002fb4 <main+0x2d0>)
 8002d28:	23c8      	movs	r3, #200	@ 0xc8
 8002d2a:	6093      	str	r3, [r2, #8]
  Modbus_init(&hmodbus, registerFrame);
 8002d2c:	49a4      	ldr	r1, [pc, #656]	@ (8002fc0 <main+0x2dc>)
 8002d2e:	48a1      	ldr	r0, [pc, #644]	@ (8002fb4 <main+0x2d0>)
 8002d30:	f7fe fbd2 	bl	80014d8 <Modbus_init>
  registerFrame[0x00].U16 = 22881; // Set default heart beat to "Ya"
 8002d34:	4aa2      	ldr	r2, [pc, #648]	@ (8002fc0 <main+0x2dc>)
 8002d36:	f645 1361 	movw	r3, #22881	@ 0x5961
 8002d3a:	8013      	strh	r3, [r2, #0]

  // Update command timer
  HAL_TIM_Base_Start_IT(&main_loop_tim);
 8002d3c:	48a1      	ldr	r0, [pc, #644]	@ (8002fc4 <main+0x2e0>)
 8002d3e:	f006 ff63 	bl	8009c08 <HAL_TIM_Base_Start_IT>

  // PWM generator
  HAL_TIM_Base_Start(&pwm_tim);
 8002d42:	48a1      	ldr	r0, [pc, #644]	@ (8002fc8 <main+0x2e4>)
 8002d44:	f006 fef0 	bl	8009b28 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&pwm_tim, pwm_channel);
 8002d48:	2100      	movs	r1, #0
 8002d4a:	489f      	ldr	r0, [pc, #636]	@ (8002fc8 <main+0x2e4>)
 8002d4c:	f007 f842 	bl	8009dd4 <HAL_TIM_PWM_Start>

  // Encoder reader
  HAL_TIM_Encoder_Start(&encoder_tim, encoder_channel);
 8002d50:	213c      	movs	r1, #60	@ 0x3c
 8002d52:	489e      	ldr	r0, [pc, #632]	@ (8002fcc <main+0x2e8>)
 8002d54:	f007 fafa 	bl	800a34c <HAL_TIM_Encoder_Start>
  QEI_init(&encoder, encoder_ppr, encoder_frequency, encoder_cnt_period);
 8002d58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d5c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002d60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d64:	489a      	ldr	r0, [pc, #616]	@ (8002fd0 <main+0x2ec>)
 8002d66:	f002 f983 	bl	8005070 <QEI_init>

  // Current reader
  ADC_init(&current_adc, &current_sensor);
 8002d6a:	499a      	ldr	r1, [pc, #616]	@ (8002fd4 <main+0x2f0>)
 8002d6c:	489a      	ldr	r0, [pc, #616]	@ (8002fd8 <main+0x2f4>)
 8002d6e:	f7ff fcbf 	bl	80026f0 <ADC_init>

  // Kalman filter
//  KalmanFilter_Init(&saifah, A_data, B_data, C_data, G_data, Q_data, R_data, P_data, x_data
//		  , K_data, temp1_data, temp2_data, temp3_data, temp4_data, temp5_data, temp6_data, S_data);
  kalman_init(&kalman);
 8002d72:	489a      	ldr	r0, [pc, #616]	@ (8002fdc <main+0x2f8>)
 8002d74:	f7ff fda6 	bl	80028c4 <kalman_init>


  // State initialize
  homing_init(&home);
 8002d78:	4899      	ldr	r0, [pc, #612]	@ (8002fe0 <main+0x2fc>)
 8002d7a:	f002 fbcf 	bl	800551c <homing_init>
  point_init(&point);
 8002d7e:	4899      	ldr	r0, [pc, #612]	@ (8002fe4 <main+0x300>)
 8002d80:	f002 fbbb 	bl	80054fa <point_init>
  emer_init(&emer);
 8002d84:	4898      	ldr	r0, [pc, #608]	@ (8002fe8 <main+0x304>)
 8002d86:	f002 fe32 	bl	80059ee <emer_init>


  // PID initialize
  PID_init(&p_pid, p_kp_u, p_ki_u, p_kd_u, p_kp_d, p_ki_d, p_kd_d);
 8002d8a:	4b98      	ldr	r3, [pc, #608]	@ (8002fec <main+0x308>)
 8002d8c:	edd3 7a00 	vldr	s15, [r3]
 8002d90:	4b97      	ldr	r3, [pc, #604]	@ (8002ff0 <main+0x30c>)
 8002d92:	ed93 7a00 	vldr	s14, [r3]
 8002d96:	4b97      	ldr	r3, [pc, #604]	@ (8002ff4 <main+0x310>)
 8002d98:	edd3 6a00 	vldr	s13, [r3]
 8002d9c:	4b96      	ldr	r3, [pc, #600]	@ (8002ff8 <main+0x314>)
 8002d9e:	ed93 6a00 	vldr	s12, [r3]
 8002da2:	4b96      	ldr	r3, [pc, #600]	@ (8002ffc <main+0x318>)
 8002da4:	edd3 5a00 	vldr	s11, [r3]
 8002da8:	4b95      	ldr	r3, [pc, #596]	@ (8003000 <main+0x31c>)
 8002daa:	ed93 5a00 	vldr	s10, [r3]
 8002dae:	eef0 2a45 	vmov.f32	s5, s10
 8002db2:	eeb0 2a65 	vmov.f32	s4, s11
 8002db6:	eef0 1a46 	vmov.f32	s3, s12
 8002dba:	eeb0 1a66 	vmov.f32	s2, s13
 8002dbe:	eef0 0a47 	vmov.f32	s1, s14
 8002dc2:	eeb0 0a67 	vmov.f32	s0, s15
 8002dc6:	488f      	ldr	r0, [pc, #572]	@ (8003004 <main+0x320>)
 8002dc8:	f001 ff30 	bl	8004c2c <PID_init>
  PID_init(&v_pid, v_kp_u, v_ki_u, v_kd_u, v_kp_d, v_ki_d, v_kd_d);
 8002dcc:	4b8e      	ldr	r3, [pc, #568]	@ (8003008 <main+0x324>)
 8002dce:	edd3 7a00 	vldr	s15, [r3]
 8002dd2:	4b8e      	ldr	r3, [pc, #568]	@ (800300c <main+0x328>)
 8002dd4:	ed93 7a00 	vldr	s14, [r3]
 8002dd8:	4b8d      	ldr	r3, [pc, #564]	@ (8003010 <main+0x32c>)
 8002dda:	edd3 6a00 	vldr	s13, [r3]
 8002dde:	4b8d      	ldr	r3, [pc, #564]	@ (8003014 <main+0x330>)
 8002de0:	ed93 6a00 	vldr	s12, [r3]
 8002de4:	4b8c      	ldr	r3, [pc, #560]	@ (8003018 <main+0x334>)
 8002de6:	edd3 5a00 	vldr	s11, [r3]
 8002dea:	4b8c      	ldr	r3, [pc, #560]	@ (800301c <main+0x338>)
 8002dec:	ed93 5a00 	vldr	s10, [r3]
 8002df0:	eef0 2a45 	vmov.f32	s5, s10
 8002df4:	eeb0 2a65 	vmov.f32	s4, s11
 8002df8:	eef0 1a46 	vmov.f32	s3, s12
 8002dfc:	eeb0 1a66 	vmov.f32	s2, s13
 8002e00:	eef0 0a47 	vmov.f32	s1, s14
 8002e04:	eeb0 0a67 	vmov.f32	s0, s15
 8002e08:	4885      	ldr	r0, [pc, #532]	@ (8003020 <main+0x33c>)
 8002e0a:	f001 ff0f 	bl	8004c2c <PID_init>

  //Set point
  setpoint = 0.0;
 8002e0e:	4985      	ldr	r1, [pc, #532]	@ (8003024 <main+0x340>)
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e9c1 2300 	strd	r2, r3, [r1]

  HAL_GPIO_WritePin(emer_light_gpio, emer_light_pin, RESET);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e22:	4881      	ldr	r0, [pc, #516]	@ (8003028 <main+0x344>)
 8002e24:	f005 fdbc 	bl	80089a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(vacuum_gpio, vacuum_pin, RESET);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2110      	movs	r1, #16
 8002e2c:	487f      	ldr	r0, [pc, #508]	@ (800302c <main+0x348>)
 8002e2e:	f005 fdb7 	bl	80089a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(solenoid_pull_gpio, solenoid_pull_pin, RESET);
 8002e32:	2200      	movs	r2, #0
 8002e34:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002e38:	487c      	ldr	r0, [pc, #496]	@ (800302c <main+0x348>)
 8002e3a:	f005 fdb1 	bl	80089a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(solenoid_push_gpio, solenoid_push_pin, RESET);
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e48:	f005 fdaa 	bl	80089a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(controller_error_gpio, controller_error_pin, RESET);
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	2104      	movs	r1, #4
 8002e50:	4876      	ldr	r0, [pc, #472]	@ (800302c <main+0x348>)
 8002e52:	f005 fda5 	bl	80089a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(motor_error_gpio, motor_error_pin, RESET);
 8002e56:	2200      	movs	r2, #0
 8002e58:	2102      	movs	r1, #2
 8002e5a:	4874      	ldr	r0, [pc, #464]	@ (800302c <main+0x348>)
 8002e5c:	f005 fda0 	bl	80089a0 <HAL_GPIO_WritePin>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// Update modbus
		Modbus_Protocal_Worker();
 8002e60:	f7fe fbc6 	bl	80015f0 <Modbus_Protocal_Worker>
		// Update reed switch
		Update_actual_eff(&eff, reed_pull_gpio, reed_pull_pin, reed_push_gpio, reed_push_pin);
 8002e64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002e6e:	2280      	movs	r2, #128	@ 0x80
 8002e70:	496d      	ldr	r1, [pc, #436]	@ (8003028 <main+0x344>)
 8002e72:	486f      	ldr	r0, [pc, #444]	@ (8003030 <main+0x34c>)
 8002e74:	f7ff fc4b 	bl	800270e <Update_actual_eff>
		if(HAL_GPIO_ReadPin(emer_gpio, emer_pin) == 0){
 8002e78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e7c:	486b      	ldr	r0, [pc, #428]	@ (800302c <main+0x348>)
 8002e7e:	f005 fd77 	bl	8008970 <HAL_GPIO_ReadPin>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d15a      	bne.n	8002f3e <main+0x25a>
			static uint64_t timestamp = 0;
			static uint8_t first = 1;
			if(first == 1){
 8002e88:	4b6a      	ldr	r3, [pc, #424]	@ (8003034 <main+0x350>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d10e      	bne.n	8002eae <main+0x1ca>
				timestamp = HAL_GetTick() + 100; // Delay time in ms
 8002e90:	f003 f97c 	bl	800618c <HAL_GetTick>
 8002e94:	4603      	mov	r3, r0
 8002e96:	3364      	adds	r3, #100	@ 0x64
 8002e98:	2200      	movs	r2, #0
 8002e9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e9c:	667a      	str	r2, [r7, #100]	@ 0x64
 8002e9e:	4b66      	ldr	r3, [pc, #408]	@ (8003038 <main+0x354>)
 8002ea0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8002ea4:	e9c3 1200 	strd	r1, r2, [r3]
				first = 0;
 8002ea8:	4a62      	ldr	r2, [pc, #392]	@ (8003034 <main+0x350>)
 8002eaa:	2300      	movs	r3, #0
 8002eac:	7013      	strb	r3, [r2, #0]
			}
			if(HAL_GetTick() > timestamp){
 8002eae:	f003 f96d 	bl	800618c <HAL_GetTick>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	4698      	mov	r8, r3
 8002eb8:	4691      	mov	r9, r2
 8002eba:	4b5f      	ldr	r3, [pc, #380]	@ (8003038 <main+0x354>)
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	4542      	cmp	r2, r8
 8002ec2:	eb73 0309 	sbcs.w	r3, r3, r9
 8002ec6:	d23a      	bcs.n	8002f3e <main+0x25a>
				if(HAL_GPIO_ReadPin(emer_gpio, emer_pin) == 0){
 8002ec8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002ecc:	4857      	ldr	r0, [pc, #348]	@ (800302c <main+0x348>)
 8002ece:	f005 fd4f 	bl	8008970 <HAL_GPIO_ReadPin>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d12f      	bne.n	8002f38 <main+0x254>
					Reset_main_variable();
 8002ed8:	f001 fdd6 	bl	8004a88 <Reset_main_variable>
					// Stop motor
					Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, 0);
 8002edc:	2300      	movs	r3, #0
 8002ede:	9300      	str	r3, [sp, #0]
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	4a51      	ldr	r2, [pc, #324]	@ (8003028 <main+0x344>)
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	4838      	ldr	r0, [pc, #224]	@ (8002fc8 <main+0x2e4>)
 8002ee8:	f002 f82b 	bl	8004f42 <Update_pwm>
					// Emergency light enable
					HAL_GPIO_WritePin(emer_light_gpio, emer_light_pin, SET);
 8002eec:	2201      	movs	r2, #1
 8002eee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002ef2:	484d      	ldr	r0, [pc, #308]	@ (8003028 <main+0x344>)
 8002ef4:	f005 fd54 	bl	80089a0 <HAL_GPIO_WritePin>
					// Motor light enable
					HAL_GPIO_WritePin(motor_error_gpio, motor_error_pin, SET);
 8002ef8:	2201      	movs	r2, #1
 8002efa:	2102      	movs	r1, #2
 8002efc:	484b      	ldr	r0, [pc, #300]	@ (800302c <main+0x348>)
 8002efe:	f005 fd4f 	bl	80089a0 <HAL_GPIO_WritePin>
					// Deactivate end effector
					eff.solenoid_command[0] = 0;
 8002f02:	4a4b      	ldr	r2, [pc, #300]	@ (8003030 <main+0x34c>)
 8002f04:	2300      	movs	r3, #0
 8002f06:	7093      	strb	r3, [r2, #2]
					eff.solenoid_command[1] = 0;
 8002f08:	4a49      	ldr	r2, [pc, #292]	@ (8003030 <main+0x34c>)
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	70d3      	strb	r3, [r2, #3]
					eff.solenoid_command[2] = 0;
 8002f0e:	4a48      	ldr	r2, [pc, #288]	@ (8003030 <main+0x34c>)
 8002f10:	2300      	movs	r3, #0
 8002f12:	7113      	strb	r3, [r2, #4]
					Update_eff(&eff, solenoid_pull_gpio, solenoid_pull_pin, solenoid_push_gpio, solenoid_push_pin, vacuum_gpio, vacuum_pin);
 8002f14:	2310      	movs	r3, #16
 8002f16:	9302      	str	r3, [sp, #8]
 8002f18:	4b44      	ldr	r3, [pc, #272]	@ (800302c <main+0x348>)
 8002f1a:	9301      	str	r3, [sp, #4]
 8002f1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002f26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f2a:	4940      	ldr	r1, [pc, #256]	@ (800302c <main+0x348>)
 8002f2c:	4840      	ldr	r0, [pc, #256]	@ (8003030 <main+0x34c>)
 8002f2e:	f7ff fc28 	bl	8002782 <Update_eff>
					mode = EMERGENCY;
 8002f32:	4a42      	ldr	r2, [pc, #264]	@ (800303c <main+0x358>)
 8002f34:	2303      	movs	r3, #3
 8002f36:	8013      	strh	r3, [r2, #0]
				}
				first = 1;
 8002f38:	4a3e      	ldr	r2, [pc, #248]	@ (8003034 <main+0x350>)
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	7013      	strb	r3, [r2, #0]
			}
		}
		if(mode == WAIT){
 8002f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800303c <main+0x358>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f040 80c9 	bne.w	80030da <main+0x3f6>

			// Controller not running light enable
			HAL_GPIO_WritePin(controller_error_gpio, controller_error_pin, SET);
 8002f48:	2201      	movs	r2, #1
 8002f4a:	2104      	movs	r1, #4
 8002f4c:	4837      	ldr	r0, [pc, #220]	@ (800302c <main+0x348>)
 8002f4e:	f005 fd27 	bl	80089a0 <HAL_GPIO_WritePin>

			// Update peripheral
			Vacuum_Status(&eff); // Vacuum
 8002f52:	4837      	ldr	r0, [pc, #220]	@ (8003030 <main+0x34c>)
 8002f54:	f7fd ffdc 	bl	8000f10 <Vacuum_Status>
			Gripper_Movement_Status(&eff); // End effector
 8002f58:	4835      	ldr	r0, [pc, #212]	@ (8003030 <main+0x34c>)
 8002f5a:	f7fe f805 	bl	8000f68 <Gripper_Movement_Status>
			// End effector update
			Update_eff(&eff, solenoid_pull_gpio, solenoid_pull_pin, solenoid_push_gpio, solenoid_push_pin, vacuum_gpio, vacuum_pin);
 8002f5e:	2310      	movs	r3, #16
 8002f60:	9302      	str	r3, [sp, #8]
 8002f62:	4b32      	ldr	r3, [pc, #200]	@ (800302c <main+0x348>)
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002f70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f74:	492d      	ldr	r1, [pc, #180]	@ (800302c <main+0x348>)
 8002f76:	482e      	ldr	r0, [pc, #184]	@ (8003030 <main+0x34c>)
 8002f78:	f7ff fc03 	bl	8002782 <Update_eff>

			//  homing command from Homing button and Base system Check command
			if(home.homing_command == 0){
 8002f7c:	4b18      	ldr	r3, [pc, #96]	@ (8002fe0 <main+0x2fc>)
 8002f7e:	789b      	ldrb	r3, [r3, #2]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 809e 	bne.w	80030c2 <main+0x3de>
				Set_Home(); // Refresh homing command from base system
 8002f86:	f7fe f8a5 	bl	80010d4 <Set_Home>
				if(state == 0b0010){
 8002f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8003040 <main+0x35c>)
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d158      	bne.n	8003044 <main+0x360>
					// Have command from base system
					home.homing_command = 1;
 8002f92:	4a13      	ldr	r2, [pc, #76]	@ (8002fe0 <main+0x2fc>)
 8002f94:	2301      	movs	r3, #1
 8002f96:	7093      	strb	r3, [r2, #2]
					registerFrame[0x01].U16 = 0b0000; // Reset data of base system status
 8002f98:	4a09      	ldr	r2, [pc, #36]	@ (8002fc0 <main+0x2dc>)
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	8053      	strh	r3, [r2, #2]
					registerFrame[0x10].U16 = 0b0010; // Set data of moving status to Home
 8002f9e:	4a08      	ldr	r2, [pc, #32]	@ (8002fc0 <main+0x2dc>)
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	8413      	strh	r3, [r2, #32]
					state = registerFrame[0x10].U16;
 8002fa4:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <main+0x2dc>)
 8002fa6:	8c1b      	ldrh	r3, [r3, #32]
 8002fa8:	4a25      	ldr	r2, [pc, #148]	@ (8003040 <main+0x35c>)
 8002faa:	8013      	strh	r3, [r2, #0]
					mode = HOMING;
 8002fac:	4a23      	ldr	r2, [pc, #140]	@ (800303c <main+0x358>)
 8002fae:	2302      	movs	r3, #2
 8002fb0:	8013      	strh	r3, [r2, #0]
 8002fb2:	e092      	b.n	80030da <main+0x3f6>
 8002fb4:	20000364 	.word	0x20000364
 8002fb8:	20000cc4 	.word	0x20000cc4
 8002fbc:	20000b98 	.word	0x20000b98
 8002fc0:	20000ecc 	.word	0x20000ecc
 8002fc4:	20000a00 	.word	0x20000a00
 8002fc8:	20000934 	.word	0x20000934
 8002fcc:	20000acc 	.word	0x20000acc
 8002fd0:	200012d8 	.word	0x200012d8
 8002fd4:	20001204 	.word	0x20001204
 8002fd8:	20000868 	.word	0x20000868
 8002fdc:	20001424 	.word	0x20001424
 8002fe0:	20000ea0 	.word	0x20000ea0
 8002fe4:	20000e98 	.word	0x20000e98
 8002fe8:	20000eb8 	.word	0x20000eb8
 8002fec:	20000288 	.word	0x20000288
 8002ff0:	2000028c 	.word	0x2000028c
 8002ff4:	20001408 	.word	0x20001408
 8002ff8:	20000290 	.word	0x20000290
 8002ffc:	20000294 	.word	0x20000294
 8003000:	2000140c 	.word	0x2000140c
 8003004:	200013c8 	.word	0x200013c8
 8003008:	20000278 	.word	0x20000278
 800300c:	2000027c 	.word	0x2000027c
 8003010:	200013b0 	.word	0x200013b0
 8003014:	20000280 	.word	0x20000280
 8003018:	20000284 	.word	0x20000284
 800301c:	200013b4 	.word	0x200013b4
 8003020:	20001370 	.word	0x20001370
 8003024:	20000e88 	.word	0x20000e88
 8003028:	48000800 	.word	0x48000800
 800302c:	48000400 	.word	0x48000400
 8003030:	2000105c 	.word	0x2000105c
 8003034:	200002a8 	.word	0x200002a8
 8003038:	20001618 	.word	0x20001618
 800303c:	20000e92 	.word	0x20000e92
 8003040:	2000035e 	.word	0x2000035e
				}
				else if(HAL_GPIO_ReadPin(home_gpio, home_pin) == 1){
 8003044:	2140      	movs	r1, #64	@ 0x40
 8003046:	4867      	ldr	r0, [pc, #412]	@ (80031e4 <main+0x500>)
 8003048:	f005 fc92 	bl	8008970 <HAL_GPIO_ReadPin>
 800304c:	4603      	mov	r3, r0
 800304e:	2b01      	cmp	r3, #1
 8003050:	d143      	bne.n	80030da <main+0x3f6>
					static uint64_t timestamp = 0;
					static uint8_t first = 1;
					if(first){
 8003052:	4b65      	ldr	r3, [pc, #404]	@ (80031e8 <main+0x504>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00e      	beq.n	8003078 <main+0x394>
						timestamp = HAL_GetTick() + 100; // Delay time in ms
 800305a:	f003 f897 	bl	800618c <HAL_GetTick>
 800305e:	4603      	mov	r3, r0
 8003060:	3364      	adds	r3, #100	@ 0x64
 8003062:	2200      	movs	r2, #0
 8003064:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003066:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003068:	4b60      	ldr	r3, [pc, #384]	@ (80031ec <main+0x508>)
 800306a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800306e:	e9c3 1200 	strd	r1, r2, [r3]
						first = 0;
 8003072:	4a5d      	ldr	r2, [pc, #372]	@ (80031e8 <main+0x504>)
 8003074:	2300      	movs	r3, #0
 8003076:	7013      	strb	r3, [r2, #0]
					}
					if(HAL_GetTick() > timestamp){
 8003078:	f003 f888 	bl	800618c <HAL_GetTick>
 800307c:	4603      	mov	r3, r0
 800307e:	2200      	movs	r2, #0
 8003080:	469a      	mov	sl, r3
 8003082:	4693      	mov	fp, r2
 8003084:	4b59      	ldr	r3, [pc, #356]	@ (80031ec <main+0x508>)
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	4552      	cmp	r2, sl
 800308c:	eb73 030b 	sbcs.w	r3, r3, fp
 8003090:	d223      	bcs.n	80030da <main+0x3f6>
						if(HAL_GPIO_ReadPin(home_gpio, home_pin) == 1){
 8003092:	2140      	movs	r1, #64	@ 0x40
 8003094:	4853      	ldr	r0, [pc, #332]	@ (80031e4 <main+0x500>)
 8003096:	f005 fc6b 	bl	8008970 <HAL_GPIO_ReadPin>
 800309a:	4603      	mov	r3, r0
 800309c:	2b01      	cmp	r3, #1
 800309e:	d10c      	bne.n	80030ba <main+0x3d6>
							// Have command from home switch
							home.homing_command = 1;
 80030a0:	4a53      	ldr	r2, [pc, #332]	@ (80031f0 <main+0x50c>)
 80030a2:	2301      	movs	r3, #1
 80030a4:	7093      	strb	r3, [r2, #2]
							registerFrame[0x10].U16 = 0b0010; // Set data of moving status to Home
 80030a6:	4a53      	ldr	r2, [pc, #332]	@ (80031f4 <main+0x510>)
 80030a8:	2302      	movs	r3, #2
 80030aa:	8413      	strh	r3, [r2, #32]
							state = registerFrame[0x10].U16;
 80030ac:	4b51      	ldr	r3, [pc, #324]	@ (80031f4 <main+0x510>)
 80030ae:	8c1b      	ldrh	r3, [r3, #32]
 80030b0:	4a51      	ldr	r2, [pc, #324]	@ (80031f8 <main+0x514>)
 80030b2:	8013      	strh	r3, [r2, #0]
							mode = HOMING;
 80030b4:	4a51      	ldr	r2, [pc, #324]	@ (80031fc <main+0x518>)
 80030b6:	2302      	movs	r3, #2
 80030b8:	8013      	strh	r3, [r2, #0]
						}
						first = 1;
 80030ba:	4a4b      	ldr	r2, [pc, #300]	@ (80031e8 <main+0x504>)
 80030bc:	2301      	movs	r3, #1
 80030be:	7013      	strb	r3, [r2, #0]
 80030c0:	e00b      	b.n	80030da <main+0x3f6>
					}
				}
			}
			else{
				// Nothing happen
				pwm_signal = 0;
 80030c2:	4a4f      	ldr	r2, [pc, #316]	@ (8003200 <main+0x51c>)
 80030c4:	2300      	movs	r3, #0
 80030c6:	6013      	str	r3, [r2, #0]
				Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal); // Update main PWM signal
 80030c8:	4b4d      	ldr	r3, [pc, #308]	@ (8003200 <main+0x51c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	2302      	movs	r3, #2
 80030d0:	4a44      	ldr	r2, [pc, #272]	@ (80031e4 <main+0x500>)
 80030d2:	2100      	movs	r1, #0
 80030d4:	484b      	ldr	r0, [pc, #300]	@ (8003204 <main+0x520>)
 80030d6:	f001 ff34 	bl	8004f42 <Update_pwm>
			}
		}
		if(mode == RUNNING){
 80030da:	4b48      	ldr	r3, [pc, #288]	@ (80031fc <main+0x518>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	f040 86c2 	bne.w	8003e68 <main+0x1184>
			if(testing == 1){
 80030e4:	4b48      	ldr	r3, [pc, #288]	@ (8003208 <main+0x524>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	f040 809d 	bne.w	8003228 <main+0x544>
				Update_joy(&joy);
 80030ee:	4847      	ldr	r0, [pc, #284]	@ (800320c <main+0x528>)
 80030f0:	f7ff fb68 	bl	80027c4 <Update_joy>
				Update_qei(&encoder, &htim4);
 80030f4:	4946      	ldr	r1, [pc, #280]	@ (8003210 <main+0x52c>)
 80030f6:	4847      	ldr	r0, [pc, #284]	@ (8003214 <main+0x530>)
 80030f8:	f002 f836 	bl	8005168 <Update_qei>
				Update_lowpass(&lowpass, encoder.mmps);
 80030fc:	4b45      	ldr	r3, [pc, #276]	@ (8003214 <main+0x530>)
 80030fe:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8003102:	4610      	mov	r0, r2
 8003104:	4619      	mov	r1, r3
 8003106:	f7fd fd3b 	bl	8000b80 <__aeabi_d2f>
 800310a:	4603      	mov	r3, r0
 800310c:	ee00 3a10 	vmov	s0, r3
 8003110:	4841      	ldr	r0, [pc, #260]	@ (8003218 <main+0x534>)
 8003112:	f7ff fd69 	bl	8002be8 <Update_lowpass>
				sensor[0] = __HAL_TIM_GET_COUNTER(&encoder_tim); // Encoder
 8003116:	4b3e      	ldr	r3, [pc, #248]	@ (8003210 <main+0x52c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311c:	2200      	movs	r2, #0
 800311e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003120:	657a      	str	r2, [r7, #84]	@ 0x54
 8003122:	4b3e      	ldr	r3, [pc, #248]	@ (800321c <main+0x538>)
 8003124:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003128:	e9c3 1200 	strd	r1, r2, [r3]
				sensor[1] = HAL_GPIO_ReadPin(proximity_gpio, proximity_pin); // Proximity
 800312c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003130:	483b      	ldr	r0, [pc, #236]	@ (8003220 <main+0x53c>)
 8003132:	f005 fc1d 	bl	8008970 <HAL_GPIO_ReadPin>
 8003136:	4603      	mov	r3, r0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2200      	movs	r2, #0
 800313c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800313e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003140:	4b36      	ldr	r3, [pc, #216]	@ (800321c <main+0x538>)
 8003142:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003146:	e9c3 1202 	strd	r1, r2, [r3, #8]
				sensor[2] = HAL_GPIO_ReadPin(reed_pull_gpio, reed_pull_pin); // Reed switch pull
 800314a:	2180      	movs	r1, #128	@ 0x80
 800314c:	4825      	ldr	r0, [pc, #148]	@ (80031e4 <main+0x500>)
 800314e:	f005 fc0f 	bl	8008970 <HAL_GPIO_ReadPin>
 8003152:	4603      	mov	r3, r0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2200      	movs	r2, #0
 8003158:	643b      	str	r3, [r7, #64]	@ 0x40
 800315a:	647a      	str	r2, [r7, #68]	@ 0x44
 800315c:	4b2f      	ldr	r3, [pc, #188]	@ (800321c <main+0x538>)
 800315e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003162:	e9c3 1204 	strd	r1, r2, [r3, #16]
				sensor[3] = HAL_GPIO_ReadPin(reed_push_gpio, reed_push_pin); // Reed switch push
 8003166:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800316a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800316e:	f005 fbff 	bl	8008970 <HAL_GPIO_ReadPin>
 8003172:	4603      	mov	r3, r0
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2200      	movs	r2, #0
 8003178:	63bb      	str	r3, [r7, #56]	@ 0x38
 800317a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800317c:	4b27      	ldr	r3, [pc, #156]	@ (800321c <main+0x538>)
 800317e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003182:	e9c3 1206 	strd	r1, r2, [r3, #24]
				sensor[4] = HAL_GPIO_ReadPin(emer_gpio, emer_pin); // Emergency button
 8003186:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800318a:	4825      	ldr	r0, [pc, #148]	@ (8003220 <main+0x53c>)
 800318c:	f005 fbf0 	bl	8008970 <HAL_GPIO_ReadPin>
 8003190:	4603      	mov	r3, r0
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2200      	movs	r2, #0
 8003196:	633b      	str	r3, [r7, #48]	@ 0x30
 8003198:	637a      	str	r2, [r7, #52]	@ 0x34
 800319a:	4b20      	ldr	r3, [pc, #128]	@ (800321c <main+0x538>)
 800319c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80031a0:	e9c3 1208 	strd	r1, r2, [r3, #32]
				sensor[5] = HAL_GPIO_ReadPin(home_gpio, home_pin); // Home button
 80031a4:	2140      	movs	r1, #64	@ 0x40
 80031a6:	480f      	ldr	r0, [pc, #60]	@ (80031e4 <main+0x500>)
 80031a8:	f005 fbe2 	bl	8008970 <HAL_GPIO_ReadPin>
 80031ac:	4603      	mov	r3, r0
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2200      	movs	r2, #0
 80031b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031b6:	4b19      	ldr	r3, [pc, #100]	@ (800321c <main+0x538>)
 80031b8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80031bc:	e9c3 120a 	strd	r1, r2, [r3, #40]	@ 0x28
				Update_eff(&eff, solenoid_pull_gpio, solenoid_pull_pin, solenoid_push_gpio, solenoid_push_pin, vacuum_gpio, vacuum_pin);
 80031c0:	2310      	movs	r3, #16
 80031c2:	9302      	str	r3, [sp, #8]
 80031c4:	4b16      	ldr	r3, [pc, #88]	@ (8003220 <main+0x53c>)
 80031c6:	9301      	str	r3, [sp, #4]
 80031c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80031d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031d6:	4912      	ldr	r1, [pc, #72]	@ (8003220 <main+0x53c>)
 80031d8:	4812      	ldr	r0, [pc, #72]	@ (8003224 <main+0x540>)
 80031da:	f7ff fad2 	bl	8002782 <Update_eff>
 80031de:	f000 be43 	b.w	8003e68 <main+0x1184>
 80031e2:	bf00      	nop
 80031e4:	48000800 	.word	0x48000800
 80031e8:	200002a9 	.word	0x200002a9
 80031ec:	20001620 	.word	0x20001620
 80031f0:	20000ea0 	.word	0x20000ea0
 80031f4:	20000ecc 	.word	0x20000ecc
 80031f8:	2000035e 	.word	0x2000035e
 80031fc:	20000e92 	.word	0x20000e92
 8003200:	200012d0 	.word	0x200012d0
 8003204:	20000934 	.word	0x20000934
 8003208:	20000eb9 	.word	0x20000eb9
 800320c:	200011f4 	.word	0x200011f4
 8003210:	20000acc 	.word	0x20000acc
 8003214:	200012d8 	.word	0x200012d8
 8003218:	20001368 	.word	0x20001368
 800321c:	20000e58 	.word	0x20000e58
 8003220:	48000400 	.word	0x48000400
 8003224:	2000105c 	.word	0x2000105c
			}
			else if(testing == 0){
 8003228:	4bb0      	ldr	r3, [pc, #704]	@ (80034ec <main+0x808>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	f040 861b 	bne.w	8003e68 <main+0x1184>
				// End effector update
				Update_eff(&eff, solenoid_pull_gpio, solenoid_pull_pin, solenoid_push_gpio, solenoid_push_pin, vacuum_gpio, vacuum_pin);
 8003232:	2310      	movs	r3, #16
 8003234:	9302      	str	r3, [sp, #8]
 8003236:	4bae      	ldr	r3, [pc, #696]	@ (80034f0 <main+0x80c>)
 8003238:	9301      	str	r3, [sp, #4]
 800323a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003244:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003248:	49a9      	ldr	r1, [pc, #676]	@ (80034f0 <main+0x80c>)
 800324a:	48aa      	ldr	r0, [pc, #680]	@ (80034f4 <main+0x810>)
 800324c:	f7ff fa99 	bl	8002782 <Update_eff>
				// Main controller loop
				if(is_update_encoder == 1){
 8003250:	4ba9      	ldr	r3, [pc, #676]	@ (80034f8 <main+0x814>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b01      	cmp	r3, #1
 8003256:	f040 80b6 	bne.w	80033c6 <main+0x6e2>
					is_update_encoder = 0;
 800325a:	4aa7      	ldr	r2, [pc, #668]	@ (80034f8 <main+0x814>)
 800325c:	2300      	movs	r3, #0
 800325e:	7013      	strb	r3, [r2, #0]
					Update_qei(&encoder, &htim4); // Update encoder
 8003260:	49a6      	ldr	r1, [pc, #664]	@ (80034fc <main+0x818>)
 8003262:	48a7      	ldr	r0, [pc, #668]	@ (8003500 <main+0x81c>)
 8003264:	f001 ff80 	bl	8005168 <Update_qei>
					Update_lowpass(&lowpass, encoder.mmps);
 8003268:	4ba5      	ldr	r3, [pc, #660]	@ (8003500 <main+0x81c>)
 800326a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800326e:	4610      	mov	r0, r2
 8003270:	4619      	mov	r1, r3
 8003272:	f7fd fc85 	bl	8000b80 <__aeabi_d2f>
 8003276:	4603      	mov	r3, r0
 8003278:	ee00 3a10 	vmov	s0, r3
 800327c:	48a1      	ldr	r0, [pc, #644]	@ (8003504 <main+0x820>)
 800327e:	f7ff fcb3 	bl	8002be8 <Update_lowpass>
					acceleration = acc_compute(lowpass.filtered_data);
 8003282:	4ba0      	ldr	r3, [pc, #640]	@ (8003504 <main+0x820>)
 8003284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003288:	4610      	mov	r0, r2
 800328a:	4619      	mov	r1, r3
 800328c:	f7fd fc78 	bl	8000b80 <__aeabi_d2f>
 8003290:	4603      	mov	r3, r0
 8003292:	ee00 3a10 	vmov	s0, r3
 8003296:	f001 fadb 	bl	8004850 <acc_compute>
 800329a:	eef0 7a40 	vmov.f32	s15, s0
 800329e:	4b9a      	ldr	r3, [pc, #616]	@ (8003508 <main+0x824>)
 80032a0:	edc3 7a00 	vstr	s15, [r3]
					if(state != 1){
 80032a4:	4b99      	ldr	r3, [pc, #612]	@ (800350c <main+0x828>)
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	f000 808c 	beq.w	80033c6 <main+0x6e2>
						trapezoidalGeneration(&genTrapezoidalData, initial_position, target_position, max_velocity, max_acceleration);
 80032ae:	4b98      	ldr	r3, [pc, #608]	@ (8003510 <main+0x82c>)
 80032b0:	ed93 7b00 	vldr	d7, [r3]
 80032b4:	4b97      	ldr	r3, [pc, #604]	@ (8003514 <main+0x830>)
 80032b6:	ed93 6b00 	vldr	d6, [r3]
 80032ba:	4b97      	ldr	r3, [pc, #604]	@ (8003518 <main+0x834>)
 80032bc:	ed93 5b00 	vldr	d5, [r3]
 80032c0:	4b96      	ldr	r3, [pc, #600]	@ (800351c <main+0x838>)
 80032c2:	ed93 4b00 	vldr	d4, [r3]
 80032c6:	eeb0 3a44 	vmov.f32	s6, s8
 80032ca:	eef0 3a64 	vmov.f32	s7, s9
 80032ce:	eeb0 2a45 	vmov.f32	s4, s10
 80032d2:	eef0 2a65 	vmov.f32	s5, s11
 80032d6:	eeb0 1a46 	vmov.f32	s2, s12
 80032da:	eef0 1a66 	vmov.f32	s3, s13
 80032de:	eeb0 0a47 	vmov.f32	s0, s14
 80032e2:	eef0 0a67 	vmov.f32	s1, s15
 80032e6:	488e      	ldr	r0, [pc, #568]	@ (8003520 <main+0x83c>)
 80032e8:	f7fe fbea 	bl	8001ac0 <trapezoidalGeneration>
						trapezoidalComputation(&computeTrapezoidalData, &genTrapezoidalData, max_velocity, max_acceleration);
 80032ec:	4b8a      	ldr	r3, [pc, #552]	@ (8003518 <main+0x834>)
 80032ee:	ed93 7b00 	vldr	d7, [r3]
 80032f2:	4b8a      	ldr	r3, [pc, #552]	@ (800351c <main+0x838>)
 80032f4:	ed93 6b00 	vldr	d6, [r3]
 80032f8:	eeb0 1a46 	vmov.f32	s2, s12
 80032fc:	eef0 1a66 	vmov.f32	s3, s13
 8003300:	eeb0 0a47 	vmov.f32	s0, s14
 8003304:	eef0 0a67 	vmov.f32	s1, s15
 8003308:	4985      	ldr	r1, [pc, #532]	@ (8003520 <main+0x83c>)
 800330a:	4886      	ldr	r0, [pc, #536]	@ (8003524 <main+0x840>)
 800330c:	f7fe fe28 	bl	8001f60 <trapezoidalComputation>
						setpoint_pos = computeTrapezoidalData.set_pos;
 8003310:	4b84      	ldr	r3, [pc, #528]	@ (8003524 <main+0x840>)
 8003312:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003316:	4984      	ldr	r1, [pc, #528]	@ (8003528 <main+0x844>)
 8003318:	e9c1 2300 	strd	r2, r3, [r1]
						setpoint_vel = computeTrapezoidalData.set_vel;
 800331c:	4b81      	ldr	r3, [pc, #516]	@ (8003524 <main+0x840>)
 800331e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003322:	4982      	ldr	r1, [pc, #520]	@ (800352c <main+0x848>)
 8003324:	e9c1 2300 	strd	r2, r3, [r1]
						Update_position_control(setpoint_pos);
 8003328:	4b7f      	ldr	r3, [pc, #508]	@ (8003528 <main+0x844>)
 800332a:	ed93 7b00 	vldr	d7, [r3]
 800332e:	eeb0 0a47 	vmov.f32	s0, s14
 8003332:	eef0 0a67 	vmov.f32	s1, s15
 8003336:	f001 faf7 	bl	8004928 <Update_position_control>
						Update_velocity_control(setpoint_vel + p_output);
 800333a:	4b7c      	ldr	r3, [pc, #496]	@ (800352c <main+0x848>)
 800333c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003340:	4b7b      	ldr	r3, [pc, #492]	@ (8003530 <main+0x84c>)
 8003342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003346:	f7fc ff6d 	bl	8000224 <__adddf3>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	ec43 2b17 	vmov	d7, r2, r3
 8003352:	eeb0 0a47 	vmov.f32	s0, s14
 8003356:	eef0 0a67 	vmov.f32	s1, s15
 800335a:	f001 faa5 	bl	80048a8 <Update_velocity_control>
						if(is_finish_position == 0){
 800335e:	4b75      	ldr	r3, [pc, #468]	@ (8003534 <main+0x850>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d122      	bne.n	80033ac <main+0x6c8>
							pwm_signal = -65535 + (((v_output - (-24)) * (65535 - (-65535))) / (24 - (-24)));
 8003366:	4b74      	ldr	r3, [pc, #464]	@ (8003538 <main+0x854>)
 8003368:	edd3 7a00 	vldr	s15, [r3]
 800336c:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 8003370:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003374:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 800353c <main+0x858>
 8003378:	ee27 7a87 	vmul.f32	s14, s15, s14
 800337c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003540 <main+0x85c>
 8003380:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003384:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8003544 <main+0x860>
 8003388:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800338c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003390:	ee17 2a90 	vmov	r2, s15
 8003394:	4b6c      	ldr	r3, [pc, #432]	@ (8003548 <main+0x864>)
 8003396:	601a      	str	r2, [r3, #0]
							Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal); // Update main PWM signal
 8003398:	4b6b      	ldr	r3, [pc, #428]	@ (8003548 <main+0x864>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	2302      	movs	r3, #2
 80033a0:	4a6a      	ldr	r2, [pc, #424]	@ (800354c <main+0x868>)
 80033a2:	2100      	movs	r1, #0
 80033a4:	486a      	ldr	r0, [pc, #424]	@ (8003550 <main+0x86c>)
 80033a6:	f001 fdcc 	bl	8004f42 <Update_pwm>
 80033aa:	e00c      	b.n	80033c6 <main+0x6e2>
						}
						else{
							pwm_signal = 6000;
 80033ac:	4a66      	ldr	r2, [pc, #408]	@ (8003548 <main+0x864>)
 80033ae:	f241 7370 	movw	r3, #6000	@ 0x1770
 80033b2:	6013      	str	r3, [r2, #0]
							Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal); // Update main PWM signal
 80033b4:	4b64      	ldr	r3, [pc, #400]	@ (8003548 <main+0x864>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	2302      	movs	r3, #2
 80033bc:	4a63      	ldr	r2, [pc, #396]	@ (800354c <main+0x868>)
 80033be:	2100      	movs	r1, #0
 80033c0:	4863      	ldr	r0, [pc, #396]	@ (8003550 <main+0x86c>)
 80033c2:	f001 fdbe 	bl	8004f42 <Update_pwm>
						}
					}
				}
				if(HAL_GPIO_ReadPin(home_gpio, home_pin) == 1){
 80033c6:	2140      	movs	r1, #64	@ 0x40
 80033c8:	4860      	ldr	r0, [pc, #384]	@ (800354c <main+0x868>)
 80033ca:	f005 fad1 	bl	8008970 <HAL_GPIO_ReadPin>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d135      	bne.n	8003440 <main+0x75c>
					static uint64_t timestamp = 0;
					static uint8_t first = 1;
					if(first){
 80033d4:	4b5f      	ldr	r3, [pc, #380]	@ (8003554 <main+0x870>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00e      	beq.n	80033fa <main+0x716>
						timestamp = HAL_GetTick() + 100; // Delay time in ms
 80033dc:	f002 fed6 	bl	800618c <HAL_GetTick>
 80033e0:	4603      	mov	r3, r0
 80033e2:	3364      	adds	r3, #100	@ 0x64
 80033e4:	2200      	movs	r2, #0
 80033e6:	623b      	str	r3, [r7, #32]
 80033e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80033ea:	4b5b      	ldr	r3, [pc, #364]	@ (8003558 <main+0x874>)
 80033ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80033f0:	e9c3 1200 	strd	r1, r2, [r3]
						first = 0;
 80033f4:	4a57      	ldr	r2, [pc, #348]	@ (8003554 <main+0x870>)
 80033f6:	2300      	movs	r3, #0
 80033f8:	7013      	strb	r3, [r2, #0]
					}
					if(HAL_GetTick() > timestamp){
 80033fa:	f002 fec7 	bl	800618c <HAL_GetTick>
 80033fe:	4603      	mov	r3, r0
 8003400:	2200      	movs	r2, #0
 8003402:	461d      	mov	r5, r3
 8003404:	4616      	mov	r6, r2
 8003406:	4b54      	ldr	r3, [pc, #336]	@ (8003558 <main+0x874>)
 8003408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340c:	42aa      	cmp	r2, r5
 800340e:	41b3      	sbcs	r3, r6
 8003410:	d216      	bcs.n	8003440 <main+0x75c>
						if(HAL_GPIO_ReadPin(home_gpio, home_pin) == 1){
 8003412:	2140      	movs	r1, #64	@ 0x40
 8003414:	484d      	ldr	r0, [pc, #308]	@ (800354c <main+0x868>)
 8003416:	f005 faab 	bl	8008970 <HAL_GPIO_ReadPin>
 800341a:	4603      	mov	r3, r0
 800341c:	2b01      	cmp	r3, #1
 800341e:	d10c      	bne.n	800343a <main+0x756>
							// Have command from home switch
							home.homing_command = 1;
 8003420:	4a4e      	ldr	r2, [pc, #312]	@ (800355c <main+0x878>)
 8003422:	2301      	movs	r3, #1
 8003424:	7093      	strb	r3, [r2, #2]
							registerFrame[0x10].U16 = 0b0010; // Set data of moving status to Home
 8003426:	4a4e      	ldr	r2, [pc, #312]	@ (8003560 <main+0x87c>)
 8003428:	2302      	movs	r3, #2
 800342a:	8413      	strh	r3, [r2, #32]
							state = registerFrame[0x10].U16;
 800342c:	4b4c      	ldr	r3, [pc, #304]	@ (8003560 <main+0x87c>)
 800342e:	8c1b      	ldrh	r3, [r3, #32]
 8003430:	4a36      	ldr	r2, [pc, #216]	@ (800350c <main+0x828>)
 8003432:	8013      	strh	r3, [r2, #0]
							mode = HOMING;
 8003434:	4a4b      	ldr	r2, [pc, #300]	@ (8003564 <main+0x880>)
 8003436:	2302      	movs	r3, #2
 8003438:	8013      	strh	r3, [r2, #0]
						}
						first = 1;
 800343a:	4a46      	ldr	r2, [pc, #280]	@ (8003554 <main+0x870>)
 800343c:	2301      	movs	r3, #1
 800343e:	7013      	strb	r3, [r2, #0]
					}
				}
				if(registerFrame[0x01].U16 != 0){
 8003440:	4b47      	ldr	r3, [pc, #284]	@ (8003560 <main+0x87c>)
 8003442:	885b      	ldrh	r3, [r3, #2]
 8003444:	2b00      	cmp	r3, #0
 8003446:	f000 80bf 	beq.w	80035c8 <main+0x8e4>

					// Check command from base system status
					//  homing command from Homing button and Base system Check command
					Set_Home(); // Refresh homing command from base system
 800344a:	f7fd fe43 	bl	80010d4 <Set_Home>
					if(state == 0b0010){
 800344e:	4b2f      	ldr	r3, [pc, #188]	@ (800350c <main+0x828>)
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	2b02      	cmp	r3, #2
 8003454:	d114      	bne.n	8003480 <main+0x79c>
						// Have command from base system
						mode = HOMING; // Go to wait mode for Deactivate end effector
 8003456:	4a43      	ldr	r2, [pc, #268]	@ (8003564 <main+0x880>)
 8003458:	2302      	movs	r3, #2
 800345a:	8013      	strh	r3, [r2, #0]
						home.homing_command = 1;
 800345c:	4a3f      	ldr	r2, [pc, #252]	@ (800355c <main+0x878>)
 800345e:	2301      	movs	r3, #1
 8003460:	7093      	strb	r3, [r2, #2]
						registerFrame[0x01].U16 = 0b0000; // Reset data of base system status
 8003462:	4a3f      	ldr	r2, [pc, #252]	@ (8003560 <main+0x87c>)
 8003464:	2300      	movs	r3, #0
 8003466:	8053      	strh	r3, [r2, #2]
						registerFrame[0x10].U16 = 0b0010; // Set data of moving status to Home
 8003468:	4a3d      	ldr	r2, [pc, #244]	@ (8003560 <main+0x87c>)
 800346a:	2302      	movs	r3, #2
 800346c:	8413      	strh	r3, [r2, #32]
						state = registerFrame[0x10].U16 = 0b0010;
 800346e:	4a3c      	ldr	r2, [pc, #240]	@ (8003560 <main+0x87c>)
 8003470:	2302      	movs	r3, #2
 8003472:	8413      	strh	r3, [r2, #32]
 8003474:	4b3a      	ldr	r3, [pc, #232]	@ (8003560 <main+0x87c>)
 8003476:	8c1b      	ldrh	r3, [r3, #32]
 8003478:	4a24      	ldr	r2, [pc, #144]	@ (800350c <main+0x828>)
 800347a:	8013      	strh	r3, [r2, #0]
 800347c:	f000 bcf4 	b.w	8003e68 <main+0x1184>
					}
					// Go point command from base system
					else if(Run_Point_Mode() == 1){
 8003480:	f7fd fe14 	bl	80010ac <Run_Point_Mode>
 8003484:	4603      	mov	r3, r0
 8003486:	2b01      	cmp	r3, #1
 8003488:	d117      	bne.n	80034ba <main+0x7d6>
						registerFrame[0x10].U16 = 0b00010000;
 800348a:	4a35      	ldr	r2, [pc, #212]	@ (8003560 <main+0x87c>)
 800348c:	2310      	movs	r3, #16
 800348e:	8413      	strh	r3, [r2, #32]
						state = registerFrame[0x10].U16;
 8003490:	4b33      	ldr	r3, [pc, #204]	@ (8003560 <main+0x87c>)
 8003492:	8c1b      	ldrh	r3, [r3, #32]
 8003494:	4a1d      	ldr	r2, [pc, #116]	@ (800350c <main+0x828>)
 8003496:	8013      	strh	r3, [r2, #0]
//						x_axis_position = registerFrame[0x40].U16 / 10.0;
						setpoint = Set_Goal_Point();
 8003498:	f7fd fdf0 	bl	800107c <Set_Goal_Point>
 800349c:	ee10 3a10 	vmov	r3, s0
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7fd f81d 	bl	80004e0 <__aeabi_f2d>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	492f      	ldr	r1, [pc, #188]	@ (8003568 <main+0x884>)
 80034ac:	e9c1 2300 	strd	r2, r3, [r1]
						ready = 1;
 80034b0:	4a2e      	ldr	r2, [pc, #184]	@ (800356c <main+0x888>)
 80034b2:	2301      	movs	r3, #1
 80034b4:	7013      	strb	r3, [r2, #0]
 80034b6:	f000 bcd7 	b.w	8003e68 <main+0x1184>
					}
					// Set shelves command from base system
					else if(Set_Shelves() == 1){
 80034ba:	f7fd fdb7 	bl	800102c <Set_Shelves>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d157      	bne.n	8003574 <main+0x890>
						joy.shelves_position[0] = 0;
 80034c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003570 <main+0x88c>)
 80034c6:	2300      	movs	r3, #0
 80034c8:	80d3      	strh	r3, [r2, #6]
						joy.shelves_position[1] = 0;
 80034ca:	4a29      	ldr	r2, [pc, #164]	@ (8003570 <main+0x88c>)
 80034cc:	2300      	movs	r3, #0
 80034ce:	8113      	strh	r3, [r2, #8]
						joy.shelves_position[2] = 0;
 80034d0:	4a27      	ldr	r2, [pc, #156]	@ (8003570 <main+0x88c>)
 80034d2:	2300      	movs	r3, #0
 80034d4:	8153      	strh	r3, [r2, #10]
						joy.shelves_position[3] = 0;
 80034d6:	4a26      	ldr	r2, [pc, #152]	@ (8003570 <main+0x88c>)
 80034d8:	2300      	movs	r3, #0
 80034da:	8193      	strh	r3, [r2, #12]
						joy.shelves_position[4] = 0;
 80034dc:	4a24      	ldr	r2, [pc, #144]	@ (8003570 <main+0x88c>)
 80034de:	2300      	movs	r3, #0
 80034e0:	81d3      	strh	r3, [r2, #14]
						ready = 1;
 80034e2:	4a22      	ldr	r2, [pc, #136]	@ (800356c <main+0x888>)
 80034e4:	2301      	movs	r3, #1
 80034e6:	7013      	strb	r3, [r2, #0]
 80034e8:	f000 bcbe 	b.w	8003e68 <main+0x1184>
 80034ec:	20000eb9 	.word	0x20000eb9
 80034f0:	48000400 	.word	0x48000400
 80034f4:	2000105c 	.word	0x2000105c
 80034f8:	200012d4 	.word	0x200012d4
 80034fc:	20000acc 	.word	0x20000acc
 8003500:	200012d8 	.word	0x200012d8
 8003504:	20001368 	.word	0x20001368
 8003508:	20001530 	.word	0x20001530
 800350c:	2000035e 	.word	0x2000035e
 8003510:	200015f8 	.word	0x200015f8
 8003514:	20001600 	.word	0x20001600
 8003518:	20000298 	.word	0x20000298
 800351c:	200002a0 	.word	0x200002a0
 8003520:	20001560 	.word	0x20001560
 8003524:	200015d0 	.word	0x200015d0
 8003528:	20001608 	.word	0x20001608
 800352c:	20001610 	.word	0x20001610
 8003530:	20001418 	.word	0x20001418
 8003534:	20001420 	.word	0x20001420
 8003538:	200013c0 	.word	0x200013c0
 800353c:	47ffff00 	.word	0x47ffff00
 8003540:	42400000 	.word	0x42400000
 8003544:	477fff00 	.word	0x477fff00
 8003548:	200012d0 	.word	0x200012d0
 800354c:	48000800 	.word	0x48000800
 8003550:	20000934 	.word	0x20000934
 8003554:	200002aa 	.word	0x200002aa
 8003558:	20001628 	.word	0x20001628
 800355c:	20000ea0 	.word	0x20000ea0
 8003560:	20000ecc 	.word	0x20000ecc
 8003564:	20000e92 	.word	0x20000e92
 8003568:	20000e88 	.word	0x20000e88
 800356c:	20000e94 	.word	0x20000e94
 8003570:	200011f4 	.word	0x200011f4
					}
					// Run jog mode from base system
					else if(Run_Jog_Mode() == 1){
 8003574:	f7fd ff54 	bl	8001420 <Run_Jog_Mode>
 8003578:	4603      	mov	r3, r0
 800357a:	2b01      	cmp	r3, #1
 800357c:	f040 8474 	bne.w	8003e68 <main+0x1184>
						SetPick_PlaceOrder();
 8003580:	f7fd fdc4 	bl	800110c <SetPick_PlaceOrder>
						jog_status[0] = 1; // Go pick first
 8003584:	4a83      	ldr	r2, [pc, #524]	@ (8003794 <main+0xab0>)
 8003586:	2301      	movs	r3, #1
 8003588:	7013      	strb	r3, [r2, #0]
						jog_status[1] = 0;
 800358a:	4a82      	ldr	r2, [pc, #520]	@ (8003794 <main+0xab0>)
 800358c:	2300      	movs	r3, #0
 800358e:	7053      	strb	r3, [r2, #1]
						registerFrame[0x10].U16 = 4;
 8003590:	4a81      	ldr	r2, [pc, #516]	@ (8003798 <main+0xab4>)
 8003592:	2304      	movs	r3, #4
 8003594:	8413      	strh	r3, [r2, #32]
						state = registerFrame[0x10].U16;
 8003596:	4b80      	ldr	r3, [pc, #512]	@ (8003798 <main+0xab4>)
 8003598:	8c1b      	ldrh	r3, [r3, #32]
 800359a:	4a80      	ldr	r2, [pc, #512]	@ (800379c <main+0xab8>)
 800359c:	8013      	strh	r3, [r2, #0]
						strcpy(Jogmode, "Go to Pick...");
 800359e:	4a80      	ldr	r2, [pc, #512]	@ (80037a0 <main+0xabc>)
 80035a0:	4b80      	ldr	r3, [pc, #512]	@ (80037a4 <main+0xac0>)
 80035a2:	4614      	mov	r4, r2
 80035a4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80035a6:	6020      	str	r0, [r4, #0]
 80035a8:	6061      	str	r1, [r4, #4]
 80035aa:	60a2      	str	r2, [r4, #8]
 80035ac:	881b      	ldrh	r3, [r3, #0]
 80035ae:	81a3      	strh	r3, [r4, #12]
						ready = 1;
 80035b0:	4a7d      	ldr	r2, [pc, #500]	@ (80037a8 <main+0xac4>)
 80035b2:	2301      	movs	r3, #1
 80035b4:	7013      	strb	r3, [r2, #0]
						skip = 0;
 80035b6:	497d      	ldr	r1, [pc, #500]	@ (80037ac <main+0xac8>)
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	e9c1 2300 	strd	r2, r3, [r1]
 80035c4:	f000 bc50 	b.w	8003e68 <main+0x1184>
					}
				}
				else{
					// Check state from z moving status
					// Set shelve
					if(state == 1){
 80035c8:	4b74      	ldr	r3, [pc, #464]	@ (800379c <main+0xab8>)
 80035ca:	881b      	ldrh	r3, [r3, #0]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	f040 8154 	bne.w	800387a <main+0xb96>
						if(ready == 1){
 80035d2:	4b75      	ldr	r3, [pc, #468]	@ (80037a8 <main+0xac4>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	f040 8446 	bne.w	8003e68 <main+0x1184>
							static uint8_t i = 0;
							static uint8_t repeat = 0;
							static int32_t speed = 20000;
							static uint8_t swap = 0;
							// Update joy stick command
							Update_joy(&joy);
 80035dc:	4874      	ldr	r0, [pc, #464]	@ (80037b0 <main+0xacc>)
 80035de:	f7ff f8f1 	bl	80027c4 <Update_joy>
							if(joy.is_place == 0){
 80035e2:	4b73      	ldr	r3, [pc, #460]	@ (80037b0 <main+0xacc>)
 80035e4:	791b      	ldrb	r3, [r3, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d102      	bne.n	80035f0 <main+0x90c>
								repeat = 0;
 80035ea:	4a72      	ldr	r2, [pc, #456]	@ (80037b4 <main+0xad0>)
 80035ec:	2300      	movs	r3, #0
 80035ee:	7013      	strb	r3, [r2, #0]
							}
							if(i > 5){
 80035f0:	4b71      	ldr	r3, [pc, #452]	@ (80037b8 <main+0xad4>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b05      	cmp	r3, #5
 80035f6:	d933      	bls.n	8003660 <main+0x97c>
								registerFrame[0x23].U16 = joy.shelves_position[0];  //1st Shelve Position
 80035f8:	4b6d      	ldr	r3, [pc, #436]	@ (80037b0 <main+0xacc>)
 80035fa:	88db      	ldrh	r3, [r3, #6]
 80035fc:	4a66      	ldr	r2, [pc, #408]	@ (8003798 <main+0xab4>)
 80035fe:	f8a2 3046 	strh.w	r3, [r2, #70]	@ 0x46
								registerFrame[0x24].U16 = joy.shelves_position[1];  //2nd Shelve Position
 8003602:	4b6b      	ldr	r3, [pc, #428]	@ (80037b0 <main+0xacc>)
 8003604:	891b      	ldrh	r3, [r3, #8]
 8003606:	4a64      	ldr	r2, [pc, #400]	@ (8003798 <main+0xab4>)
 8003608:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
								registerFrame[0x25].U16 = joy.shelves_position[2];  //3rd Shelve Position
 800360c:	4b68      	ldr	r3, [pc, #416]	@ (80037b0 <main+0xacc>)
 800360e:	895b      	ldrh	r3, [r3, #10]
 8003610:	4a61      	ldr	r2, [pc, #388]	@ (8003798 <main+0xab4>)
 8003612:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
								registerFrame[0x26].U16 = joy.shelves_position[3];  //4th Shelve Position
 8003616:	4b66      	ldr	r3, [pc, #408]	@ (80037b0 <main+0xacc>)
 8003618:	899b      	ldrh	r3, [r3, #12]
 800361a:	4a5f      	ldr	r2, [pc, #380]	@ (8003798 <main+0xab4>)
 800361c:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
								registerFrame[0x27].U16 = joy.shelves_position[4];  //5th Shelve Position
 8003620:	4b63      	ldr	r3, [pc, #396]	@ (80037b0 <main+0xacc>)
 8003622:	89db      	ldrh	r3, [r3, #14]
 8003624:	4a5c      	ldr	r2, [pc, #368]	@ (8003798 <main+0xab4>)
 8003626:	f8a2 304e 	strh.w	r3, [r2, #78]	@ 0x4e
								state = 0b0000;
 800362a:	4a5c      	ldr	r2, [pc, #368]	@ (800379c <main+0xab8>)
 800362c:	2300      	movs	r3, #0
 800362e:	8013      	strh	r3, [r2, #0]
								registerFrame[0x10].U16 = state;
 8003630:	4b5a      	ldr	r3, [pc, #360]	@ (800379c <main+0xab8>)
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	4a58      	ldr	r2, [pc, #352]	@ (8003798 <main+0xab4>)
 8003636:	8413      	strh	r3, [r2, #32]
								ready = 0;
 8003638:	4a5b      	ldr	r2, [pc, #364]	@ (80037a8 <main+0xac4>)
 800363a:	2300      	movs	r3, #0
 800363c:	7013      	strb	r3, [r2, #0]
								i = 0;
 800363e:	4a5e      	ldr	r2, [pc, #376]	@ (80037b8 <main+0xad4>)
 8003640:	2300      	movs	r3, #0
 8003642:	7013      	strb	r3, [r2, #0]
								initial_position = encoder.mm;
 8003644:	4b5d      	ldr	r3, [pc, #372]	@ (80037bc <main+0xad8>)
 8003646:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800364a:	495d      	ldr	r1, [pc, #372]	@ (80037c0 <main+0xadc>)
 800364c:	e9c1 2300 	strd	r2, r3, [r1]
								target_position = encoder.mm;
 8003650:	4b5a      	ldr	r3, [pc, #360]	@ (80037bc <main+0xad8>)
 8003652:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8003656:	495b      	ldr	r1, [pc, #364]	@ (80037c4 <main+0xae0>)
 8003658:	e9c1 2300 	strd	r2, r3, [r1]
 800365c:	f000 bc04 	b.w	8003e68 <main+0x1184>

							}
							else if (!joy.s_1 && joy.s_2 && joy.s_3 && joy.s_4){
 8003660:	4b53      	ldr	r3, [pc, #332]	@ (80037b0 <main+0xacc>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d135      	bne.n	80036d4 <main+0x9f0>
 8003668:	4b51      	ldr	r3, [pc, #324]	@ (80037b0 <main+0xacc>)
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d031      	beq.n	80036d4 <main+0x9f0>
 8003670:	4b4f      	ldr	r3, [pc, #316]	@ (80037b0 <main+0xacc>)
 8003672:	789b      	ldrb	r3, [r3, #2]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d02d      	beq.n	80036d4 <main+0x9f0>
 8003678:	4b4d      	ldr	r3, [pc, #308]	@ (80037b0 <main+0xacc>)
 800367a:	78db      	ldrb	r3, [r3, #3]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d029      	beq.n	80036d4 <main+0x9f0>
								if(joy.is_place == 1){
 8003680:	4b4b      	ldr	r3, [pc, #300]	@ (80037b0 <main+0xacc>)
 8003682:	791b      	ldrb	r3, [r3, #4]
 8003684:	2b01      	cmp	r3, #1
 8003686:	f040 83ea 	bne.w	8003e5e <main+0x117a>
									if(repeat != 1){
 800368a:	4b4a      	ldr	r3, [pc, #296]	@ (80037b4 <main+0xad0>)
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	2b01      	cmp	r3, #1
 8003690:	f000 83e5 	beq.w	8003e5e <main+0x117a>
										if(swap == 0){
 8003694:	4b4c      	ldr	r3, [pc, #304]	@ (80037c8 <main+0xae4>)
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d10d      	bne.n	80036b8 <main+0x9d4>
											pwm_signal = speed;
 800369c:	4b4b      	ldr	r3, [pc, #300]	@ (80037cc <main+0xae8>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b4b      	ldr	r3, [pc, #300]	@ (80037d0 <main+0xaec>)
 80036a2:	601a      	str	r2, [r3, #0]
											Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal);
 80036a4:	4b4a      	ldr	r3, [pc, #296]	@ (80037d0 <main+0xaec>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	2302      	movs	r3, #2
 80036ac:	4a49      	ldr	r2, [pc, #292]	@ (80037d4 <main+0xaf0>)
 80036ae:	2100      	movs	r1, #0
 80036b0:	4849      	ldr	r0, [pc, #292]	@ (80037d8 <main+0xaf4>)
 80036b2:	f001 fc46 	bl	8004f42 <Update_pwm>
 80036b6:	e009      	b.n	80036cc <main+0x9e8>
										}
										else{
											x_axis_position = x_axis_position + 5.0;
 80036b8:	4b48      	ldr	r3, [pc, #288]	@ (80037dc <main+0xaf8>)
 80036ba:	edd3 7a00 	vldr	s15, [r3]
 80036be:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80036c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036c6:	4b45      	ldr	r3, [pc, #276]	@ (80037dc <main+0xaf8>)
 80036c8:	edc3 7a00 	vstr	s15, [r3]
										}
										repeat = 1;
 80036cc:	4a39      	ldr	r2, [pc, #228]	@ (80037b4 <main+0xad0>)
 80036ce:	2301      	movs	r3, #1
 80036d0:	7013      	strb	r3, [r2, #0]
								if(joy.is_place == 1){
 80036d2:	e3c4      	b.n	8003e5e <main+0x117a>
									}
								}
							}
							else if(joy.s_1 && !joy.s_2 && joy.s_3 && joy.s_4){
 80036d4:	4b36      	ldr	r3, [pc, #216]	@ (80037b0 <main+0xacc>)
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d01f      	beq.n	800371c <main+0xa38>
 80036dc:	4b34      	ldr	r3, [pc, #208]	@ (80037b0 <main+0xacc>)
 80036de:	785b      	ldrb	r3, [r3, #1]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d11b      	bne.n	800371c <main+0xa38>
 80036e4:	4b32      	ldr	r3, [pc, #200]	@ (80037b0 <main+0xacc>)
 80036e6:	789b      	ldrb	r3, [r3, #2]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d017      	beq.n	800371c <main+0xa38>
 80036ec:	4b30      	ldr	r3, [pc, #192]	@ (80037b0 <main+0xacc>)
 80036ee:	78db      	ldrb	r3, [r3, #3]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d013      	beq.n	800371c <main+0xa38>
								// switch 2 had pushed
								if(repeat != 1){
 80036f4:	4b2f      	ldr	r3, [pc, #188]	@ (80037b4 <main+0xad0>)
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	f000 83b5 	beq.w	8003e68 <main+0x1184>
									if(swap == 0){
 80036fe:	4b32      	ldr	r3, [pc, #200]	@ (80037c8 <main+0xae4>)
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d103      	bne.n	800370e <main+0xa2a>
										swap = 1;
 8003706:	4a30      	ldr	r2, [pc, #192]	@ (80037c8 <main+0xae4>)
 8003708:	2301      	movs	r3, #1
 800370a:	7013      	strb	r3, [r2, #0]
 800370c:	e002      	b.n	8003714 <main+0xa30>
									}
									else{
										swap = 0;
 800370e:	4a2e      	ldr	r2, [pc, #184]	@ (80037c8 <main+0xae4>)
 8003710:	2300      	movs	r3, #0
 8003712:	7013      	strb	r3, [r2, #0]
									}
									repeat = 1;
 8003714:	4a27      	ldr	r2, [pc, #156]	@ (80037b4 <main+0xad0>)
 8003716:	2301      	movs	r3, #1
 8003718:	7013      	strb	r3, [r2, #0]
								if(repeat != 1){
 800371a:	e3a5      	b.n	8003e68 <main+0x1184>
								}
							}
							else if (joy.s_1 && joy.s_2 && !joy.s_3 && joy.s_4){
 800371c:	4b24      	ldr	r3, [pc, #144]	@ (80037b0 <main+0xacc>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d05f      	beq.n	80037e4 <main+0xb00>
 8003724:	4b22      	ldr	r3, [pc, #136]	@ (80037b0 <main+0xacc>)
 8003726:	785b      	ldrb	r3, [r3, #1]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d05b      	beq.n	80037e4 <main+0xb00>
 800372c:	4b20      	ldr	r3, [pc, #128]	@ (80037b0 <main+0xacc>)
 800372e:	789b      	ldrb	r3, [r3, #2]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d157      	bne.n	80037e4 <main+0xb00>
 8003734:	4b1e      	ldr	r3, [pc, #120]	@ (80037b0 <main+0xacc>)
 8003736:	78db      	ldrb	r3, [r3, #3]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d053      	beq.n	80037e4 <main+0xb00>
								// switch 3 had pushed
								// save data for base system
								if(joy.is_place == 1){
 800373c:	4b1c      	ldr	r3, [pc, #112]	@ (80037b0 <main+0xacc>)
 800373e:	791b      	ldrb	r3, [r3, #4]
 8003740:	2b01      	cmp	r3, #1
 8003742:	f040 838e 	bne.w	8003e62 <main+0x117e>
									if(repeat != 1){
 8003746:	4b1b      	ldr	r3, [pc, #108]	@ (80037b4 <main+0xad0>)
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	2b01      	cmp	r3, #1
 800374c:	f000 8389 	beq.w	8003e62 <main+0x117e>
										repeat = 1;
 8003750:	4a18      	ldr	r2, [pc, #96]	@ (80037b4 <main+0xad0>)
 8003752:	2301      	movs	r3, #1
 8003754:	7013      	strb	r3, [r2, #0]
										joy.shelves_position[i] = (uint16_t)(encoder.mm * 10);
 8003756:	4b19      	ldr	r3, [pc, #100]	@ (80037bc <main+0xad8>)
 8003758:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800375c:	f04f 0200 	mov.w	r2, #0
 8003760:	4b1f      	ldr	r3, [pc, #124]	@ (80037e0 <main+0xafc>)
 8003762:	f7fc ff15 	bl	8000590 <__aeabi_dmul>
 8003766:	4602      	mov	r2, r0
 8003768:	460b      	mov	r3, r1
 800376a:	4610      	mov	r0, r2
 800376c:	4619      	mov	r1, r3
 800376e:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <main+0xad4>)
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	461c      	mov	r4, r3
 8003774:	f7fd f9e4 	bl	8000b40 <__aeabi_d2uiz>
 8003778:	4603      	mov	r3, r0
 800377a:	b299      	uxth	r1, r3
 800377c:	4a0c      	ldr	r2, [pc, #48]	@ (80037b0 <main+0xacc>)
 800377e:	0063      	lsls	r3, r4, #1
 8003780:	4413      	add	r3, r2
 8003782:	460a      	mov	r2, r1
 8003784:	80da      	strh	r2, [r3, #6]
										i++;
 8003786:	4b0c      	ldr	r3, [pc, #48]	@ (80037b8 <main+0xad4>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	3301      	adds	r3, #1
 800378c:	b2db      	uxtb	r3, r3
 800378e:	4a0a      	ldr	r2, [pc, #40]	@ (80037b8 <main+0xad4>)
 8003790:	7013      	strb	r3, [r2, #0]
								if(joy.is_place == 1){
 8003792:	e366      	b.n	8003e62 <main+0x117e>
 8003794:	20000e90 	.word	0x20000e90
 8003798:	20000ecc 	.word	0x20000ecc
 800379c:	2000035e 	.word	0x2000035e
 80037a0:	20000040 	.word	0x20000040
 80037a4:	0800e158 	.word	0x0800e158
 80037a8:	20000e94 	.word	0x20000e94
 80037ac:	20000ec0 	.word	0x20000ec0
 80037b0:	200011f4 	.word	0x200011f4
 80037b4:	20001630 	.word	0x20001630
 80037b8:	20001631 	.word	0x20001631
 80037bc:	200012d8 	.word	0x200012d8
 80037c0:	200015f8 	.word	0x200015f8
 80037c4:	20001600 	.word	0x20001600
 80037c8:	20001632 	.word	0x20001632
 80037cc:	200002ac 	.word	0x200002ac
 80037d0:	200012d0 	.word	0x200012d0
 80037d4:	48000800 	.word	0x48000800
 80037d8:	20000934 	.word	0x20000934
 80037dc:	2000152c 	.word	0x2000152c
 80037e0:	40240000 	.word	0x40240000
									}
								}
							}
							else if (joy.s_1 && joy.s_2 && joy.s_3 && !joy.s_4){
 80037e4:	4ba4      	ldr	r3, [pc, #656]	@ (8003a78 <main+0xd94>)
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d038      	beq.n	800385e <main+0xb7a>
 80037ec:	4ba2      	ldr	r3, [pc, #648]	@ (8003a78 <main+0xd94>)
 80037ee:	785b      	ldrb	r3, [r3, #1]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d034      	beq.n	800385e <main+0xb7a>
 80037f4:	4ba0      	ldr	r3, [pc, #640]	@ (8003a78 <main+0xd94>)
 80037f6:	789b      	ldrb	r3, [r3, #2]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d030      	beq.n	800385e <main+0xb7a>
 80037fc:	4b9e      	ldr	r3, [pc, #632]	@ (8003a78 <main+0xd94>)
 80037fe:	78db      	ldrb	r3, [r3, #3]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d12c      	bne.n	800385e <main+0xb7a>
								// switch 4 had pushed
								if(joy.is_place == 1){
 8003804:	4b9c      	ldr	r3, [pc, #624]	@ (8003a78 <main+0xd94>)
 8003806:	791b      	ldrb	r3, [r3, #4]
 8003808:	2b01      	cmp	r3, #1
 800380a:	f040 832c 	bne.w	8003e66 <main+0x1182>
									if(repeat != 1){
 800380e:	4b9b      	ldr	r3, [pc, #620]	@ (8003a7c <main+0xd98>)
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	2b01      	cmp	r3, #1
 8003814:	f000 8327 	beq.w	8003e66 <main+0x1182>
										repeat = 1;
 8003818:	4a98      	ldr	r2, [pc, #608]	@ (8003a7c <main+0xd98>)
 800381a:	2301      	movs	r3, #1
 800381c:	7013      	strb	r3, [r2, #0]
										if(swap == 0){
 800381e:	4b98      	ldr	r3, [pc, #608]	@ (8003a80 <main+0xd9c>)
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d110      	bne.n	8003848 <main+0xb64>
											pwm_signal = -(speed - 10000);
 8003826:	4b97      	ldr	r3, [pc, #604]	@ (8003a84 <main+0xda0>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f5c3 521c 	rsb	r2, r3, #9984	@ 0x2700
 800382e:	3210      	adds	r2, #16
 8003830:	4b95      	ldr	r3, [pc, #596]	@ (8003a88 <main+0xda4>)
 8003832:	601a      	str	r2, [r3, #0]
											Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal);
 8003834:	4b94      	ldr	r3, [pc, #592]	@ (8003a88 <main+0xda4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	2302      	movs	r3, #2
 800383c:	4a93      	ldr	r2, [pc, #588]	@ (8003a8c <main+0xda8>)
 800383e:	2100      	movs	r1, #0
 8003840:	4893      	ldr	r0, [pc, #588]	@ (8003a90 <main+0xdac>)
 8003842:	f001 fb7e 	bl	8004f42 <Update_pwm>
								if(joy.is_place == 1){
 8003846:	e30e      	b.n	8003e66 <main+0x1182>
										}
										else{
											x_axis_position = x_axis_position - 5.0;
 8003848:	4b92      	ldr	r3, [pc, #584]	@ (8003a94 <main+0xdb0>)
 800384a:	edd3 7a00 	vldr	s15, [r3]
 800384e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003852:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003856:	4b8f      	ldr	r3, [pc, #572]	@ (8003a94 <main+0xdb0>)
 8003858:	edc3 7a00 	vstr	s15, [r3]
								if(joy.is_place == 1){
 800385c:	e303      	b.n	8003e66 <main+0x1182>
										}
									}
								}
							}
							else{
								pwm_signal = 8000;
 800385e:	4a8a      	ldr	r2, [pc, #552]	@ (8003a88 <main+0xda4>)
 8003860:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003864:	6013      	str	r3, [r2, #0]
								Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal);
 8003866:	4b88      	ldr	r3, [pc, #544]	@ (8003a88 <main+0xda4>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	2302      	movs	r3, #2
 800386e:	4a87      	ldr	r2, [pc, #540]	@ (8003a8c <main+0xda8>)
 8003870:	2100      	movs	r1, #0
 8003872:	4887      	ldr	r0, [pc, #540]	@ (8003a90 <main+0xdac>)
 8003874:	f001 fb65 	bl	8004f42 <Update_pwm>
 8003878:	e2f6      	b.n	8003e68 <main+0x1184>
							}
						}
					}
					// Go pick
					else if(state == 4){
 800387a:	4b87      	ldr	r3, [pc, #540]	@ (8003a98 <main+0xdb4>)
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	2b04      	cmp	r3, #4
 8003880:	f040 8130 	bne.w	8003ae4 <main+0xe00>
						static uint8_t pass = 0;
						if(ready == 1){
 8003884:	4b85      	ldr	r3, [pc, #532]	@ (8003a9c <main+0xdb8>)
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d15f      	bne.n	800394c <main+0xc68>
							if(pick_index == 5){
 800388c:	4b84      	ldr	r3, [pc, #528]	@ (8003aa0 <main+0xdbc>)
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b05      	cmp	r3, #5
 8003892:	d10a      	bne.n	80038aa <main+0xbc6>
								pick_index = 0;
 8003894:	4a82      	ldr	r2, [pc, #520]	@ (8003aa0 <main+0xdbc>)
 8003896:	2300      	movs	r3, #0
 8003898:	7013      	strb	r3, [r2, #0]
								skip = 1;
 800389a:	4982      	ldr	r1, [pc, #520]	@ (8003aa4 <main+0xdc0>)
 800389c:	f04f 0201 	mov.w	r2, #1
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	e9c1 2300 	strd	r2, r3, [r1]
 80038a8:	e050      	b.n	800394c <main+0xc68>
							}
							else if(pick_index >= 0 && pick_index < 5){
 80038aa:	4b7d      	ldr	r3, [pc, #500]	@ (8003aa0 <main+0xdbc>)
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d84c      	bhi.n	800394c <main+0xc68>
								if(pick_index){
 80038b2:	4b7b      	ldr	r3, [pc, #492]	@ (8003aa0 <main+0xdbc>)
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d002      	beq.n	80038c0 <main+0xbdc>
									pass = 0;
 80038ba:	4a7b      	ldr	r2, [pc, #492]	@ (8003aa8 <main+0xdc4>)
 80038bc:	2300      	movs	r3, #0
 80038be:	7013      	strb	r3, [r2, #0]
								}
								// Set up trajectory
								initial_position = encoder.mm;
 80038c0:	4b7a      	ldr	r3, [pc, #488]	@ (8003aac <main+0xdc8>)
 80038c2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80038c6:	497a      	ldr	r1, [pc, #488]	@ (8003ab0 <main+0xdcc>)
 80038c8:	e9c1 2300 	strd	r2, r3, [r1]
								target_position = (float)(joy.shelves_position[(Pick[pick_index] - 1)]) / 10.0;
 80038cc:	4b74      	ldr	r3, [pc, #464]	@ (8003aa0 <main+0xdbc>)
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	4b78      	ldr	r3, [pc, #480]	@ (8003ab4 <main+0xdd0>)
 80038d4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80038d8:	3b01      	subs	r3, #1
 80038da:	4a67      	ldr	r2, [pc, #412]	@ (8003a78 <main+0xd94>)
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	4413      	add	r3, r2
 80038e0:	88db      	ldrh	r3, [r3, #6]
 80038e2:	ee07 3a90 	vmov	s15, r3
 80038e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ea:	ee17 0a90 	vmov	r0, s15
 80038ee:	f7fc fdf7 	bl	80004e0 <__aeabi_f2d>
 80038f2:	f04f 0200 	mov.w	r2, #0
 80038f6:	4b70      	ldr	r3, [pc, #448]	@ (8003ab8 <main+0xdd4>)
 80038f8:	f7fc ff74 	bl	80007e4 <__aeabi_ddiv>
 80038fc:	4602      	mov	r2, r0
 80038fe:	460b      	mov	r3, r1
 8003900:	4610      	mov	r0, r2
 8003902:	4619      	mov	r1, r3
 8003904:	4b6d      	ldr	r3, [pc, #436]	@ (8003abc <main+0xdd8>)
 8003906:	e9c3 0100 	strd	r0, r1, [r3]
								computeTrapezoidalData.t = 0;
 800390a:	496d      	ldr	r1, [pc, #436]	@ (8003ac0 <main+0xddc>)
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	e9c1 2302 	strd	r2, r3, [r1, #8]
								computeTrapezoidalData.is_finish = 0;
 8003918:	4a69      	ldr	r2, [pc, #420]	@ (8003ac0 <main+0xddc>)
 800391a:	2300      	movs	r3, #0
 800391c:	7413      	strb	r3, [r2, #16]
								x_axis_position = 10.0;
 800391e:	4a5d      	ldr	r2, [pc, #372]	@ (8003a94 <main+0xdb0>)
 8003920:	4b68      	ldr	r3, [pc, #416]	@ (8003ac4 <main+0xde0>)
 8003922:	6013      	str	r3, [r2, #0]
								p_e = 0.0;
 8003924:	4968      	ldr	r1, [pc, #416]	@ (8003ac8 <main+0xde4>)
 8003926:	f04f 0200 	mov.w	r2, #0
 800392a:	f04f 0300 	mov.w	r3, #0
 800392e:	e9c1 2300 	strd	r2, r3, [r1]
								is_finish_position = 0;
 8003932:	4a66      	ldr	r2, [pc, #408]	@ (8003acc <main+0xde8>)
 8003934:	2300      	movs	r3, #0
 8003936:	7013      	strb	r3, [r2, #0]
								ready = 0;
 8003938:	4a58      	ldr	r2, [pc, #352]	@ (8003a9c <main+0xdb8>)
 800393a:	2300      	movs	r3, #0
 800393c:	7013      	strb	r3, [r2, #0]
								skip = 0;
 800393e:	4959      	ldr	r1, [pc, #356]	@ (8003aa4 <main+0xdc0>)
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	e9c1 2300 	strd	r2, r3, [r1]
							}
						}
//						&& is_finish_position == 1
						if(computeTrapezoidalData.is_finish == 1 && ready == 0 && skip == 0){
 800394c:	4b5c      	ldr	r3, [pc, #368]	@ (8003ac0 <main+0xddc>)
 800394e:	7c1b      	ldrb	r3, [r3, #16]
 8003950:	2b01      	cmp	r3, #1
 8003952:	f040 8289 	bne.w	8003e68 <main+0x1184>
 8003956:	4b51      	ldr	r3, [pc, #324]	@ (8003a9c <main+0xdb8>)
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	f040 8284 	bne.w	8003e68 <main+0x1184>
 8003960:	4b50      	ldr	r3, [pc, #320]	@ (8003aa4 <main+0xdc0>)
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	4313      	orrs	r3, r2
 8003968:	f040 827e 	bne.w	8003e68 <main+0x1184>
							if(pass == 0){
 800396c:	4b4e      	ldr	r3, [pc, #312]	@ (8003aa8 <main+0xdc4>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10b      	bne.n	800398c <main+0xca8>
								eff.solenoid_command[0] = 1;
 8003974:	4a56      	ldr	r2, [pc, #344]	@ (8003ad0 <main+0xdec>)
 8003976:	2301      	movs	r3, #1
 8003978:	7093      	strb	r3, [r2, #2]
								eff.solenoid_command[1] = 1; // Push forward
 800397a:	4a55      	ldr	r2, [pc, #340]	@ (8003ad0 <main+0xdec>)
 800397c:	2301      	movs	r3, #1
 800397e:	70d3      	strb	r3, [r2, #3]
								eff.solenoid_command[2] = 0;
 8003980:	4a53      	ldr	r2, [pc, #332]	@ (8003ad0 <main+0xdec>)
 8003982:	2300      	movs	r3, #0
 8003984:	7113      	strb	r3, [r2, #4]
								pass = 1;
 8003986:	4a48      	ldr	r2, [pc, #288]	@ (8003aa8 <main+0xdc4>)
 8003988:	2301      	movs	r3, #1
 800398a:	7013      	strb	r3, [r2, #0]
							}
							if(pass == 1){
 800398c:	4b46      	ldr	r3, [pc, #280]	@ (8003aa8 <main+0xdc4>)
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d148      	bne.n	8003a26 <main+0xd42>
								if((eff.actual_status[0] == 0) && (eff.actual_status[1] == 1)){
 8003994:	4b4e      	ldr	r3, [pc, #312]	@ (8003ad0 <main+0xdec>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d144      	bne.n	8003a26 <main+0xd42>
 800399c:	4b4c      	ldr	r3, [pc, #304]	@ (8003ad0 <main+0xdec>)
 800399e:	785b      	ldrb	r3, [r3, #1]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d140      	bne.n	8003a26 <main+0xd42>
									static uint64_t timestamp = 0;
									static uint8_t first = 1;
									if(first == 1){
 80039a4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ad4 <main+0xdf0>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d11b      	bne.n	80039e4 <main+0xd00>
										timestamp = HAL_GetTick() + jog_delay;
 80039ac:	f002 fbee 	bl	800618c <HAL_GetTick>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2200      	movs	r2, #0
 80039b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039b8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039bc:	4b46      	ldr	r3, [pc, #280]	@ (8003ad8 <main+0xdf4>)
 80039be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039c6:	1889      	adds	r1, r1, r2
 80039c8:	61b9      	str	r1, [r7, #24]
 80039ca:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80039ce:	eb41 0303 	adc.w	r3, r1, r3
 80039d2:	61fb      	str	r3, [r7, #28]
 80039d4:	4b41      	ldr	r3, [pc, #260]	@ (8003adc <main+0xdf8>)
 80039d6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80039da:	e9c3 1200 	strd	r1, r2, [r3]
										first = 0;
 80039de:	4a3d      	ldr	r2, [pc, #244]	@ (8003ad4 <main+0xdf0>)
 80039e0:	2300      	movs	r3, #0
 80039e2:	7013      	strb	r3, [r2, #0]

									}
									if(HAL_GetTick() > timestamp){
 80039e4:	f002 fbd2 	bl	800618c <HAL_GetTick>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2200      	movs	r2, #0
 80039ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039f4:	4b39      	ldr	r3, [pc, #228]	@ (8003adc <main+0xdf8>)
 80039f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fa:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 80039fe:	428a      	cmp	r2, r1
 8003a00:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8003a04:	418b      	sbcs	r3, r1
 8003a06:	d20e      	bcs.n	8003a26 <main+0xd42>
										// End effector is push
										eff.solenoid_command[0] = 1;
 8003a08:	4a31      	ldr	r2, [pc, #196]	@ (8003ad0 <main+0xdec>)
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	7093      	strb	r3, [r2, #2]
										eff.solenoid_command[1] = 0;
 8003a0e:	4a30      	ldr	r2, [pc, #192]	@ (8003ad0 <main+0xdec>)
 8003a10:	2300      	movs	r3, #0
 8003a12:	70d3      	strb	r3, [r2, #3]
										eff.solenoid_command[2] = 1; // Pull back
 8003a14:	4a2e      	ldr	r2, [pc, #184]	@ (8003ad0 <main+0xdec>)
 8003a16:	2301      	movs	r3, #1
 8003a18:	7113      	strb	r3, [r2, #4]
										pass = 2;
 8003a1a:	4a23      	ldr	r2, [pc, #140]	@ (8003aa8 <main+0xdc4>)
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	7013      	strb	r3, [r2, #0]
										first = 1;
 8003a20:	4a2c      	ldr	r2, [pc, #176]	@ (8003ad4 <main+0xdf0>)
 8003a22:	2301      	movs	r3, #1
 8003a24:	7013      	strb	r3, [r2, #0]
									}
								}
							}
							if(pass == 2){
 8003a26:	4b20      	ldr	r3, [pc, #128]	@ (8003aa8 <main+0xdc4>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	f040 821c 	bne.w	8003e68 <main+0x1184>
								if((eff.actual_status[0] == 1) && (eff.actual_status[1] == 0)){
 8003a30:	4b27      	ldr	r3, [pc, #156]	@ (8003ad0 <main+0xdec>)
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	f040 8217 	bne.w	8003e68 <main+0x1184>
 8003a3a:	4b25      	ldr	r3, [pc, #148]	@ (8003ad0 <main+0xdec>)
 8003a3c:	785b      	ldrb	r3, [r3, #1]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f040 8212 	bne.w	8003e68 <main+0x1184>
									// Deactivate solenoid valve
									eff.solenoid_command[1] = 0;
 8003a44:	4a22      	ldr	r2, [pc, #136]	@ (8003ad0 <main+0xdec>)
 8003a46:	2300      	movs	r3, #0
 8003a48:	70d3      	strb	r3, [r2, #3]
									eff.solenoid_command[2] = 0;
 8003a4a:	4a21      	ldr	r2, [pc, #132]	@ (8003ad0 <main+0xdec>)
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	7113      	strb	r3, [r2, #4]
									pick_index++;
 8003a50:	4b13      	ldr	r3, [pc, #76]	@ (8003aa0 <main+0xdbc>)
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	3301      	adds	r3, #1
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	4a11      	ldr	r2, [pc, #68]	@ (8003aa0 <main+0xdbc>)
 8003a5a:	7013      	strb	r3, [r2, #0]
									ready = 1;
 8003a5c:	4a0f      	ldr	r2, [pc, #60]	@ (8003a9c <main+0xdb8>)
 8003a5e:	2301      	movs	r3, #1
 8003a60:	7013      	strb	r3, [r2, #0]
									registerFrame[0x10].U16 = 8;
 8003a62:	4a1f      	ldr	r2, [pc, #124]	@ (8003ae0 <main+0xdfc>)
 8003a64:	2308      	movs	r3, #8
 8003a66:	8413      	strh	r3, [r2, #32]
									state = registerFrame[0x10].U16; // Then go place
 8003a68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ae0 <main+0xdfc>)
 8003a6a:	8c1b      	ldrh	r3, [r3, #32]
 8003a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a98 <main+0xdb4>)
 8003a6e:	8013      	strh	r3, [r2, #0]
									pass = 0;
 8003a70:	4a0d      	ldr	r2, [pc, #52]	@ (8003aa8 <main+0xdc4>)
 8003a72:	2300      	movs	r3, #0
 8003a74:	7013      	strb	r3, [r2, #0]
 8003a76:	e1f7      	b.n	8003e68 <main+0x1184>
 8003a78:	200011f4 	.word	0x200011f4
 8003a7c:	20001630 	.word	0x20001630
 8003a80:	20001632 	.word	0x20001632
 8003a84:	200002ac 	.word	0x200002ac
 8003a88:	200012d0 	.word	0x200012d0
 8003a8c:	48000800 	.word	0x48000800
 8003a90:	20000934 	.word	0x20000934
 8003a94:	2000152c 	.word	0x2000152c
 8003a98:	2000035e 	.word	0x2000035e
 8003a9c:	20000e94 	.word	0x20000e94
 8003aa0:	20000ec8 	.word	0x20000ec8
 8003aa4:	20000ec0 	.word	0x20000ec0
 8003aa8:	20001633 	.word	0x20001633
 8003aac:	200012d8 	.word	0x200012d8
 8003ab0:	200015f8 	.word	0x200015f8
 8003ab4:	20000344 	.word	0x20000344
 8003ab8:	40240000 	.word	0x40240000
 8003abc:	20001600 	.word	0x20001600
 8003ac0:	200015d0 	.word	0x200015d0
 8003ac4:	41200000 	.word	0x41200000
 8003ac8:	20001410 	.word	0x20001410
 8003acc:	20001420 	.word	0x20001420
 8003ad0:	2000105c 	.word	0x2000105c
 8003ad4:	200002b0 	.word	0x200002b0
 8003ad8:	20000270 	.word	0x20000270
 8003adc:	20001638 	.word	0x20001638
 8003ae0:	20000ecc 	.word	0x20000ecc
								}
							}
						}
					}
					// Go place
					else if(state == 8){
 8003ae4:	4b86      	ldr	r3, [pc, #536]	@ (8003d00 <main+0x101c>)
 8003ae6:	881b      	ldrh	r3, [r3, #0]
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	f040 8133 	bne.w	8003d54 <main+0x1070>
						static uint8_t pass = 0;
						if(ready == 1){
 8003aee:	4b85      	ldr	r3, [pc, #532]	@ (8003d04 <main+0x1020>)
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d159      	bne.n	8003baa <main+0xec6>
							if(place_index >= 0 && place_index < 5){
 8003af6:	4b84      	ldr	r3, [pc, #528]	@ (8003d08 <main+0x1024>)
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d855      	bhi.n	8003baa <main+0xec6>
								if(place_index == 0){
 8003afe:	4b82      	ldr	r3, [pc, #520]	@ (8003d08 <main+0x1024>)
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <main+0xe28>
									pass = 0;
 8003b06:	4a81      	ldr	r2, [pc, #516]	@ (8003d0c <main+0x1028>)
 8003b08:	2300      	movs	r3, #0
 8003b0a:	7013      	strb	r3, [r2, #0]
								}
								// Set up trajectory
								initial_position = encoder.mm;
 8003b0c:	4b80      	ldr	r3, [pc, #512]	@ (8003d10 <main+0x102c>)
 8003b0e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8003b12:	4980      	ldr	r1, [pc, #512]	@ (8003d14 <main+0x1030>)
 8003b14:	e9c1 2300 	strd	r2, r3, [r1]
								target_position = ((float)(joy.shelves_position[(Place[place_index] - 1)]) / 10.0) + 10.0;
 8003b18:	4b7b      	ldr	r3, [pc, #492]	@ (8003d08 <main+0x1024>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4b7e      	ldr	r3, [pc, #504]	@ (8003d18 <main+0x1034>)
 8003b20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b24:	3b01      	subs	r3, #1
 8003b26:	4a7d      	ldr	r2, [pc, #500]	@ (8003d1c <main+0x1038>)
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	4413      	add	r3, r2
 8003b2c:	88db      	ldrh	r3, [r3, #6]
 8003b2e:	ee07 3a90 	vmov	s15, r3
 8003b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b36:	ee17 0a90 	vmov	r0, s15
 8003b3a:	f7fc fcd1 	bl	80004e0 <__aeabi_f2d>
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	4b77      	ldr	r3, [pc, #476]	@ (8003d20 <main+0x103c>)
 8003b44:	f7fc fe4e 	bl	80007e4 <__aeabi_ddiv>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4610      	mov	r0, r2
 8003b4e:	4619      	mov	r1, r3
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	4b72      	ldr	r3, [pc, #456]	@ (8003d20 <main+0x103c>)
 8003b56:	f7fc fb65 	bl	8000224 <__adddf3>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	4610      	mov	r0, r2
 8003b60:	4619      	mov	r1, r3
 8003b62:	4b70      	ldr	r3, [pc, #448]	@ (8003d24 <main+0x1040>)
 8003b64:	e9c3 0100 	strd	r0, r1, [r3]
								computeTrapezoidalData.t = 0;
 8003b68:	496f      	ldr	r1, [pc, #444]	@ (8003d28 <main+0x1044>)
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	f04f 0300 	mov.w	r3, #0
 8003b72:	e9c1 2302 	strd	r2, r3, [r1, #8]
								computeTrapezoidalData.is_finish = 0;
 8003b76:	4a6c      	ldr	r2, [pc, #432]	@ (8003d28 <main+0x1044>)
 8003b78:	2300      	movs	r3, #0
 8003b7a:	7413      	strb	r3, [r2, #16]
								x_axis_position = -10.0;
 8003b7c:	4a6b      	ldr	r2, [pc, #428]	@ (8003d2c <main+0x1048>)
 8003b7e:	4b6c      	ldr	r3, [pc, #432]	@ (8003d30 <main+0x104c>)
 8003b80:	6013      	str	r3, [r2, #0]
								p_e = 0.0;
 8003b82:	496c      	ldr	r1, [pc, #432]	@ (8003d34 <main+0x1050>)
 8003b84:	f04f 0200 	mov.w	r2, #0
 8003b88:	f04f 0300 	mov.w	r3, #0
 8003b8c:	e9c1 2300 	strd	r2, r3, [r1]
								is_finish_position = 0;
 8003b90:	4a69      	ldr	r2, [pc, #420]	@ (8003d38 <main+0x1054>)
 8003b92:	2300      	movs	r3, #0
 8003b94:	7013      	strb	r3, [r2, #0]
								ready = 0;
 8003b96:	4a5b      	ldr	r2, [pc, #364]	@ (8003d04 <main+0x1020>)
 8003b98:	2300      	movs	r3, #0
 8003b9a:	7013      	strb	r3, [r2, #0]
								skip = 0;
 8003b9c:	4967      	ldr	r1, [pc, #412]	@ (8003d3c <main+0x1058>)
 8003b9e:	f04f 0200 	mov.w	r2, #0
 8003ba2:	f04f 0300 	mov.w	r3, #0
 8003ba6:	e9c1 2300 	strd	r2, r3, [r1]
							}
						}
						if(computeTrapezoidalData.is_finish == 1 && ready == 0 && skip == 0){
 8003baa:	4b5f      	ldr	r3, [pc, #380]	@ (8003d28 <main+0x1044>)
 8003bac:	7c1b      	ldrb	r3, [r3, #16]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	f040 815a 	bne.w	8003e68 <main+0x1184>
 8003bb4:	4b53      	ldr	r3, [pc, #332]	@ (8003d04 <main+0x1020>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f040 8155 	bne.w	8003e68 <main+0x1184>
 8003bbe:	4b5f      	ldr	r3, [pc, #380]	@ (8003d3c <main+0x1058>)
 8003bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	f040 814f 	bne.w	8003e68 <main+0x1184>
							if(pass == 0){
 8003bca:	4b50      	ldr	r3, [pc, #320]	@ (8003d0c <main+0x1028>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d108      	bne.n	8003be4 <main+0xf00>
								eff.solenoid_command[1] = 1; // Push forward
 8003bd2:	4a5b      	ldr	r2, [pc, #364]	@ (8003d40 <main+0x105c>)
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	70d3      	strb	r3, [r2, #3]
								eff.solenoid_command[2] = 0;
 8003bd8:	4a59      	ldr	r2, [pc, #356]	@ (8003d40 <main+0x105c>)
 8003bda:	2300      	movs	r3, #0
 8003bdc:	7113      	strb	r3, [r2, #4]
								pass = 1;
 8003bde:	4a4b      	ldr	r2, [pc, #300]	@ (8003d0c <main+0x1028>)
 8003be0:	2301      	movs	r3, #1
 8003be2:	7013      	strb	r3, [r2, #0]
							}
							if(pass == 1){
 8003be4:	4b49      	ldr	r3, [pc, #292]	@ (8003d0c <main+0x1028>)
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d144      	bne.n	8003c76 <main+0xf92>
								if((eff.actual_status[0] == 0) && (eff.actual_status[1] == 1)){
 8003bec:	4b54      	ldr	r3, [pc, #336]	@ (8003d40 <main+0x105c>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d140      	bne.n	8003c76 <main+0xf92>
 8003bf4:	4b52      	ldr	r3, [pc, #328]	@ (8003d40 <main+0x105c>)
 8003bf6:	785b      	ldrb	r3, [r3, #1]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d13c      	bne.n	8003c76 <main+0xf92>
									static uint64_t timestamp = 0;
									static uint8_t first = 1;
									if(first == 1){
 8003bfc:	4b51      	ldr	r3, [pc, #324]	@ (8003d44 <main+0x1060>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d11b      	bne.n	8003c3c <main+0xf58>
										timestamp = HAL_GetTick() + jog_delay;
 8003c04:	f002 fac2 	bl	800618c <HAL_GetTick>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c10:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003c14:	4b4c      	ldr	r3, [pc, #304]	@ (8003d48 <main+0x1064>)
 8003c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1a:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8003c1e:	1889      	adds	r1, r1, r2
 8003c20:	6139      	str	r1, [r7, #16]
 8003c22:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8003c26:	eb41 0303 	adc.w	r3, r1, r3
 8003c2a:	617b      	str	r3, [r7, #20]
 8003c2c:	4b47      	ldr	r3, [pc, #284]	@ (8003d4c <main+0x1068>)
 8003c2e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003c32:	e9c3 1200 	strd	r1, r2, [r3]
										first = 0;
 8003c36:	4a43      	ldr	r2, [pc, #268]	@ (8003d44 <main+0x1060>)
 8003c38:	2300      	movs	r3, #0
 8003c3a:	7013      	strb	r3, [r2, #0]
									}
									if(HAL_GetTick() > timestamp){
 8003c3c:	f002 faa6 	bl	800618c <HAL_GetTick>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2200      	movs	r2, #0
 8003c44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c48:	4b40      	ldr	r3, [pc, #256]	@ (8003d4c <main+0x1068>)
 8003c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8003c50:	428a      	cmp	r2, r1
 8003c52:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003c54:	418b      	sbcs	r3, r1
 8003c56:	d20e      	bcs.n	8003c76 <main+0xf92>
										// End effector is push
										eff.solenoid_command[0] = 0;
 8003c58:	4a39      	ldr	r2, [pc, #228]	@ (8003d40 <main+0x105c>)
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	7093      	strb	r3, [r2, #2]
										eff.solenoid_command[1] = 0;
 8003c5e:	4a38      	ldr	r2, [pc, #224]	@ (8003d40 <main+0x105c>)
 8003c60:	2300      	movs	r3, #0
 8003c62:	70d3      	strb	r3, [r2, #3]
										eff.solenoid_command[2] = 1; // Pull back
 8003c64:	4a36      	ldr	r2, [pc, #216]	@ (8003d40 <main+0x105c>)
 8003c66:	2301      	movs	r3, #1
 8003c68:	7113      	strb	r3, [r2, #4]
										pass = 2;
 8003c6a:	4a28      	ldr	r2, [pc, #160]	@ (8003d0c <main+0x1028>)
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	7013      	strb	r3, [r2, #0]
										first = 1;
 8003c70:	4a34      	ldr	r2, [pc, #208]	@ (8003d44 <main+0x1060>)
 8003c72:	2301      	movs	r3, #1
 8003c74:	7013      	strb	r3, [r2, #0]
									}
								}
							}
							if(pass == 2){
 8003c76:	4b25      	ldr	r3, [pc, #148]	@ (8003d0c <main+0x1028>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	f040 80f4 	bne.w	8003e68 <main+0x1184>
								if((eff.actual_status[0] == 1) && (eff.actual_status[1] == 0)){
 8003c80:	4b2f      	ldr	r3, [pc, #188]	@ (8003d40 <main+0x105c>)
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	f040 80ef 	bne.w	8003e68 <main+0x1184>
 8003c8a:	4b2d      	ldr	r3, [pc, #180]	@ (8003d40 <main+0x105c>)
 8003c8c:	785b      	ldrb	r3, [r3, #1]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f040 80ea 	bne.w	8003e68 <main+0x1184>
									// Deactivate solenoid valve
									eff.solenoid_command[0] = 0;
 8003c94:	4a2a      	ldr	r2, [pc, #168]	@ (8003d40 <main+0x105c>)
 8003c96:	2300      	movs	r3, #0
 8003c98:	7093      	strb	r3, [r2, #2]
									eff.solenoid_command[1] = 0;
 8003c9a:	4a29      	ldr	r2, [pc, #164]	@ (8003d40 <main+0x105c>)
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	70d3      	strb	r3, [r2, #3]
									eff.solenoid_command[2] = 0;
 8003ca0:	4a27      	ldr	r2, [pc, #156]	@ (8003d40 <main+0x105c>)
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	7113      	strb	r3, [r2, #4]
									pass = 0;
 8003ca6:	4a19      	ldr	r2, [pc, #100]	@ (8003d0c <main+0x1028>)
 8003ca8:	2300      	movs	r3, #0
 8003caa:	7013      	strb	r3, [r2, #0]
									place_index++;
 8003cac:	4b16      	ldr	r3, [pc, #88]	@ (8003d08 <main+0x1024>)
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	4a14      	ldr	r2, [pc, #80]	@ (8003d08 <main+0x1024>)
 8003cb6:	7013      	strb	r3, [r2, #0]
									ready = 1;
 8003cb8:	4a12      	ldr	r2, [pc, #72]	@ (8003d04 <main+0x1020>)
 8003cba:	2301      	movs	r3, #1
 8003cbc:	7013      	strb	r3, [r2, #0]
									registerFrame[0x10].U16 = 4;
 8003cbe:	4a24      	ldr	r2, [pc, #144]	@ (8003d50 <main+0x106c>)
 8003cc0:	2304      	movs	r3, #4
 8003cc2:	8413      	strh	r3, [r2, #32]
									state = registerFrame[0x10].U16; // Then go place
 8003cc4:	4b22      	ldr	r3, [pc, #136]	@ (8003d50 <main+0x106c>)
 8003cc6:	8c1b      	ldrh	r3, [r3, #32]
 8003cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d00 <main+0x101c>)
 8003cca:	8013      	strh	r3, [r2, #0]
									if(place_index == 5){
 8003ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d08 <main+0x1024>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	2b05      	cmp	r3, #5
 8003cd2:	f040 80c9 	bne.w	8003e68 <main+0x1184>
										place_index = 0;
 8003cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8003d08 <main+0x1024>)
 8003cd8:	2300      	movs	r3, #0
 8003cda:	7013      	strb	r3, [r2, #0]
										state = 0b0000;
 8003cdc:	4a08      	ldr	r2, [pc, #32]	@ (8003d00 <main+0x101c>)
 8003cde:	2300      	movs	r3, #0
 8003ce0:	8013      	strh	r3, [r2, #0]
										registerFrame[0x10].U16 = state;
 8003ce2:	4b07      	ldr	r3, [pc, #28]	@ (8003d00 <main+0x101c>)
 8003ce4:	881b      	ldrh	r3, [r3, #0]
 8003ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8003d50 <main+0x106c>)
 8003ce8:	8413      	strh	r3, [r2, #32]
										ready = 0;
 8003cea:	4a06      	ldr	r2, [pc, #24]	@ (8003d04 <main+0x1020>)
 8003cec:	2300      	movs	r3, #0
 8003cee:	7013      	strb	r3, [r2, #0]
										skip = 1;
 8003cf0:	4912      	ldr	r1, [pc, #72]	@ (8003d3c <main+0x1058>)
 8003cf2:	f04f 0201 	mov.w	r2, #1
 8003cf6:	f04f 0300 	mov.w	r3, #0
 8003cfa:	e9c1 2300 	strd	r2, r3, [r1]
 8003cfe:	e0b3      	b.n	8003e68 <main+0x1184>
 8003d00:	2000035e 	.word	0x2000035e
 8003d04:	20000e94 	.word	0x20000e94
 8003d08:	20000ec9 	.word	0x20000ec9
 8003d0c:	20001640 	.word	0x20001640
 8003d10:	200012d8 	.word	0x200012d8
 8003d14:	200015f8 	.word	0x200015f8
 8003d18:	20000350 	.word	0x20000350
 8003d1c:	200011f4 	.word	0x200011f4
 8003d20:	40240000 	.word	0x40240000
 8003d24:	20001600 	.word	0x20001600
 8003d28:	200015d0 	.word	0x200015d0
 8003d2c:	2000152c 	.word	0x2000152c
 8003d30:	c1200000 	.word	0xc1200000
 8003d34:	20001410 	.word	0x20001410
 8003d38:	20001420 	.word	0x20001420
 8003d3c:	20000ec0 	.word	0x20000ec0
 8003d40:	2000105c 	.word	0x2000105c
 8003d44:	200002b1 	.word	0x200002b1
 8003d48:	20000270 	.word	0x20000270
 8003d4c:	20001648 	.word	0x20001648
 8003d50:	20000ecc 	.word	0x20000ecc
								}
							}
						}
					}
					// Run point mode
					else if(state == 16){
 8003d54:	4b61      	ldr	r3, [pc, #388]	@ (8003edc <main+0x11f8>)
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	2b10      	cmp	r3, #16
 8003d5a:	d179      	bne.n	8003e50 <main+0x116c>
						if(ready == 1){
 8003d5c:	4b60      	ldr	r3, [pc, #384]	@ (8003ee0 <main+0x11fc>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d141      	bne.n	8003de8 <main+0x1104>
							static uint64_t timestamp = 0;
							static uint8_t first = 1;
							if(first){
 8003d64:	4b5f      	ldr	r3, [pc, #380]	@ (8003ee4 <main+0x1200>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00e      	beq.n	8003d8a <main+0x10a6>
								timestamp = HAL_GetTick() + 200;
 8003d6c:	f002 fa0e 	bl	800618c <HAL_GetTick>
 8003d70:	4603      	mov	r3, r0
 8003d72:	33c8      	adds	r3, #200	@ 0xc8
 8003d74:	2200      	movs	r2, #0
 8003d76:	60bb      	str	r3, [r7, #8]
 8003d78:	60fa      	str	r2, [r7, #12]
 8003d7a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ee8 <main+0x1204>)
 8003d7c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003d80:	e9c3 1200 	strd	r1, r2, [r3]
								first = 0;
 8003d84:	4a57      	ldr	r2, [pc, #348]	@ (8003ee4 <main+0x1200>)
 8003d86:	2300      	movs	r3, #0
 8003d88:	7013      	strb	r3, [r2, #0]
							}
							if(HAL_GetTick() > timestamp){
 8003d8a:	f002 f9ff 	bl	800618c <HAL_GetTick>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2200      	movs	r2, #0
 8003d92:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d94:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d96:	4b54      	ldr	r3, [pc, #336]	@ (8003ee8 <main+0x1204>)
 8003d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8003d9e:	428a      	cmp	r2, r1
 8003da0:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8003da2:	418b      	sbcs	r3, r1
 8003da4:	d260      	bcs.n	8003e68 <main+0x1184>
								initial_position = encoder.mm;
 8003da6:	4b51      	ldr	r3, [pc, #324]	@ (8003eec <main+0x1208>)
 8003da8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8003dac:	4950      	ldr	r1, [pc, #320]	@ (8003ef0 <main+0x120c>)
 8003dae:	e9c1 2300 	strd	r2, r3, [r1]
								target_position = setpoint;
 8003db2:	4b50      	ldr	r3, [pc, #320]	@ (8003ef4 <main+0x1210>)
 8003db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db8:	494f      	ldr	r1, [pc, #316]	@ (8003ef8 <main+0x1214>)
 8003dba:	e9c1 2300 	strd	r2, r3, [r1]
								computeTrapezoidalData.t = 0;
 8003dbe:	494f      	ldr	r1, [pc, #316]	@ (8003efc <main+0x1218>)
 8003dc0:	f04f 0200 	mov.w	r2, #0
 8003dc4:	f04f 0300 	mov.w	r3, #0
 8003dc8:	e9c1 2302 	strd	r2, r3, [r1, #8]
								p_e = 0;
 8003dcc:	494c      	ldr	r1, [pc, #304]	@ (8003f00 <main+0x121c>)
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e9c1 2300 	strd	r2, r3, [r1]
								ready = 0;
 8003dda:	4a41      	ldr	r2, [pc, #260]	@ (8003ee0 <main+0x11fc>)
 8003ddc:	2300      	movs	r3, #0
 8003dde:	7013      	strb	r3, [r2, #0]
								first = 1;
 8003de0:	4a40      	ldr	r2, [pc, #256]	@ (8003ee4 <main+0x1200>)
 8003de2:	2301      	movs	r3, #1
 8003de4:	7013      	strb	r3, [r2, #0]
 8003de6:	e03f      	b.n	8003e68 <main+0x1184>
							}
						}
						else if((computeTrapezoidalData.is_finish == 1) && (ready == 0)){
 8003de8:	4b44      	ldr	r3, [pc, #272]	@ (8003efc <main+0x1218>)
 8003dea:	7c1b      	ldrb	r3, [r3, #16]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d13b      	bne.n	8003e68 <main+0x1184>
 8003df0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ee0 <main+0x11fc>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d137      	bne.n	8003e68 <main+0x1184>
							static uint64_t timestamp = 0;
							static uint8_t first = 1;
							if(first){
 8003df8:	4b42      	ldr	r3, [pc, #264]	@ (8003f04 <main+0x1220>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00f      	beq.n	8003e20 <main+0x113c>
								timestamp = HAL_GetTick() + 500;
 8003e00:	f002 f9c4 	bl	800618c <HAL_GetTick>
 8003e04:	4603      	mov	r3, r0
 8003e06:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	603b      	str	r3, [r7, #0]
 8003e0e:	607a      	str	r2, [r7, #4]
 8003e10:	4b3d      	ldr	r3, [pc, #244]	@ (8003f08 <main+0x1224>)
 8003e12:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e16:	e9c3 1200 	strd	r1, r2, [r3]
								first = 0;
 8003e1a:	4a3a      	ldr	r2, [pc, #232]	@ (8003f04 <main+0x1220>)
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	7013      	strb	r3, [r2, #0]
							}
							if(HAL_GetTick() > timestamp){
 8003e20:	f002 f9b4 	bl	800618c <HAL_GetTick>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2200      	movs	r2, #0
 8003e28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e2c:	4b36      	ldr	r3, [pc, #216]	@ (8003f08 <main+0x1224>)
 8003e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e32:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e34:	428a      	cmp	r2, r1
 8003e36:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003e38:	418b      	sbcs	r3, r1
 8003e3a:	d215      	bcs.n	8003e68 <main+0x1184>
								state = 0b0000;
 8003e3c:	4a27      	ldr	r2, [pc, #156]	@ (8003edc <main+0x11f8>)
 8003e3e:	2300      	movs	r3, #0
 8003e40:	8013      	strh	r3, [r2, #0]
								registerFrame[0x10].U16 = 0b0000;
 8003e42:	4a32      	ldr	r2, [pc, #200]	@ (8003f0c <main+0x1228>)
 8003e44:	2300      	movs	r3, #0
 8003e46:	8413      	strh	r3, [r2, #32]
								first = 1;
 8003e48:	4a2e      	ldr	r2, [pc, #184]	@ (8003f04 <main+0x1220>)
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	7013      	strb	r3, [r2, #0]
 8003e4e:	e00b      	b.n	8003e68 <main+0x1184>
							}
						}
					}
					else {
						// Update peripheral
						Vacuum_Status(&eff); // Vacuum
 8003e50:	482f      	ldr	r0, [pc, #188]	@ (8003f10 <main+0x122c>)
 8003e52:	f7fd f85d 	bl	8000f10 <Vacuum_Status>
						Gripper_Movement_Status(&eff); // End effector
 8003e56:	482e      	ldr	r0, [pc, #184]	@ (8003f10 <main+0x122c>)
 8003e58:	f7fd f886 	bl	8000f68 <Gripper_Movement_Status>
 8003e5c:	e004      	b.n	8003e68 <main+0x1184>
								if(joy.is_place == 1){
 8003e5e:	bf00      	nop
 8003e60:	e002      	b.n	8003e68 <main+0x1184>
								if(joy.is_place == 1){
 8003e62:	bf00      	nop
 8003e64:	e000      	b.n	8003e68 <main+0x1184>
								if(joy.is_place == 1){
 8003e66:	bf00      	nop

				}

			}
		}
		if(mode == HOMING){
 8003e68:	4b2a      	ldr	r3, [pc, #168]	@ (8003f14 <main+0x1230>)
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d117      	bne.n	8003ea0 <main+0x11bc>
			if(home.is_home == 1){
 8003e70:	4b29      	ldr	r3, [pc, #164]	@ (8003f18 <main+0x1234>)
 8003e72:	78db      	ldrb	r3, [r3, #3]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d113      	bne.n	8003ea0 <main+0x11bc>
				home.is_home = 0;
 8003e78:	4a27      	ldr	r2, [pc, #156]	@ (8003f18 <main+0x1234>)
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	70d3      	strb	r3, [r2, #3]
				registerFrame[0x10].U16 = 0b0000; // Reset data of moving status
 8003e7e:	4a23      	ldr	r2, [pc, #140]	@ (8003f0c <main+0x1228>)
 8003e80:	2300      	movs	r3, #0
 8003e82:	8413      	strh	r3, [r2, #32]
				// Finish homing state at 0 mm
				state = registerFrame[0x10].U16;
 8003e84:	4b21      	ldr	r3, [pc, #132]	@ (8003f0c <main+0x1228>)
 8003e86:	8c1b      	ldrh	r3, [r3, #32]
 8003e88:	4a14      	ldr	r2, [pc, #80]	@ (8003edc <main+0x11f8>)
 8003e8a:	8013      	strh	r3, [r2, #0]

				Reset_main_variable();
 8003e8c:	f000 fdfc 	bl	8004a88 <Reset_main_variable>
				// Change Mode
				mode = RUNNING;
 8003e90:	4a20      	ldr	r2, [pc, #128]	@ (8003f14 <main+0x1230>)
 8003e92:	2301      	movs	r3, #1
 8003e94:	8013      	strh	r3, [r2, #0]

				// Controller not running light disable
				HAL_GPIO_WritePin(controller_error_gpio, controller_error_pin, RESET);
 8003e96:	2200      	movs	r2, #0
 8003e98:	2104      	movs	r1, #4
 8003e9a:	4820      	ldr	r0, [pc, #128]	@ (8003f1c <main+0x1238>)
 8003e9c:	f004 fd80 	bl	80089a0 <HAL_GPIO_WritePin>
			}
		}
		if(mode == EMERGENCY){
 8003ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8003f14 <main+0x1230>)
 8003ea2:	881b      	ldrh	r3, [r3, #0]
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	f47e afdb 	bne.w	8002e60 <main+0x17c>
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == 1){
 8003eaa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003eae:	481b      	ldr	r0, [pc, #108]	@ (8003f1c <main+0x1238>)
 8003eb0:	f004 fd5e 	bl	8008970 <HAL_GPIO_ReadPin>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	f47e afd2 	bne.w	8002e60 <main+0x17c>
				HAL_GPIO_WritePin(emer_light_gpio, emer_light_pin, RESET);
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ec2:	4817      	ldr	r0, [pc, #92]	@ (8003f20 <main+0x123c>)
 8003ec4:	f004 fd6c 	bl	80089a0 <HAL_GPIO_WritePin>
				// Motor light disable
				HAL_GPIO_WritePin(motor_error_gpio, motor_error_pin, RESET);
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2102      	movs	r1, #2
 8003ecc:	4813      	ldr	r0, [pc, #76]	@ (8003f1c <main+0x1238>)
 8003ece:	f004 fd67 	bl	80089a0 <HAL_GPIO_WritePin>
				mode = WAIT;
 8003ed2:	4a10      	ldr	r2, [pc, #64]	@ (8003f14 <main+0x1230>)
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	8013      	strh	r3, [r2, #0]
		Modbus_Protocal_Worker();
 8003ed8:	f7fe bfc2 	b.w	8002e60 <main+0x17c>
 8003edc:	2000035e 	.word	0x2000035e
 8003ee0:	20000e94 	.word	0x20000e94
 8003ee4:	200002b2 	.word	0x200002b2
 8003ee8:	20001650 	.word	0x20001650
 8003eec:	200012d8 	.word	0x200012d8
 8003ef0:	200015f8 	.word	0x200015f8
 8003ef4:	20000e88 	.word	0x20000e88
 8003ef8:	20001600 	.word	0x20001600
 8003efc:	200015d0 	.word	0x200015d0
 8003f00:	20001410 	.word	0x20001410
 8003f04:	200002b3 	.word	0x200002b3
 8003f08:	20001658 	.word	0x20001658
 8003f0c:	20000ecc 	.word	0x20000ecc
 8003f10:	2000105c 	.word	0x2000105c
 8003f14:	20000e92 	.word	0x20000e92
 8003f18:	20000ea0 	.word	0x20000ea0
 8003f1c:	48000400 	.word	0x48000400
 8003f20:	48000800 	.word	0x48000800

08003f24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b094      	sub	sp, #80	@ 0x50
 8003f28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f2a:	f107 0318 	add.w	r3, r7, #24
 8003f2e:	2238      	movs	r2, #56	@ 0x38
 8003f30:	2100      	movs	r1, #0
 8003f32:	4618      	mov	r0, r3
 8003f34:	f009 fe79 	bl	800dc2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f38:	1d3b      	adds	r3, r7, #4
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	605a      	str	r2, [r3, #4]
 8003f40:	609a      	str	r2, [r3, #8]
 8003f42:	60da      	str	r2, [r3, #12]
 8003f44:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8003f46:	2000      	movs	r0, #0
 8003f48:	f004 fd5a 	bl	8008a00 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003f50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f54:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f56:	2302      	movs	r3, #2
 8003f58:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8003f5e:	2306      	movs	r3, #6
 8003f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003f62:	2355      	movs	r3, #85	@ 0x55
 8003f64:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f66:	2302      	movs	r3, #2
 8003f68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003f6e:	2302      	movs	r3, #2
 8003f70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f72:	f107 0318 	add.w	r3, r7, #24
 8003f76:	4618      	mov	r0, r3
 8003f78:	f004 fdf6 	bl	8008b68 <HAL_RCC_OscConfig>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8003f82:	f000 fe4d 	bl	8004c20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f86:	230f      	movs	r3, #15
 8003f88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003f92:	2300      	movs	r3, #0
 8003f94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f96:	2300      	movs	r3, #0
 8003f98:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003f9a:	1d3b      	adds	r3, r7, #4
 8003f9c:	2104      	movs	r1, #4
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f005 f8f4 	bl	800918c <HAL_RCC_ClockConfig>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8003faa:	f000 fe39 	bl	8004c20 <Error_Handler>
  }
}
 8003fae:	bf00      	nop
 8003fb0:	3750      	adds	r7, #80	@ 0x50
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b08c      	sub	sp, #48	@ 0x30
 8003fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003fbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	605a      	str	r2, [r3, #4]
 8003fc8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003fca:	1d3b      	adds	r3, r7, #4
 8003fcc:	2220      	movs	r2, #32
 8003fce:	2100      	movs	r1, #0
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f009 fe2a 	bl	800dc2a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003fd6:	4b32      	ldr	r3, [pc, #200]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8003fd8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003fdc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003fde:	4b30      	ldr	r3, [pc, #192]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8003fe0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003fe4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003fe6:	4b2e      	ldr	r3, [pc, #184]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fec:	4b2c      	ldr	r3, [pc, #176]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003ff2:	4b2b      	ldr	r3, [pc, #172]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003ff8:	4b29      	ldr	r3, [pc, #164]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ffe:	4b28      	ldr	r3, [pc, #160]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004000:	2204      	movs	r2, #4
 8004002:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004004:	4b26      	ldr	r3, [pc, #152]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004006:	2200      	movs	r2, #0
 8004008:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800400a:	4b25      	ldr	r3, [pc, #148]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 800400c:	2201      	movs	r2, #1
 800400e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004010:	4b23      	ldr	r3, [pc, #140]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004012:	2201      	movs	r2, #1
 8004014:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004016:	4b22      	ldr	r3, [pc, #136]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004018:	2200      	movs	r2, #0
 800401a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800401e:	4b20      	ldr	r3, [pc, #128]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004020:	2200      	movs	r2, #0
 8004022:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004024:	4b1e      	ldr	r3, [pc, #120]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004026:	2200      	movs	r2, #0
 8004028:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800402a:	4b1d      	ldr	r3, [pc, #116]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004032:	4b1b      	ldr	r3, [pc, #108]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004034:	2200      	movs	r2, #0
 8004036:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004038:	4b19      	ldr	r3, [pc, #100]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004040:	4817      	ldr	r0, [pc, #92]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004042:	f002 faef 	bl	8006624 <HAL_ADC_Init>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800404c:	f000 fde8 	bl	8004c20 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004050:	2300      	movs	r3, #0
 8004052:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004054:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004058:	4619      	mov	r1, r3
 800405a:	4811      	ldr	r0, [pc, #68]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 800405c:	f003 fdbc 	bl	8007bd8 <HAL_ADCEx_MultiModeConfigChannel>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004066:	f000 fddb 	bl	8004c20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800406a:	4b0e      	ldr	r3, [pc, #56]	@ (80040a4 <MX_ADC1_Init+0xec>)
 800406c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800406e:	2306      	movs	r3, #6
 8004070:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004072:	2300      	movs	r3, #0
 8004074:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004076:	237f      	movs	r3, #127	@ 0x7f
 8004078:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800407a:	2304      	movs	r3, #4
 800407c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800407e:	2300      	movs	r3, #0
 8004080:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004082:	1d3b      	adds	r3, r7, #4
 8004084:	4619      	mov	r1, r3
 8004086:	4806      	ldr	r0, [pc, #24]	@ (80040a0 <MX_ADC1_Init+0xe8>)
 8004088:	f002 ffe4 	bl	8007054 <HAL_ADC_ConfigChannel>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004092:	f000 fdc5 	bl	8004c20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004096:	bf00      	nop
 8004098:	3730      	adds	r7, #48	@ 0x30
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000868 	.word	0x20000868
 80040a4:	04300002 	.word	0x04300002

080040a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b09c      	sub	sp, #112	@ 0x70
 80040ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	605a      	str	r2, [r3, #4]
 80040b8:	609a      	str	r2, [r3, #8]
 80040ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	605a      	str	r2, [r3, #4]
 80040d2:	609a      	str	r2, [r3, #8]
 80040d4:	60da      	str	r2, [r3, #12]
 80040d6:	611a      	str	r2, [r3, #16]
 80040d8:	615a      	str	r2, [r3, #20]
 80040da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80040dc:	1d3b      	adds	r3, r7, #4
 80040de:	2234      	movs	r2, #52	@ 0x34
 80040e0:	2100      	movs	r1, #0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f009 fda1 	bl	800dc2a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80040e8:	4b45      	ldr	r3, [pc, #276]	@ (8004200 <MX_TIM1_Init+0x158>)
 80040ea:	4a46      	ldr	r2, [pc, #280]	@ (8004204 <MX_TIM1_Init+0x15c>)
 80040ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3;
 80040ee:	4b44      	ldr	r3, [pc, #272]	@ (8004200 <MX_TIM1_Init+0x158>)
 80040f0:	2203      	movs	r2, #3
 80040f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040f4:	4b42      	ldr	r3, [pc, #264]	@ (8004200 <MX_TIM1_Init+0x158>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80040fa:	4b41      	ldr	r3, [pc, #260]	@ (8004200 <MX_TIM1_Init+0x158>)
 80040fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004100:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004102:	4b3f      	ldr	r3, [pc, #252]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004104:	2200      	movs	r2, #0
 8004106:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004108:	4b3d      	ldr	r3, [pc, #244]	@ (8004200 <MX_TIM1_Init+0x158>)
 800410a:	2200      	movs	r2, #0
 800410c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800410e:	4b3c      	ldr	r3, [pc, #240]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004110:	2200      	movs	r2, #0
 8004112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004114:	483a      	ldr	r0, [pc, #232]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004116:	f005 fca3 	bl	8009a60 <HAL_TIM_Base_Init>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004120:	f000 fd7e 	bl	8004c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004124:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004128:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800412a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800412e:	4619      	mov	r1, r3
 8004130:	4833      	ldr	r0, [pc, #204]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004132:	f006 fccd 	bl	800aad0 <HAL_TIM_ConfigClockSource>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800413c:	f000 fd70 	bl	8004c20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004140:	482f      	ldr	r0, [pc, #188]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004142:	f005 fdd9 	bl	8009cf8 <HAL_TIM_PWM_Init>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d001      	beq.n	8004150 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800414c:	f000 fd68 	bl	8004c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004150:	2300      	movs	r3, #0
 8004152:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004154:	2300      	movs	r3, #0
 8004156:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004158:	2300      	movs	r3, #0
 800415a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800415c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004160:	4619      	mov	r1, r3
 8004162:	4827      	ldr	r0, [pc, #156]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004164:	f007 fc9a 	bl	800ba9c <HAL_TIMEx_MasterConfigSynchronization>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800416e:	f000 fd57 	bl	8004c20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004172:	2360      	movs	r3, #96	@ 0x60
 8004174:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8004176:	2300      	movs	r3, #0
 8004178:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800417a:	2300      	movs	r3, #0
 800417c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800417e:	2300      	movs	r3, #0
 8004180:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004182:	2304      	movs	r3, #4
 8004184:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004186:	2300      	movs	r3, #0
 8004188:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800418a:	2300      	movs	r3, #0
 800418c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800418e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004192:	2200      	movs	r2, #0
 8004194:	4619      	mov	r1, r3
 8004196:	481a      	ldr	r0, [pc, #104]	@ (8004200 <MX_TIM1_Init+0x158>)
 8004198:	f006 fb86 	bl	800a8a8 <HAL_TIM_PWM_ConfigChannel>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80041a2:	f000 fd3d 	bl	8004c20 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80041a6:	2300      	movs	r3, #0
 80041a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80041aa:	2300      	movs	r3, #0
 80041ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80041ae:	2300      	movs	r3, #0
 80041b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80041b2:	2300      	movs	r3, #0
 80041b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80041b6:	2300      	movs	r3, #0
 80041b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80041ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80041be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80041c4:	2300      	movs	r3, #0
 80041c6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80041c8:	2300      	movs	r3, #0
 80041ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80041cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80041d2:	2300      	movs	r3, #0
 80041d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80041d6:	2300      	movs	r3, #0
 80041d8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80041da:	2300      	movs	r3, #0
 80041dc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80041de:	1d3b      	adds	r3, r7, #4
 80041e0:	4619      	mov	r1, r3
 80041e2:	4807      	ldr	r0, [pc, #28]	@ (8004200 <MX_TIM1_Init+0x158>)
 80041e4:	f007 fcf0 	bl	800bbc8 <HAL_TIMEx_ConfigBreakDeadTime>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 80041ee:	f000 fd17 	bl	8004c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80041f2:	4803      	ldr	r0, [pc, #12]	@ (8004200 <MX_TIM1_Init+0x158>)
 80041f4:	f001 fd96 	bl	8005d24 <HAL_TIM_MspPostInit>

}
 80041f8:	bf00      	nop
 80041fa:	3770      	adds	r7, #112	@ 0x70
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	20000934 	.word	0x20000934
 8004204:	40012c00 	.word	0x40012c00

08004208 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800420e:	f107 0310 	add.w	r3, r7, #16
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	605a      	str	r2, [r3, #4]
 8004218:	609a      	str	r2, [r3, #8]
 800421a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800421c:	1d3b      	adds	r3, r7, #4
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	605a      	str	r2, [r3, #4]
 8004224:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004226:	4b1d      	ldr	r3, [pc, #116]	@ (800429c <MX_TIM3_Init+0x94>)
 8004228:	4a1d      	ldr	r2, [pc, #116]	@ (80042a0 <MX_TIM3_Init+0x98>)
 800422a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 800422c:	4b1b      	ldr	r3, [pc, #108]	@ (800429c <MX_TIM3_Init+0x94>)
 800422e:	22a9      	movs	r2, #169	@ 0xa9
 8004230:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004232:	4b1a      	ldr	r3, [pc, #104]	@ (800429c <MX_TIM3_Init+0x94>)
 8004234:	2200      	movs	r2, #0
 8004236:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8004238:	4b18      	ldr	r3, [pc, #96]	@ (800429c <MX_TIM3_Init+0x94>)
 800423a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800423e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004240:	4b16      	ldr	r3, [pc, #88]	@ (800429c <MX_TIM3_Init+0x94>)
 8004242:	2200      	movs	r2, #0
 8004244:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004246:	4b15      	ldr	r3, [pc, #84]	@ (800429c <MX_TIM3_Init+0x94>)
 8004248:	2200      	movs	r2, #0
 800424a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800424c:	4813      	ldr	r0, [pc, #76]	@ (800429c <MX_TIM3_Init+0x94>)
 800424e:	f005 fc07 	bl	8009a60 <HAL_TIM_Base_Init>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004258:	f000 fce2 	bl	8004c20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800425c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004260:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004262:	f107 0310 	add.w	r3, r7, #16
 8004266:	4619      	mov	r1, r3
 8004268:	480c      	ldr	r0, [pc, #48]	@ (800429c <MX_TIM3_Init+0x94>)
 800426a:	f006 fc31 	bl	800aad0 <HAL_TIM_ConfigClockSource>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004274:	f000 fcd4 	bl	8004c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004278:	2300      	movs	r3, #0
 800427a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004280:	1d3b      	adds	r3, r7, #4
 8004282:	4619      	mov	r1, r3
 8004284:	4805      	ldr	r0, [pc, #20]	@ (800429c <MX_TIM3_Init+0x94>)
 8004286:	f007 fc09 	bl	800ba9c <HAL_TIMEx_MasterConfigSynchronization>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004290:	f000 fcc6 	bl	8004c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004294:	bf00      	nop
 8004296:	3720      	adds	r7, #32
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	20000a00 	.word	0x20000a00
 80042a0:	40000400 	.word	0x40000400

080042a4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08c      	sub	sp, #48	@ 0x30
 80042a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80042aa:	f107 030c 	add.w	r3, r7, #12
 80042ae:	2224      	movs	r2, #36	@ 0x24
 80042b0:	2100      	movs	r1, #0
 80042b2:	4618      	mov	r0, r3
 80042b4:	f009 fcb9 	bl	800dc2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042b8:	463b      	mov	r3, r7
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	605a      	str	r2, [r3, #4]
 80042c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80042c2:	4b21      	ldr	r3, [pc, #132]	@ (8004348 <MX_TIM4_Init+0xa4>)
 80042c4:	4a21      	ldr	r2, [pc, #132]	@ (800434c <MX_TIM4_Init+0xa8>)
 80042c6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80042c8:	4b1f      	ldr	r3, [pc, #124]	@ (8004348 <MX_TIM4_Init+0xa4>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004348 <MX_TIM4_Init+0xa4>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80042d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004348 <MX_TIM4_Init+0xa4>)
 80042d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80042da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004348 <MX_TIM4_Init+0xa4>)
 80042de:	2200      	movs	r2, #0
 80042e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042e2:	4b19      	ldr	r3, [pc, #100]	@ (8004348 <MX_TIM4_Init+0xa4>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80042e8:	2303      	movs	r3, #3
 80042ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80042ec:	2300      	movs	r3, #0
 80042ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80042f0:	2301      	movs	r3, #1
 80042f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80042f4:	2300      	movs	r3, #0
 80042f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 80042f8:	2303      	movs	r3, #3
 80042fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80042fc:	2300      	movs	r3, #0
 80042fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004300:	2301      	movs	r3, #1
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004304:	2300      	movs	r3, #0
 8004306:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 8004308:	2303      	movs	r3, #3
 800430a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800430c:	f107 030c 	add.w	r3, r7, #12
 8004310:	4619      	mov	r1, r3
 8004312:	480d      	ldr	r0, [pc, #52]	@ (8004348 <MX_TIM4_Init+0xa4>)
 8004314:	f005 ff66 	bl	800a1e4 <HAL_TIM_Encoder_Init>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800431e:	f000 fc7f 	bl	8004c20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004322:	2300      	movs	r3, #0
 8004324:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004326:	2300      	movs	r3, #0
 8004328:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800432a:	463b      	mov	r3, r7
 800432c:	4619      	mov	r1, r3
 800432e:	4806      	ldr	r0, [pc, #24]	@ (8004348 <MX_TIM4_Init+0xa4>)
 8004330:	f007 fbb4 	bl	800ba9c <HAL_TIMEx_MasterConfigSynchronization>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d001      	beq.n	800433e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800433a:	f000 fc71 	bl	8004c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800433e:	bf00      	nop
 8004340:	3730      	adds	r7, #48	@ 0x30
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	20000acc 	.word	0x20000acc
 800434c:	40000800 	.word	0x40000800

08004350 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8004354:	4b14      	ldr	r3, [pc, #80]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004356:	4a15      	ldr	r2, [pc, #84]	@ (80043ac <MX_TIM16_Init+0x5c>)
 8004358:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 800435a:	4b13      	ldr	r3, [pc, #76]	@ (80043a8 <MX_TIM16_Init+0x58>)
 800435c:	22a9      	movs	r2, #169	@ 0xa9
 800435e:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004360:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004362:	2200      	movs	r2, #0
 8004364:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 8004366:	4b10      	ldr	r3, [pc, #64]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004368:	f240 4279 	movw	r2, #1145	@ 0x479
 800436c:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800436e:	4b0e      	ldr	r3, [pc, #56]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004370:	2200      	movs	r2, #0
 8004372:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8004374:	4b0c      	ldr	r3, [pc, #48]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004376:	2200      	movs	r2, #0
 8004378:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800437a:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <MX_TIM16_Init+0x58>)
 800437c:	2200      	movs	r2, #0
 800437e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004380:	4809      	ldr	r0, [pc, #36]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004382:	f005 fb6d 	bl	8009a60 <HAL_TIM_Base_Init>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 800438c:	f000 fc48 	bl	8004c20 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8004390:	2108      	movs	r1, #8
 8004392:	4805      	ldr	r0, [pc, #20]	@ (80043a8 <MX_TIM16_Init+0x58>)
 8004394:	f005 fe30 	bl	8009ff8 <HAL_TIM_OnePulse_Init>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800439e:	f000 fc3f 	bl	8004c20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80043a2:	bf00      	nop
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	20000b98 	.word	0x20000b98
 80043ac:	40014400 	.word	0x40014400

080043b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80043b4:	4b23      	ldr	r3, [pc, #140]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043b6:	4a24      	ldr	r2, [pc, #144]	@ (8004448 <MX_USART2_UART_Init+0x98>)
 80043b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80043ba:	4b22      	ldr	r3, [pc, #136]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043bc:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80043c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80043c2:	4b20      	ldr	r3, [pc, #128]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80043c8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80043ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80043d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043da:	220c      	movs	r2, #12
 80043dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043de:	4b19      	ldr	r3, [pc, #100]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043e4:	4b17      	ldr	r3, [pc, #92]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80043ea:	4b16      	ldr	r3, [pc, #88]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80043f0:	4b14      	ldr	r3, [pc, #80]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80043f6:	4b13      	ldr	r3, [pc, #76]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043fc:	4811      	ldr	r0, [pc, #68]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 80043fe:	f007 fcc7 	bl	800bd90 <HAL_UART_Init>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8004408:	f000 fc0a 	bl	8004c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800440c:	2100      	movs	r1, #0
 800440e:	480d      	ldr	r0, [pc, #52]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 8004410:	f009 fae7 	bl	800d9e2 <HAL_UARTEx_SetTxFifoThreshold>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800441a:	f000 fc01 	bl	8004c20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800441e:	2100      	movs	r1, #0
 8004420:	4808      	ldr	r0, [pc, #32]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 8004422:	f009 fb1c 	bl	800da5e <HAL_UARTEx_SetRxFifoThreshold>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 800442c:	f000 fbf8 	bl	8004c20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004430:	4804      	ldr	r0, [pc, #16]	@ (8004444 <MX_USART2_UART_Init+0x94>)
 8004432:	f009 fa9d 	bl	800d970 <HAL_UARTEx_DisableFifoMode>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 800443c:	f000 fbf0 	bl	8004c20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004440:	bf00      	nop
 8004442:	bd80      	pop	{r7, pc}
 8004444:	20000cc4 	.word	0x20000cc4
 8004448:	40004400 	.word	0x40004400

0800444c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004452:	4b1e      	ldr	r3, [pc, #120]	@ (80044cc <MX_DMA_Init+0x80>)
 8004454:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004456:	4a1d      	ldr	r2, [pc, #116]	@ (80044cc <MX_DMA_Init+0x80>)
 8004458:	f043 0304 	orr.w	r3, r3, #4
 800445c:	6493      	str	r3, [r2, #72]	@ 0x48
 800445e:	4b1b      	ldr	r3, [pc, #108]	@ (80044cc <MX_DMA_Init+0x80>)
 8004460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004462:	f003 0304 	and.w	r3, r3, #4
 8004466:	607b      	str	r3, [r7, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800446a:	4b18      	ldr	r3, [pc, #96]	@ (80044cc <MX_DMA_Init+0x80>)
 800446c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800446e:	4a17      	ldr	r2, [pc, #92]	@ (80044cc <MX_DMA_Init+0x80>)
 8004470:	f043 0301 	orr.w	r3, r3, #1
 8004474:	6493      	str	r3, [r2, #72]	@ 0x48
 8004476:	4b15      	ldr	r3, [pc, #84]	@ (80044cc <MX_DMA_Init+0x80>)
 8004478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	603b      	str	r3, [r7, #0]
 8004480:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004482:	2200      	movs	r2, #0
 8004484:	2100      	movs	r1, #0
 8004486:	200b      	movs	r0, #11
 8004488:	f003 fd89 	bl	8007f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800448c:	200b      	movs	r0, #11
 800448e:	f003 fda0 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004492:	2200      	movs	r2, #0
 8004494:	2100      	movs	r1, #0
 8004496:	200c      	movs	r0, #12
 8004498:	f003 fd81 	bl	8007f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800449c:	200c      	movs	r0, #12
 800449e:	f003 fd98 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80044a2:	2200      	movs	r2, #0
 80044a4:	2100      	movs	r1, #0
 80044a6:	200d      	movs	r0, #13
 80044a8:	f003 fd79 	bl	8007f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80044ac:	200d      	movs	r0, #13
 80044ae:	f003 fd90 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80044b2:	2200      	movs	r2, #0
 80044b4:	2100      	movs	r1, #0
 80044b6:	200e      	movs	r0, #14
 80044b8:	f003 fd71 	bl	8007f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80044bc:	200e      	movs	r0, #14
 80044be:	f003 fd88 	bl	8007fd2 <HAL_NVIC_EnableIRQ>

}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	40021000 	.word	0x40021000

080044d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b08a      	sub	sp, #40	@ 0x28
 80044d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044d6:	f107 0314 	add.w	r3, r7, #20
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]
 80044de:	605a      	str	r2, [r3, #4]
 80044e0:	609a      	str	r2, [r3, #8]
 80044e2:	60da      	str	r2, [r3, #12]
 80044e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044e6:	4b60      	ldr	r3, [pc, #384]	@ (8004668 <MX_GPIO_Init+0x198>)
 80044e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ea:	4a5f      	ldr	r2, [pc, #380]	@ (8004668 <MX_GPIO_Init+0x198>)
 80044ec:	f043 0304 	orr.w	r3, r3, #4
 80044f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004668 <MX_GPIO_Init+0x198>)
 80044f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f6:	f003 0304 	and.w	r3, r3, #4
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80044fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004668 <MX_GPIO_Init+0x198>)
 8004500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004502:	4a59      	ldr	r2, [pc, #356]	@ (8004668 <MX_GPIO_Init+0x198>)
 8004504:	f043 0320 	orr.w	r3, r3, #32
 8004508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800450a:	4b57      	ldr	r3, [pc, #348]	@ (8004668 <MX_GPIO_Init+0x198>)
 800450c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450e:	f003 0320 	and.w	r3, r3, #32
 8004512:	60fb      	str	r3, [r7, #12]
 8004514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004516:	4b54      	ldr	r3, [pc, #336]	@ (8004668 <MX_GPIO_Init+0x198>)
 8004518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800451a:	4a53      	ldr	r2, [pc, #332]	@ (8004668 <MX_GPIO_Init+0x198>)
 800451c:	f043 0301 	orr.w	r3, r3, #1
 8004520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004522:	4b51      	ldr	r3, [pc, #324]	@ (8004668 <MX_GPIO_Init+0x198>)
 8004524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004526:	f003 0301 	and.w	r3, r3, #1
 800452a:	60bb      	str	r3, [r7, #8]
 800452c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800452e:	4b4e      	ldr	r3, [pc, #312]	@ (8004668 <MX_GPIO_Init+0x198>)
 8004530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004532:	4a4d      	ldr	r2, [pc, #308]	@ (8004668 <MX_GPIO_Init+0x198>)
 8004534:	f043 0302 	orr.w	r3, r3, #2
 8004538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800453a:	4b4b      	ldr	r3, [pc, #300]	@ (8004668 <MX_GPIO_Init+0x198>)
 800453c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	607b      	str	r3, [r7, #4]
 8004544:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Direaction_motor_Pin|Emergency_light_Pin, GPIO_PIN_RESET);
 8004546:	2200      	movs	r2, #0
 8004548:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800454c:	4847      	ldr	r0, [pc, #284]	@ (800466c <MX_GPIO_Init+0x19c>)
 800454e:	f004 fa27 	bl	80089a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Solenoid_valve_push_Pin, GPIO_PIN_RESET);
 8004552:	2200      	movs	r2, #0
 8004554:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8004558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800455c:	f004 fa20 	bl	80089a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pilot_controller_error_Pin|Pilot_motor_error_Pin|Solenoid_valve_pull_Pin|Solenoid_valve_vacuum_Pin, GPIO_PIN_RESET);
 8004560:	2200      	movs	r2, #0
 8004562:	f240 4116 	movw	r1, #1046	@ 0x416
 8004566:	4842      	ldr	r0, [pc, #264]	@ (8004670 <MX_GPIO_Init+0x1a0>)
 8004568:	f004 fa1a 	bl	80089a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800456c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004572:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004578:	2300      	movs	r3, #0
 800457a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800457c:	f107 0314 	add.w	r3, r7, #20
 8004580:	4619      	mov	r1, r3
 8004582:	483a      	ldr	r0, [pc, #232]	@ (800466c <MX_GPIO_Init+0x19c>)
 8004584:	f004 f872 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pin : Direaction_motor_Pin */
  GPIO_InitStruct.Pin = Direaction_motor_Pin;
 8004588:	2302      	movs	r3, #2
 800458a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800458c:	2301      	movs	r3, #1
 800458e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004590:	2300      	movs	r3, #0
 8004592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004594:	2303      	movs	r3, #3
 8004596:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Direaction_motor_GPIO_Port, &GPIO_InitStruct);
 8004598:	f107 0314 	add.w	r3, r7, #20
 800459c:	4619      	mov	r1, r3
 800459e:	4833      	ldr	r0, [pc, #204]	@ (800466c <MX_GPIO_Init+0x19c>)
 80045a0:	f004 f864 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Solenoid_valve_push_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Solenoid_valve_push_Pin;
 80045a4:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80045a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045aa:	2301      	movs	r3, #1
 80045ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ae:	2300      	movs	r3, #0
 80045b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b2:	2300      	movs	r3, #0
 80045b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045b6:	f107 0314 	add.w	r3, r7, #20
 80045ba:	4619      	mov	r1, r3
 80045bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045c0:	f004 f854 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pins : joy_switch_3_Pin joy_switch_4_Pin Set_home_Pin Reed_switch_pull_Pin */
  GPIO_InitStruct.Pin = joy_switch_3_Pin|joy_switch_4_Pin|Set_home_Pin|Reed_switch_pull_Pin;
 80045c4:	23f0      	movs	r3, #240	@ 0xf0
 80045c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045cc:	2300      	movs	r3, #0
 80045ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d0:	f107 0314 	add.w	r3, r7, #20
 80045d4:	4619      	mov	r1, r3
 80045d6:	4825      	ldr	r0, [pc, #148]	@ (800466c <MX_GPIO_Init+0x19c>)
 80045d8:	f004 f848 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pins : Pilot_controller_error_Pin Pilot_motor_error_Pin Solenoid_valve_pull_Pin Solenoid_valve_vacuum_Pin */
  GPIO_InitStruct.Pin = Pilot_controller_error_Pin|Pilot_motor_error_Pin|Solenoid_valve_pull_Pin|Solenoid_valve_vacuum_Pin;
 80045dc:	f240 4316 	movw	r3, #1046	@ 0x416
 80045e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045e2:	2301      	movs	r3, #1
 80045e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ea:	2300      	movs	r3, #0
 80045ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ee:	f107 0314 	add.w	r3, r7, #20
 80045f2:	4619      	mov	r1, r3
 80045f4:	481e      	ldr	r0, [pc, #120]	@ (8004670 <MX_GPIO_Init+0x1a0>)
 80045f6:	f004 f839 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pins : Proximity_Pin Emergency_switch_Pin joy_switch_1_Pin */
  GPIO_InitStruct.Pin = Proximity_Pin|Emergency_switch_Pin|joy_switch_1_Pin;
 80045fa:	f249 0320 	movw	r3, #36896	@ 0x9020
 80045fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004600:	2300      	movs	r3, #0
 8004602:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004604:	2300      	movs	r3, #0
 8004606:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004608:	f107 0314 	add.w	r3, r7, #20
 800460c:	4619      	mov	r1, r3
 800460e:	4818      	ldr	r0, [pc, #96]	@ (8004670 <MX_GPIO_Init+0x1a0>)
 8004610:	f004 f82c 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_light_Pin */
  GPIO_InitStruct.Pin = Emergency_light_Pin;
 8004614:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800461a:	2301      	movs	r3, #1
 800461c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461e:	2300      	movs	r3, #0
 8004620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004622:	2300      	movs	r3, #0
 8004624:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Emergency_light_GPIO_Port, &GPIO_InitStruct);
 8004626:	f107 0314 	add.w	r3, r7, #20
 800462a:	4619      	mov	r1, r3
 800462c:	480f      	ldr	r0, [pc, #60]	@ (800466c <MX_GPIO_Init+0x19c>)
 800462e:	f004 f81d 	bl	800866c <HAL_GPIO_Init>

  /*Configure GPIO pins : Reed_switch_push_Pin joy_switch_2_Pin */
  GPIO_InitStruct.Pin = Reed_switch_push_Pin|joy_switch_2_Pin;
 8004632:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004638:	2300      	movs	r3, #0
 800463a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463c:	2300      	movs	r3, #0
 800463e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004640:	f107 0314 	add.w	r3, r7, #20
 8004644:	4619      	mov	r1, r3
 8004646:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800464a:	f004 f80f 	bl	800866c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800464e:	2200      	movs	r2, #0
 8004650:	2100      	movs	r1, #0
 8004652:	2028      	movs	r0, #40	@ 0x28
 8004654:	f003 fca3 	bl	8007f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004658:	2028      	movs	r0, #40	@ 0x28
 800465a:	f003 fcba 	bl	8007fd2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800465e:	bf00      	nop
 8004660:	3728      	adds	r7, #40	@ 0x28
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
 800466c:	48000800 	.word	0x48000800
 8004670:	48000400 	.word	0x48000400

08004674 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Main timer interrupt for run program with accuracy time
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af02      	add	r7, sp, #8
 800467a:	6078      	str	r0, [r7, #4]
	// Run with 1000 Hz
	if(htim == &htim3){
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a45      	ldr	r2, [pc, #276]	@ (8004794 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8004680:	4293      	cmp	r3, r2
 8004682:	f040 8082 	bne.w	800478a <HAL_TIM_PeriodElapsedCallback+0x116>
		// Routine
		if(registerFrame[0x00].U16 == 18537){
 8004686:	4b44      	ldr	r3, [pc, #272]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	f644 0269 	movw	r2, #18537	@ 0x4869
 800468e:	4293      	cmp	r3, r2
 8004690:	d103      	bne.n	800469a <HAL_TIM_PeriodElapsedCallback+0x26>
			registerFrame[0x00].U16 = 22881;
 8004692:	4b41      	ldr	r3, [pc, #260]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004694:	f645 1261 	movw	r2, #22881	@ 0x5961
 8004698:	801a      	strh	r2, [r3, #0]
		}
		registerFrame[0x04].U16 = eff.update_actual_status[0x04].U16;	// Gripper Movement Actual Status(0x10)
 800469a:	4b40      	ldr	r3, [pc, #256]	@ (800479c <HAL_TIM_PeriodElapsedCallback+0x128>)
 800469c:	89da      	ldrh	r2, [r3, #14]
 800469e:	4b3e      	ldr	r3, [pc, #248]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80046a0:	811a      	strh	r2, [r3, #8]
		registerFrame[0x10].U16 = state;							// Z-axis Moving Status(0x10)
 80046a2:	4b3f      	ldr	r3, [pc, #252]	@ (80047a0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80046a4:	881a      	ldrh	r2, [r3, #0]
 80046a6:	4b3c      	ldr	r3, [pc, #240]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80046a8:	841a      	strh	r2, [r3, #32]
		registerFrame[0x11].U16 = (uint16_t)(encoder.mm * 10.0);		// Z-axis Actual Position(0x11)
 80046aa:	4b3e      	ldr	r3, [pc, #248]	@ (80047a4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80046ac:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 80046b0:	f04f 0200 	mov.w	r2, #0
 80046b4:	4b3c      	ldr	r3, [pc, #240]	@ (80047a8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80046b6:	f7fb ff6b 	bl	8000590 <__aeabi_dmul>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4610      	mov	r0, r2
 80046c0:	4619      	mov	r1, r3
 80046c2:	f7fc fa3d 	bl	8000b40 <__aeabi_d2uiz>
 80046c6:	4603      	mov	r3, r0
 80046c8:	b29a      	uxth	r2, r3
 80046ca:	4b33      	ldr	r3, [pc, #204]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80046cc:	845a      	strh	r2, [r3, #34]	@ 0x22
		registerFrame[0x12].U16 = (int16_t)(encoder.mmps * 10.0);		// Z-axis Actual Speed (0x12)
 80046ce:	4b35      	ldr	r3, [pc, #212]	@ (80047a4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80046d0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80046d4:	f04f 0200 	mov.w	r2, #0
 80046d8:	4b33      	ldr	r3, [pc, #204]	@ (80047a8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 80046da:	f7fb ff59 	bl	8000590 <__aeabi_dmul>
 80046de:	4602      	mov	r2, r0
 80046e0:	460b      	mov	r3, r1
 80046e2:	4610      	mov	r0, r2
 80046e4:	4619      	mov	r1, r3
 80046e6:	f7fc fa03 	bl	8000af0 <__aeabi_d2iz>
 80046ea:	4603      	mov	r3, r0
 80046ec:	b21b      	sxth	r3, r3
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	4b29      	ldr	r3, [pc, #164]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80046f2:	849a      	strh	r2, [r3, #36]	@ 0x24
		registerFrame[0x13].U16 = (int16_t)(acceleration * 10.0);	// Z-axis Acceleration(0x13)
 80046f4:	4b2d      	ldr	r3, [pc, #180]	@ (80047ac <HAL_TIM_PeriodElapsedCallback+0x138>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fb fef1 	bl	80004e0 <__aeabi_f2d>
 80046fe:	f04f 0200 	mov.w	r2, #0
 8004702:	4b29      	ldr	r3, [pc, #164]	@ (80047a8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004704:	f7fb ff44 	bl	8000590 <__aeabi_dmul>
 8004708:	4602      	mov	r2, r0
 800470a:	460b      	mov	r3, r1
 800470c:	4610      	mov	r0, r2
 800470e:	4619      	mov	r1, r3
 8004710:	f7fc f9ee 	bl	8000af0 <__aeabi_d2iz>
 8004714:	4603      	mov	r3, r0
 8004716:	b21b      	sxth	r3, r3
 8004718:	b29a      	uxth	r2, r3
 800471a:	4b1f      	ldr	r3, [pc, #124]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800471c:	84da      	strh	r2, [r3, #38]	@ 0x26
		registerFrame[0x40].U16 = (int16_t)(x_axis_position * 10.0);	// X-axis Actual Position(0x40)
 800471e:	4b24      	ldr	r3, [pc, #144]	@ (80047b0 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f7fb fedc 	bl	80004e0 <__aeabi_f2d>
 8004728:	f04f 0200 	mov.w	r2, #0
 800472c:	4b1e      	ldr	r3, [pc, #120]	@ (80047a8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 800472e:	f7fb ff2f 	bl	8000590 <__aeabi_dmul>
 8004732:	4602      	mov	r2, r0
 8004734:	460b      	mov	r3, r1
 8004736:	4610      	mov	r0, r2
 8004738:	4619      	mov	r1, r3
 800473a:	f7fc f9d9 	bl	8000af0 <__aeabi_d2iz>
 800473e:	4603      	mov	r3, r0
 8004740:	b21b      	sxth	r3, r3
 8004742:	b29a      	uxth	r2, r3
 8004744:	4b14      	ldr	r3, [pc, #80]	@ (8004798 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004746:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
		// Update encoder
		if(is_update_encoder == 0){
 800474a:	4b1a      	ldr	r3, [pc, #104]	@ (80047b4 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d102      	bne.n	8004758 <HAL_TIM_PeriodElapsedCallback+0xe4>
			is_update_encoder = 1;
 8004752:	4b18      	ldr	r3, [pc, #96]	@ (80047b4 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8004754:	2201      	movs	r2, #1
 8004756:	701a      	strb	r2, [r3, #0]
//				start_position_control = 1;
//				timestamp = 0;
//			}
//			timestamp++;
		}
		if(mode == HOMING){
 8004758:	4b17      	ldr	r3, [pc, #92]	@ (80047b8 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800475a:	881b      	ldrh	r3, [r3, #0]
 800475c:	2b02      	cmp	r3, #2
 800475e:	d114      	bne.n	800478a <HAL_TIM_PeriodElapsedCallback+0x116>
			// Homing state
			homing(&home, GPIOB, GPIO_PIN_12); // Homing function
 8004760:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004764:	4915      	ldr	r1, [pc, #84]	@ (80047bc <HAL_TIM_PeriodElapsedCallback+0x148>)
 8004766:	4816      	ldr	r0, [pc, #88]	@ (80047c0 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8004768:	f000 fefe 	bl	8005568 <homing>
			pwm_signal = home.pwm;
 800476c:	4b14      	ldr	r3, [pc, #80]	@ (80047c0 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800476e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004772:	461a      	mov	r2, r3
 8004774:	4b13      	ldr	r3, [pc, #76]	@ (80047c4 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8004776:	601a      	str	r2, [r3, #0]
			Update_pwm(&pwm_tim, pwm_channel, dir_gpio, dir_pin, pwm_signal); // Update main PWM signal
 8004778:	4b12      	ldr	r3, [pc, #72]	@ (80047c4 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	2302      	movs	r3, #2
 8004780:	4a11      	ldr	r2, [pc, #68]	@ (80047c8 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004782:	2100      	movs	r1, #0
 8004784:	4811      	ldr	r0, [pc, #68]	@ (80047cc <HAL_TIM_PeriodElapsedCallback+0x158>)
 8004786:	f000 fbdc 	bl	8004f42 <Update_pwm>
		}
	}
}
 800478a:	bf00      	nop
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	20000a00 	.word	0x20000a00
 8004798:	20000ecc 	.word	0x20000ecc
 800479c:	2000105c 	.word	0x2000105c
 80047a0:	2000035e 	.word	0x2000035e
 80047a4:	200012d8 	.word	0x200012d8
 80047a8:	40240000 	.word	0x40240000
 80047ac:	20001530 	.word	0x20001530
 80047b0:	2000152c 	.word	0x2000152c
 80047b4:	200012d4 	.word	0x200012d4
 80047b8:	20000e92 	.word	0x20000e92
 80047bc:	48000400 	.word	0x48000400
 80047c0:	20000ea0 	.word	0x20000ea0
 80047c4:	200012d0 	.word	0x200012d0
 80047c8:	48000800 	.word	0x48000800
 80047cc:	20000934 	.word	0x20000934

080047d0 <HAL_GPIO_EXTI_Callback>:
// GPIO interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	80fb      	strh	r3, [r7, #6]
	// Activate and Deactivate testing mode
	if(GPIO_Pin == GPIO_PIN_13){
 80047da:	88fb      	ldrh	r3, [r7, #6]
 80047dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e0:	d124      	bne.n	800482c <HAL_GPIO_EXTI_Callback+0x5c>
		static uint8_t travel_mode = 0;
		if(travel_mode == 0){
 80047e2:	4b17      	ldr	r3, [pc, #92]	@ (8004840 <HAL_GPIO_EXTI_Callback+0x70>)
 80047e4:	781b      	ldrb	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d110      	bne.n	800480c <HAL_GPIO_EXTI_Callback+0x3c>
			travel_mode = 1;
 80047ea:	4b15      	ldr	r3, [pc, #84]	@ (8004840 <HAL_GPIO_EXTI_Callback+0x70>)
 80047ec:	2201      	movs	r2, #1
 80047ee:	701a      	strb	r2, [r3, #0]
			max_acceleration = 3000;
 80047f0:	4914      	ldr	r1, [pc, #80]	@ (8004844 <HAL_GPIO_EXTI_Callback+0x74>)
 80047f2:	a311      	add	r3, pc, #68	@ (adr r3, 8004838 <HAL_GPIO_EXTI_Callback+0x68>)
 80047f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f8:	e9c1 2300 	strd	r2, r3, [r1]
			jog_delay = 500;
 80047fc:	4912      	ldr	r1, [pc, #72]	@ (8004848 <HAL_GPIO_EXTI_Callback+0x78>)
 80047fe:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004802:	f04f 0300 	mov.w	r3, #0
 8004806:	e9c1 2300 	strd	r2, r3, [r1]
			travel_mode = 0;
			max_acceleration = 1000;
			jog_delay = 300;
		}
	}
}
 800480a:	e00f      	b.n	800482c <HAL_GPIO_EXTI_Callback+0x5c>
			travel_mode = 0;
 800480c:	4b0c      	ldr	r3, [pc, #48]	@ (8004840 <HAL_GPIO_EXTI_Callback+0x70>)
 800480e:	2200      	movs	r2, #0
 8004810:	701a      	strb	r2, [r3, #0]
			max_acceleration = 1000;
 8004812:	490c      	ldr	r1, [pc, #48]	@ (8004844 <HAL_GPIO_EXTI_Callback+0x74>)
 8004814:	f04f 0200 	mov.w	r2, #0
 8004818:	4b0c      	ldr	r3, [pc, #48]	@ (800484c <HAL_GPIO_EXTI_Callback+0x7c>)
 800481a:	e9c1 2300 	strd	r2, r3, [r1]
			jog_delay = 300;
 800481e:	490a      	ldr	r1, [pc, #40]	@ (8004848 <HAL_GPIO_EXTI_Callback+0x78>)
 8004820:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004824:	f04f 0300 	mov.w	r3, #0
 8004828:	e9c1 2300 	strd	r2, r3, [r1]
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	00000000 	.word	0x00000000
 800483c:	40a77000 	.word	0x40a77000
 8004840:	20001660 	.word	0x20001660
 8004844:	200002a0 	.word	0x200002a0
 8004848:	20000270 	.word	0x20000270
 800484c:	408f4000 	.word	0x408f4000

08004850 <acc_compute>:
// Acceleration compute
float acc_compute(float v){
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	ed87 0a01 	vstr	s0, [r7, #4]
	static float velo[2] = {0.0};
	static float acc = 0.0;
	velo[0] = v;
 800485a:	4a10      	ldr	r2, [pc, #64]	@ (800489c <acc_compute+0x4c>)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6013      	str	r3, [r2, #0]
	acc = (velo[0] - velo[1]) * 1000.0;
 8004860:	4b0e      	ldr	r3, [pc, #56]	@ (800489c <acc_compute+0x4c>)
 8004862:	ed93 7a00 	vldr	s14, [r3]
 8004866:	4b0d      	ldr	r3, [pc, #52]	@ (800489c <acc_compute+0x4c>)
 8004868:	edd3 7a01 	vldr	s15, [r3, #4]
 800486c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004870:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80048a0 <acc_compute+0x50>
 8004874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004878:	4b0a      	ldr	r3, [pc, #40]	@ (80048a4 <acc_compute+0x54>)
 800487a:	edc3 7a00 	vstr	s15, [r3]
	velo[1] = velo[0];
 800487e:	4b07      	ldr	r3, [pc, #28]	@ (800489c <acc_compute+0x4c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a06      	ldr	r2, [pc, #24]	@ (800489c <acc_compute+0x4c>)
 8004884:	6053      	str	r3, [r2, #4]
	return acc;
 8004886:	4b07      	ldr	r3, [pc, #28]	@ (80048a4 <acc_compute+0x54>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	ee07 3a90 	vmov	s15, r3
}
 800488e:	eeb0 0a67 	vmov.f32	s0, s15
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr
 800489c:	20001664 	.word	0x20001664
 80048a0:	447a0000 	.word	0x447a0000
 80048a4:	2000166c 	.word	0x2000166c

080048a8 <Update_velocity_control>:
// Torque control update
void Update_torque_control(double s){

}
// Velocity control update
void Update_velocity_control(double s){
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b082      	sub	sp, #8
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	ed87 0b00 	vstr	d0, [r7]
	// input is millimeter unit
	v_e = s - Get_mmps(&encoder);
 80048b2:	4819      	ldr	r0, [pc, #100]	@ (8004918 <Update_velocity_control+0x70>)
 80048b4:	f000 fdfd 	bl	80054b2 <Get_mmps>
 80048b8:	ec53 2b10 	vmov	r2, r3, d0
 80048bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80048c0:	f7fb fcae 	bl	8000220 <__aeabi_dsub>
 80048c4:	4602      	mov	r2, r0
 80048c6:	460b      	mov	r3, r1
 80048c8:	4914      	ldr	r1, [pc, #80]	@ (800491c <Update_velocity_control+0x74>)
 80048ca:	e9c1 2300 	strd	r2, r3, [r1]
	v_output = floor((Update_pid(&v_pid, v_e, 24.0, 24.0)));
 80048ce:	4b13      	ldr	r3, [pc, #76]	@ (800491c <Update_velocity_control+0x74>)
 80048d0:	ed93 7b00 	vldr	d7, [r3]
 80048d4:	eef3 1a08 	vmov.f32	s3, #56	@ 0x41c00000  24.0
 80048d8:	eeb3 1a08 	vmov.f32	s2, #56	@ 0x41c00000  24.0
 80048dc:	eeb0 0a47 	vmov.f32	s0, s14
 80048e0:	eef0 0a67 	vmov.f32	s1, s15
 80048e4:	480e      	ldr	r0, [pc, #56]	@ (8004920 <Update_velocity_control+0x78>)
 80048e6:	f000 f9ec 	bl	8004cc2 <Update_pid>
 80048ea:	eeb0 7a40 	vmov.f32	s14, s0
 80048ee:	eef0 7a60 	vmov.f32	s15, s1
 80048f2:	eeb0 0a47 	vmov.f32	s0, s14
 80048f6:	eef0 0a67 	vmov.f32	s1, s15
 80048fa:	f009 fb59 	bl	800dfb0 <floor>
 80048fe:	ec53 2b10 	vmov	r2, r3, d0
 8004902:	4610      	mov	r0, r2
 8004904:	4619      	mov	r1, r3
 8004906:	f7fc f93b 	bl	8000b80 <__aeabi_d2f>
 800490a:	4603      	mov	r3, r0
 800490c:	4a05      	ldr	r2, [pc, #20]	@ (8004924 <Update_velocity_control+0x7c>)
 800490e:	6013      	str	r3, [r2, #0]
}
 8004910:	bf00      	nop
 8004912:	3708      	adds	r7, #8
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	200012d8 	.word	0x200012d8
 800491c:	200013b8 	.word	0x200013b8
 8004920:	20001370 	.word	0x20001370
 8004924:	200013c0 	.word	0x200013c0

08004928 <Update_position_control>:
// Position control update
void Update_position_control(double s){
 8004928:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800492c:	b082      	sub	sp, #8
 800492e:	af00      	add	r7, sp, #0
 8004930:	ed87 0b00 	vstr	d0, [r7]
	//input is pulse unit
	p_e = s - Get_mm(&encoder);
 8004934:	484c      	ldr	r0, [pc, #304]	@ (8004a68 <Update_position_control+0x140>)
 8004936:	f000 fdce 	bl	80054d6 <Get_mm>
 800493a:	ec53 2b10 	vmov	r2, r3, d0
 800493e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004942:	f7fb fc6d 	bl	8000220 <__aeabi_dsub>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	4948      	ldr	r1, [pc, #288]	@ (8004a6c <Update_position_control+0x144>)
 800494c:	e9c1 2300 	strd	r2, r3, [r1]
	if(p_e >= -0.1 && p_e <= 0.1){
 8004950:	4b46      	ldr	r3, [pc, #280]	@ (8004a6c <Update_position_control+0x144>)
 8004952:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004956:	a340      	add	r3, pc, #256	@ (adr r3, 8004a58 <Update_position_control+0x130>)
 8004958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495c:	f7fc f89e 	bl	8000a9c <__aeabi_dcmpge>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d059      	beq.n	8004a1a <Update_position_control+0xf2>
 8004966:	4b41      	ldr	r3, [pc, #260]	@ (8004a6c <Update_position_control+0x144>)
 8004968:	e9d3 0100 	ldrd	r0, r1, [r3]
 800496c:	a33c      	add	r3, pc, #240	@ (adr r3, 8004a60 <Update_position_control+0x138>)
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	f7fc f889 	bl	8000a88 <__aeabi_dcmple>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d04e      	beq.n	8004a1a <Update_position_control+0xf2>
		static uint64_t timestamp = 0;
		static uint8_t first = 1;
		if(first == 1){
 800497c:	4b3c      	ldr	r3, [pc, #240]	@ (8004a70 <Update_position_control+0x148>)
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d10c      	bne.n	800499e <Update_position_control+0x76>
			timestamp = HAL_GetTick() + 50;
 8004984:	f001 fc02 	bl	800618c <HAL_GetTick>
 8004988:	4603      	mov	r3, r0
 800498a:	3332      	adds	r3, #50	@ 0x32
 800498c:	2200      	movs	r2, #0
 800498e:	4698      	mov	r8, r3
 8004990:	4691      	mov	r9, r2
 8004992:	4b38      	ldr	r3, [pc, #224]	@ (8004a74 <Update_position_control+0x14c>)
 8004994:	e9c3 8900 	strd	r8, r9, [r3]
			first = 0;
 8004998:	4b35      	ldr	r3, [pc, #212]	@ (8004a70 <Update_position_control+0x148>)
 800499a:	2200      	movs	r2, #0
 800499c:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GetTick() > timestamp){
 800499e:	f001 fbf5 	bl	800618c <HAL_GetTick>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2200      	movs	r2, #0
 80049a6:	461c      	mov	r4, r3
 80049a8:	4615      	mov	r5, r2
 80049aa:	4b32      	ldr	r3, [pc, #200]	@ (8004a74 <Update_position_control+0x14c>)
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	42a2      	cmp	r2, r4
 80049b2:	41ab      	sbcs	r3, r5
 80049b4:	d24a      	bcs.n	8004a4c <Update_position_control+0x124>
			if(p_e >= -0.1 && p_e <= 0.1){
 80049b6:	4b2d      	ldr	r3, [pc, #180]	@ (8004a6c <Update_position_control+0x144>)
 80049b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049bc:	a326      	add	r3, pc, #152	@ (adr r3, 8004a58 <Update_position_control+0x130>)
 80049be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c2:	f7fc f86b 	bl	8000a9c <__aeabi_dcmpge>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d022      	beq.n	8004a12 <Update_position_control+0xea>
 80049cc:	4b27      	ldr	r3, [pc, #156]	@ (8004a6c <Update_position_control+0x144>)
 80049ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049d2:	a323      	add	r3, pc, #140	@ (adr r3, 8004a60 <Update_position_control+0x138>)
 80049d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d8:	f7fc f856 	bl	8000a88 <__aeabi_dcmple>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d017      	beq.n	8004a12 <Update_position_control+0xea>
				p_pid.y_n = 0.0;
 80049e2:	4925      	ldr	r1, [pc, #148]	@ (8004a78 <Update_position_control+0x150>)
 80049e4:	f04f 0200 	mov.w	r2, #0
 80049e8:	f04f 0300 	mov.w	r3, #0
 80049ec:	e9c1 2306 	strd	r2, r3, [r1, #24]
				p_pid.y_n_1 = 0.0;
 80049f0:	4921      	ldr	r1, [pc, #132]	@ (8004a78 <Update_position_control+0x150>)
 80049f2:	f04f 0200 	mov.w	r2, #0
 80049f6:	f04f 0300 	mov.w	r3, #0
 80049fa:	e9c1 2308 	strd	r2, r3, [r1, #32]
				p_output = 0.0;
 80049fe:	491f      	ldr	r1, [pc, #124]	@ (8004a7c <Update_position_control+0x154>)
 8004a00:	f04f 0200 	mov.w	r2, #0
 8004a04:	f04f 0300 	mov.w	r3, #0
 8004a08:	e9c1 2300 	strd	r2, r3, [r1]
				is_finish_position = 1;
 8004a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004a80 <Update_position_control+0x158>)
 8004a0e:	2201      	movs	r2, #1
 8004a10:	701a      	strb	r2, [r3, #0]
			}
			first = 1;
 8004a12:	4b17      	ldr	r3, [pc, #92]	@ (8004a70 <Update_position_control+0x148>)
 8004a14:	2201      	movs	r2, #1
 8004a16:	701a      	strb	r2, [r3, #0]
	if(p_e >= -0.1 && p_e <= 0.1){
 8004a18:	e018      	b.n	8004a4c <Update_position_control+0x124>
		}
	}
	else{
		p_output = Update_pid(&p_pid, p_e, 650.0, 650.0);
 8004a1a:	4b14      	ldr	r3, [pc, #80]	@ (8004a6c <Update_position_control+0x144>)
 8004a1c:	ed93 7b00 	vldr	d7, [r3]
 8004a20:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8004a84 <Update_position_control+0x15c>
 8004a24:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8004a84 <Update_position_control+0x15c>
 8004a28:	eeb0 0a47 	vmov.f32	s0, s14
 8004a2c:	eef0 0a67 	vmov.f32	s1, s15
 8004a30:	4811      	ldr	r0, [pc, #68]	@ (8004a78 <Update_position_control+0x150>)
 8004a32:	f000 f946 	bl	8004cc2 <Update_pid>
 8004a36:	eeb0 7a40 	vmov.f32	s14, s0
 8004a3a:	eef0 7a60 	vmov.f32	s15, s1
 8004a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004a7c <Update_position_control+0x154>)
 8004a40:	ed83 7b00 	vstr	d7, [r3]
		is_finish_position = 0;
 8004a44:	4b0e      	ldr	r3, [pc, #56]	@ (8004a80 <Update_position_control+0x158>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]
	}
}
 8004a4a:	e000      	b.n	8004a4e <Update_position_control+0x126>
	if(p_e >= -0.1 && p_e <= 0.1){
 8004a4c:	bf00      	nop
}
 8004a4e:	bf00      	nop
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004a58:	9999999a 	.word	0x9999999a
 8004a5c:	bfb99999 	.word	0xbfb99999
 8004a60:	9999999a 	.word	0x9999999a
 8004a64:	3fb99999 	.word	0x3fb99999
 8004a68:	200012d8 	.word	0x200012d8
 8004a6c:	20001410 	.word	0x20001410
 8004a70:	200002b4 	.word	0x200002b4
 8004a74:	20001670 	.word	0x20001670
 8004a78:	200013c8 	.word	0x200013c8
 8004a7c:	20001418 	.word	0x20001418
 8004a80:	20001420 	.word	0x20001420
 8004a84:	44228000 	.word	0x44228000

08004a88 <Reset_main_variable>:
// Reset variable function
void Reset_main_variable(){
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0
	// Reset point reset
	setpoint = 0.0;
 8004a8c:	494b      	ldr	r1, [pc, #300]	@ (8004bbc <Reset_main_variable+0x134>)
 8004a8e:	f04f 0200 	mov.w	r2, #0
 8004a92:	f04f 0300 	mov.w	r3, #0
 8004a96:	e9c1 2300 	strd	r2, r3, [r1]
	x_axis_position = 0.0;
 8004a9a:	4b49      	ldr	r3, [pc, #292]	@ (8004bc0 <Reset_main_variable+0x138>)
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	601a      	str	r2, [r3, #0]
	// Reset PWM signal
	pwm_signal = 0;
 8004aa2:	4b48      	ldr	r3, [pc, #288]	@ (8004bc4 <Reset_main_variable+0x13c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]
	// Encoder compute enable
	is_update_encoder = 0;
 8004aa8:	4b47      	ldr	r3, [pc, #284]	@ (8004bc8 <Reset_main_variable+0x140>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	701a      	strb	r2, [r3, #0]
	// Reset trajectory
	initial_position = 0.0;
 8004aae:	4947      	ldr	r1, [pc, #284]	@ (8004bcc <Reset_main_variable+0x144>)
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	e9c1 2300 	strd	r2, r3, [r1]
	target_position = 0.0;
 8004abc:	4944      	ldr	r1, [pc, #272]	@ (8004bd0 <Reset_main_variable+0x148>)
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f04f 0300 	mov.w	r3, #0
 8004ac6:	e9c1 2300 	strd	r2, r3, [r1]
	evaScurveData.setposition = 0.0;
 8004aca:	4942      	ldr	r1, [pc, #264]	@ (8004bd4 <Reset_main_variable+0x14c>)
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e9c1 2300 	strd	r2, r3, [r1]
	evaScurveData.setvelocity = 0.0;
 8004ad8:	493e      	ldr	r1, [pc, #248]	@ (8004bd4 <Reset_main_variable+0x14c>)
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	e9c1 2302 	strd	r2, r3, [r1, #8]
	evaScurveData.setacceleration = 0.0;
 8004ae6:	493b      	ldr	r1, [pc, #236]	@ (8004bd4 <Reset_main_variable+0x14c>)
 8004ae8:	f04f 0200 	mov.w	r2, #0
 8004aec:	f04f 0300 	mov.w	r3, #0
 8004af0:	e9c1 2304 	strd	r2, r3, [r1, #16]
	evaScurveData.t = 0.0;
 8004af4:	4937      	ldr	r1, [pc, #220]	@ (8004bd4 <Reset_main_variable+0x14c>)
 8004af6:	f04f 0200 	mov.w	r2, #0
 8004afa:	f04f 0300 	mov.w	r3, #0
 8004afe:	e9c1 2306 	strd	r2, r3, [r1, #24]
	computeTrapezoidalData.set_pos = 0.0;
 8004b02:	4935      	ldr	r1, [pc, #212]	@ (8004bd8 <Reset_main_variable+0x150>)
 8004b04:	f04f 0200 	mov.w	r2, #0
 8004b08:	f04f 0300 	mov.w	r3, #0
 8004b0c:	e9c1 2308 	strd	r2, r3, [r1, #32]
	computeTrapezoidalData.set_vel = 0.0;
 8004b10:	4931      	ldr	r1, [pc, #196]	@ (8004bd8 <Reset_main_variable+0x150>)
 8004b12:	f04f 0200 	mov.w	r2, #0
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	computeTrapezoidalData.t = 0.0;
 8004b1e:	492e      	ldr	r1, [pc, #184]	@ (8004bd8 <Reset_main_variable+0x150>)
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 0300 	mov.w	r3, #0
 8004b28:	e9c1 2302 	strd	r2, r3, [r1, #8]
	// Reset homing data
	Reset_homing(&home);
 8004b2c:	482b      	ldr	r0, [pc, #172]	@ (8004bdc <Reset_main_variable+0x154>)
 8004b2e:	f000 ff35 	bl	800599c <Reset_homing>
	// Reset state enable
	pick_index = 0;
 8004b32:	4b2b      	ldr	r3, [pc, #172]	@ (8004be0 <Reset_main_variable+0x158>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	701a      	strb	r2, [r3, #0]
	place_index = 0;
 8004b38:	4b2a      	ldr	r3, [pc, #168]	@ (8004be4 <Reset_main_variable+0x15c>)
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
	state = 0;
 8004b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8004be8 <Reset_main_variable+0x160>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	801a      	strh	r2, [r3, #0]
	ready = 0;
 8004b44:	4b29      	ldr	r3, [pc, #164]	@ (8004bec <Reset_main_variable+0x164>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	701a      	strb	r2, [r3, #0]
	test = 0;
 8004b4a:	4929      	ldr	r1, [pc, #164]	@ (8004bf0 <Reset_main_variable+0x168>)
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	f04f 0300 	mov.w	r3, #0
 8004b54:	e9c1 2300 	strd	r2, r3, [r1]
	// Reset MODBUS
	registerFrame[0x10].U16 = 0;
 8004b58:	4b26      	ldr	r3, [pc, #152]	@ (8004bf4 <Reset_main_variable+0x16c>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	841a      	strh	r2, [r3, #32]
	registerFrame[0x01].U16 = 0;
 8004b5e:	4b25      	ldr	r3, [pc, #148]	@ (8004bf4 <Reset_main_variable+0x16c>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	805a      	strh	r2, [r3, #2]
	// Reset encoder
	Reset_qei(&encoder, &htim4);
 8004b64:	4924      	ldr	r1, [pc, #144]	@ (8004bf8 <Reset_main_variable+0x170>)
 8004b66:	4825      	ldr	r0, [pc, #148]	@ (8004bfc <Reset_main_variable+0x174>)
 8004b68:	f000 fc1c 	bl	80053a4 <Reset_qei>
	// Reset lowpass
	Reset_lowpass(&lowpass);
 8004b6c:	4824      	ldr	r0, [pc, #144]	@ (8004c00 <Reset_main_variable+0x178>)
 8004b6e:	f7fe f8a7 	bl	8002cc0 <Reset_lowpass>
	// Reset PID
	is_finish_position = 0;
 8004b72:	4b24      	ldr	r3, [pc, #144]	@ (8004c04 <Reset_main_variable+0x17c>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	701a      	strb	r2, [r3, #0]
	p_e = 0.0;
 8004b78:	4923      	ldr	r1, [pc, #140]	@ (8004c08 <Reset_main_variable+0x180>)
 8004b7a:	f04f 0200 	mov.w	r2, #0
 8004b7e:	f04f 0300 	mov.w	r3, #0
 8004b82:	e9c1 2300 	strd	r2, r3, [r1]
	p_output = 0.0;
 8004b86:	4921      	ldr	r1, [pc, #132]	@ (8004c0c <Reset_main_variable+0x184>)
 8004b88:	f04f 0200 	mov.w	r2, #0
 8004b8c:	f04f 0300 	mov.w	r3, #0
 8004b90:	e9c1 2300 	strd	r2, r3, [r1]
	v_e = 0.0;
 8004b94:	491e      	ldr	r1, [pc, #120]	@ (8004c10 <Reset_main_variable+0x188>)
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	f04f 0300 	mov.w	r3, #0
 8004b9e:	e9c1 2300 	strd	r2, r3, [r1]
	v_output = 0;
 8004ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8004c14 <Reset_main_variable+0x18c>)
 8004ba4:	f04f 0200 	mov.w	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]
	Reset_pid(&p_pid);
 8004baa:	481b      	ldr	r0, [pc, #108]	@ (8004c18 <Reset_main_variable+0x190>)
 8004bac:	f000 f99c 	bl	8004ee8 <Reset_pid>
	Reset_pid(&v_pid);
 8004bb0:	481a      	ldr	r0, [pc, #104]	@ (8004c1c <Reset_main_variable+0x194>)
 8004bb2:	f000 f999 	bl	8004ee8 <Reset_pid>
}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000e88 	.word	0x20000e88
 8004bc0:	2000152c 	.word	0x2000152c
 8004bc4:	200012d0 	.word	0x200012d0
 8004bc8:	200012d4 	.word	0x200012d4
 8004bcc:	200015f8 	.word	0x200015f8
 8004bd0:	20001600 	.word	0x20001600
 8004bd4:	20001538 	.word	0x20001538
 8004bd8:	200015d0 	.word	0x200015d0
 8004bdc:	20000ea0 	.word	0x20000ea0
 8004be0:	20000ec8 	.word	0x20000ec8
 8004be4:	20000ec9 	.word	0x20000ec9
 8004be8:	2000035e 	.word	0x2000035e
 8004bec:	20000e94 	.word	0x20000e94
 8004bf0:	20000e50 	.word	0x20000e50
 8004bf4:	20000ecc 	.word	0x20000ecc
 8004bf8:	20000acc 	.word	0x20000acc
 8004bfc:	200012d8 	.word	0x200012d8
 8004c00:	20001368 	.word	0x20001368
 8004c04:	20001420 	.word	0x20001420
 8004c08:	20001410 	.word	0x20001410
 8004c0c:	20001418 	.word	0x20001418
 8004c10:	200013b8 	.word	0x200013b8
 8004c14:	200013c0 	.word	0x200013c0
 8004c18:	200013c8 	.word	0x200013c8
 8004c1c:	20001370 	.word	0x20001370

08004c20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c24:	b672      	cpsid	i
}
 8004c26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c28:	bf00      	nop
 8004c2a:	e7fd      	b.n	8004c28 <Error_Handler+0x8>

08004c2c <PID_init>:
 *  Created on: Apr 26, 2024
 *      Author: naker
 */
#include "pid.h"

void PID_init(PID* pid, float _kp_u,  float _ki_u, float _kd_u,float _kp_d,  float _ki_d, float _kd_d){
 8004c2c:	b480      	push	{r7}
 8004c2e:	b089      	sub	sp, #36	@ 0x24
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	61f8      	str	r0, [r7, #28]
 8004c34:	ed87 0a06 	vstr	s0, [r7, #24]
 8004c38:	edc7 0a05 	vstr	s1, [r7, #20]
 8004c3c:	ed87 1a04 	vstr	s2, [r7, #16]
 8004c40:	edc7 1a03 	vstr	s3, [r7, #12]
 8004c44:	ed87 2a02 	vstr	s4, [r7, #8]
 8004c48:	edc7 2a01 	vstr	s5, [r7, #4]
	pid -> kp_up = _kp_u;
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	601a      	str	r2, [r3, #0]
	pid -> ki_up = _ki_u;
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	605a      	str	r2, [r3, #4]
	pid -> kd_up = _kd_u;
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	609a      	str	r2, [r3, #8]
	pid -> kp_down = _kp_d;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	60da      	str	r2, [r3, #12]
	pid -> ki_down = _ki_d;
 8004c64:	69fb      	ldr	r3, [r7, #28]
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	611a      	str	r2, [r3, #16]
	pid -> kd_down = _kd_d;
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	615a      	str	r2, [r3, #20]
	pid -> y_n = 0.0;
 8004c70:	69f9      	ldr	r1, [r7, #28]
 8004c72:	f04f 0200 	mov.w	r2, #0
 8004c76:	f04f 0300 	mov.w	r3, #0
 8004c7a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pid -> y_n_1 = 0.0;
 8004c7e:	69f9      	ldr	r1, [r7, #28]
 8004c80:	f04f 0200 	mov.w	r2, #0
 8004c84:	f04f 0300 	mov.w	r3, #0
 8004c88:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid -> e_n = 0.0;
 8004c8c:	69f9      	ldr	r1, [r7, #28]
 8004c8e:	f04f 0200 	mov.w	r2, #0
 8004c92:	f04f 0300 	mov.w	r3, #0
 8004c96:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	pid -> e_n_1 = 0.0;
 8004c9a:	69f9      	ldr	r1, [r7, #28]
 8004c9c:	f04f 0200 	mov.w	r2, #0
 8004ca0:	f04f 0300 	mov.w	r3, #0
 8004ca4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	pid -> e_n_2 = 0.0;
 8004ca8:	69f9      	ldr	r1, [r7, #28]
 8004caa:	f04f 0200 	mov.w	r2, #0
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 8004cb6:	bf00      	nop
 8004cb8:	3724      	adds	r7, #36	@ 0x24
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <Update_pid>:
double Update_pid(PID *pid, double error, float pid_sat, float plant_sat) {
 8004cc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004cc6:	b089      	sub	sp, #36	@ 0x24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6178      	str	r0, [r7, #20]
 8004ccc:	ed87 0b02 	vstr	d0, [r7, #8]
 8004cd0:	ed87 1a04 	vstr	s2, [r7, #16]
 8004cd4:	edc7 1a01 	vstr	s3, [r7, #4]

	float e_n = error; // error[n]
 8004cd8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cdc:	f7fb ff50 	bl	8000b80 <__aeabi_d2f>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	61fb      	str	r3, [r7, #28]

	// For upcase
	if(!(((pid -> y_n >= pid_sat) && e_n > 0) || ((pid -> y_n <= -(pid_sat)) && e_n < 0 ))){
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004cea:	6938      	ldr	r0, [r7, #16]
 8004cec:	f7fb fbf8 	bl	80004e0 <__aeabi_f2d>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	460e      	mov	r6, r1
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f7fb fece 	bl	8000a9c <__aeabi_dcmpge>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <Update_pid+0x48>
 8004d06:	2300      	movs	r3, #0
 8004d08:	461e      	mov	r6, r3
 8004d0a:	b2f3      	uxtb	r3, r6
 8004d0c:	f083 0301 	eor.w	r3, r3, #1
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10e      	bne.n	8004d34 <Update_pid+0x72>
 8004d16:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d22:	bfcc      	ite	gt
 8004d24:	2301      	movgt	r3, #1
 8004d26:	2300      	movle	r3, #0
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	f083 0301 	eor.w	r3, r3, #1
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d07f      	beq.n	8004e34 <Update_pid+0x172>
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004d3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d3e:	eef1 7a67 	vneg.f32	s15, s15
 8004d42:	ee17 3a90 	vmov	r3, s15
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fb fbca 	bl	80004e0 <__aeabi_f2d>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	2101      	movs	r1, #1
 8004d52:	460e      	mov	r6, r1
 8004d54:	4620      	mov	r0, r4
 8004d56:	4629      	mov	r1, r5
 8004d58:	f7fb fe96 	bl	8000a88 <__aeabi_dcmple>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d101      	bne.n	8004d66 <Update_pid+0xa4>
 8004d62:	2300      	movs	r3, #0
 8004d64:	461e      	mov	r6, r3
 8004d66:	b2f3      	uxtb	r3, r6
 8004d68:	f083 0301 	eor.w	r3, r3, #1
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10e      	bne.n	8004d90 <Update_pid+0xce>
 8004d72:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d7e:	bf4c      	ite	mi
 8004d80:	2301      	movmi	r3, #1
 8004d82:	2300      	movpl	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	f083 0301 	eor.w	r3, r3, #1
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d051      	beq.n	8004e34 <Update_pid+0x172>
		pid -> y_n += ((pid -> kp_up + pid -> ki_up + pid -> kd_up) * e_n)
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	ed93 7a00 	vldr	s14, [r3]
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004da2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	edd3 7a02 	vldr	s15, [r3, #8]
 8004dac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004db0:	edd7 7a07 	vldr	s15, [r7, #28]
 8004db4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db8:	ee17 0a90 	vmov	r0, s15
 8004dbc:	f7fb fb90 	bl	80004e0 <__aeabi_f2d>
 8004dc0:	4680      	mov	r8, r0
 8004dc2:	4689      	mov	r9, r1
						- ((pid -> kp_up + (2 * pid -> kd_up)) * pid -> e_n_1)
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	ed93 7a00 	vldr	s14, [r3]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	edd3 7a02 	vldr	s15, [r3, #8]
 8004dd0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dd8:	ee17 0a90 	vmov	r0, s15
 8004ddc:	f7fb fb80 	bl	80004e0 <__aeabi_f2d>
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004de6:	f7fb fbd3 	bl	8000590 <__aeabi_dmul>
 8004dea:	4602      	mov	r2, r0
 8004dec:	460b      	mov	r3, r1
 8004dee:	4640      	mov	r0, r8
 8004df0:	4649      	mov	r1, r9
 8004df2:	f7fb fa15 	bl	8000220 <__aeabi_dsub>
 8004df6:	4602      	mov	r2, r0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4690      	mov	r8, r2
 8004dfc:	4699      	mov	r9, r3
						+ (pid -> kd_up * pid -> e_n_2);
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fb fb6c 	bl	80004e0 <__aeabi_f2d>
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004e0e:	f7fb fbbf 	bl	8000590 <__aeabi_dmul>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4640      	mov	r0, r8
 8004e18:	4649      	mov	r1, r9
 8004e1a:	f7fb fa03 	bl	8000224 <__adddf3>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
		pid -> y_n += ((pid -> kp_up + pid -> ki_up + pid -> kd_up) * e_n)
 8004e22:	4620      	mov	r0, r4
 8004e24:	4629      	mov	r1, r5
 8004e26:	f7fb f9fd 	bl	8000224 <__adddf3>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	6979      	ldr	r1, [r7, #20]
 8004e30:	e9c1 2306 	strd	r2, r3, [r1, #24]
//							- ((pid -> kp_down + (2 * pid -> kd_down)) * pid -> e_n_1)
//							+ (pid -> kd_down * pid -> e_n_2);
//		}
//	}

	if(pid -> y_n >= pid_sat){
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004e3a:	6938      	ldr	r0, [r7, #16]
 8004e3c:	f7fb fb50 	bl	80004e0 <__aeabi_f2d>
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4620      	mov	r0, r4
 8004e46:	4629      	mov	r1, r5
 8004e48:	f7fb fe28 	bl	8000a9c <__aeabi_dcmpge>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d008      	beq.n	8004e64 <Update_pid+0x1a2>
		pid -> y_n = pid_sat;
 8004e52:	6938      	ldr	r0, [r7, #16]
 8004e54:	f7fb fb44 	bl	80004e0 <__aeabi_f2d>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	6979      	ldr	r1, [r7, #20]
 8004e5e:	e9c1 2306 	strd	r2, r3, [r1, #24]
 8004e62:	e022      	b.n	8004eaa <Update_pid+0x1e8>

	}else if(pid -> y_n < -pid_sat){
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004e6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e6e:	eef1 7a67 	vneg.f32	s15, s15
 8004e72:	ee17 3a90 	vmov	r3, s15
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fb fb32 	bl	80004e0 <__aeabi_f2d>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4620      	mov	r0, r4
 8004e82:	4629      	mov	r1, r5
 8004e84:	f7fb fdf6 	bl	8000a74 <__aeabi_dcmplt>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00d      	beq.n	8004eaa <Update_pid+0x1e8>
		pid -> y_n = -pid_sat;
 8004e8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e92:	eef1 7a67 	vneg.f32	s15, s15
 8004e96:	ee17 3a90 	vmov	r3, s15
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fb fb20 	bl	80004e0 <__aeabi_f2d>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	6979      	ldr	r1, [r7, #20]
 8004ea6:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}

	pid -> e_n_2 = pid -> e_n_1;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004eb0:	6979      	ldr	r1, [r7, #20]
 8004eb2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	pid -> e_n_1 = pid -> e_n;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004ebc:	6979      	ldr	r1, [r7, #20]
 8004ebe:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	pid -> y_n_1 = pid -> y_n;
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004ec8:	6979      	ldr	r1, [r7, #20]
 8004eca:	e9c1 2308 	strd	r2, r3, [r1, #32]

	return pid -> y_n;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004ed4:	ec43 2b17 	vmov	d7, r2, r3
}
 8004ed8:	eeb0 0a47 	vmov.f32	s0, s14
 8004edc:	eef0 0a67 	vmov.f32	s1, s15
 8004ee0:	3724      	adds	r7, #36	@ 0x24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08004ee8 <Reset_pid>:
void Reset_pid(PID* pid){
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
	pid -> y_n = 0.0;
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	f04f 0200 	mov.w	r2, #0
 8004ef6:	f04f 0300 	mov.w	r3, #0
 8004efa:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pid -> y_n_1 = 0.0;
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid -> e_n = 0.0;
 8004f0c:	6879      	ldr	r1, [r7, #4]
 8004f0e:	f04f 0200 	mov.w	r2, #0
 8004f12:	f04f 0300 	mov.w	r3, #0
 8004f16:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	pid -> e_n_1 = 0.0;
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	f04f 0200 	mov.w	r2, #0
 8004f20:	f04f 0300 	mov.w	r3, #0
 8004f24:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	pid -> e_n_2 = 0.0;
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	f04f 0200 	mov.w	r2, #0
 8004f2e:	f04f 0300 	mov.w	r3, #0
 8004f32:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <Update_pwm>:
 *      Author: naker
 */

#include "pwm.h"

void Update_pwm(TIM_HandleTypeDef* htim, uint16_t htim_channel,GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int32_t pwm_signal) {
 8004f42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f46:	b08b      	sub	sp, #44	@ 0x2c
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6278      	str	r0, [r7, #36]	@ 0x24
 8004f4c:	61fa      	str	r2, [r7, #28]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	460b      	mov	r3, r1
 8004f52:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004f54:	4613      	mov	r3, r2
 8004f56:	843b      	strh	r3, [r7, #32]
	__HAL_TIM_SET_COMPARE(htim, htim_channel, fabs(pwm_signal));
 8004f58:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d111      	bne.n	8004f82 <Update_pwm+0x40>
 8004f5e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8004f60:	f7fb faac 	bl	80004bc <__aeabi_i2d>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	613a      	str	r2, [r7, #16]
 8004f6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	681c      	ldr	r4, [r3, #0]
 8004f74:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004f78:	f7fb fde2 	bl	8000b40 <__aeabi_d2uiz>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f80:	e061      	b.n	8005046 <Update_pwm+0x104>
 8004f82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004f84:	2b04      	cmp	r3, #4
 8004f86:	d111      	bne.n	8004fac <Update_pwm+0x6a>
 8004f88:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8004f8a:	f7fb fa97 	bl	80004bc <__aeabi_i2d>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	460b      	mov	r3, r1
 8004f92:	60ba      	str	r2, [r7, #8]
 8004f94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	681c      	ldr	r4, [r3, #0]
 8004f9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fa2:	f7fb fdcd 	bl	8000b40 <__aeabi_d2uiz>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004faa:	e04c      	b.n	8005046 <Update_pwm+0x104>
 8004fac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d111      	bne.n	8004fd6 <Update_pwm+0x94>
 8004fb2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8004fb4:	f7fb fa82 	bl	80004bc <__aeabi_i2d>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	603a      	str	r2, [r7, #0]
 8004fbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004fc2:	607b      	str	r3, [r7, #4]
 8004fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc6:	681c      	ldr	r4, [r3, #0]
 8004fc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fcc:	f7fb fdb8 	bl	8000b40 <__aeabi_d2uiz>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004fd4:	e037      	b.n	8005046 <Update_pwm+0x104>
 8004fd6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004fd8:	2b0c      	cmp	r3, #12
 8004fda:	d110      	bne.n	8004ffe <Update_pwm+0xbc>
 8004fdc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8004fde:	f7fb fa6d 	bl	80004bc <__aeabi_i2d>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	4615      	mov	r5, r2
 8004fe8:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 8004fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fee:	681c      	ldr	r4, [r3, #0]
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	f7fb fda4 	bl	8000b40 <__aeabi_d2uiz>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	6423      	str	r3, [r4, #64]	@ 0x40
 8004ffc:	e023      	b.n	8005046 <Update_pwm+0x104>
 8004ffe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005000:	2b10      	cmp	r3, #16
 8005002:	d110      	bne.n	8005026 <Update_pwm+0xe4>
 8005004:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005006:	f7fb fa59 	bl	80004bc <__aeabi_i2d>
 800500a:	4602      	mov	r2, r0
 800500c:	460b      	mov	r3, r1
 800500e:	4692      	mov	sl, r2
 8005010:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 8005014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005016:	681c      	ldr	r4, [r3, #0]
 8005018:	4650      	mov	r0, sl
 800501a:	4659      	mov	r1, fp
 800501c:	f7fb fd90 	bl	8000b40 <__aeabi_d2uiz>
 8005020:	4603      	mov	r3, r0
 8005022:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005024:	e00f      	b.n	8005046 <Update_pwm+0x104>
 8005026:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8005028:	f7fb fa48 	bl	80004bc <__aeabi_i2d>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4690      	mov	r8, r2
 8005032:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	681c      	ldr	r4, [r3, #0]
 800503a:	4640      	mov	r0, r8
 800503c:	4649      	mov	r1, r9
 800503e:	f7fb fd7f 	bl	8000b40 <__aeabi_d2uiz>
 8005042:	4603      	mov	r3, r0
 8005044:	64e3      	str	r3, [r4, #76]	@ 0x4c
	if (pwm_signal < 0) {
 8005046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005048:	2b00      	cmp	r3, #0
 800504a:	da06      	bge.n	800505a <Update_pwm+0x118>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, RESET);
 800504c:	8c3b      	ldrh	r3, [r7, #32]
 800504e:	2200      	movs	r2, #0
 8005050:	4619      	mov	r1, r3
 8005052:	69f8      	ldr	r0, [r7, #28]
 8005054:	f003 fca4 	bl	80089a0 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, SET);
	}
}
 8005058:	e005      	b.n	8005066 <Update_pwm+0x124>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, SET);
 800505a:	8c3b      	ldrh	r3, [r7, #32]
 800505c:	2201      	movs	r2, #1
 800505e:	4619      	mov	r1, r3
 8005060:	69f8      	ldr	r0, [r7, #28]
 8005062:	f003 fc9d 	bl	80089a0 <HAL_GPIO_WritePin>
}
 8005066:	bf00      	nop
 8005068:	372c      	adds	r7, #44	@ 0x2c
 800506a:	46bd      	mov	sp, r7
 800506c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005070 <QEI_init>:
 *  Created on: Apr 24, 2024
 *      Author: naker
 */
#include "qei.h"

void QEI_init(QEI* qei, int32_t ppr, int32_t freq, int32_t period){
 8005070:	b480      	push	{r7}
 8005072:	b085      	sub	sp, #20
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
	qei -> ppr = ppr;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	601a      	str	r2, [r3, #0]
	qei -> freq = freq;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	605a      	str	r2, [r3, #4]
	qei -> period = period;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	609a      	str	r2, [r3, #8]
	qei -> counter_value[NEW] = 0;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	60da      	str	r2, [r3, #12]
	qei -> counter_value[OLD] = 0;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	611a      	str	r2, [r3, #16]
	qei -> diff_counter_value = 0;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2200      	movs	r2, #0
 80050a0:	615a      	str	r2, [r3, #20]
	qei -> pulse = 0;
 80050a2:	68f9      	ldr	r1, [r7, #12]
 80050a4:	f04f 0200 	mov.w	r2, #0
 80050a8:	f04f 0300 	mov.w	r3, #0
 80050ac:	e9c1 2306 	strd	r2, r3, [r1, #24]
	qei -> rad = 0.0;
 80050b0:	68f9      	ldr	r1, [r7, #12]
 80050b2:	f04f 0200 	mov.w	r2, #0
 80050b6:	f04f 0300 	mov.w	r3, #0
 80050ba:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	qei -> rev = 0.0;
 80050be:	68f9      	ldr	r1, [r7, #12]
 80050c0:	f04f 0200 	mov.w	r2, #0
 80050c4:	f04f 0300 	mov.w	r3, #0
 80050c8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	qei -> mm = 0.0;
 80050cc:	68f9      	ldr	r1, [r7, #12]
 80050ce:	f04f 0200 	mov.w	r2, #0
 80050d2:	f04f 0300 	mov.w	r3, #0
 80050d6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	qei -> pps = 0.0;
 80050da:	68f9      	ldr	r1, [r7, #12]
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	qei -> rpm = 0.0;
 80050e8:	68f9      	ldr	r1, [r7, #12]
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	qei -> radps = 0.0;
 80050f6:	68f9      	ldr	r1, [r7, #12]
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
	qei -> mmps = 0.0;
 8005104:	68f9      	ldr	r1, [r7, #12]
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	qei -> radpss = 0.0;
 8005112:	68f9      	ldr	r1, [r7, #12]
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	f04f 0300 	mov.w	r3, #0
 800511c:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
	qei -> rpms = 0.0;
 8005120:	68f9      	ldr	r1, [r7, #12]
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
	qei -> mmpss = 0.0;
 800512e:	68f9      	ldr	r1, [r7, #12]
 8005130:	f04f 0200 	mov.w	r2, #0
 8005134:	f04f 0300 	mov.w	r3, #0
 8005138:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
	qei -> velocity_value[NEW] = 0;
 800513c:	68f9      	ldr	r1, [r7, #12]
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	f04f 0300 	mov.w	r3, #0
 8005146:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	qei -> velocity_value[OLD] = 0;
 800514a:	68f9      	ldr	r1, [r7, #12]
 800514c:	f04f 0200 	mov.w	r2, #0
 8005150:	f04f 0300 	mov.w	r3, #0
 8005154:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

}
 8005158:	bf00      	nop
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr
 8005164:	0000      	movs	r0, r0
	...

08005168 <Update_qei>:

void Update_qei(QEI* qei, TIM_HandleTypeDef* htim){
 8005168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800516c:	b082      	sub	sp, #8
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	6039      	str	r1, [r7, #0]
	// Update counter
	qei -> counter_value[NEW] = __HAL_TIM_GET_COUNTER(htim);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	60da      	str	r2, [r3, #12]
	// Update difference of counter's value = NEW - OLD
	qei -> diff_counter_value = qei -> counter_value[NEW] - qei -> counter_value[OLD];
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	68da      	ldr	r2, [r3, #12]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	461a      	mov	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	615a      	str	r2, [r3, #20]
	if(qei -> diff_counter_value > qei -> period / 2){
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695a      	ldr	r2, [r3, #20]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	0fd9      	lsrs	r1, r3, #31
 8005198:	440b      	add	r3, r1
 800519a:	105b      	asrs	r3, r3, #1
 800519c:	429a      	cmp	r2, r3
 800519e:	dd06      	ble.n	80051ae <Update_qei+0x46>
		qei -> diff_counter_value -= qei -> period;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	1ad2      	subs	r2, r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	615a      	str	r2, [r3, #20]
	}
	// over flow problem
	if(qei -> diff_counter_value < -(qei -> period) / 2){
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	695a      	ldr	r2, [r3, #20]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	425b      	negs	r3, r3
 80051b8:	0fd9      	lsrs	r1, r3, #31
 80051ba:	440b      	add	r3, r1
 80051bc:	105b      	asrs	r3, r3, #1
 80051be:	429a      	cmp	r2, r3
 80051c0:	da06      	bge.n	80051d0 <Update_qei+0x68>
		qei -> diff_counter_value += qei -> period;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	695a      	ldr	r2, [r3, #20]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	441a      	add	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	615a      	str	r2, [r3, #20]
	}

	// Update position at difference unit
	qei -> pulse += qei -> diff_counter_value;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80051d6:	6879      	ldr	r1, [r7, #4]
 80051d8:	6949      	ldr	r1, [r1, #20]
 80051da:	17c8      	asrs	r0, r1, #31
 80051dc:	460c      	mov	r4, r1
 80051de:	4605      	mov	r5, r0
 80051e0:	eb12 0804 	adds.w	r8, r2, r4
 80051e4:	eb43 0905 	adc.w	r9, r3, r5
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	e9c3 8906 	strd	r8, r9, [r3, #24]
//	qei -> rad += (float)qei -> diff_counter_value * 2.0 * M_PI / (float)(qei -> ppr);
//	qei -> rev += (float)qei -> diff_counter_value / (float)(qei -> ppr);
	qei -> mm += (double)qei -> diff_counter_value * 16.0 / (double)(qei -> ppr); // for lead 16 mm.
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7fb f95f 	bl	80004bc <__aeabi_i2d>
 80051fe:	f04f 0200 	mov.w	r2, #0
 8005202:	4b67      	ldr	r3, [pc, #412]	@ (80053a0 <Update_qei+0x238>)
 8005204:	f7fb f9c4 	bl	8000590 <__aeabi_dmul>
 8005208:	4602      	mov	r2, r0
 800520a:	460b      	mov	r3, r1
 800520c:	4690      	mov	r8, r2
 800520e:	4699      	mov	r9, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4618      	mov	r0, r3
 8005216:	f7fb f951 	bl	80004bc <__aeabi_i2d>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	4640      	mov	r0, r8
 8005220:	4649      	mov	r1, r9
 8005222:	f7fb fadf 	bl	80007e4 <__aeabi_ddiv>
 8005226:	4602      	mov	r2, r0
 8005228:	460b      	mov	r3, r1
 800522a:	4620      	mov	r0, r4
 800522c:	4629      	mov	r1, r5
 800522e:	f7fa fff9 	bl	8000224 <__adddf3>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	6879      	ldr	r1, [r7, #4]
 8005238:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

	// Update velocity at difference unit
	qei -> pps = qei -> diff_counter_value * (qei -> freq);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6852      	ldr	r2, [r2, #4]
 8005244:	fb02 f303 	mul.w	r3, r2, r3
 8005248:	17da      	asrs	r2, r3, #31
 800524a:	469a      	mov	sl, r3
 800524c:	4693      	mov	fp, r2
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
	qei -> radps = (double)(qei -> pps) * 2.0 * M_PI / (double)(qei -> ppr);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800525a:	4610      	mov	r0, r2
 800525c:	4619      	mov	r1, r3
 800525e:	f7fb f969 	bl	8000534 <__aeabi_l2d>
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	f7fa ffdd 	bl	8000224 <__adddf3>
 800526a:	4602      	mov	r2, r0
 800526c:	460b      	mov	r3, r1
 800526e:	4610      	mov	r0, r2
 8005270:	4619      	mov	r1, r3
 8005272:	a349      	add	r3, pc, #292	@ (adr r3, 8005398 <Update_qei+0x230>)
 8005274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005278:	f7fb f98a 	bl	8000590 <__aeabi_dmul>
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	4614      	mov	r4, r2
 8005282:	461d      	mov	r5, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4618      	mov	r0, r3
 800528a:	f7fb f917 	bl	80004bc <__aeabi_i2d>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4620      	mov	r0, r4
 8005294:	4629      	mov	r1, r5
 8005296:	f7fb faa5 	bl	80007e4 <__aeabi_ddiv>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
//	qei -> rpm = qei -> pps * 60.0 / (float)(qei -> ppr) ;
	qei -> mmps = ((double)(qei -> pps) * 16.0) / (double)(qei -> ppr);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80052aa:	4610      	mov	r0, r2
 80052ac:	4619      	mov	r1, r3
 80052ae:	f7fb f941 	bl	8000534 <__aeabi_l2d>
 80052b2:	f04f 0200 	mov.w	r2, #0
 80052b6:	4b3a      	ldr	r3, [pc, #232]	@ (80053a0 <Update_qei+0x238>)
 80052b8:	f7fb f96a 	bl	8000590 <__aeabi_dmul>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4614      	mov	r4, r2
 80052c2:	461d      	mov	r5, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4618      	mov	r0, r3
 80052ca:	f7fb f8f7 	bl	80004bc <__aeabi_i2d>
 80052ce:	4602      	mov	r2, r0
 80052d0:	460b      	mov	r3, r1
 80052d2:	4620      	mov	r0, r4
 80052d4:	4629      	mov	r1, r5
 80052d6:	f7fb fa85 	bl	80007e4 <__aeabi_ddiv>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

	// Update acceleration
	qei -> velocity_value[NEW] = qei -> pps;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80052ea:	4610      	mov	r0, r2
 80052ec:	4619      	mov	r1, r3
 80052ee:	f7fb f921 	bl	8000534 <__aeabi_l2d>
 80052f2:	4602      	mov	r2, r0
 80052f4:	460b      	mov	r3, r1
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	qei -> diff_velocity_value = qei -> velocity_value[NEW] - qei -> velocity_value[OLD];
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8005308:	f7fa ff8a 	bl	8000220 <__aeabi_dsub>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	6879      	ldr	r1, [r7, #4]
 8005312:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	qei -> ppss = qei -> diff_velocity_value * (double)(qei -> freq);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	e9d3 451a 	ldrd	r4, r5, [r3, #104]	@ 0x68
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	4618      	mov	r0, r3
 8005322:	f7fb f8cb 	bl	80004bc <__aeabi_i2d>
 8005326:	4602      	mov	r2, r0
 8005328:	460b      	mov	r3, r1
 800532a:	4620      	mov	r0, r4
 800532c:	4629      	mov	r1, r5
 800532e:	f7fb f92f 	bl	8000590 <__aeabi_dmul>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
//	qei -> radpss = qei -> ppss * 2.0 * M_PI / (float)(qei -> ppr);
//	qei -> rpms = qei -> ppss * 60.0 / (float)(qei -> ppr);
	qei -> mmpss = qei -> ppss * 16.0 / (double)(qei -> ppr); // Acceleration in mm/s^2
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	@ 0x70
 8005342:	f04f 0200 	mov.w	r2, #0
 8005346:	4b16      	ldr	r3, [pc, #88]	@ (80053a0 <Update_qei+0x238>)
 8005348:	f7fb f922 	bl	8000590 <__aeabi_dmul>
 800534c:	4602      	mov	r2, r0
 800534e:	460b      	mov	r3, r1
 8005350:	4614      	mov	r4, r2
 8005352:	461d      	mov	r5, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4618      	mov	r0, r3
 800535a:	f7fb f8af 	bl	80004bc <__aeabi_i2d>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	4620      	mov	r0, r4
 8005364:	4629      	mov	r1, r5
 8005366:	f7fb fa3d 	bl	80007e4 <__aeabi_ddiv>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	6879      	ldr	r1, [r7, #4]
 8005370:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88

	// Update OLD value
	qei -> counter_value[OLD] = qei -> counter_value[NEW];
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	611a      	str	r2, [r3, #16]
	qei -> velocity_value[OLD] = qei -> velocity_value[NEW];
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8005382:	6879      	ldr	r1, [r7, #4]
 8005384:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60

}
 8005388:	bf00      	nop
 800538a:	3708      	adds	r7, #8
 800538c:	46bd      	mov	sp, r7
 800538e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005392:	bf00      	nop
 8005394:	f3af 8000 	nop.w
 8005398:	54442d18 	.word	0x54442d18
 800539c:	400921fb 	.word	0x400921fb
 80053a0:	40300000 	.word	0x40300000

080053a4 <Reset_qei>:

void Reset_qei(QEI* qei, TIM_HandleTypeDef* htim){
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
	qei -> counter_value[NEW] = 0;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	60da      	str	r2, [r3, #12]
	qei -> counter_value[OLD] = 0;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	611a      	str	r2, [r3, #16]
	qei -> diff_counter_value = 0;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	615a      	str	r2, [r3, #20]
	qei -> pulse = 0;
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	f04f 0200 	mov.w	r2, #0
 80053c6:	f04f 0300 	mov.w	r3, #0
 80053ca:	e9c1 2306 	strd	r2, r3, [r1, #24]
	qei -> rad = 0.0;
 80053ce:	6879      	ldr	r1, [r7, #4]
 80053d0:	f04f 0200 	mov.w	r2, #0
 80053d4:	f04f 0300 	mov.w	r3, #0
 80053d8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	qei -> rev = 0.0;
 80053dc:	6879      	ldr	r1, [r7, #4]
 80053de:	f04f 0200 	mov.w	r2, #0
 80053e2:	f04f 0300 	mov.w	r3, #0
 80053e6:	e9c1 2308 	strd	r2, r3, [r1, #32]
	qei -> mm = 0.0;
 80053ea:	6879      	ldr	r1, [r7, #4]
 80053ec:	f04f 0200 	mov.w	r2, #0
 80053f0:	f04f 0300 	mov.w	r3, #0
 80053f4:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	qei -> pps = 0.0;
 80053f8:	6879      	ldr	r1, [r7, #4]
 80053fa:	f04f 0200 	mov.w	r2, #0
 80053fe:	f04f 0300 	mov.w	r3, #0
 8005402:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	qei -> rpm = 0.0;
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	f04f 0200 	mov.w	r2, #0
 800540c:	f04f 0300 	mov.w	r3, #0
 8005410:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	qei -> radps = 0.0;
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	f04f 0200 	mov.w	r2, #0
 800541a:	f04f 0300 	mov.w	r3, #0
 800541e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
	qei -> mmps = 0.0;
 8005422:	6879      	ldr	r1, [r7, #4]
 8005424:	f04f 0200 	mov.w	r2, #0
 8005428:	f04f 0300 	mov.w	r3, #0
 800542c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	qei -> ppss = 0;
 8005430:	6879      	ldr	r1, [r7, #4]
 8005432:	f04f 0200 	mov.w	r2, #0
 8005436:	f04f 0300 	mov.w	r3, #0
 800543a:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	qei -> rpms = 0.0;
 800543e:	6879      	ldr	r1, [r7, #4]
 8005440:	f04f 0200 	mov.w	r2, #0
 8005444:	f04f 0300 	mov.w	r3, #0
 8005448:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
	qei -> radpss = 0.0;
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	f04f 0200 	mov.w	r2, #0
 8005452:	f04f 0300 	mov.w	r3, #0
 8005456:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
	qei -> mmpss = 0.0;
 800545a:	6879      	ldr	r1, [r7, #4]
 800545c:	f04f 0200 	mov.w	r2, #0
 8005460:	f04f 0300 	mov.w	r3, #0
 8005464:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
	qei -> velocity_value[NEW] = 0;
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	f04f 0200 	mov.w	r2, #0
 800546e:	f04f 0300 	mov.w	r3, #0
 8005472:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
	qei -> velocity_value[OLD] = 0;
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	f04f 0200 	mov.w	r2, #0
 800547c:	f04f 0300 	mov.w	r3, #0
 8005480:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	qei -> diff_velocity_value = 0;
 8005484:	6879      	ldr	r1, [r7, #4]
 8005486:	f04f 0200 	mov.w	r2, #0
 800548a:	f04f 0300 	mov.w	r3, #0
 800548e:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	HAL_TIM_Encoder_Stop(htim, TIM_CHANNEL_ALL);
 8005492:	213c      	movs	r1, #60	@ 0x3c
 8005494:	6838      	ldr	r0, [r7, #0]
 8005496:	f004 ffe7 	bl	800a468 <HAL_TIM_Encoder_Stop>
	__HAL_TIM_SET_COUNTER(htim, 0);
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2200      	movs	r2, #0
 80054a0:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 80054a2:	213c      	movs	r1, #60	@ 0x3c
 80054a4:	6838      	ldr	r0, [r7, #0]
 80054a6:	f004 ff51 	bl	800a34c <HAL_TIM_Encoder_Start>
}
 80054aa:	bf00      	nop
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <Get_mmps>:

double Get_mmps(QEI* qei){
 80054b2:	b480      	push	{r7}
 80054b4:	b083      	sub	sp, #12
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
	return qei -> mmps;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80054c0:	ec43 2b17 	vmov	d7, r2, r3
}
 80054c4:	eeb0 0a47 	vmov.f32	s0, s14
 80054c8:	eef0 0a67 	vmov.f32	s1, s15
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <Get_mm>:
double Get_mm(QEI* qei){
 80054d6:	b480      	push	{r7}
 80054d8:	b083      	sub	sp, #12
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
	return qei -> mm;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80054e4:	ec43 2b17 	vmov	d7, r2, r3
}
 80054e8:	eeb0 0a47 	vmov.f32	s0, s14
 80054ec:	eef0 0a67 	vmov.f32	s1, s15
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <point_init>:
 *  Created on: May 3, 2024
 *      Author: naker
 */
#include "state.h"

void point_init(POINT* point){
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
	point -> goal = 0.0;
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	f04f 0200 	mov.w	r2, #0
 8005508:	f04f 0300 	mov.w	r3, #0
 800550c:	e9c1 2300 	strd	r2, r3, [r1]
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <homing_init>:



void homing_init(HOME* home){
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
	home -> homing_command = 0;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	709a      	strb	r2, [r3, #2]
	home -> homing_state[0] = 0;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	701a      	strb	r2, [r3, #0]
	home -> homing_state[1] = 0;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	705a      	strb	r2, [r3, #1]
	home -> is_home = 0;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	70da      	strb	r2, [r3, #3]
	home -> homing_first = 0;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	711a      	strb	r2, [r3, #4]
	home -> homing_sec = 0;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	715a      	strb	r2, [r3, #5]
	home -> homing_ts = 0;
 8005548:	6879      	ldr	r1, [r7, #4]
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	f04f 0300 	mov.w	r3, #0
 8005552:	e9c1 2302 	strd	r2, r3, [r1, #8]
	home -> pwm = 0;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	821a      	strh	r2, [r3, #16]
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <homing>:
void homing(HOME* home, GPIO_TypeDef* GPIO_Prox, uint16_t GPIO_Pin_Prox)
{
 8005568:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	60f8      	str	r0, [r7, #12]
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	4613      	mov	r3, r2
 8005576:	80fb      	strh	r3, [r7, #6]
	// If we have homing command
	if(home -> homing_command == 1){
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	789b      	ldrb	r3, [r3, #2]
 800557c:	2b01      	cmp	r3, #1
 800557e:	f040 8206 	bne.w	800598e <homing+0x426>
		if(home -> homing_state[0] == 0){
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d125      	bne.n	80055d6 <homing+0x6e>
			// Homing state selection
			// Robot is not home but proximity is detecting
			if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1) && home -> is_home == 0){
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	4619      	mov	r1, r3
 800558e:	68b8      	ldr	r0, [r7, #8]
 8005590:	f003 f9ee 	bl	8008970 <HAL_GPIO_ReadPin>
 8005594:	4603      	mov	r3, r0
 8005596:	2b01      	cmp	r3, #1
 8005598:	d107      	bne.n	80055aa <homing+0x42>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	78db      	ldrb	r3, [r3, #3]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d103      	bne.n	80055aa <homing+0x42>
				home -> homing_state[1] = 1;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	705a      	strb	r2, [r3, #1]
 80055a8:	e00e      	b.n	80055c8 <homing+0x60>
			}
			// Robot is not home and proximity isn't detecting
			else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0) && home -> is_home == 0){
 80055aa:	88fb      	ldrh	r3, [r7, #6]
 80055ac:	4619      	mov	r1, r3
 80055ae:	68b8      	ldr	r0, [r7, #8]
 80055b0:	f003 f9de 	bl	8008970 <HAL_GPIO_ReadPin>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d106      	bne.n	80055c8 <homing+0x60>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	78db      	ldrb	r3, [r3, #3]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d102      	bne.n	80055c8 <homing+0x60>
				home -> homing_state[1] = 2;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2202      	movs	r2, #2
 80055c6:	705a      	strb	r2, [r3, #1]
			}
			if(home -> homing_state[1] != 0){
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	785b      	ldrb	r3, [r3, #1]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <homing+0x6e>
				// Set homing state
				home -> homing_state[0] = 1;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2201      	movs	r2, #1
 80055d4:	701a      	strb	r2, [r3, #0]
			}
		}
		if(home -> homing_state[0] == 1){
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	781b      	ldrb	r3, [r3, #0]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	f040 81d8 	bne.w	8005990 <homing+0x428>
			// Homing
			if(home -> homing_state[1] == 1){
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	785b      	ldrb	r3, [r3, #1]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	f040 80b2 	bne.w	800574e <homing+0x1e6>
//				home -> state_check += 10;
				if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0 && home -> homing_first == 1 && home -> homing_sec == 1){
 80055ea:	88fb      	ldrh	r3, [r7, #6]
 80055ec:	4619      	mov	r1, r3
 80055ee:	68b8      	ldr	r0, [r7, #8]
 80055f0:	f003 f9be 	bl	8008970 <HAL_GPIO_ReadPin>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d12e      	bne.n	8005658 <homing+0xf0>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	791b      	ldrb	r3, [r3, #4]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d12a      	bne.n	8005658 <homing+0xf0>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	795b      	ldrb	r3, [r3, #5]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d126      	bne.n	8005658 <homing+0xf0>
					if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0){
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	4619      	mov	r1, r3
 800560e:	68b8      	ldr	r0, [r7, #8]
 8005610:	f003 f9ae 	bl	8008970 <HAL_GPIO_ReadPin>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	f040 808e 	bne.w	8005738 <homing+0x1d0>
						// Check Proximity again
						home -> pwm = 6000;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f241 7270 	movw	r2, #6000	@ 0x1770
 8005622:	821a      	strh	r2, [r3, #16]
						// Reset homing state and other
						home -> homing_ts = 0;
 8005624:	68f9      	ldr	r1, [r7, #12]
 8005626:	f04f 0200 	mov.w	r2, #0
 800562a:	f04f 0300 	mov.w	r3, #0
 800562e:	e9c1 2302 	strd	r2, r3, [r1, #8]
						home -> homing_state[0] = 0;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	701a      	strb	r2, [r3, #0]
						home -> homing_state[1] = 0;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2200      	movs	r2, #0
 800563c:	705a      	strb	r2, [r3, #1]
						home -> homing_command = 0;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	709a      	strb	r2, [r3, #2]
						home -> homing_first = 0;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	711a      	strb	r2, [r3, #4]
						home -> homing_sec = 0;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	715a      	strb	r2, [r3, #5]
						home -> is_home = 1;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	70da      	strb	r2, [r3, #3]
						return;
 8005656:	e19b      	b.n	8005990 <homing+0x428>
					}
				}
				else if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1 && home -> homing_first == 1 && home -> homing_sec == 0 && home -> homing_ts >= 1500){
 8005658:	88fb      	ldrh	r3, [r7, #6]
 800565a:	4619      	mov	r1, r3
 800565c:	68b8      	ldr	r0, [r7, #8]
 800565e:	f003 f987 	bl	8008970 <HAL_GPIO_ReadPin>
 8005662:	4603      	mov	r3, r0
 8005664:	2b01      	cmp	r3, #1
 8005666:	d118      	bne.n	800569a <homing+0x132>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	791b      	ldrb	r3, [r3, #4]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d114      	bne.n	800569a <homing+0x132>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	795b      	ldrb	r3, [r3, #5]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d110      	bne.n	800569a <homing+0x132>
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800567e:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8005682:	428a      	cmp	r2, r1
 8005684:	f173 0300 	sbcs.w	r3, r3, #0
 8005688:	d307      	bcc.n	800569a <homing+0x132>
					// Stop when proximity was detected
					home -> pwm = 18000;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f244 6250 	movw	r2, #18000	@ 0x4650
 8005690:	821a      	strh	r2, [r3, #16]
					home -> homing_sec = 1;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2201      	movs	r2, #1
 8005696:	715a      	strb	r2, [r3, #5]
 8005698:	e04e      	b.n	8005738 <homing+0x1d0>
				}else if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1 && home -> homing_first == 0 && home -> homing_ts >= 0 && home -> homing_ts < 1000){
 800569a:	88fb      	ldrh	r3, [r7, #6]
 800569c:	4619      	mov	r1, r3
 800569e:	68b8      	ldr	r0, [r7, #8]
 80056a0:	f003 f966 	bl	8008970 <HAL_GPIO_ReadPin>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d113      	bne.n	80056d2 <homing+0x16a>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	791b      	ldrb	r3, [r3, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10f      	bne.n	80056d2 <homing+0x16a>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80056b8:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80056bc:	f173 0300 	sbcs.w	r3, r3, #0
 80056c0:	d207      	bcs.n	80056d2 <homing+0x16a>
					// Move upper
					home -> pwm = 18000;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f244 6250 	movw	r2, #18000	@ 0x4650
 80056c8:	821a      	strh	r2, [r3, #16]
					home -> homing_first = 1;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2201      	movs	r2, #1
 80056ce:	711a      	strb	r2, [r3, #4]
 80056d0:	e032      	b.n	8005738 <homing+0x1d0>
				}else if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0 && home -> homing_ts >= 1000 && home -> homing_ts < 1500){ // wait 1.0 secs
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	4619      	mov	r1, r3
 80056d6:	68b8      	ldr	r0, [r7, #8]
 80056d8:	f003 f94a 	bl	8008970 <HAL_GPIO_ReadPin>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d115      	bne.n	800570e <homing+0x1a6>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80056e8:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80056ec:	f173 0300 	sbcs.w	r3, r3, #0
 80056f0:	d30d      	bcc.n	800570e <homing+0x1a6>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80056f8:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80056fc:	428a      	cmp	r2, r1
 80056fe:	f173 0300 	sbcs.w	r3, r3, #0
 8005702:	d204      	bcs.n	800570e <homing+0x1a6>
					// Stop
					home -> pwm = 6000;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f241 7270 	movw	r2, #6000	@ 0x1770
 800570a:	821a      	strh	r2, [r3, #16]
 800570c:	e014      	b.n	8005738 <homing+0x1d0>
				}else if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0 && home -> homing_ts >= 1500){ // wait 1.25 secs
 800570e:	88fb      	ldrh	r3, [r7, #6]
 8005710:	4619      	mov	r1, r3
 8005712:	68b8      	ldr	r0, [r7, #8]
 8005714:	f003 f92c 	bl	8008970 <HAL_GPIO_ReadPin>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10c      	bne.n	8005738 <homing+0x1d0>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005724:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8005728:	428a      	cmp	r2, r1
 800572a:	f173 0300 	sbcs.w	r3, r3, #0
 800572e:	d303      	bcc.n	8005738 <homing+0x1d0>
					// Move lower
					home -> pwm = -8000;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f24e 02c0 	movw	r2, #57536	@ 0xe0c0
 8005736:	821a      	strh	r2, [r3, #16]
				}
				home -> homing_ts++;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800573e:	f112 0801 	adds.w	r8, r2, #1
 8005742:	f143 0900 	adc.w	r9, r3, #0
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800574c:	e120      	b.n	8005990 <homing+0x428>
			}
			else if(home -> homing_state[1] == 2){
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	785b      	ldrb	r3, [r3, #1]
 8005752:	2b02      	cmp	r3, #2
 8005754:	f040 811c 	bne.w	8005990 <homing+0x428>
				if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0 && home -> homing_first == 1 && home -> homing_sec == 1){
 8005758:	88fb      	ldrh	r3, [r7, #6]
 800575a:	4619      	mov	r1, r3
 800575c:	68b8      	ldr	r0, [r7, #8]
 800575e:	f003 f907 	bl	8008970 <HAL_GPIO_ReadPin>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d12b      	bne.n	80057c0 <homing+0x258>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	791b      	ldrb	r3, [r3, #4]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d127      	bne.n	80057c0 <homing+0x258>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	795b      	ldrb	r3, [r3, #5]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d123      	bne.n	80057c0 <homing+0x258>
					if(HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0){
 8005778:	88fb      	ldrh	r3, [r7, #6]
 800577a:	4619      	mov	r1, r3
 800577c:	68b8      	ldr	r0, [r7, #8]
 800577e:	f003 f8f7 	bl	8008970 <HAL_GPIO_ReadPin>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	f040 80f8 	bne.w	800597a <homing+0x412>
						// Check Proximity again
						home -> pwm = 6000;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f241 7270 	movw	r2, #6000	@ 0x1770
 8005790:	821a      	strh	r2, [r3, #16]
						// Reset homing state and other
						home -> homing_ts = 0;
 8005792:	68f9      	ldr	r1, [r7, #12]
 8005794:	f04f 0200 	mov.w	r2, #0
 8005798:	f04f 0300 	mov.w	r3, #0
 800579c:	e9c1 2302 	strd	r2, r3, [r1, #8]
						home -> homing_state[0] = 0;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	701a      	strb	r2, [r3, #0]
						home -> homing_state[1] = 0;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	705a      	strb	r2, [r3, #1]
						home -> homing_command = 0;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	709a      	strb	r2, [r3, #2]
						home -> homing_first = 0;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	711a      	strb	r2, [r3, #4]
						home -> is_home = 1;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	70da      	strb	r2, [r3, #3]
						return;
 80057be:	e0e7      	b.n	8005990 <homing+0x428>
					}
				}
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1) && (home -> homing_first == 1) && (home -> homing_sec == 0)){
 80057c0:	88fb      	ldrh	r3, [r7, #6]
 80057c2:	4619      	mov	r1, r3
 80057c4:	68b8      	ldr	r0, [r7, #8]
 80057c6:	f003 f8d3 	bl	8008970 <HAL_GPIO_ReadPin>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d131      	bne.n	8005834 <homing+0x2cc>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	791b      	ldrb	r3, [r3, #4]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d12d      	bne.n	8005834 <homing+0x2cc>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	795b      	ldrb	r3, [r3, #5]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d129      	bne.n	8005834 <homing+0x2cc>
					// Stop when proximity was detected
					static uint8_t for_one = 1;
					if(home -> homing_sec == 0 && for_one == 1){
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	795b      	ldrb	r3, [r3, #5]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d111      	bne.n	800580c <homing+0x2a4>
 80057e8:	4b6b      	ldr	r3, [pc, #428]	@ (8005998 <homing+0x430>)
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d10d      	bne.n	800580c <homing+0x2a4>
						home -> pwm = 5000;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057f6:	821a      	strh	r2, [r3, #16]
						home -> homing_ts = 0;
 80057f8:	68f9      	ldr	r1, [r7, #12]
 80057fa:	f04f 0200 	mov.w	r2, #0
 80057fe:	f04f 0300 	mov.w	r3, #0
 8005802:	e9c1 2302 	strd	r2, r3, [r1, #8]
						for_one = 0;
 8005806:	4b64      	ldr	r3, [pc, #400]	@ (8005998 <homing+0x430>)
 8005808:	2200      	movs	r2, #0
 800580a:	701a      	strb	r2, [r3, #0]
					}
					if(home -> homing_ts >= 1000){
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005812:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8005816:	f173 0300 	sbcs.w	r3, r3, #0
 800581a:	f0c0 80ad 	bcc.w	8005978 <homing+0x410>
						// Stop for 1 sec then move upper
						home -> pwm = 18000;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f244 6250 	movw	r2, #18000	@ 0x4650
 8005824:	821a      	strh	r2, [r3, #16]
						home -> homing_sec = 1;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2201      	movs	r2, #1
 800582a:	715a      	strb	r2, [r3, #5]
						for_one = 1;
 800582c:	4b5a      	ldr	r3, [pc, #360]	@ (8005998 <homing+0x430>)
 800582e:	2201      	movs	r2, #1
 8005830:	701a      	strb	r2, [r3, #0]
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1) && (home -> homing_first == 1) && (home -> homing_sec == 0)){
 8005832:	e0a1      	b.n	8005978 <homing+0x410>
					}
				}
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1) && (home -> homing_first == 0) && (home -> homing_sec == 0)){
 8005834:	88fb      	ldrh	r3, [r7, #6]
 8005836:	4619      	mov	r1, r3
 8005838:	68b8      	ldr	r0, [r7, #8]
 800583a:	f003 f899 	bl	8008970 <HAL_GPIO_ReadPin>
 800583e:	4603      	mov	r3, r0
 8005840:	2b01      	cmp	r3, #1
 8005842:	d11e      	bne.n	8005882 <homing+0x31a>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	791b      	ldrb	r3, [r3, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d11a      	bne.n	8005882 <homing+0x31a>
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	795b      	ldrb	r3, [r3, #5]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d116      	bne.n	8005882 <homing+0x31a>
					// Stop when proximity was detected
					if(home -> homing_ts == 0){
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800585a:	4313      	orrs	r3, r2
 800585c:	d103      	bne.n	8005866 <homing+0x2fe>
						home -> pwm = 6000;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f241 7270 	movw	r2, #6000	@ 0x1770
 8005864:	821a      	strh	r2, [r3, #16]
					}
					if(home -> homing_ts >= 1000){ // stop 1 secs
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800586c:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8005870:	f173 0300 	sbcs.w	r3, r3, #0
 8005874:	f0c0 8081 	bcc.w	800597a <homing+0x412>
						 // Move upper
						home -> pwm = 18000;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f244 6250 	movw	r2, #18000	@ 0x4650
 800587e:	821a      	strh	r2, [r3, #16]
					if(home -> homing_ts >= 1000){ // stop 1 secs
 8005880:	e07b      	b.n	800597a <homing+0x412>
					}
				}
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0) && (home -> homing_first == 0) && (home -> homing_sec == 0) && (home -> homing_ts >= 1000)){
 8005882:	88fb      	ldrh	r3, [r7, #6]
 8005884:	4619      	mov	r1, r3
 8005886:	68b8      	ldr	r0, [r7, #8]
 8005888:	f003 f872 	bl	8008970 <HAL_GPIO_ReadPin>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d113      	bne.n	80058ba <homing+0x352>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	791b      	ldrb	r3, [r3, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10f      	bne.n	80058ba <homing+0x352>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	795b      	ldrb	r3, [r3, #5]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10b      	bne.n	80058ba <homing+0x352>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80058a8:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80058ac:	f173 0300 	sbcs.w	r3, r3, #0
 80058b0:	d303      	bcc.n	80058ba <homing+0x352>
					home -> homing_first = 1;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2201      	movs	r2, #1
 80058b6:	711a      	strb	r2, [r3, #4]
 80058b8:	e05f      	b.n	800597a <homing+0x412>
				}
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0) && (home -> homing_first == 1) && (home -> homing_sec == 0) && home -> homing_ts >= 1500 && home -> homing_ts < 2500){
 80058ba:	88fb      	ldrh	r3, [r7, #6]
 80058bc:	4619      	mov	r1, r3
 80058be:	68b8      	ldr	r0, [r7, #8]
 80058c0:	f003 f856 	bl	8008970 <HAL_GPIO_ReadPin>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d11e      	bne.n	8005908 <homing+0x3a0>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	791b      	ldrb	r3, [r3, #4]
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d11a      	bne.n	8005908 <homing+0x3a0>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	795b      	ldrb	r3, [r3, #5]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d116      	bne.n	8005908 <homing+0x3a0>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80058e0:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80058e4:	428a      	cmp	r2, r1
 80058e6:	f173 0300 	sbcs.w	r3, r3, #0
 80058ea:	d30d      	bcc.n	8005908 <homing+0x3a0>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80058f2:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 80058f6:	428a      	cmp	r2, r1
 80058f8:	f173 0300 	sbcs.w	r3, r3, #0
 80058fc:	d204      	bcs.n	8005908 <homing+0x3a0>
					// Move upper for 0.5 sec then stop
					home -> pwm = 18000;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f244 6250 	movw	r2, #18000	@ 0x4650
 8005904:	821a      	strh	r2, [r3, #16]
 8005906:	e038      	b.n	800597a <homing+0x412>
				}
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0) && (home -> homing_first == 1) && (home -> homing_sec == 0) && home -> homing_ts >= 2500){ // wait 1.25 secs
 8005908:	88fb      	ldrh	r3, [r7, #6]
 800590a:	4619      	mov	r1, r3
 800590c:	68b8      	ldr	r0, [r7, #8]
 800590e:	f003 f82f 	bl	8008970 <HAL_GPIO_ReadPin>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d115      	bne.n	8005944 <homing+0x3dc>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	791b      	ldrb	r3, [r3, #4]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d111      	bne.n	8005944 <homing+0x3dc>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	795b      	ldrb	r3, [r3, #5]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10d      	bne.n	8005944 <homing+0x3dc>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800592e:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 8005932:	428a      	cmp	r2, r1
 8005934:	f173 0300 	sbcs.w	r3, r3, #0
 8005938:	d304      	bcc.n	8005944 <homing+0x3dc>
					// After stop for 1 sec Move lower
					home -> pwm = -8000;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f24e 02c0 	movw	r2, #57536	@ 0xe0c0
 8005940:	821a      	strh	r2, [r3, #16]
 8005942:	e01a      	b.n	800597a <homing+0x412>
				}
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 0) && (home -> homing_first == 0) && (home -> homing_sec == 0) && home -> homing_ts == 0){
 8005944:	88fb      	ldrh	r3, [r7, #6]
 8005946:	4619      	mov	r1, r3
 8005948:	68b8      	ldr	r0, [r7, #8]
 800594a:	f003 f811 	bl	8008970 <HAL_GPIO_ReadPin>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d112      	bne.n	800597a <homing+0x412>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	791b      	ldrb	r3, [r3, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10e      	bne.n	800597a <homing+0x412>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	795b      	ldrb	r3, [r3, #5]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d10a      	bne.n	800597a <homing+0x412>
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800596a:	4313      	orrs	r3, r2
 800596c:	d105      	bne.n	800597a <homing+0x412>
					home -> pwm = -8000;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f24e 02c0 	movw	r2, #57536	@ 0xe0c0
 8005974:	821a      	strh	r2, [r3, #16]
					return;
 8005976:	e00b      	b.n	8005990 <homing+0x428>
				else if((HAL_GPIO_ReadPin(GPIO_Prox, GPIO_Pin_Prox) == 1) && (home -> homing_first == 1) && (home -> homing_sec == 0)){
 8005978:	bf00      	nop
				}
				home -> homing_ts++;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005980:	1c54      	adds	r4, r2, #1
 8005982:	f143 0500 	adc.w	r5, r3, #0
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	e9c3 4502 	strd	r4, r5, [r3, #8]
 800598c:	e000      	b.n	8005990 <homing+0x428>
			}
		}
	}
	// Nothing happen
	else{
		return;
 800598e:	bf00      	nop
	}
}
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005998:	200002b5 	.word	0x200002b5

0800599c <Reset_homing>:
void Reset_homing(HOME* home){
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
	home -> homing_state[0] = 0;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	701a      	strb	r2, [r3, #0]
	home -> homing_state[1] = 0;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	705a      	strb	r2, [r3, #1]
	home -> homing_command = 0;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	709a      	strb	r2, [r3, #2]
	home -> homing_first = 0;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	711a      	strb	r2, [r3, #4]
	home -> homing_sec = 0;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	715a      	strb	r2, [r3, #5]
	home -> homing_ts = 0;
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	f04f 0200 	mov.w	r2, #0
 80059c8:	f04f 0300 	mov.w	r3, #0
 80059cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
	home -> is_home = 0;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	70da      	strb	r2, [r3, #3]
	home -> pwm = 0;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	821a      	strh	r2, [r3, #16]
	home -> state_check = 0;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	719a      	strb	r2, [r3, #6]
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr

080059ee <emer_init>:

void emer_init(EMER* emer){
 80059ee:	b480      	push	{r7}
 80059f0:	b083      	sub	sp, #12
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
	emer -> emer_state = 0;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	701a      	strb	r2, [r3, #0]
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b082      	sub	sp, #8
 8005a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8005a4c <HAL_MspInit+0x44>)
 8005a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a12:	4a0e      	ldr	r2, [pc, #56]	@ (8005a4c <HAL_MspInit+0x44>)
 8005a14:	f043 0301 	orr.w	r3, r3, #1
 8005a18:	6613      	str	r3, [r2, #96]	@ 0x60
 8005a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a4c <HAL_MspInit+0x44>)
 8005a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	607b      	str	r3, [r7, #4]
 8005a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a26:	4b09      	ldr	r3, [pc, #36]	@ (8005a4c <HAL_MspInit+0x44>)
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	4a08      	ldr	r2, [pc, #32]	@ (8005a4c <HAL_MspInit+0x44>)
 8005a2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a30:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a32:	4b06      	ldr	r3, [pc, #24]	@ (8005a4c <HAL_MspInit+0x44>)
 8005a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005a3e:	f003 f883 	bl	8008b48 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a42:	bf00      	nop
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	40021000 	.word	0x40021000

08005a50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b09e      	sub	sp, #120	@ 0x78
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a58:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	605a      	str	r2, [r3, #4]
 8005a62:	609a      	str	r2, [r3, #8]
 8005a64:	60da      	str	r2, [r3, #12]
 8005a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005a68:	f107 0310 	add.w	r3, r7, #16
 8005a6c:	2254      	movs	r2, #84	@ 0x54
 8005a6e:	2100      	movs	r1, #0
 8005a70:	4618      	mov	r0, r3
 8005a72:	f008 f8da 	bl	800dc2a <memset>
  if(hadc->Instance==ADC1)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a7e:	d167      	bne.n	8005b50 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8005a80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a84:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8005a86:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8005a8a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005a8c:	f107 0310 	add.w	r3, r7, #16
 8005a90:	4618      	mov	r0, r3
 8005a92:	f003 fd97 	bl	80095c4 <HAL_RCCEx_PeriphCLKConfig>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8005a9c:	f7ff f8c0 	bl	8004c20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005aa0:	4b2d      	ldr	r3, [pc, #180]	@ (8005b58 <HAL_ADC_MspInit+0x108>)
 8005aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aa4:	4a2c      	ldr	r2, [pc, #176]	@ (8005b58 <HAL_ADC_MspInit+0x108>)
 8005aa6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005aaa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005aac:	4b2a      	ldr	r3, [pc, #168]	@ (8005b58 <HAL_ADC_MspInit+0x108>)
 8005aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ab4:	60fb      	str	r3, [r7, #12]
 8005ab6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ab8:	4b27      	ldr	r3, [pc, #156]	@ (8005b58 <HAL_ADC_MspInit+0x108>)
 8005aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005abc:	4a26      	ldr	r2, [pc, #152]	@ (8005b58 <HAL_ADC_MspInit+0x108>)
 8005abe:	f043 0301 	orr.w	r3, r3, #1
 8005ac2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ac4:	4b24      	ldr	r3, [pc, #144]	@ (8005b58 <HAL_ADC_MspInit+0x108>)
 8005ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	60bb      	str	r3, [r7, #8]
 8005ace:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = Current_sensor_Pin;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_sensor_GPIO_Port, &GPIO_InitStruct);
 8005adc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ae6:	f002 fdc1 	bl	800866c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005aea:	4b1c      	ldr	r3, [pc, #112]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005aec:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <HAL_ADC_MspInit+0x110>)
 8005aee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005af0:	4b1a      	ldr	r3, [pc, #104]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005af2:	2205      	movs	r2, #5
 8005af4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005af6:	4b19      	ldr	r3, [pc, #100]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005afc:	4b17      	ldr	r3, [pc, #92]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005b02:	4b16      	ldr	r3, [pc, #88]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b04:	2280      	movs	r2, #128	@ 0x80
 8005b06:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005b08:	4b14      	ldr	r3, [pc, #80]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b0e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005b10:	4b12      	ldr	r3, [pc, #72]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b16:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005b18:	4b10      	ldr	r3, [pc, #64]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b1a:	2220      	movs	r2, #32
 8005b1c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005b24:	480d      	ldr	r0, [pc, #52]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b26:	f002 fa6f 	bl	8008008 <HAL_DMA_Init>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8005b30:	f7ff f876 	bl	8004c20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a09      	ldr	r2, [pc, #36]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b38:	655a      	str	r2, [r3, #84]	@ 0x54
 8005b3a:	4a08      	ldr	r2, [pc, #32]	@ (8005b5c <HAL_ADC_MspInit+0x10c>)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005b40:	2200      	movs	r2, #0
 8005b42:	2100      	movs	r1, #0
 8005b44:	2012      	movs	r0, #18
 8005b46:	f002 fa2a 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005b4a:	2012      	movs	r0, #18
 8005b4c:	f002 fa41 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005b50:	bf00      	nop
 8005b52:	3778      	adds	r7, #120	@ 0x78
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	40021000 	.word	0x40021000
 8005b5c:	200008d4 	.word	0x200008d4
 8005b60:	40020008 	.word	0x40020008

08005b64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a40      	ldr	r2, [pc, #256]	@ (8005c74 <HAL_TIM_Base_MspInit+0x110>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d147      	bne.n	8005c06 <HAL_TIM_Base_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005b76:	4b40      	ldr	r3, [pc, #256]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b7a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005b7c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005b80:	6613      	str	r3, [r2, #96]	@ 0x60
 8005b82:	4b3d      	ldr	r3, [pc, #244]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b8a:	617b      	str	r3, [r7, #20]
 8005b8c:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel4;
 8005b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005b90:	4a3b      	ldr	r2, [pc, #236]	@ (8005c80 <HAL_TIM_Base_MspInit+0x11c>)
 8005b92:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8005b94:	4b39      	ldr	r3, [pc, #228]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005b96:	222a      	movs	r2, #42	@ 0x2a
 8005b98:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b9a:	4b38      	ldr	r3, [pc, #224]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005b9c:	2210      	movs	r2, #16
 8005b9e:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005ba0:	4b36      	ldr	r3, [pc, #216]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005ba6:	4b35      	ldr	r3, [pc, #212]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005ba8:	2280      	movs	r2, #128	@ 0x80
 8005baa:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005bac:	4b33      	ldr	r3, [pc, #204]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bb2:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005bb4:	4b31      	ldr	r3, [pc, #196]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005bba:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8005bbc:	4b2f      	ldr	r3, [pc, #188]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8005bc2:	4b2e      	ldr	r3, [pc, #184]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8005bc8:	482c      	ldr	r0, [pc, #176]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005bca:	f002 fa1d 	bl	8008008 <HAL_DMA_Init>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8005bd4:	f7ff f824 	bl	8004c20 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a28      	ldr	r2, [pc, #160]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005bdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8005bde:	4a27      	ldr	r2, [pc, #156]	@ (8005c7c <HAL_TIM_Base_MspInit+0x118>)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005be4:	2200      	movs	r2, #0
 8005be6:	2100      	movs	r1, #0
 8005be8:	2019      	movs	r0, #25
 8005bea:	f002 f9d8 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005bee:	2019      	movs	r0, #25
 8005bf0:	f002 f9ef 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	201a      	movs	r0, #26
 8005bfa:	f002 f9d0 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8005bfe:	201a      	movs	r0, #26
 8005c00:	f002 f9e7 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8005c04:	e032      	b.n	8005c6c <HAL_TIM_Base_MspInit+0x108>
  else if(htim_base->Instance==TIM3)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c84 <HAL_TIM_Base_MspInit+0x120>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d114      	bne.n	8005c3a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005c10:	4b19      	ldr	r3, [pc, #100]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c14:	4a18      	ldr	r2, [pc, #96]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005c16:	f043 0302 	orr.w	r3, r3, #2
 8005c1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c1c:	4b16      	ldr	r3, [pc, #88]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	613b      	str	r3, [r7, #16]
 8005c26:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005c28:	2200      	movs	r2, #0
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	201d      	movs	r0, #29
 8005c2e:	f002 f9b6 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005c32:	201d      	movs	r0, #29
 8005c34:	f002 f9cd 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
}
 8005c38:	e018      	b.n	8005c6c <HAL_TIM_Base_MspInit+0x108>
  else if(htim_base->Instance==TIM16)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a12      	ldr	r2, [pc, #72]	@ (8005c88 <HAL_TIM_Base_MspInit+0x124>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d113      	bne.n	8005c6c <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005c44:	4b0c      	ldr	r3, [pc, #48]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c48:	4a0b      	ldr	r2, [pc, #44]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005c4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c4e:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c50:	4b09      	ldr	r3, [pc, #36]	@ (8005c78 <HAL_TIM_Base_MspInit+0x114>)
 8005c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c58:	60fb      	str	r3, [r7, #12]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2100      	movs	r1, #0
 8005c60:	2019      	movs	r0, #25
 8005c62:	f002 f99c 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005c66:	2019      	movs	r0, #25
 8005c68:	f002 f9b3 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
}
 8005c6c:	bf00      	nop
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40012c00 	.word	0x40012c00
 8005c78:	40021000 	.word	0x40021000
 8005c7c:	20000c64 	.word	0x20000c64
 8005c80:	40020044 	.word	0x40020044
 8005c84:	40000400 	.word	0x40000400
 8005c88:	40014400 	.word	0x40014400

08005c8c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	@ 0x28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c94:	f107 0314 	add.w	r3, r7, #20
 8005c98:	2200      	movs	r2, #0
 8005c9a:	601a      	str	r2, [r3, #0]
 8005c9c:	605a      	str	r2, [r3, #4]
 8005c9e:	609a      	str	r2, [r3, #8]
 8005ca0:	60da      	str	r2, [r3, #12]
 8005ca2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8005d1c <HAL_TIM_Encoder_MspInit+0x90>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d131      	bne.n	8005d12 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005cae:	4b1c      	ldr	r3, [pc, #112]	@ (8005d20 <HAL_TIM_Encoder_MspInit+0x94>)
 8005cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb2:	4a1b      	ldr	r2, [pc, #108]	@ (8005d20 <HAL_TIM_Encoder_MspInit+0x94>)
 8005cb4:	f043 0304 	orr.w	r3, r3, #4
 8005cb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cba:	4b19      	ldr	r3, [pc, #100]	@ (8005d20 <HAL_TIM_Encoder_MspInit+0x94>)
 8005cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cbe:	f003 0304 	and.w	r3, r3, #4
 8005cc2:	613b      	str	r3, [r7, #16]
 8005cc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cc6:	4b16      	ldr	r3, [pc, #88]	@ (8005d20 <HAL_TIM_Encoder_MspInit+0x94>)
 8005cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cca:	4a15      	ldr	r2, [pc, #84]	@ (8005d20 <HAL_TIM_Encoder_MspInit+0x94>)
 8005ccc:	f043 0301 	orr.w	r3, r3, #1
 8005cd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cd2:	4b13      	ldr	r3, [pc, #76]	@ (8005d20 <HAL_TIM_Encoder_MspInit+0x94>)
 8005cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	60fb      	str	r3, [r7, #12]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    PA12     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = Encoder_A_Pin|Encoder_B_Pin;
 8005cde:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ce4:	2302      	movs	r3, #2
 8005ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cec:	2300      	movs	r3, #0
 8005cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005cf0:	230a      	movs	r3, #10
 8005cf2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cf4:	f107 0314 	add.w	r3, r7, #20
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005cfe:	f002 fcb5 	bl	800866c <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005d02:	2200      	movs	r2, #0
 8005d04:	2100      	movs	r1, #0
 8005d06:	201e      	movs	r0, #30
 8005d08:	f002 f949 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005d0c:	201e      	movs	r0, #30
 8005d0e:	f002 f960 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005d12:	bf00      	nop
 8005d14:	3728      	adds	r7, #40	@ 0x28
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	40000800 	.word	0x40000800
 8005d20:	40021000 	.word	0x40021000

08005d24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b088      	sub	sp, #32
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d2c:	f107 030c 	add.w	r3, r7, #12
 8005d30:	2200      	movs	r2, #0
 8005d32:	601a      	str	r2, [r3, #0]
 8005d34:	605a      	str	r2, [r3, #4]
 8005d36:	609a      	str	r2, [r3, #8]
 8005d38:	60da      	str	r2, [r3, #12]
 8005d3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a11      	ldr	r2, [pc, #68]	@ (8005d88 <HAL_TIM_MspPostInit+0x64>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d11b      	bne.n	8005d7e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d46:	4b11      	ldr	r3, [pc, #68]	@ (8005d8c <HAL_TIM_MspPostInit+0x68>)
 8005d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d4a:	4a10      	ldr	r2, [pc, #64]	@ (8005d8c <HAL_TIM_MspPostInit+0x68>)
 8005d4c:	f043 0304 	orr.w	r3, r3, #4
 8005d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d52:	4b0e      	ldr	r3, [pc, #56]	@ (8005d8c <HAL_TIM_MspPostInit+0x68>)
 8005d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d56:	f003 0304 	and.w	r3, r3, #4
 8005d5a:	60bb      	str	r3, [r7, #8]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWM_signal_Pin;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d62:	2302      	movs	r3, #2
 8005d64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005d6e:	2302      	movs	r3, #2
 8005d70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_signal_GPIO_Port, &GPIO_InitStruct);
 8005d72:	f107 030c 	add.w	r3, r7, #12
 8005d76:	4619      	mov	r1, r3
 8005d78:	4805      	ldr	r0, [pc, #20]	@ (8005d90 <HAL_TIM_MspPostInit+0x6c>)
 8005d7a:	f002 fc77 	bl	800866c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005d7e:	bf00      	nop
 8005d80:	3720      	adds	r7, #32
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	40012c00 	.word	0x40012c00
 8005d8c:	40021000 	.word	0x40021000
 8005d90:	48000800 	.word	0x48000800

08005d94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b09e      	sub	sp, #120	@ 0x78
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005da0:	2200      	movs	r2, #0
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	605a      	str	r2, [r3, #4]
 8005da6:	609a      	str	r2, [r3, #8]
 8005da8:	60da      	str	r2, [r3, #12]
 8005daa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005dac:	f107 0310 	add.w	r3, r7, #16
 8005db0:	2254      	movs	r2, #84	@ 0x54
 8005db2:	2100      	movs	r1, #0
 8005db4:	4618      	mov	r0, r3
 8005db6:	f007 ff38 	bl	800dc2a <memset>
  if(huart->Instance==USART2)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a4d      	ldr	r2, [pc, #308]	@ (8005ef4 <HAL_UART_MspInit+0x160>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	f040 8092 	bne.w	8005eea <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005dce:	f107 0310 	add.w	r3, r7, #16
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f003 fbf6 	bl	80095c4 <HAL_RCCEx_PeriphCLKConfig>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8005dde:	f7fe ff1f 	bl	8004c20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005de2:	4b45      	ldr	r3, [pc, #276]	@ (8005ef8 <HAL_UART_MspInit+0x164>)
 8005de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005de6:	4a44      	ldr	r2, [pc, #272]	@ (8005ef8 <HAL_UART_MspInit+0x164>)
 8005de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dee:	4b42      	ldr	r3, [pc, #264]	@ (8005ef8 <HAL_UART_MspInit+0x164>)
 8005df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005df6:	60fb      	str	r3, [r7, #12]
 8005df8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dfa:	4b3f      	ldr	r3, [pc, #252]	@ (8005ef8 <HAL_UART_MspInit+0x164>)
 8005dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dfe:	4a3e      	ldr	r2, [pc, #248]	@ (8005ef8 <HAL_UART_MspInit+0x164>)
 8005e00:	f043 0301 	orr.w	r3, r3, #1
 8005e04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e06:	4b3c      	ldr	r3, [pc, #240]	@ (8005ef8 <HAL_UART_MspInit+0x164>)
 8005e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e0a:	f003 0301 	and.w	r3, r3, #1
 8005e0e:	60bb      	str	r3, [r7, #8]
 8005e10:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005e12:	230c      	movs	r3, #12
 8005e14:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e16:	2302      	movs	r3, #2
 8005e18:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e22:	2307      	movs	r3, #7
 8005e24:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e26:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005e30:	f002 fc1c 	bl	800866c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8005e34:	4b31      	ldr	r3, [pc, #196]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e36:	4a32      	ldr	r2, [pc, #200]	@ (8005f00 <HAL_UART_MspInit+0x16c>)
 8005e38:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005e3a:	4b30      	ldr	r3, [pc, #192]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e3c:	221a      	movs	r2, #26
 8005e3e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005e40:	4b2e      	ldr	r3, [pc, #184]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e46:	4b2d      	ldr	r3, [pc, #180]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e48:	2200      	movs	r2, #0
 8005e4a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e4e:	2280      	movs	r2, #128	@ 0x80
 8005e50:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005e52:	4b2a      	ldr	r3, [pc, #168]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e54:	2200      	movs	r2, #0
 8005e56:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005e58:	4b28      	ldr	r3, [pc, #160]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005e5e:	4b27      	ldr	r3, [pc, #156]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005e64:	4b25      	ldr	r3, [pc, #148]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005e6a:	4824      	ldr	r0, [pc, #144]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e6c:	f002 f8cc 	bl	8008008 <HAL_DMA_Init>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d001      	beq.n	8005e7a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8005e76:	f7fe fed3 	bl	8004c20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a1f      	ldr	r2, [pc, #124]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005e82:	4a1e      	ldr	r2, [pc, #120]	@ (8005efc <HAL_UART_MspInit+0x168>)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8005e88:	4b1e      	ldr	r3, [pc, #120]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8005f08 <HAL_UART_MspInit+0x174>)
 8005e8c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005e8e:	4b1d      	ldr	r3, [pc, #116]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005e90:	221b      	movs	r2, #27
 8005e92:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005e94:	4b1b      	ldr	r3, [pc, #108]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005e96:	2210      	movs	r2, #16
 8005e98:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005ea0:	4b18      	ldr	r3, [pc, #96]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005ea2:	2280      	movs	r2, #128	@ 0x80
 8005ea4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ea6:	4b17      	ldr	r3, [pc, #92]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005eac:	4b15      	ldr	r3, [pc, #84]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005eb2:	4b14      	ldr	r3, [pc, #80]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005eb8:	4b12      	ldr	r3, [pc, #72]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005eba:	2200      	movs	r2, #0
 8005ebc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005ebe:	4811      	ldr	r0, [pc, #68]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005ec0:	f002 f8a2 	bl	8008008 <HAL_DMA_Init>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8005eca:	f7fe fea9 	bl	8004c20 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a0c      	ldr	r2, [pc, #48]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005ed2:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8005f04 <HAL_UART_MspInit+0x170>)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005eda:	2200      	movs	r2, #0
 8005edc:	2100      	movs	r1, #0
 8005ede:	2026      	movs	r0, #38	@ 0x26
 8005ee0:	f002 f85d 	bl	8007f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ee4:	2026      	movs	r0, #38	@ 0x26
 8005ee6:	f002 f874 	bl	8007fd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005eea:	bf00      	nop
 8005eec:	3778      	adds	r7, #120	@ 0x78
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	40004400 	.word	0x40004400
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	20000d90 	.word	0x20000d90
 8005f00:	4002001c 	.word	0x4002001c
 8005f04:	20000df0 	.word	0x20000df0
 8005f08:	40020030 	.word	0x40020030

08005f0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005f10:	bf00      	nop
 8005f12:	e7fd      	b.n	8005f10 <NMI_Handler+0x4>

08005f14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f14:	b480      	push	{r7}
 8005f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f18:	bf00      	nop
 8005f1a:	e7fd      	b.n	8005f18 <HardFault_Handler+0x4>

08005f1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f20:	bf00      	nop
 8005f22:	e7fd      	b.n	8005f20 <MemManage_Handler+0x4>

08005f24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f28:	bf00      	nop
 8005f2a:	e7fd      	b.n	8005f28 <BusFault_Handler+0x4>

08005f2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f30:	bf00      	nop
 8005f32:	e7fd      	b.n	8005f30 <UsageFault_Handler+0x4>

08005f34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f34:	b480      	push	{r7}
 8005f36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f38:	bf00      	nop
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005f42:	b480      	push	{r7}
 8005f44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005f46:	bf00      	nop
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005f50:	b480      	push	{r7}
 8005f52:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f54:	bf00      	nop
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f62:	f000 f901 	bl	8006168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f66:	bf00      	nop
 8005f68:	bd80      	pop	{r7, pc}
	...

08005f6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005f70:	4802      	ldr	r0, [pc, #8]	@ (8005f7c <DMA1_Channel1_IRQHandler+0x10>)
 8005f72:	f002 fa2c 	bl	80083ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005f76:	bf00      	nop
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	200008d4 	.word	0x200008d4

08005f80 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005f84:	4802      	ldr	r0, [pc, #8]	@ (8005f90 <DMA1_Channel2_IRQHandler+0x10>)
 8005f86:	f002 fa22 	bl	80083ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005f8a:	bf00      	nop
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	20000d90 	.word	0x20000d90

08005f94 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005f98:	4802      	ldr	r0, [pc, #8]	@ (8005fa4 <DMA1_Channel3_IRQHandler+0x10>)
 8005f9a:	f002 fa18 	bl	80083ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005f9e:	bf00      	nop
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	20000df0 	.word	0x20000df0

08005fa8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8005fac:	4802      	ldr	r0, [pc, #8]	@ (8005fb8 <DMA1_Channel4_IRQHandler+0x10>)
 8005fae:	f002 fa0e 	bl	80083ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005fb2:	bf00      	nop
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	20000c64 	.word	0x20000c64

08005fbc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005fc0:	4802      	ldr	r0, [pc, #8]	@ (8005fcc <ADC1_2_IRQHandler+0x10>)
 8005fc2:	f000 fdbf 	bl	8006b44 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005fc6:	bf00      	nop
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	20000868 	.word	0x20000868

08005fd0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005fd4:	4803      	ldr	r0, [pc, #12]	@ (8005fe4 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005fd6:	f004 faee 	bl	800a5b6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005fda:	4803      	ldr	r0, [pc, #12]	@ (8005fe8 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005fdc:	f004 faeb 	bl	800a5b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005fe0:	bf00      	nop
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	20000934 	.word	0x20000934
 8005fe8:	20000b98 	.word	0x20000b98

08005fec <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005ff0:	4802      	ldr	r0, [pc, #8]	@ (8005ffc <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8005ff2:	f004 fae0 	bl	800a5b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8005ff6:	bf00      	nop
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000934 	.word	0x20000934

08006000 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006004:	4802      	ldr	r0, [pc, #8]	@ (8006010 <TIM3_IRQHandler+0x10>)
 8006006:	f004 fad6 	bl	800a5b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800600a:	bf00      	nop
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	20000a00 	.word	0x20000a00

08006014 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006018:	4802      	ldr	r0, [pc, #8]	@ (8006024 <TIM4_IRQHandler+0x10>)
 800601a:	f004 facc 	bl	800a5b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800601e:	bf00      	nop
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	20000acc 	.word	0x20000acc

08006028 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800602c:	4802      	ldr	r0, [pc, #8]	@ (8006038 <USART2_IRQHandler+0x10>)
 800602e:	f006 f895 	bl	800c15c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006032:	bf00      	nop
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	20000cc4 	.word	0x20000cc4

0800603c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8006040:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006044:	f002 fcc4 	bl	80089d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006048:	bf00      	nop
 800604a:	bd80      	pop	{r7, pc}

0800604c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006050:	4b06      	ldr	r3, [pc, #24]	@ (800606c <SystemInit+0x20>)
 8006052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006056:	4a05      	ldr	r2, [pc, #20]	@ (800606c <SystemInit+0x20>)
 8006058:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800605c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006060:	bf00      	nop
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	e000ed00 	.word	0xe000ed00

08006070 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006070:	480d      	ldr	r0, [pc, #52]	@ (80060a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006072:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006074:	f7ff ffea 	bl	800604c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006078:	480c      	ldr	r0, [pc, #48]	@ (80060ac <LoopForever+0x6>)
  ldr r1, =_edata
 800607a:	490d      	ldr	r1, [pc, #52]	@ (80060b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800607c:	4a0d      	ldr	r2, [pc, #52]	@ (80060b4 <LoopForever+0xe>)
  movs r3, #0
 800607e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006080:	e002      	b.n	8006088 <LoopCopyDataInit>

08006082 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006082:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006084:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006086:	3304      	adds	r3, #4

08006088 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006088:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800608a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800608c:	d3f9      	bcc.n	8006082 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800608e:	4a0a      	ldr	r2, [pc, #40]	@ (80060b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006090:	4c0a      	ldr	r4, [pc, #40]	@ (80060bc <LoopForever+0x16>)
  movs r3, #0
 8006092:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006094:	e001      	b.n	800609a <LoopFillZerobss>

08006096 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006096:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006098:	3204      	adds	r2, #4

0800609a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800609a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800609c:	d3fb      	bcc.n	8006096 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800609e:	f007 fdd3 	bl	800dc48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80060a2:	f7fc fe1f 	bl	8002ce4 <main>

080060a6 <LoopForever>:

LoopForever:
    b LoopForever
 80060a6:	e7fe      	b.n	80060a6 <LoopForever>
  ldr   r0, =_estack
 80060a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80060ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80060b0:	20000328 	.word	0x20000328
  ldr r2, =_sidata
 80060b4:	0800e1b8 	.word	0x0800e1b8
  ldr r2, =_sbss
 80060b8:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 80060bc:	200017b4 	.word	0x200017b4

080060c0 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80060c0:	e7fe      	b.n	80060c0 <ADC3_IRQHandler>

080060c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b082      	sub	sp, #8
 80060c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060cc:	2003      	movs	r0, #3
 80060ce:	f001 ff5b 	bl	8007f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80060d2:	2000      	movs	r0, #0
 80060d4:	f000 f80e 	bl	80060f4 <HAL_InitTick>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d002      	beq.n	80060e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	71fb      	strb	r3, [r7, #7]
 80060e2:	e001      	b.n	80060e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80060e4:	f7ff fc90 	bl	8005a08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80060e8:	79fb      	ldrb	r3, [r7, #7]

}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3708      	adds	r7, #8
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
	...

080060f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006100:	4b16      	ldr	r3, [pc, #88]	@ (800615c <HAL_InitTick+0x68>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d022      	beq.n	800614e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006108:	4b15      	ldr	r3, [pc, #84]	@ (8006160 <HAL_InitTick+0x6c>)
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	4b13      	ldr	r3, [pc, #76]	@ (800615c <HAL_InitTick+0x68>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006114:	fbb1 f3f3 	udiv	r3, r1, r3
 8006118:	fbb2 f3f3 	udiv	r3, r2, r3
 800611c:	4618      	mov	r0, r3
 800611e:	f001 ff66 	bl	8007fee <HAL_SYSTICK_Config>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10f      	bne.n	8006148 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2b0f      	cmp	r3, #15
 800612c:	d809      	bhi.n	8006142 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800612e:	2200      	movs	r2, #0
 8006130:	6879      	ldr	r1, [r7, #4]
 8006132:	f04f 30ff 	mov.w	r0, #4294967295
 8006136:	f001 ff32 	bl	8007f9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800613a:	4a0a      	ldr	r2, [pc, #40]	@ (8006164 <HAL_InitTick+0x70>)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	e007      	b.n	8006152 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	73fb      	strb	r3, [r7, #15]
 8006146:	e004      	b.n	8006152 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	73fb      	strb	r3, [r7, #15]
 800614c:	e001      	b.n	8006152 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006152:	7bfb      	ldrb	r3, [r7, #15]
}
 8006154:	4618      	mov	r0, r3
 8006156:	3710      	adds	r7, #16
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}
 800615c:	200002c0 	.word	0x200002c0
 8006160:	200002b8 	.word	0x200002b8
 8006164:	200002bc 	.word	0x200002bc

08006168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800616c:	4b05      	ldr	r3, [pc, #20]	@ (8006184 <HAL_IncTick+0x1c>)
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	4b05      	ldr	r3, [pc, #20]	@ (8006188 <HAL_IncTick+0x20>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4413      	add	r3, r2
 8006176:	4a03      	ldr	r2, [pc, #12]	@ (8006184 <HAL_IncTick+0x1c>)
 8006178:	6013      	str	r3, [r2, #0]
}
 800617a:	bf00      	nop
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	20001678 	.word	0x20001678
 8006188:	200002c0 	.word	0x200002c0

0800618c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
  return uwTick;
 8006190:	4b03      	ldr	r3, [pc, #12]	@ (80061a0 <HAL_GetTick+0x14>)
 8006192:	681b      	ldr	r3, [r3, #0]
}
 8006194:	4618      	mov	r0, r3
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20001678 	.word	0x20001678

080061a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	431a      	orrs	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	609a      	str	r2, [r3, #8]
}
 80061be:	bf00      	nop
 80061c0:	370c      	adds	r7, #12
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b083      	sub	sp, #12
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
 80061d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	431a      	orrs	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	609a      	str	r2, [r3, #8]
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006200:	4618      	mov	r0, r3
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800620c:	b480      	push	{r7}
 800620e:	b087      	sub	sp, #28
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
 8006218:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	3360      	adds	r3, #96	@ 0x60
 800621e:	461a      	mov	r2, r3
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	4b08      	ldr	r3, [pc, #32]	@ (8006250 <LL_ADC_SetOffset+0x44>)
 800622e:	4013      	ands	r3, r2
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	430a      	orrs	r2, r1
 800623a:	4313      	orrs	r3, r2
 800623c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006244:	bf00      	nop
 8006246:	371c      	adds	r7, #28
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	03fff000 	.word	0x03fff000

08006254 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	3360      	adds	r3, #96	@ 0x60
 8006262:	461a      	mov	r2, r3
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006274:	4618      	mov	r0, r3
 8006276:	3714      	adds	r7, #20
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006280:	b480      	push	{r7}
 8006282:	b087      	sub	sp, #28
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	3360      	adds	r3, #96	@ 0x60
 8006290:	461a      	mov	r2, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	4413      	add	r3, r2
 8006298:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80062aa:	bf00      	nop
 80062ac:	371c      	adds	r7, #28
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b087      	sub	sp, #28
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	3360      	adds	r3, #96	@ 0x60
 80062c6:	461a      	mov	r2, r3
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4413      	add	r3, r2
 80062ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	431a      	orrs	r2, r3
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80062e0:	bf00      	nop
 80062e2:	371c      	adds	r7, #28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b087      	sub	sp, #28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	3360      	adds	r3, #96	@ 0x60
 80062fc:	461a      	mov	r2, r3
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	431a      	orrs	r2, r3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006322:	b480      	push	{r7}
 8006324:	b083      	sub	sp, #12
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	615a      	str	r2, [r3, #20]
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006358:	2b00      	cmp	r3, #0
 800635a:	d101      	bne.n	8006360 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800635c:	2301      	movs	r3, #1
 800635e:	e000      	b.n	8006362 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800636e:	b480      	push	{r7}
 8006370:	b087      	sub	sp, #28
 8006372:	af00      	add	r7, sp, #0
 8006374:	60f8      	str	r0, [r7, #12]
 8006376:	60b9      	str	r1, [r7, #8]
 8006378:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	3330      	adds	r3, #48	@ 0x30
 800637e:	461a      	mov	r2, r3
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	0a1b      	lsrs	r3, r3, #8
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	4413      	add	r3, r2
 800638c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f003 031f 	and.w	r3, r3, #31
 8006398:	211f      	movs	r1, #31
 800639a:	fa01 f303 	lsl.w	r3, r1, r3
 800639e:	43db      	mvns	r3, r3
 80063a0:	401a      	ands	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	0e9b      	lsrs	r3, r3, #26
 80063a6:	f003 011f 	and.w	r1, r3, #31
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f003 031f 	and.w	r3, r3, #31
 80063b0:	fa01 f303 	lsl.w	r3, r1, r3
 80063b4:	431a      	orrs	r2, r3
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80063ba:	bf00      	nop
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063d2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80063da:	2301      	movs	r3, #1
 80063dc:	e000      	b.n	80063e0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	3314      	adds	r3, #20
 80063fc:	461a      	mov	r2, r3
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	0e5b      	lsrs	r3, r3, #25
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	f003 0304 	and.w	r3, r3, #4
 8006408:	4413      	add	r3, r2
 800640a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	0d1b      	lsrs	r3, r3, #20
 8006414:	f003 031f 	and.w	r3, r3, #31
 8006418:	2107      	movs	r1, #7
 800641a:	fa01 f303 	lsl.w	r3, r1, r3
 800641e:	43db      	mvns	r3, r3
 8006420:	401a      	ands	r2, r3
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	0d1b      	lsrs	r3, r3, #20
 8006426:	f003 031f 	and.w	r3, r3, #31
 800642a:	6879      	ldr	r1, [r7, #4]
 800642c:	fa01 f303 	lsl.w	r3, r1, r3
 8006430:	431a      	orrs	r2, r3
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006436:	bf00      	nop
 8006438:	371c      	adds	r7, #28
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
	...

08006444 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006444:	b480      	push	{r7}
 8006446:	b085      	sub	sp, #20
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800645c:	43db      	mvns	r3, r3
 800645e:	401a      	ands	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f003 0318 	and.w	r3, r3, #24
 8006466:	4908      	ldr	r1, [pc, #32]	@ (8006488 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006468:	40d9      	lsrs	r1, r3
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	400b      	ands	r3, r1
 800646e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006472:	431a      	orrs	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800647a:	bf00      	nop
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	0007ffff 	.word	0x0007ffff

0800648c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	f003 031f 	and.w	r3, r3, #31
}
 800649c:	4618      	mov	r0, r3
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80064d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	6093      	str	r3, [r2, #8]
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064fc:	d101      	bne.n	8006502 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80064fe:	2301      	movs	r3, #1
 8006500:	e000      	b.n	8006504 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006520:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006524:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006548:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800654c:	d101      	bne.n	8006552 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800654e:	2301      	movs	r3, #1
 8006550:	e000      	b.n	8006554 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr

08006560 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006570:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006574:	f043 0201 	orr.w	r2, r3, #1
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <LL_ADC_IsEnabled+0x18>
 800659c:	2301      	movs	r3, #1
 800659e:	e000      	b.n	80065a2 <LL_ADC_IsEnabled+0x1a>
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr

080065ae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80065ae:	b480      	push	{r7}
 80065b0:	b083      	sub	sp, #12
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065be:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80065c2:	f043 0204 	orr.w	r2, r3, #4
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b083      	sub	sp, #12
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f003 0304 	and.w	r3, r3, #4
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d101      	bne.n	80065ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80065ea:	2301      	movs	r3, #1
 80065ec:	e000      	b.n	80065f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f003 0308 	and.w	r3, r3, #8
 800660c:	2b08      	cmp	r3, #8
 800660e:	d101      	bne.n	8006614 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006610:	2301      	movs	r3, #1
 8006612:	e000      	b.n	8006616 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
	...

08006624 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006624:	b590      	push	{r4, r7, lr}
 8006626:	b089      	sub	sp, #36	@ 0x24
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800662c:	2300      	movs	r3, #0
 800662e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006630:	2300      	movs	r3, #0
 8006632:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d101      	bne.n	800663e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e1a9      	b.n	8006992 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d109      	bne.n	8006660 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f7ff f9ff 	bl	8005a50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4618      	mov	r0, r3
 8006666:	f7ff ff3f 	bl	80064e8 <LL_ADC_IsDeepPowerDownEnabled>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d004      	beq.n	800667a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4618      	mov	r0, r3
 8006676:	f7ff ff25 	bl	80064c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4618      	mov	r0, r3
 8006680:	f7ff ff5a 	bl	8006538 <LL_ADC_IsInternalRegulatorEnabled>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d115      	bne.n	80066b6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4618      	mov	r0, r3
 8006690:	f7ff ff3e 	bl	8006510 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006694:	4b9c      	ldr	r3, [pc, #624]	@ (8006908 <HAL_ADC_Init+0x2e4>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	099b      	lsrs	r3, r3, #6
 800669a:	4a9c      	ldr	r2, [pc, #624]	@ (800690c <HAL_ADC_Init+0x2e8>)
 800669c:	fba2 2303 	umull	r2, r3, r2, r3
 80066a0:	099b      	lsrs	r3, r3, #6
 80066a2:	3301      	adds	r3, #1
 80066a4:	005b      	lsls	r3, r3, #1
 80066a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066a8:	e002      	b.n	80066b0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	3b01      	subs	r3, #1
 80066ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1f9      	bne.n	80066aa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff ff3c 	bl	8006538 <LL_ADC_IsInternalRegulatorEnabled>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10d      	bne.n	80066e2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ca:	f043 0210 	orr.w	r2, r3, #16
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066d6:	f043 0201 	orr.w	r2, r3, #1
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff ff75 	bl	80065d6 <LL_ADC_REG_IsConversionOngoing>
 80066ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f2:	f003 0310 	and.w	r3, r3, #16
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	f040 8142 	bne.w	8006980 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f040 813e 	bne.w	8006980 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006708:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800670c:	f043 0202 	orr.w	r2, r3, #2
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4618      	mov	r0, r3
 800671a:	f7ff ff35 	bl	8006588 <LL_ADC_IsEnabled>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d141      	bne.n	80067a8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800672c:	d004      	beq.n	8006738 <HAL_ADC_Init+0x114>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a77      	ldr	r2, [pc, #476]	@ (8006910 <HAL_ADC_Init+0x2ec>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d10f      	bne.n	8006758 <HAL_ADC_Init+0x134>
 8006738:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800673c:	f7ff ff24 	bl	8006588 <LL_ADC_IsEnabled>
 8006740:	4604      	mov	r4, r0
 8006742:	4873      	ldr	r0, [pc, #460]	@ (8006910 <HAL_ADC_Init+0x2ec>)
 8006744:	f7ff ff20 	bl	8006588 <LL_ADC_IsEnabled>
 8006748:	4603      	mov	r3, r0
 800674a:	4323      	orrs	r3, r4
 800674c:	2b00      	cmp	r3, #0
 800674e:	bf0c      	ite	eq
 8006750:	2301      	moveq	r3, #1
 8006752:	2300      	movne	r3, #0
 8006754:	b2db      	uxtb	r3, r3
 8006756:	e012      	b.n	800677e <HAL_ADC_Init+0x15a>
 8006758:	486e      	ldr	r0, [pc, #440]	@ (8006914 <HAL_ADC_Init+0x2f0>)
 800675a:	f7ff ff15 	bl	8006588 <LL_ADC_IsEnabled>
 800675e:	4604      	mov	r4, r0
 8006760:	486d      	ldr	r0, [pc, #436]	@ (8006918 <HAL_ADC_Init+0x2f4>)
 8006762:	f7ff ff11 	bl	8006588 <LL_ADC_IsEnabled>
 8006766:	4603      	mov	r3, r0
 8006768:	431c      	orrs	r4, r3
 800676a:	486c      	ldr	r0, [pc, #432]	@ (800691c <HAL_ADC_Init+0x2f8>)
 800676c:	f7ff ff0c 	bl	8006588 <LL_ADC_IsEnabled>
 8006770:	4603      	mov	r3, r0
 8006772:	4323      	orrs	r3, r4
 8006774:	2b00      	cmp	r3, #0
 8006776:	bf0c      	ite	eq
 8006778:	2301      	moveq	r3, #1
 800677a:	2300      	movne	r3, #0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	2b00      	cmp	r3, #0
 8006780:	d012      	beq.n	80067a8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800678a:	d004      	beq.n	8006796 <HAL_ADC_Init+0x172>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a5f      	ldr	r2, [pc, #380]	@ (8006910 <HAL_ADC_Init+0x2ec>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d101      	bne.n	800679a <HAL_ADC_Init+0x176>
 8006796:	4a62      	ldr	r2, [pc, #392]	@ (8006920 <HAL_ADC_Init+0x2fc>)
 8006798:	e000      	b.n	800679c <HAL_ADC_Init+0x178>
 800679a:	4a62      	ldr	r2, [pc, #392]	@ (8006924 <HAL_ADC_Init+0x300>)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	4619      	mov	r1, r3
 80067a2:	4610      	mov	r0, r2
 80067a4:	f7ff fcfe 	bl	80061a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	7f5b      	ldrb	r3, [r3, #29]
 80067ac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067b2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80067b8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80067be:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067c6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067c8:	4313      	orrs	r3, r2
 80067ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d106      	bne.n	80067e4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067da:	3b01      	subs	r3, #1
 80067dc:	045b      	lsls	r3, r3, #17
 80067de:	69ba      	ldr	r2, [r7, #24]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d009      	beq.n	8006800 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067fa:	69ba      	ldr	r2, [r7, #24]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	4b48      	ldr	r3, [pc, #288]	@ (8006928 <HAL_ADC_Init+0x304>)
 8006808:	4013      	ands	r3, r2
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6812      	ldr	r2, [r2, #0]
 800680e:	69b9      	ldr	r1, [r7, #24]
 8006810:	430b      	orrs	r3, r1
 8006812:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff fee4 	bl	80065fc <LL_ADC_INJ_IsConversionOngoing>
 8006834:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d17f      	bne.n	800693c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d17c      	bne.n	800693c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006846:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800684e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006850:	4313      	orrs	r3, r2
 8006852:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800685e:	f023 0302 	bic.w	r3, r3, #2
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	6812      	ldr	r2, [r2, #0]
 8006866:	69b9      	ldr	r1, [r7, #24]
 8006868:	430b      	orrs	r3, r1
 800686a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d017      	beq.n	80068a4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	691a      	ldr	r2, [r3, #16]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006882:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800688c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006890:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6911      	ldr	r1, [r2, #16]
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	6812      	ldr	r2, [r2, #0]
 800689c:	430b      	orrs	r3, r1
 800689e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80068a2:	e013      	b.n	80068cc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	691a      	ldr	r2, [r3, #16]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80068b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6812      	ldr	r2, [r2, #0]
 80068c0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80068c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d12a      	bne.n	800692c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	691b      	ldr	r3, [r3, #16]
 80068dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80068e0:	f023 0304 	bic.w	r3, r3, #4
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80068ec:	4311      	orrs	r1, r2
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80068f2:	4311      	orrs	r1, r2
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80068f8:	430a      	orrs	r2, r1
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f042 0201 	orr.w	r2, r2, #1
 8006904:	611a      	str	r2, [r3, #16]
 8006906:	e019      	b.n	800693c <HAL_ADC_Init+0x318>
 8006908:	200002b8 	.word	0x200002b8
 800690c:	053e2d63 	.word	0x053e2d63
 8006910:	50000100 	.word	0x50000100
 8006914:	50000400 	.word	0x50000400
 8006918:	50000500 	.word	0x50000500
 800691c:	50000600 	.word	0x50000600
 8006920:	50000300 	.word	0x50000300
 8006924:	50000700 	.word	0x50000700
 8006928:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691a      	ldr	r2, [r3, #16]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0201 	bic.w	r2, r2, #1
 800693a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d10c      	bne.n	800695e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800694a:	f023 010f 	bic.w	r1, r3, #15
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	1e5a      	subs	r2, r3, #1
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	430a      	orrs	r2, r1
 800695a:	631a      	str	r2, [r3, #48]	@ 0x30
 800695c:	e007      	b.n	800696e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 020f 	bic.w	r2, r2, #15
 800696c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006972:	f023 0303 	bic.w	r3, r3, #3
 8006976:	f043 0201 	orr.w	r2, r3, #1
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800697e:	e007      	b.n	8006990 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006984:	f043 0210 	orr.w	r2, r3, #16
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006990:	7ffb      	ldrb	r3, [r7, #31]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3724      	adds	r7, #36	@ 0x24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd90      	pop	{r4, r7, pc}
 800699a:	bf00      	nop

0800699c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069b0:	d004      	beq.n	80069bc <HAL_ADC_Start_DMA+0x20>
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a5a      	ldr	r2, [pc, #360]	@ (8006b20 <HAL_ADC_Start_DMA+0x184>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d101      	bne.n	80069c0 <HAL_ADC_Start_DMA+0x24>
 80069bc:	4b59      	ldr	r3, [pc, #356]	@ (8006b24 <HAL_ADC_Start_DMA+0x188>)
 80069be:	e000      	b.n	80069c2 <HAL_ADC_Start_DMA+0x26>
 80069c0:	4b59      	ldr	r3, [pc, #356]	@ (8006b28 <HAL_ADC_Start_DMA+0x18c>)
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7ff fd62 	bl	800648c <LL_ADC_GetMultimode>
 80069c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7ff fe01 	bl	80065d6 <LL_ADC_REG_IsConversionOngoing>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f040 809b 	bne.w	8006b12 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d101      	bne.n	80069ea <HAL_ADC_Start_DMA+0x4e>
 80069e6:	2302      	movs	r3, #2
 80069e8:	e096      	b.n	8006b18 <HAL_ADC_Start_DMA+0x17c>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a4d      	ldr	r2, [pc, #308]	@ (8006b2c <HAL_ADC_Start_DMA+0x190>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d008      	beq.n	8006a0e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d005      	beq.n	8006a0e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b05      	cmp	r3, #5
 8006a06:	d002      	beq.n	8006a0e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	2b09      	cmp	r3, #9
 8006a0c:	d17a      	bne.n	8006b04 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f000 ff60 	bl	80078d4 <ADC_Enable>
 8006a14:	4603      	mov	r3, r0
 8006a16:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006a18:	7dfb      	ldrb	r3, [r7, #23]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d16d      	bne.n	8006afa <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006a26:	f023 0301 	bic.w	r3, r3, #1
 8006a2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a3a      	ldr	r2, [pc, #232]	@ (8006b20 <HAL_ADC_Start_DMA+0x184>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d009      	beq.n	8006a50 <HAL_ADC_Start_DMA+0xb4>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a3b      	ldr	r2, [pc, #236]	@ (8006b30 <HAL_ADC_Start_DMA+0x194>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d002      	beq.n	8006a4c <HAL_ADC_Start_DMA+0xb0>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	e003      	b.n	8006a54 <HAL_ADC_Start_DMA+0xb8>
 8006a4c:	4b39      	ldr	r3, [pc, #228]	@ (8006b34 <HAL_ADC_Start_DMA+0x198>)
 8006a4e:	e001      	b.n	8006a54 <HAL_ADC_Start_DMA+0xb8>
 8006a50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	6812      	ldr	r2, [r2, #0]
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d002      	beq.n	8006a62 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d105      	bne.n	8006a6e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a66:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d006      	beq.n	8006a88 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a7e:	f023 0206 	bic.w	r2, r3, #6
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	661a      	str	r2, [r3, #96]	@ 0x60
 8006a86:	e002      	b.n	8006a8e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a92:	4a29      	ldr	r2, [pc, #164]	@ (8006b38 <HAL_ADC_Start_DMA+0x19c>)
 8006a94:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a9a:	4a28      	ldr	r2, [pc, #160]	@ (8006b3c <HAL_ADC_Start_DMA+0x1a0>)
 8006a9c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa2:	4a27      	ldr	r2, [pc, #156]	@ (8006b40 <HAL_ADC_Start_DMA+0x1a4>)
 8006aa4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	221c      	movs	r2, #28
 8006aac:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f042 0210 	orr.w	r2, r2, #16
 8006ac4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68da      	ldr	r2, [r3, #12]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f042 0201 	orr.w	r2, r2, #1
 8006ad4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	3340      	adds	r3, #64	@ 0x40
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	68ba      	ldr	r2, [r7, #8]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f001 fb37 	bl	8008158 <HAL_DMA_Start_IT>
 8006aea:	4603      	mov	r3, r0
 8006aec:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7ff fd5b 	bl	80065ae <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8006af8:	e00d      	b.n	8006b16 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8006b02:	e008      	b.n	8006b16 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006b10:	e001      	b.n	8006b16 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006b12:	2302      	movs	r3, #2
 8006b14:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3718      	adds	r7, #24
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	50000100 	.word	0x50000100
 8006b24:	50000300 	.word	0x50000300
 8006b28:	50000700 	.word	0x50000700
 8006b2c:	50000600 	.word	0x50000600
 8006b30:	50000500 	.word	0x50000500
 8006b34:	50000400 	.word	0x50000400
 8006b38:	08007a01 	.word	0x08007a01
 8006b3c:	08007ad9 	.word	0x08007ad9
 8006b40:	08007af5 	.word	0x08007af5

08006b44 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b08a      	sub	sp, #40	@ 0x28
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b68:	d004      	beq.n	8006b74 <HAL_ADC_IRQHandler+0x30>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a8e      	ldr	r2, [pc, #568]	@ (8006da8 <HAL_ADC_IRQHandler+0x264>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d101      	bne.n	8006b78 <HAL_ADC_IRQHandler+0x34>
 8006b74:	4b8d      	ldr	r3, [pc, #564]	@ (8006dac <HAL_ADC_IRQHandler+0x268>)
 8006b76:	e000      	b.n	8006b7a <HAL_ADC_IRQHandler+0x36>
 8006b78:	4b8d      	ldr	r3, [pc, #564]	@ (8006db0 <HAL_ADC_IRQHandler+0x26c>)
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7ff fc86 	bl	800648c <LL_ADC_GetMultimode>
 8006b80:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	f003 0302 	and.w	r3, r3, #2
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d017      	beq.n	8006bbc <HAL_ADC_IRQHandler+0x78>
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d012      	beq.n	8006bbc <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b9a:	f003 0310 	and.w	r3, r3, #16
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d105      	bne.n	8006bae <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ba6:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f001 f808 	bl	8007bc4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2202      	movs	r2, #2
 8006bba:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	f003 0304 	and.w	r3, r3, #4
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d004      	beq.n	8006bd0 <HAL_ADC_IRQHandler+0x8c>
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	f003 0304 	and.w	r3, r3, #4
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10b      	bne.n	8006be8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f000 8094 	beq.w	8006d04 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	f003 0308 	and.w	r3, r3, #8
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 808e 	beq.w	8006d04 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bec:	f003 0310 	and.w	r3, r3, #16
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d105      	bne.n	8006c00 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bf8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7ff fb9f 	bl	8006348 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d072      	beq.n	8006cf6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a64      	ldr	r2, [pc, #400]	@ (8006da8 <HAL_ADC_IRQHandler+0x264>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d009      	beq.n	8006c2e <HAL_ADC_IRQHandler+0xea>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a65      	ldr	r2, [pc, #404]	@ (8006db4 <HAL_ADC_IRQHandler+0x270>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d002      	beq.n	8006c2a <HAL_ADC_IRQHandler+0xe6>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	e003      	b.n	8006c32 <HAL_ADC_IRQHandler+0xee>
 8006c2a:	4b63      	ldr	r3, [pc, #396]	@ (8006db8 <HAL_ADC_IRQHandler+0x274>)
 8006c2c:	e001      	b.n	8006c32 <HAL_ADC_IRQHandler+0xee>
 8006c2e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	6812      	ldr	r2, [r2, #0]
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d008      	beq.n	8006c4c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d005      	beq.n	8006c4c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	2b05      	cmp	r3, #5
 8006c44:	d002      	beq.n	8006c4c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	2b09      	cmp	r3, #9
 8006c4a:	d104      	bne.n	8006c56 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	623b      	str	r3, [r7, #32]
 8006c54:	e014      	b.n	8006c80 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a53      	ldr	r2, [pc, #332]	@ (8006da8 <HAL_ADC_IRQHandler+0x264>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d009      	beq.n	8006c74 <HAL_ADC_IRQHandler+0x130>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a53      	ldr	r2, [pc, #332]	@ (8006db4 <HAL_ADC_IRQHandler+0x270>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d002      	beq.n	8006c70 <HAL_ADC_IRQHandler+0x12c>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	e003      	b.n	8006c78 <HAL_ADC_IRQHandler+0x134>
 8006c70:	4b51      	ldr	r3, [pc, #324]	@ (8006db8 <HAL_ADC_IRQHandler+0x274>)
 8006c72:	e001      	b.n	8006c78 <HAL_ADC_IRQHandler+0x134>
 8006c74:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006c78:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006c80:	6a3b      	ldr	r3, [r7, #32]
 8006c82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d135      	bne.n	8006cf6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0308 	and.w	r3, r3, #8
 8006c94:	2b08      	cmp	r3, #8
 8006c96:	d12e      	bne.n	8006cf6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7ff fc9a 	bl	80065d6 <LL_ADC_REG_IsConversionOngoing>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d11a      	bne.n	8006cde <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f022 020c 	bic.w	r2, r2, #12
 8006cb6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d112      	bne.n	8006cf6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cd4:	f043 0201 	orr.w	r2, r3, #1
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006cdc:	e00b      	b.n	8006cf6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ce2:	f043 0210 	orr.w	r2, r3, #16
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cee:	f043 0201 	orr.w	r2, r3, #1
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f984 	bl	8007004 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	220c      	movs	r2, #12
 8006d02:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	f003 0320 	and.w	r3, r3, #32
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d004      	beq.n	8006d18 <HAL_ADC_IRQHandler+0x1d4>
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	f003 0320 	and.w	r3, r3, #32
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d10b      	bne.n	8006d30 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 80b3 	beq.w	8006e8a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f000 80ad 	beq.w	8006e8a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d34:	f003 0310 	and.w	r3, r3, #16
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d105      	bne.n	8006d48 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d40:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7ff fb3a 	bl	80063c6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006d52:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7ff faf5 	bl	8006348 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006d5e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a10      	ldr	r2, [pc, #64]	@ (8006da8 <HAL_ADC_IRQHandler+0x264>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d009      	beq.n	8006d7e <HAL_ADC_IRQHandler+0x23a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a11      	ldr	r2, [pc, #68]	@ (8006db4 <HAL_ADC_IRQHandler+0x270>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d002      	beq.n	8006d7a <HAL_ADC_IRQHandler+0x236>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	e003      	b.n	8006d82 <HAL_ADC_IRQHandler+0x23e>
 8006d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006db8 <HAL_ADC_IRQHandler+0x274>)
 8006d7c:	e001      	b.n	8006d82 <HAL_ADC_IRQHandler+0x23e>
 8006d7e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	6812      	ldr	r2, [r2, #0]
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d008      	beq.n	8006d9c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d005      	beq.n	8006d9c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	2b06      	cmp	r3, #6
 8006d94:	d002      	beq.n	8006d9c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	2b07      	cmp	r3, #7
 8006d9a:	d10f      	bne.n	8006dbc <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	623b      	str	r3, [r7, #32]
 8006da4:	e01f      	b.n	8006de6 <HAL_ADC_IRQHandler+0x2a2>
 8006da6:	bf00      	nop
 8006da8:	50000100 	.word	0x50000100
 8006dac:	50000300 	.word	0x50000300
 8006db0:	50000700 	.word	0x50000700
 8006db4:	50000500 	.word	0x50000500
 8006db8:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a8b      	ldr	r2, [pc, #556]	@ (8006ff0 <HAL_ADC_IRQHandler+0x4ac>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d009      	beq.n	8006dda <HAL_ADC_IRQHandler+0x296>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a8a      	ldr	r2, [pc, #552]	@ (8006ff4 <HAL_ADC_IRQHandler+0x4b0>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d002      	beq.n	8006dd6 <HAL_ADC_IRQHandler+0x292>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	e003      	b.n	8006dde <HAL_ADC_IRQHandler+0x29a>
 8006dd6:	4b88      	ldr	r3, [pc, #544]	@ (8006ff8 <HAL_ADC_IRQHandler+0x4b4>)
 8006dd8:	e001      	b.n	8006dde <HAL_ADC_IRQHandler+0x29a>
 8006dda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006dde:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d047      	beq.n	8006e7c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d007      	beq.n	8006e06 <HAL_ADC_IRQHandler+0x2c2>
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d03f      	beq.n	8006e7c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006dfc:	6a3b      	ldr	r3, [r7, #32]
 8006dfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d13a      	bne.n	8006e7c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e10:	2b40      	cmp	r3, #64	@ 0x40
 8006e12:	d133      	bne.n	8006e7c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d12e      	bne.n	8006e7c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7ff fbea 	bl	80065fc <LL_ADC_INJ_IsConversionOngoing>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d11a      	bne.n	8006e64 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	685a      	ldr	r2, [r3, #4]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006e3c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e42:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d112      	bne.n	8006e7c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e5a:	f043 0201 	orr.w	r2, r3, #1
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006e62:	e00b      	b.n	8006e7c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e68:	f043 0210 	orr.w	r2, r3, #16
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e74:	f043 0201 	orr.w	r2, r3, #1
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fe79 	bl	8007b74 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2260      	movs	r2, #96	@ 0x60
 8006e88:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d011      	beq.n	8006eb8 <HAL_ADC_IRQHandler+0x374>
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00c      	beq.n	8006eb8 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ea2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f8be 	bl	800702c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2280      	movs	r2, #128	@ 0x80
 8006eb6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006eb8:	69fb      	ldr	r3, [r7, #28]
 8006eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d012      	beq.n	8006ee8 <HAL_ADC_IRQHandler+0x3a4>
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d00d      	beq.n	8006ee8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ed0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 fe5f 	bl	8007b9c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006ee6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d012      	beq.n	8006f18 <HAL_ADC_IRQHandler+0x3d4>
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00d      	beq.n	8006f18 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f000 fe51 	bl	8007bb0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f16:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	f003 0310 	and.w	r3, r3, #16
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d043      	beq.n	8006faa <HAL_ADC_IRQHandler+0x466>
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	f003 0310 	and.w	r3, r3, #16
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d03e      	beq.n	8006faa <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d102      	bne.n	8006f3a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8006f34:	2301      	movs	r3, #1
 8006f36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f38:	e021      	b.n	8006f7e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d015      	beq.n	8006f6c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006f48:	d004      	beq.n	8006f54 <HAL_ADC_IRQHandler+0x410>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a28      	ldr	r2, [pc, #160]	@ (8006ff0 <HAL_ADC_IRQHandler+0x4ac>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d101      	bne.n	8006f58 <HAL_ADC_IRQHandler+0x414>
 8006f54:	4b29      	ldr	r3, [pc, #164]	@ (8006ffc <HAL_ADC_IRQHandler+0x4b8>)
 8006f56:	e000      	b.n	8006f5a <HAL_ADC_IRQHandler+0x416>
 8006f58:	4b29      	ldr	r3, [pc, #164]	@ (8007000 <HAL_ADC_IRQHandler+0x4bc>)
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7ff faa4 	bl	80064a8 <LL_ADC_GetMultiDMATransfer>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00b      	beq.n	8006f7e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8006f66:	2301      	movs	r3, #1
 8006f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f6a:	e008      	b.n	8006f7e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d10e      	bne.n	8006fa2 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f88:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f94:	f043 0202 	orr.w	r2, r3, #2
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 f84f 	bl	8007040 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2210      	movs	r2, #16
 8006fa8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d018      	beq.n	8006fe6 <HAL_ADC_IRQHandler+0x4a2>
 8006fb4:	69bb      	ldr	r3, [r7, #24]
 8006fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d013      	beq.n	8006fe6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fc2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fce:	f043 0208 	orr.w	r2, r3, #8
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006fde:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f000 fdd1 	bl	8007b88 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006fe6:	bf00      	nop
 8006fe8:	3728      	adds	r7, #40	@ 0x28
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	50000100 	.word	0x50000100
 8006ff4:	50000500 	.word	0x50000500
 8006ff8:	50000400 	.word	0x50000400
 8006ffc:	50000300 	.word	0x50000300
 8007000:	50000700 	.word	0x50000700

08007004 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8007020:	bf00      	nop
 8007022:	370c      	adds	r7, #12
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007034:	bf00      	nop
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007040:	b480      	push	{r7}
 8007042:	b083      	sub	sp, #12
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b0b6      	sub	sp, #216	@ 0xd8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800705e:	2300      	movs	r3, #0
 8007060:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007064:	2300      	movs	r3, #0
 8007066:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800706e:	2b01      	cmp	r3, #1
 8007070:	d102      	bne.n	8007078 <HAL_ADC_ConfigChannel+0x24>
 8007072:	2302      	movs	r3, #2
 8007074:	f000 bc13 	b.w	800789e <HAL_ADC_ConfigChannel+0x84a>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff faa6 	bl	80065d6 <LL_ADC_REG_IsConversionOngoing>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	f040 83f3 	bne.w	8007878 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6818      	ldr	r0, [r3, #0]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	6859      	ldr	r1, [r3, #4]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	f7ff f965 	bl	800636e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f7ff fa94 	bl	80065d6 <LL_ADC_REG_IsConversionOngoing>
 80070ae:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f7ff faa0 	bl	80065fc <LL_ADC_INJ_IsConversionOngoing>
 80070bc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80070c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f040 81d9 	bne.w	800747c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80070ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	f040 81d4 	bne.w	800747c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070dc:	d10f      	bne.n	80070fe <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6818      	ldr	r0, [r3, #0]
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2200      	movs	r2, #0
 80070e8:	4619      	mov	r1, r3
 80070ea:	f7ff f97f 	bl	80063ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7ff f913 	bl	8006322 <LL_ADC_SetSamplingTimeCommonConfig>
 80070fc:	e00e      	b.n	800711c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6818      	ldr	r0, [r3, #0]
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	6819      	ldr	r1, [r3, #0]
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	461a      	mov	r2, r3
 800710c:	f7ff f96e 	bl	80063ec <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2100      	movs	r1, #0
 8007116:	4618      	mov	r0, r3
 8007118:	f7ff f903 	bl	8006322 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	695a      	ldr	r2, [r3, #20]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	08db      	lsrs	r3, r3, #3
 8007128:	f003 0303 	and.w	r3, r3, #3
 800712c:	005b      	lsls	r3, r3, #1
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	2b04      	cmp	r3, #4
 800713c:	d022      	beq.n	8007184 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6818      	ldr	r0, [r3, #0]
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	6919      	ldr	r1, [r3, #16]
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800714e:	f7ff f85d 	bl	800620c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6818      	ldr	r0, [r3, #0]
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	6919      	ldr	r1, [r3, #16]
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	461a      	mov	r2, r3
 8007160:	f7ff f8a9 	bl	80062b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6818      	ldr	r0, [r3, #0]
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007170:	2b01      	cmp	r3, #1
 8007172:	d102      	bne.n	800717a <HAL_ADC_ConfigChannel+0x126>
 8007174:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007178:	e000      	b.n	800717c <HAL_ADC_ConfigChannel+0x128>
 800717a:	2300      	movs	r3, #0
 800717c:	461a      	mov	r2, r3
 800717e:	f7ff f8b5 	bl	80062ec <LL_ADC_SetOffsetSaturation>
 8007182:	e17b      	b.n	800747c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2100      	movs	r1, #0
 800718a:	4618      	mov	r0, r3
 800718c:	f7ff f862 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007190:	4603      	mov	r3, r0
 8007192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10a      	bne.n	80071b0 <HAL_ADC_ConfigChannel+0x15c>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2100      	movs	r1, #0
 80071a0:	4618      	mov	r0, r3
 80071a2:	f7ff f857 	bl	8006254 <LL_ADC_GetOffsetChannel>
 80071a6:	4603      	mov	r3, r0
 80071a8:	0e9b      	lsrs	r3, r3, #26
 80071aa:	f003 021f 	and.w	r2, r3, #31
 80071ae:	e01e      	b.n	80071ee <HAL_ADC_ConfigChannel+0x19a>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2100      	movs	r1, #0
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7ff f84c 	bl	8006254 <LL_ADC_GetOffsetChannel>
 80071bc:	4603      	mov	r3, r0
 80071be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80071c6:	fa93 f3a3 	rbit	r3, r3
 80071ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80071ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80071d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80071d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d101      	bne.n	80071e2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80071de:	2320      	movs	r3, #32
 80071e0:	e004      	b.n	80071ec <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80071e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80071e6:	fab3 f383 	clz	r3, r3
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d105      	bne.n	8007206 <HAL_ADC_ConfigChannel+0x1b2>
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	0e9b      	lsrs	r3, r3, #26
 8007200:	f003 031f 	and.w	r3, r3, #31
 8007204:	e018      	b.n	8007238 <HAL_ADC_ConfigChannel+0x1e4>
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800720e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007212:	fa93 f3a3 	rbit	r3, r3
 8007216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800721a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800721e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8007222:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007226:	2b00      	cmp	r3, #0
 8007228:	d101      	bne.n	800722e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800722a:	2320      	movs	r3, #32
 800722c:	e004      	b.n	8007238 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800722e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007232:	fab3 f383 	clz	r3, r3
 8007236:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007238:	429a      	cmp	r2, r3
 800723a:	d106      	bne.n	800724a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2200      	movs	r2, #0
 8007242:	2100      	movs	r1, #0
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff f81b 	bl	8006280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2101      	movs	r1, #1
 8007250:	4618      	mov	r0, r3
 8007252:	f7fe ffff 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007256:	4603      	mov	r3, r0
 8007258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10a      	bne.n	8007276 <HAL_ADC_ConfigChannel+0x222>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2101      	movs	r1, #1
 8007266:	4618      	mov	r0, r3
 8007268:	f7fe fff4 	bl	8006254 <LL_ADC_GetOffsetChannel>
 800726c:	4603      	mov	r3, r0
 800726e:	0e9b      	lsrs	r3, r3, #26
 8007270:	f003 021f 	and.w	r2, r3, #31
 8007274:	e01e      	b.n	80072b4 <HAL_ADC_ConfigChannel+0x260>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2101      	movs	r1, #1
 800727c:	4618      	mov	r0, r3
 800727e:	f7fe ffe9 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007282:	4603      	mov	r3, r0
 8007284:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007288:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800728c:	fa93 f3a3 	rbit	r3, r3
 8007290:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007294:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007298:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800729c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d101      	bne.n	80072a8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80072a4:	2320      	movs	r3, #32
 80072a6:	e004      	b.n	80072b2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80072a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80072ac:	fab3 f383 	clz	r3, r3
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d105      	bne.n	80072cc <HAL_ADC_ConfigChannel+0x278>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	0e9b      	lsrs	r3, r3, #26
 80072c6:	f003 031f 	and.w	r3, r3, #31
 80072ca:	e018      	b.n	80072fe <HAL_ADC_ConfigChannel+0x2aa>
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80072d8:	fa93 f3a3 	rbit	r3, r3
 80072dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80072e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80072e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80072e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80072f0:	2320      	movs	r3, #32
 80072f2:	e004      	b.n	80072fe <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80072f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072f8:	fab3 f383 	clz	r3, r3
 80072fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80072fe:	429a      	cmp	r2, r3
 8007300:	d106      	bne.n	8007310 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2200      	movs	r2, #0
 8007308:	2101      	movs	r1, #1
 800730a:	4618      	mov	r0, r3
 800730c:	f7fe ffb8 	bl	8006280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2102      	movs	r1, #2
 8007316:	4618      	mov	r0, r3
 8007318:	f7fe ff9c 	bl	8006254 <LL_ADC_GetOffsetChannel>
 800731c:	4603      	mov	r3, r0
 800731e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007322:	2b00      	cmp	r3, #0
 8007324:	d10a      	bne.n	800733c <HAL_ADC_ConfigChannel+0x2e8>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2102      	movs	r1, #2
 800732c:	4618      	mov	r0, r3
 800732e:	f7fe ff91 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007332:	4603      	mov	r3, r0
 8007334:	0e9b      	lsrs	r3, r3, #26
 8007336:	f003 021f 	and.w	r2, r3, #31
 800733a:	e01e      	b.n	800737a <HAL_ADC_ConfigChannel+0x326>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2102      	movs	r1, #2
 8007342:	4618      	mov	r0, r3
 8007344:	f7fe ff86 	bl	8006254 <LL_ADC_GetOffsetChannel>
 8007348:	4603      	mov	r3, r0
 800734a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800734e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007352:	fa93 f3a3 	rbit	r3, r3
 8007356:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800735a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800735e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007362:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800736a:	2320      	movs	r3, #32
 800736c:	e004      	b.n	8007378 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800736e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007372:	fab3 f383 	clz	r3, r3
 8007376:	b2db      	uxtb	r3, r3
 8007378:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007382:	2b00      	cmp	r3, #0
 8007384:	d105      	bne.n	8007392 <HAL_ADC_ConfigChannel+0x33e>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	0e9b      	lsrs	r3, r3, #26
 800738c:	f003 031f 	and.w	r3, r3, #31
 8007390:	e016      	b.n	80073c0 <HAL_ADC_ConfigChannel+0x36c>
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800739a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800739e:	fa93 f3a3 	rbit	r3, r3
 80073a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80073a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80073a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80073aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d101      	bne.n	80073b6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80073b2:	2320      	movs	r3, #32
 80073b4:	e004      	b.n	80073c0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80073b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80073ba:	fab3 f383 	clz	r3, r3
 80073be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d106      	bne.n	80073d2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2200      	movs	r2, #0
 80073ca:	2102      	movs	r1, #2
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7fe ff57 	bl	8006280 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2103      	movs	r1, #3
 80073d8:	4618      	mov	r0, r3
 80073da:	f7fe ff3b 	bl	8006254 <LL_ADC_GetOffsetChannel>
 80073de:	4603      	mov	r3, r0
 80073e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10a      	bne.n	80073fe <HAL_ADC_ConfigChannel+0x3aa>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2103      	movs	r1, #3
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7fe ff30 	bl	8006254 <LL_ADC_GetOffsetChannel>
 80073f4:	4603      	mov	r3, r0
 80073f6:	0e9b      	lsrs	r3, r3, #26
 80073f8:	f003 021f 	and.w	r2, r3, #31
 80073fc:	e017      	b.n	800742e <HAL_ADC_ConfigChannel+0x3da>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2103      	movs	r1, #3
 8007404:	4618      	mov	r0, r3
 8007406:	f7fe ff25 	bl	8006254 <LL_ADC_GetOffsetChannel>
 800740a:	4603      	mov	r3, r0
 800740c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800740e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007410:	fa93 f3a3 	rbit	r3, r3
 8007414:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8007416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007418:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800741a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800741c:	2b00      	cmp	r3, #0
 800741e:	d101      	bne.n	8007424 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8007420:	2320      	movs	r3, #32
 8007422:	e003      	b.n	800742c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8007424:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007426:	fab3 f383 	clz	r3, r3
 800742a:	b2db      	uxtb	r3, r3
 800742c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007436:	2b00      	cmp	r3, #0
 8007438:	d105      	bne.n	8007446 <HAL_ADC_ConfigChannel+0x3f2>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	0e9b      	lsrs	r3, r3, #26
 8007440:	f003 031f 	and.w	r3, r3, #31
 8007444:	e011      	b.n	800746a <HAL_ADC_ConfigChannel+0x416>
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800744c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800744e:	fa93 f3a3 	rbit	r3, r3
 8007452:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007454:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007456:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007458:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800745a:	2b00      	cmp	r3, #0
 800745c:	d101      	bne.n	8007462 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800745e:	2320      	movs	r3, #32
 8007460:	e003      	b.n	800746a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8007462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007464:	fab3 f383 	clz	r3, r3
 8007468:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800746a:	429a      	cmp	r2, r3
 800746c:	d106      	bne.n	800747c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	2200      	movs	r2, #0
 8007474:	2103      	movs	r1, #3
 8007476:	4618      	mov	r0, r3
 8007478:	f7fe ff02 	bl	8006280 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4618      	mov	r0, r3
 8007482:	f7ff f881 	bl	8006588 <LL_ADC_IsEnabled>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	f040 813d 	bne.w	8007708 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6818      	ldr	r0, [r3, #0]
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	6819      	ldr	r1, [r3, #0]
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	461a      	mov	r2, r3
 800749c:	f7fe ffd2 	bl	8006444 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	4aa2      	ldr	r2, [pc, #648]	@ (8007730 <HAL_ADC_ConfigChannel+0x6dc>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	f040 812e 	bne.w	8007708 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d10b      	bne.n	80074d4 <HAL_ADC_ConfigChannel+0x480>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	0e9b      	lsrs	r3, r3, #26
 80074c2:	3301      	adds	r3, #1
 80074c4:	f003 031f 	and.w	r3, r3, #31
 80074c8:	2b09      	cmp	r3, #9
 80074ca:	bf94      	ite	ls
 80074cc:	2301      	movls	r3, #1
 80074ce:	2300      	movhi	r3, #0
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	e019      	b.n	8007508 <HAL_ADC_ConfigChannel+0x4b4>
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074dc:	fa93 f3a3 	rbit	r3, r3
 80074e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80074e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074e4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80074e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80074ec:	2320      	movs	r3, #32
 80074ee:	e003      	b.n	80074f8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80074f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074f2:	fab3 f383 	clz	r3, r3
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	3301      	adds	r3, #1
 80074fa:	f003 031f 	and.w	r3, r3, #31
 80074fe:	2b09      	cmp	r3, #9
 8007500:	bf94      	ite	ls
 8007502:	2301      	movls	r3, #1
 8007504:	2300      	movhi	r3, #0
 8007506:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007508:	2b00      	cmp	r3, #0
 800750a:	d079      	beq.n	8007600 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007514:	2b00      	cmp	r3, #0
 8007516:	d107      	bne.n	8007528 <HAL_ADC_ConfigChannel+0x4d4>
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	0e9b      	lsrs	r3, r3, #26
 800751e:	3301      	adds	r3, #1
 8007520:	069b      	lsls	r3, r3, #26
 8007522:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007526:	e015      	b.n	8007554 <HAL_ADC_ConfigChannel+0x500>
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800752e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007530:	fa93 f3a3 	rbit	r3, r3
 8007534:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007538:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800753a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800753c:	2b00      	cmp	r3, #0
 800753e:	d101      	bne.n	8007544 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8007540:	2320      	movs	r3, #32
 8007542:	e003      	b.n	800754c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8007544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007546:	fab3 f383 	clz	r3, r3
 800754a:	b2db      	uxtb	r3, r3
 800754c:	3301      	adds	r3, #1
 800754e:	069b      	lsls	r3, r3, #26
 8007550:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800755c:	2b00      	cmp	r3, #0
 800755e:	d109      	bne.n	8007574 <HAL_ADC_ConfigChannel+0x520>
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	0e9b      	lsrs	r3, r3, #26
 8007566:	3301      	adds	r3, #1
 8007568:	f003 031f 	and.w	r3, r3, #31
 800756c:	2101      	movs	r1, #1
 800756e:	fa01 f303 	lsl.w	r3, r1, r3
 8007572:	e017      	b.n	80075a4 <HAL_ADC_ConfigChannel+0x550>
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800757a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800757c:	fa93 f3a3 	rbit	r3, r3
 8007580:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007584:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007588:	2b00      	cmp	r3, #0
 800758a:	d101      	bne.n	8007590 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800758c:	2320      	movs	r3, #32
 800758e:	e003      	b.n	8007598 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8007590:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007592:	fab3 f383 	clz	r3, r3
 8007596:	b2db      	uxtb	r3, r3
 8007598:	3301      	adds	r3, #1
 800759a:	f003 031f 	and.w	r3, r3, #31
 800759e:	2101      	movs	r1, #1
 80075a0:	fa01 f303 	lsl.w	r3, r1, r3
 80075a4:	ea42 0103 	orr.w	r1, r2, r3
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10a      	bne.n	80075ca <HAL_ADC_ConfigChannel+0x576>
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	0e9b      	lsrs	r3, r3, #26
 80075ba:	3301      	adds	r3, #1
 80075bc:	f003 021f 	and.w	r2, r3, #31
 80075c0:	4613      	mov	r3, r2
 80075c2:	005b      	lsls	r3, r3, #1
 80075c4:	4413      	add	r3, r2
 80075c6:	051b      	lsls	r3, r3, #20
 80075c8:	e018      	b.n	80075fc <HAL_ADC_ConfigChannel+0x5a8>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d2:	fa93 f3a3 	rbit	r3, r3
 80075d6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80075d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80075dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d101      	bne.n	80075e6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80075e2:	2320      	movs	r3, #32
 80075e4:	e003      	b.n	80075ee <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80075e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e8:	fab3 f383 	clz	r3, r3
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	3301      	adds	r3, #1
 80075f0:	f003 021f 	and.w	r2, r3, #31
 80075f4:	4613      	mov	r3, r2
 80075f6:	005b      	lsls	r3, r3, #1
 80075f8:	4413      	add	r3, r2
 80075fa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075fc:	430b      	orrs	r3, r1
 80075fe:	e07e      	b.n	80076fe <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007608:	2b00      	cmp	r3, #0
 800760a:	d107      	bne.n	800761c <HAL_ADC_ConfigChannel+0x5c8>
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	0e9b      	lsrs	r3, r3, #26
 8007612:	3301      	adds	r3, #1
 8007614:	069b      	lsls	r3, r3, #26
 8007616:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800761a:	e015      	b.n	8007648 <HAL_ADC_ConfigChannel+0x5f4>
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007624:	fa93 f3a3 	rbit	r3, r3
 8007628:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800762a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800762e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007630:	2b00      	cmp	r3, #0
 8007632:	d101      	bne.n	8007638 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8007634:	2320      	movs	r3, #32
 8007636:	e003      	b.n	8007640 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8007638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763a:	fab3 f383 	clz	r3, r3
 800763e:	b2db      	uxtb	r3, r3
 8007640:	3301      	adds	r3, #1
 8007642:	069b      	lsls	r3, r3, #26
 8007644:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007650:	2b00      	cmp	r3, #0
 8007652:	d109      	bne.n	8007668 <HAL_ADC_ConfigChannel+0x614>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	0e9b      	lsrs	r3, r3, #26
 800765a:	3301      	adds	r3, #1
 800765c:	f003 031f 	and.w	r3, r3, #31
 8007660:	2101      	movs	r1, #1
 8007662:	fa01 f303 	lsl.w	r3, r1, r3
 8007666:	e017      	b.n	8007698 <HAL_ADC_ConfigChannel+0x644>
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	fa93 f3a3 	rbit	r3, r3
 8007674:	61fb      	str	r3, [r7, #28]
  return result;
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	2b00      	cmp	r3, #0
 800767e:	d101      	bne.n	8007684 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8007680:	2320      	movs	r3, #32
 8007682:	e003      	b.n	800768c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8007684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007686:	fab3 f383 	clz	r3, r3
 800768a:	b2db      	uxtb	r3, r3
 800768c:	3301      	adds	r3, #1
 800768e:	f003 031f 	and.w	r3, r3, #31
 8007692:	2101      	movs	r1, #1
 8007694:	fa01 f303 	lsl.w	r3, r1, r3
 8007698:	ea42 0103 	orr.w	r1, r2, r3
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10d      	bne.n	80076c4 <HAL_ADC_ConfigChannel+0x670>
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	0e9b      	lsrs	r3, r3, #26
 80076ae:	3301      	adds	r3, #1
 80076b0:	f003 021f 	and.w	r2, r3, #31
 80076b4:	4613      	mov	r3, r2
 80076b6:	005b      	lsls	r3, r3, #1
 80076b8:	4413      	add	r3, r2
 80076ba:	3b1e      	subs	r3, #30
 80076bc:	051b      	lsls	r3, r3, #20
 80076be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80076c2:	e01b      	b.n	80076fc <HAL_ADC_ConfigChannel+0x6a8>
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	fa93 f3a3 	rbit	r3, r3
 80076d0:	613b      	str	r3, [r7, #16]
  return result;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d101      	bne.n	80076e0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80076dc:	2320      	movs	r3, #32
 80076de:	e003      	b.n	80076e8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	fab3 f383 	clz	r3, r3
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	3301      	adds	r3, #1
 80076ea:	f003 021f 	and.w	r2, r3, #31
 80076ee:	4613      	mov	r3, r2
 80076f0:	005b      	lsls	r3, r3, #1
 80076f2:	4413      	add	r3, r2
 80076f4:	3b1e      	subs	r3, #30
 80076f6:	051b      	lsls	r3, r3, #20
 80076f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80076fc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007702:	4619      	mov	r1, r3
 8007704:	f7fe fe72 	bl	80063ec <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	4b09      	ldr	r3, [pc, #36]	@ (8007734 <HAL_ADC_ConfigChannel+0x6e0>)
 800770e:	4013      	ands	r3, r2
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80be 	beq.w	8007892 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800771e:	d004      	beq.n	800772a <HAL_ADC_ConfigChannel+0x6d6>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a04      	ldr	r2, [pc, #16]	@ (8007738 <HAL_ADC_ConfigChannel+0x6e4>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d10a      	bne.n	8007740 <HAL_ADC_ConfigChannel+0x6ec>
 800772a:	4b04      	ldr	r3, [pc, #16]	@ (800773c <HAL_ADC_ConfigChannel+0x6e8>)
 800772c:	e009      	b.n	8007742 <HAL_ADC_ConfigChannel+0x6ee>
 800772e:	bf00      	nop
 8007730:	407f0000 	.word	0x407f0000
 8007734:	80080000 	.word	0x80080000
 8007738:	50000100 	.word	0x50000100
 800773c:	50000300 	.word	0x50000300
 8007740:	4b59      	ldr	r3, [pc, #356]	@ (80078a8 <HAL_ADC_ConfigChannel+0x854>)
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe fd54 	bl	80061f0 <LL_ADC_GetCommonPathInternalCh>
 8007748:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a56      	ldr	r2, [pc, #344]	@ (80078ac <HAL_ADC_ConfigChannel+0x858>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d004      	beq.n	8007760 <HAL_ADC_ConfigChannel+0x70c>
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a55      	ldr	r2, [pc, #340]	@ (80078b0 <HAL_ADC_ConfigChannel+0x85c>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d13a      	bne.n	80077d6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007760:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007764:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007768:	2b00      	cmp	r3, #0
 800776a:	d134      	bne.n	80077d6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007774:	d005      	beq.n	8007782 <HAL_ADC_ConfigChannel+0x72e>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a4e      	ldr	r2, [pc, #312]	@ (80078b4 <HAL_ADC_ConfigChannel+0x860>)
 800777c:	4293      	cmp	r3, r2
 800777e:	f040 8085 	bne.w	800788c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800778a:	d004      	beq.n	8007796 <HAL_ADC_ConfigChannel+0x742>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a49      	ldr	r2, [pc, #292]	@ (80078b8 <HAL_ADC_ConfigChannel+0x864>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d101      	bne.n	800779a <HAL_ADC_ConfigChannel+0x746>
 8007796:	4a49      	ldr	r2, [pc, #292]	@ (80078bc <HAL_ADC_ConfigChannel+0x868>)
 8007798:	e000      	b.n	800779c <HAL_ADC_ConfigChannel+0x748>
 800779a:	4a43      	ldr	r2, [pc, #268]	@ (80078a8 <HAL_ADC_ConfigChannel+0x854>)
 800779c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80077a4:	4619      	mov	r1, r3
 80077a6:	4610      	mov	r0, r2
 80077a8:	f7fe fd0f 	bl	80061ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80077ac:	4b44      	ldr	r3, [pc, #272]	@ (80078c0 <HAL_ADC_ConfigChannel+0x86c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	099b      	lsrs	r3, r3, #6
 80077b2:	4a44      	ldr	r2, [pc, #272]	@ (80078c4 <HAL_ADC_ConfigChannel+0x870>)
 80077b4:	fba2 2303 	umull	r2, r3, r2, r3
 80077b8:	099b      	lsrs	r3, r3, #6
 80077ba:	1c5a      	adds	r2, r3, #1
 80077bc:	4613      	mov	r3, r2
 80077be:	005b      	lsls	r3, r3, #1
 80077c0:	4413      	add	r3, r2
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80077c6:	e002      	b.n	80077ce <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1f9      	bne.n	80077c8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80077d4:	e05a      	b.n	800788c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a3b      	ldr	r2, [pc, #236]	@ (80078c8 <HAL_ADC_ConfigChannel+0x874>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d125      	bne.n	800782c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80077e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80077e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d11f      	bne.n	800782c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a31      	ldr	r2, [pc, #196]	@ (80078b8 <HAL_ADC_ConfigChannel+0x864>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d104      	bne.n	8007800 <HAL_ADC_ConfigChannel+0x7ac>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a34      	ldr	r2, [pc, #208]	@ (80078cc <HAL_ADC_ConfigChannel+0x878>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d047      	beq.n	8007890 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007808:	d004      	beq.n	8007814 <HAL_ADC_ConfigChannel+0x7c0>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a2a      	ldr	r2, [pc, #168]	@ (80078b8 <HAL_ADC_ConfigChannel+0x864>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d101      	bne.n	8007818 <HAL_ADC_ConfigChannel+0x7c4>
 8007814:	4a29      	ldr	r2, [pc, #164]	@ (80078bc <HAL_ADC_ConfigChannel+0x868>)
 8007816:	e000      	b.n	800781a <HAL_ADC_ConfigChannel+0x7c6>
 8007818:	4a23      	ldr	r2, [pc, #140]	@ (80078a8 <HAL_ADC_ConfigChannel+0x854>)
 800781a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800781e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007822:	4619      	mov	r1, r3
 8007824:	4610      	mov	r0, r2
 8007826:	f7fe fcd0 	bl	80061ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800782a:	e031      	b.n	8007890 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a27      	ldr	r2, [pc, #156]	@ (80078d0 <HAL_ADC_ConfigChannel+0x87c>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d12d      	bne.n	8007892 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007836:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800783a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d127      	bne.n	8007892 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a1c      	ldr	r2, [pc, #112]	@ (80078b8 <HAL_ADC_ConfigChannel+0x864>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d022      	beq.n	8007892 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007854:	d004      	beq.n	8007860 <HAL_ADC_ConfigChannel+0x80c>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a17      	ldr	r2, [pc, #92]	@ (80078b8 <HAL_ADC_ConfigChannel+0x864>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d101      	bne.n	8007864 <HAL_ADC_ConfigChannel+0x810>
 8007860:	4a16      	ldr	r2, [pc, #88]	@ (80078bc <HAL_ADC_ConfigChannel+0x868>)
 8007862:	e000      	b.n	8007866 <HAL_ADC_ConfigChannel+0x812>
 8007864:	4a10      	ldr	r2, [pc, #64]	@ (80078a8 <HAL_ADC_ConfigChannel+0x854>)
 8007866:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800786a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800786e:	4619      	mov	r1, r3
 8007870:	4610      	mov	r0, r2
 8007872:	f7fe fcaa 	bl	80061ca <LL_ADC_SetCommonPathInternalCh>
 8007876:	e00c      	b.n	8007892 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800787c:	f043 0220 	orr.w	r2, r3, #32
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800788a:	e002      	b.n	8007892 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800788c:	bf00      	nop
 800788e:	e000      	b.n	8007892 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007890:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800789a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800789e:	4618      	mov	r0, r3
 80078a0:	37d8      	adds	r7, #216	@ 0xd8
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	50000700 	.word	0x50000700
 80078ac:	c3210000 	.word	0xc3210000
 80078b0:	90c00010 	.word	0x90c00010
 80078b4:	50000600 	.word	0x50000600
 80078b8:	50000100 	.word	0x50000100
 80078bc:	50000300 	.word	0x50000300
 80078c0:	200002b8 	.word	0x200002b8
 80078c4:	053e2d63 	.word	0x053e2d63
 80078c8:	c7520000 	.word	0xc7520000
 80078cc:	50000500 	.word	0x50000500
 80078d0:	cb840000 	.word	0xcb840000

080078d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80078dc:	2300      	movs	r3, #0
 80078de:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7fe fe4f 	bl	8006588 <LL_ADC_IsEnabled>
 80078ea:	4603      	mov	r3, r0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d176      	bne.n	80079de <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	689a      	ldr	r2, [r3, #8]
 80078f6:	4b3c      	ldr	r3, [pc, #240]	@ (80079e8 <ADC_Enable+0x114>)
 80078f8:	4013      	ands	r3, r2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00d      	beq.n	800791a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007902:	f043 0210 	orr.w	r2, r3, #16
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800790e:	f043 0201 	orr.w	r2, r3, #1
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e062      	b.n	80079e0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4618      	mov	r0, r3
 8007920:	f7fe fe1e 	bl	8006560 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800792c:	d004      	beq.n	8007938 <ADC_Enable+0x64>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a2e      	ldr	r2, [pc, #184]	@ (80079ec <ADC_Enable+0x118>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d101      	bne.n	800793c <ADC_Enable+0x68>
 8007938:	4b2d      	ldr	r3, [pc, #180]	@ (80079f0 <ADC_Enable+0x11c>)
 800793a:	e000      	b.n	800793e <ADC_Enable+0x6a>
 800793c:	4b2d      	ldr	r3, [pc, #180]	@ (80079f4 <ADC_Enable+0x120>)
 800793e:	4618      	mov	r0, r3
 8007940:	f7fe fc56 	bl	80061f0 <LL_ADC_GetCommonPathInternalCh>
 8007944:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007946:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800794a:	2b00      	cmp	r3, #0
 800794c:	d013      	beq.n	8007976 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800794e:	4b2a      	ldr	r3, [pc, #168]	@ (80079f8 <ADC_Enable+0x124>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	099b      	lsrs	r3, r3, #6
 8007954:	4a29      	ldr	r2, [pc, #164]	@ (80079fc <ADC_Enable+0x128>)
 8007956:	fba2 2303 	umull	r2, r3, r2, r3
 800795a:	099b      	lsrs	r3, r3, #6
 800795c:	1c5a      	adds	r2, r3, #1
 800795e:	4613      	mov	r3, r2
 8007960:	005b      	lsls	r3, r3, #1
 8007962:	4413      	add	r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007968:	e002      	b.n	8007970 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	3b01      	subs	r3, #1
 800796e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1f9      	bne.n	800796a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007976:	f7fe fc09 	bl	800618c <HAL_GetTick>
 800797a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800797c:	e028      	b.n	80079d0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4618      	mov	r0, r3
 8007984:	f7fe fe00 	bl	8006588 <LL_ADC_IsEnabled>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d104      	bne.n	8007998 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4618      	mov	r0, r3
 8007994:	f7fe fde4 	bl	8006560 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007998:	f7fe fbf8 	bl	800618c <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d914      	bls.n	80079d0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0301 	and.w	r3, r3, #1
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d00d      	beq.n	80079d0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079b8:	f043 0210 	orr.w	r2, r3, #16
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079c4:	f043 0201 	orr.w	r2, r3, #1
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	e007      	b.n	80079e0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0301 	and.w	r3, r3, #1
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d1cf      	bne.n	800797e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80079de:	2300      	movs	r3, #0
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}
 80079e8:	8000003f 	.word	0x8000003f
 80079ec:	50000100 	.word	0x50000100
 80079f0:	50000300 	.word	0x50000300
 80079f4:	50000700 	.word	0x50000700
 80079f8:	200002b8 	.word	0x200002b8
 80079fc:	053e2d63 	.word	0x053e2d63

08007a00 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b084      	sub	sp, #16
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a0c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d14b      	bne.n	8007ab2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0308 	and.w	r3, r3, #8
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d021      	beq.n	8007a78 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f7fe fc85 	bl	8006348 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d032      	beq.n	8007aaa <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d12b      	bne.n	8007aaa <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d11f      	bne.n	8007aaa <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a6e:	f043 0201 	orr.w	r2, r3, #1
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007a76:	e018      	b.n	8007aaa <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d111      	bne.n	8007aaa <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a8a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d105      	bne.n	8007aaa <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aa2:	f043 0201 	orr.w	r2, r3, #1
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7ff faaa 	bl	8007004 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007ab0:	e00e      	b.n	8007ad0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ab6:	f003 0310 	and.w	r3, r3, #16
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d003      	beq.n	8007ac6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f7ff fabe 	bl	8007040 <HAL_ADC_ErrorCallback>
}
 8007ac4:	e004      	b.n	8007ad0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	4798      	blx	r3
}
 8007ad0:	bf00      	nop
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f7ff fa96 	bl	8007018 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007aec:	bf00      	nop
 8007aee:	3710      	adds	r7, #16
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b00:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b12:	f043 0204 	orr.w	r2, r3, #4
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f7ff fa90 	bl	8007040 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007b20:	bf00      	nop
 8007b22:	3710      	adds	r7, #16
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <LL_ADC_IsEnabled>:
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0301 	and.w	r3, r3, #1
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d101      	bne.n	8007b40 <LL_ADC_IsEnabled+0x18>
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e000      	b.n	8007b42 <LL_ADC_IsEnabled+0x1a>
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	370c      	adds	r7, #12
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr

08007b4e <LL_ADC_REG_IsConversionOngoing>:
{
 8007b4e:	b480      	push	{r7}
 8007b50:	b083      	sub	sp, #12
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f003 0304 	and.w	r3, r3, #4
 8007b5e:	2b04      	cmp	r3, #4
 8007b60:	d101      	bne.n	8007b66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007b62:	2301      	movs	r3, #1
 8007b64:	e000      	b.n	8007b68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007b66:	2300      	movs	r3, #0
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8007b90:	bf00      	nop
 8007b92:	370c      	adds	r7, #12
 8007b94:	46bd      	mov	sp, r7
 8007b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9a:	4770      	bx	lr

08007b9c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8007ba4:	bf00      	nop
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8007bb8:	bf00      	nop
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b083      	sub	sp, #12
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8007bcc:	bf00      	nop
 8007bce:	370c      	adds	r7, #12
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007bd8:	b590      	push	{r4, r7, lr}
 8007bda:	b0a1      	sub	sp, #132	@ 0x84
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	e0e7      	b.n	8007dc6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007bfe:	2300      	movs	r3, #0
 8007c00:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007c02:	2300      	movs	r3, #0
 8007c04:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c0e:	d102      	bne.n	8007c16 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007c10:	4b6f      	ldr	r3, [pc, #444]	@ (8007dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007c12:	60bb      	str	r3, [r7, #8]
 8007c14:	e009      	b.n	8007c2a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a6e      	ldr	r2, [pc, #440]	@ (8007dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d102      	bne.n	8007c26 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8007c20:	4b6d      	ldr	r3, [pc, #436]	@ (8007dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007c22:	60bb      	str	r3, [r7, #8]
 8007c24:	e001      	b.n	8007c2a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007c26:	2300      	movs	r3, #0
 8007c28:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10b      	bne.n	8007c48 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c34:	f043 0220 	orr.w	r2, r3, #32
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e0be      	b.n	8007dc6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f7ff ff7f 	bl	8007b4e <LL_ADC_REG_IsConversionOngoing>
 8007c50:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7ff ff79 	bl	8007b4e <LL_ADC_REG_IsConversionOngoing>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	f040 80a0 	bne.w	8007da4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007c64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	f040 809c 	bne.w	8007da4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c74:	d004      	beq.n	8007c80 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a55      	ldr	r2, [pc, #340]	@ (8007dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d101      	bne.n	8007c84 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8007c80:	4b56      	ldr	r3, [pc, #344]	@ (8007ddc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8007c82:	e000      	b.n	8007c86 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8007c84:	4b56      	ldr	r3, [pc, #344]	@ (8007de0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8007c86:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d04b      	beq.n	8007d28 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007c90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	6859      	ldr	r1, [r3, #4]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007ca2:	035b      	lsls	r3, r3, #13
 8007ca4:	430b      	orrs	r3, r1
 8007ca6:	431a      	orrs	r2, r3
 8007ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007caa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cb4:	d004      	beq.n	8007cc0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a45      	ldr	r2, [pc, #276]	@ (8007dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d10f      	bne.n	8007ce0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8007cc0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007cc4:	f7ff ff30 	bl	8007b28 <LL_ADC_IsEnabled>
 8007cc8:	4604      	mov	r4, r0
 8007cca:	4841      	ldr	r0, [pc, #260]	@ (8007dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007ccc:	f7ff ff2c 	bl	8007b28 <LL_ADC_IsEnabled>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	4323      	orrs	r3, r4
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	bf0c      	ite	eq
 8007cd8:	2301      	moveq	r3, #1
 8007cda:	2300      	movne	r3, #0
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	e012      	b.n	8007d06 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8007ce0:	483c      	ldr	r0, [pc, #240]	@ (8007dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007ce2:	f7ff ff21 	bl	8007b28 <LL_ADC_IsEnabled>
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	483b      	ldr	r0, [pc, #236]	@ (8007dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007cea:	f7ff ff1d 	bl	8007b28 <LL_ADC_IsEnabled>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	431c      	orrs	r4, r3
 8007cf2:	483c      	ldr	r0, [pc, #240]	@ (8007de4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007cf4:	f7ff ff18 	bl	8007b28 <LL_ADC_IsEnabled>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	4323      	orrs	r3, r4
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	bf0c      	ite	eq
 8007d00:	2301      	moveq	r3, #1
 8007d02:	2300      	movne	r3, #0
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d056      	beq.n	8007db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007d0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007d12:	f023 030f 	bic.w	r3, r3, #15
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	6811      	ldr	r1, [r2, #0]
 8007d1a:	683a      	ldr	r2, [r7, #0]
 8007d1c:	6892      	ldr	r2, [r2, #8]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	431a      	orrs	r2, r3
 8007d22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d24:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007d26:	e047      	b.n	8007db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007d28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007d30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d32:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d3c:	d004      	beq.n	8007d48 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a23      	ldr	r2, [pc, #140]	@ (8007dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d10f      	bne.n	8007d68 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007d48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007d4c:	f7ff feec 	bl	8007b28 <LL_ADC_IsEnabled>
 8007d50:	4604      	mov	r4, r0
 8007d52:	481f      	ldr	r0, [pc, #124]	@ (8007dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007d54:	f7ff fee8 	bl	8007b28 <LL_ADC_IsEnabled>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	4323      	orrs	r3, r4
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	bf0c      	ite	eq
 8007d60:	2301      	moveq	r3, #1
 8007d62:	2300      	movne	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	e012      	b.n	8007d8e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007d68:	481a      	ldr	r0, [pc, #104]	@ (8007dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007d6a:	f7ff fedd 	bl	8007b28 <LL_ADC_IsEnabled>
 8007d6e:	4604      	mov	r4, r0
 8007d70:	4819      	ldr	r0, [pc, #100]	@ (8007dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007d72:	f7ff fed9 	bl	8007b28 <LL_ADC_IsEnabled>
 8007d76:	4603      	mov	r3, r0
 8007d78:	431c      	orrs	r4, r3
 8007d7a:	481a      	ldr	r0, [pc, #104]	@ (8007de4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007d7c:	f7ff fed4 	bl	8007b28 <LL_ADC_IsEnabled>
 8007d80:	4603      	mov	r3, r0
 8007d82:	4323      	orrs	r3, r4
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	bf0c      	ite	eq
 8007d88:	2301      	moveq	r3, #1
 8007d8a:	2300      	movne	r3, #0
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d012      	beq.n	8007db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007d92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d94:	689b      	ldr	r3, [r3, #8]
 8007d96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007d9a:	f023 030f 	bic.w	r3, r3, #15
 8007d9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007da0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007da2:	e009      	b.n	8007db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007da8:	f043 0220 	orr.w	r2, r3, #32
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007db6:	e000      	b.n	8007dba <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007db8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007dc2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3784      	adds	r7, #132	@ 0x84
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd90      	pop	{r4, r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	50000100 	.word	0x50000100
 8007dd4:	50000400 	.word	0x50000400
 8007dd8:	50000500 	.word	0x50000500
 8007ddc:	50000300 	.word	0x50000300
 8007de0:	50000700 	.word	0x50000700
 8007de4:	50000600 	.word	0x50000600

08007de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f003 0307 	and.w	r3, r3, #7
 8007df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007df8:	4b0c      	ldr	r3, [pc, #48]	@ (8007e2c <__NVIC_SetPriorityGrouping+0x44>)
 8007dfa:	68db      	ldr	r3, [r3, #12]
 8007dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007e04:	4013      	ands	r3, r2
 8007e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007e1a:	4a04      	ldr	r2, [pc, #16]	@ (8007e2c <__NVIC_SetPriorityGrouping+0x44>)
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	60d3      	str	r3, [r2, #12]
}
 8007e20:	bf00      	nop
 8007e22:	3714      	adds	r7, #20
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr
 8007e2c:	e000ed00 	.word	0xe000ed00

08007e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007e30:	b480      	push	{r7}
 8007e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007e34:	4b04      	ldr	r3, [pc, #16]	@ (8007e48 <__NVIC_GetPriorityGrouping+0x18>)
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	0a1b      	lsrs	r3, r3, #8
 8007e3a:	f003 0307 	and.w	r3, r3, #7
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr
 8007e48:	e000ed00 	.word	0xe000ed00

08007e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	4603      	mov	r3, r0
 8007e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	db0b      	blt.n	8007e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e5e:	79fb      	ldrb	r3, [r7, #7]
 8007e60:	f003 021f 	and.w	r2, r3, #31
 8007e64:	4907      	ldr	r1, [pc, #28]	@ (8007e84 <__NVIC_EnableIRQ+0x38>)
 8007e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e6a:	095b      	lsrs	r3, r3, #5
 8007e6c:	2001      	movs	r0, #1
 8007e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8007e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007e76:	bf00      	nop
 8007e78:	370c      	adds	r7, #12
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	e000e100 	.word	0xe000e100

08007e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	4603      	mov	r3, r0
 8007e90:	6039      	str	r1, [r7, #0]
 8007e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	db0a      	blt.n	8007eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	b2da      	uxtb	r2, r3
 8007ea0:	490c      	ldr	r1, [pc, #48]	@ (8007ed4 <__NVIC_SetPriority+0x4c>)
 8007ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ea6:	0112      	lsls	r2, r2, #4
 8007ea8:	b2d2      	uxtb	r2, r2
 8007eaa:	440b      	add	r3, r1
 8007eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007eb0:	e00a      	b.n	8007ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	b2da      	uxtb	r2, r3
 8007eb6:	4908      	ldr	r1, [pc, #32]	@ (8007ed8 <__NVIC_SetPriority+0x50>)
 8007eb8:	79fb      	ldrb	r3, [r7, #7]
 8007eba:	f003 030f 	and.w	r3, r3, #15
 8007ebe:	3b04      	subs	r3, #4
 8007ec0:	0112      	lsls	r2, r2, #4
 8007ec2:	b2d2      	uxtb	r2, r2
 8007ec4:	440b      	add	r3, r1
 8007ec6:	761a      	strb	r2, [r3, #24]
}
 8007ec8:	bf00      	nop
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr
 8007ed4:	e000e100 	.word	0xe000e100
 8007ed8:	e000ed00 	.word	0xe000ed00

08007edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b089      	sub	sp, #36	@ 0x24
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f003 0307 	and.w	r3, r3, #7
 8007eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007ef0:	69fb      	ldr	r3, [r7, #28]
 8007ef2:	f1c3 0307 	rsb	r3, r3, #7
 8007ef6:	2b04      	cmp	r3, #4
 8007ef8:	bf28      	it	cs
 8007efa:	2304      	movcs	r3, #4
 8007efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	3304      	adds	r3, #4
 8007f02:	2b06      	cmp	r3, #6
 8007f04:	d902      	bls.n	8007f0c <NVIC_EncodePriority+0x30>
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	3b03      	subs	r3, #3
 8007f0a:	e000      	b.n	8007f0e <NVIC_EncodePriority+0x32>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f10:	f04f 32ff 	mov.w	r2, #4294967295
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	fa02 f303 	lsl.w	r3, r2, r3
 8007f1a:	43da      	mvns	r2, r3
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	401a      	ands	r2, r3
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007f24:	f04f 31ff 	mov.w	r1, #4294967295
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007f2e:	43d9      	mvns	r1, r3
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007f34:	4313      	orrs	r3, r2
         );
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3724      	adds	r7, #36	@ 0x24
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
	...

08007f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b082      	sub	sp, #8
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f54:	d301      	bcc.n	8007f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007f56:	2301      	movs	r3, #1
 8007f58:	e00f      	b.n	8007f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8007f84 <SysTick_Config+0x40>)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007f62:	210f      	movs	r1, #15
 8007f64:	f04f 30ff 	mov.w	r0, #4294967295
 8007f68:	f7ff ff8e 	bl	8007e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007f6c:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <SysTick_Config+0x40>)
 8007f6e:	2200      	movs	r2, #0
 8007f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007f72:	4b04      	ldr	r3, [pc, #16]	@ (8007f84 <SysTick_Config+0x40>)
 8007f74:	2207      	movs	r2, #7
 8007f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	3708      	adds	r7, #8
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	bf00      	nop
 8007f84:	e000e010 	.word	0xe000e010

08007f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f7ff ff29 	bl	8007de8 <__NVIC_SetPriorityGrouping>
}
 8007f96:	bf00      	nop
 8007f98:	3708      	adds	r7, #8
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bd80      	pop	{r7, pc}

08007f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007f9e:	b580      	push	{r7, lr}
 8007fa0:	b086      	sub	sp, #24
 8007fa2:	af00      	add	r7, sp, #0
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	60b9      	str	r1, [r7, #8]
 8007fa8:	607a      	str	r2, [r7, #4]
 8007faa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007fac:	f7ff ff40 	bl	8007e30 <__NVIC_GetPriorityGrouping>
 8007fb0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007fb2:	687a      	ldr	r2, [r7, #4]
 8007fb4:	68b9      	ldr	r1, [r7, #8]
 8007fb6:	6978      	ldr	r0, [r7, #20]
 8007fb8:	f7ff ff90 	bl	8007edc <NVIC_EncodePriority>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f7ff ff5f 	bl	8007e88 <__NVIC_SetPriority>
}
 8007fca:	bf00      	nop
 8007fcc:	3718      	adds	r7, #24
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b082      	sub	sp, #8
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	4603      	mov	r3, r0
 8007fda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f7ff ff33 	bl	8007e4c <__NVIC_EnableIRQ>
}
 8007fe6:	bf00      	nop
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b082      	sub	sp, #8
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f7ff ffa4 	bl	8007f44 <SysTick_Config>
 8007ffc:	4603      	mov	r3, r0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3708      	adds	r7, #8
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
	...

08008008 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b084      	sub	sp, #16
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d101      	bne.n	800801a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e08d      	b.n	8008136 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	461a      	mov	r2, r3
 8008020:	4b47      	ldr	r3, [pc, #284]	@ (8008140 <HAL_DMA_Init+0x138>)
 8008022:	429a      	cmp	r2, r3
 8008024:	d80f      	bhi.n	8008046 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	461a      	mov	r2, r3
 800802c:	4b45      	ldr	r3, [pc, #276]	@ (8008144 <HAL_DMA_Init+0x13c>)
 800802e:	4413      	add	r3, r2
 8008030:	4a45      	ldr	r2, [pc, #276]	@ (8008148 <HAL_DMA_Init+0x140>)
 8008032:	fba2 2303 	umull	r2, r3, r2, r3
 8008036:	091b      	lsrs	r3, r3, #4
 8008038:	009a      	lsls	r2, r3, #2
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a42      	ldr	r2, [pc, #264]	@ (800814c <HAL_DMA_Init+0x144>)
 8008042:	641a      	str	r2, [r3, #64]	@ 0x40
 8008044:	e00e      	b.n	8008064 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	461a      	mov	r2, r3
 800804c:	4b40      	ldr	r3, [pc, #256]	@ (8008150 <HAL_DMA_Init+0x148>)
 800804e:	4413      	add	r3, r2
 8008050:	4a3d      	ldr	r2, [pc, #244]	@ (8008148 <HAL_DMA_Init+0x140>)
 8008052:	fba2 2303 	umull	r2, r3, r2, r3
 8008056:	091b      	lsrs	r3, r3, #4
 8008058:	009a      	lsls	r2, r3, #2
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a3c      	ldr	r2, [pc, #240]	@ (8008154 <HAL_DMA_Init+0x14c>)
 8008062:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2202      	movs	r2, #2
 8008068:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800807a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800807e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8008088:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	691b      	ldr	r3, [r3, #16]
 800808e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008094:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	699b      	ldr	r3, [r3, #24]
 800809a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68fa      	ldr	r2, [r7, #12]
 80080b4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 fa76 	bl	80085a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080c4:	d102      	bne.n	80080cc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685a      	ldr	r2, [r3, #4]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080d4:	b2d2      	uxtb	r2, r2
 80080d6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80080e0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d010      	beq.n	800810c <HAL_DMA_Init+0x104>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	2b04      	cmp	r3, #4
 80080f0:	d80c      	bhi.n	800810c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 fa96 	bl	8008624 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080fc:	2200      	movs	r2, #0
 80080fe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008108:	605a      	str	r2, [r3, #4]
 800810a:	e008      	b.n	800811e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	40020407 	.word	0x40020407
 8008144:	bffdfff8 	.word	0xbffdfff8
 8008148:	cccccccd 	.word	0xcccccccd
 800814c:	40020000 	.word	0x40020000
 8008150:	bffdfbf8 	.word	0xbffdfbf8
 8008154:	40020400 	.word	0x40020400

08008158 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
 8008164:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008166:	2300      	movs	r3, #0
 8008168:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008170:	2b01      	cmp	r3, #1
 8008172:	d101      	bne.n	8008178 <HAL_DMA_Start_IT+0x20>
 8008174:	2302      	movs	r3, #2
 8008176:	e066      	b.n	8008246 <HAL_DMA_Start_IT+0xee>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008186:	b2db      	uxtb	r3, r3
 8008188:	2b01      	cmp	r3, #1
 800818a:	d155      	bne.n	8008238 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2202      	movs	r2, #2
 8008190:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f022 0201 	bic.w	r2, r2, #1
 80081a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	68b9      	ldr	r1, [r7, #8]
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f000 f9bb 	bl	800852c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d008      	beq.n	80081d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f042 020e 	orr.w	r2, r2, #14
 80081cc:	601a      	str	r2, [r3, #0]
 80081ce:	e00f      	b.n	80081f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f022 0204 	bic.w	r2, r2, #4
 80081de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f042 020a 	orr.w	r2, r2, #10
 80081ee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d007      	beq.n	800820e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008202:	681a      	ldr	r2, [r3, #0]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008208:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800820c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008212:	2b00      	cmp	r3, #0
 8008214:	d007      	beq.n	8008226 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008220:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008224:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f042 0201 	orr.w	r2, r2, #1
 8008234:	601a      	str	r2, [r3, #0]
 8008236:	e005      	b.n	8008244 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008240:	2302      	movs	r3, #2
 8008242:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008244:	7dfb      	ldrb	r3, [r7, #23]
}
 8008246:	4618      	mov	r0, r3
 8008248:	3718      	adds	r7, #24
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800824e:	b480      	push	{r7}
 8008250:	b085      	sub	sp, #20
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b02      	cmp	r3, #2
 8008264:	d005      	beq.n	8008272 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2204      	movs	r2, #4
 800826a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	73fb      	strb	r3, [r7, #15]
 8008270:	e037      	b.n	80082e2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f022 020e 	bic.w	r2, r2, #14
 8008280:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800828c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008290:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f022 0201 	bic.w	r2, r2, #1
 80082a0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082a6:	f003 021f 	and.w	r2, r3, #31
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ae:	2101      	movs	r1, #1
 80082b0:	fa01 f202 	lsl.w	r2, r1, r2
 80082b4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80082be:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00c      	beq.n	80082e2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082d6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80082e0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2201      	movs	r2, #1
 80082e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80082f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3714      	adds	r7, #20
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008308:	2300      	movs	r3, #0
 800830a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008312:	b2db      	uxtb	r3, r3
 8008314:	2b02      	cmp	r3, #2
 8008316:	d00d      	beq.n	8008334 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2204      	movs	r2, #4
 800831c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2201      	movs	r2, #1
 8008322:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	73fb      	strb	r3, [r7, #15]
 8008332:	e047      	b.n	80083c4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f022 020e 	bic.w	r2, r2, #14
 8008342:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f022 0201 	bic.w	r2, r2, #1
 8008352:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800835e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008362:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008368:	f003 021f 	and.w	r2, r3, #31
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008370:	2101      	movs	r1, #1
 8008372:	fa01 f202 	lsl.w	r2, r1, r2
 8008376:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008380:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00c      	beq.n	80083a4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008398:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80083a2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d003      	beq.n	80083c4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	4798      	blx	r3
    }
  }
  return status;
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3710      	adds	r7, #16
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b084      	sub	sp, #16
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ea:	f003 031f 	and.w	r3, r3, #31
 80083ee:	2204      	movs	r2, #4
 80083f0:	409a      	lsls	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	4013      	ands	r3, r2
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d026      	beq.n	8008448 <HAL_DMA_IRQHandler+0x7a>
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	f003 0304 	and.w	r3, r3, #4
 8008400:	2b00      	cmp	r3, #0
 8008402:	d021      	beq.n	8008448 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0320 	and.w	r3, r3, #32
 800840e:	2b00      	cmp	r3, #0
 8008410:	d107      	bne.n	8008422 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f022 0204 	bic.w	r2, r2, #4
 8008420:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008426:	f003 021f 	and.w	r2, r3, #31
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842e:	2104      	movs	r1, #4
 8008430:	fa01 f202 	lsl.w	r2, r1, r2
 8008434:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800843a:	2b00      	cmp	r3, #0
 800843c:	d071      	beq.n	8008522 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008446:	e06c      	b.n	8008522 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800844c:	f003 031f 	and.w	r3, r3, #31
 8008450:	2202      	movs	r2, #2
 8008452:	409a      	lsls	r2, r3
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	4013      	ands	r3, r2
 8008458:	2b00      	cmp	r3, #0
 800845a:	d02e      	beq.n	80084ba <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	f003 0302 	and.w	r3, r3, #2
 8008462:	2b00      	cmp	r3, #0
 8008464:	d029      	beq.n	80084ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f003 0320 	and.w	r3, r3, #32
 8008470:	2b00      	cmp	r3, #0
 8008472:	d10b      	bne.n	800848c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f022 020a 	bic.w	r2, r2, #10
 8008482:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008490:	f003 021f 	and.w	r2, r3, #31
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008498:	2102      	movs	r1, #2
 800849a:	fa01 f202 	lsl.w	r2, r1, r2
 800849e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d038      	beq.n	8008522 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80084b8:	e033      	b.n	8008522 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084be:	f003 031f 	and.w	r3, r3, #31
 80084c2:	2208      	movs	r2, #8
 80084c4:	409a      	lsls	r2, r3
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	4013      	ands	r3, r2
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d02a      	beq.n	8008524 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	f003 0308 	and.w	r3, r3, #8
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d025      	beq.n	8008524 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f022 020e 	bic.w	r2, r2, #14
 80084e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084ec:	f003 021f 	and.w	r2, r3, #31
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f4:	2101      	movs	r1, #1
 80084f6:	fa01 f202 	lsl.w	r2, r1, r2
 80084fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2201      	movs	r2, #1
 8008506:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008516:	2b00      	cmp	r3, #0
 8008518:	d004      	beq.n	8008524 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008522:	bf00      	nop
 8008524:	bf00      	nop
}
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800852c:	b480      	push	{r7}
 800852e:	b085      	sub	sp, #20
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	607a      	str	r2, [r7, #4]
 8008538:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008542:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008548:	2b00      	cmp	r3, #0
 800854a:	d004      	beq.n	8008556 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008550:	68fa      	ldr	r2, [r7, #12]
 8008552:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008554:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800855a:	f003 021f 	and.w	r2, r3, #31
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008562:	2101      	movs	r1, #1
 8008564:	fa01 f202 	lsl.w	r2, r1, r2
 8008568:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	683a      	ldr	r2, [r7, #0]
 8008570:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	689b      	ldr	r3, [r3, #8]
 8008576:	2b10      	cmp	r3, #16
 8008578:	d108      	bne.n	800858c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	68ba      	ldr	r2, [r7, #8]
 8008588:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800858a:	e007      	b.n	800859c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68ba      	ldr	r2, [r7, #8]
 8008592:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	60da      	str	r2, [r3, #12]
}
 800859c:	bf00      	nop
 800859e:	3714      	adds	r7, #20
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	461a      	mov	r2, r3
 80085b6:	4b16      	ldr	r3, [pc, #88]	@ (8008610 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80085b8:	429a      	cmp	r2, r3
 80085ba:	d802      	bhi.n	80085c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80085bc:	4b15      	ldr	r3, [pc, #84]	@ (8008614 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80085be:	617b      	str	r3, [r7, #20]
 80085c0:	e001      	b.n	80085c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80085c2:	4b15      	ldr	r3, [pc, #84]	@ (8008618 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80085c4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	3b08      	subs	r3, #8
 80085d2:	4a12      	ldr	r2, [pc, #72]	@ (800861c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80085d4:	fba2 2303 	umull	r2, r3, r2, r3
 80085d8:	091b      	lsrs	r3, r3, #4
 80085da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085e0:	089b      	lsrs	r3, r3, #2
 80085e2:	009a      	lsls	r2, r3, #2
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	4413      	add	r3, r2
 80085e8:	461a      	mov	r2, r3
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a0b      	ldr	r2, [pc, #44]	@ (8008620 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80085f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f003 031f 	and.w	r3, r3, #31
 80085fa:	2201      	movs	r2, #1
 80085fc:	409a      	lsls	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008602:	bf00      	nop
 8008604:	371c      	adds	r7, #28
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop
 8008610:	40020407 	.word	0x40020407
 8008614:	40020800 	.word	0x40020800
 8008618:	40020820 	.word	0x40020820
 800861c:	cccccccd 	.word	0xcccccccd
 8008620:	40020880 	.word	0x40020880

08008624 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008624:	b480      	push	{r7}
 8008626:	b085      	sub	sp, #20
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	b2db      	uxtb	r3, r3
 8008632:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	4b0b      	ldr	r3, [pc, #44]	@ (8008664 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008638:	4413      	add	r3, r2
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	461a      	mov	r2, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a08      	ldr	r2, [pc, #32]	@ (8008668 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008646:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	3b01      	subs	r3, #1
 800864c:	f003 031f 	and.w	r3, r3, #31
 8008650:	2201      	movs	r2, #1
 8008652:	409a      	lsls	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008658:	bf00      	nop
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr
 8008664:	1000823f 	.word	0x1000823f
 8008668:	40020940 	.word	0x40020940

0800866c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800866c:	b480      	push	{r7}
 800866e:	b087      	sub	sp, #28
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008676:	2300      	movs	r3, #0
 8008678:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800867a:	e15a      	b.n	8008932 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	2101      	movs	r1, #1
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	fa01 f303 	lsl.w	r3, r1, r3
 8008688:	4013      	ands	r3, r2
 800868a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2b00      	cmp	r3, #0
 8008690:	f000 814c 	beq.w	800892c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	f003 0303 	and.w	r3, r3, #3
 800869c:	2b01      	cmp	r3, #1
 800869e:	d005      	beq.n	80086ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d130      	bne.n	800870e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	005b      	lsls	r3, r3, #1
 80086b6:	2203      	movs	r2, #3
 80086b8:	fa02 f303 	lsl.w	r3, r2, r3
 80086bc:	43db      	mvns	r3, r3
 80086be:	693a      	ldr	r2, [r7, #16]
 80086c0:	4013      	ands	r3, r2
 80086c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	68da      	ldr	r2, [r3, #12]
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	005b      	lsls	r3, r3, #1
 80086cc:	fa02 f303 	lsl.w	r3, r2, r3
 80086d0:	693a      	ldr	r2, [r7, #16]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80086e2:	2201      	movs	r2, #1
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	fa02 f303 	lsl.w	r3, r2, r3
 80086ea:	43db      	mvns	r3, r3
 80086ec:	693a      	ldr	r2, [r7, #16]
 80086ee:	4013      	ands	r3, r2
 80086f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	091b      	lsrs	r3, r3, #4
 80086f8:	f003 0201 	and.w	r2, r3, #1
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008702:	693a      	ldr	r2, [r7, #16]
 8008704:	4313      	orrs	r3, r2
 8008706:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	693a      	ldr	r2, [r7, #16]
 800870c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	f003 0303 	and.w	r3, r3, #3
 8008716:	2b03      	cmp	r3, #3
 8008718:	d017      	beq.n	800874a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	005b      	lsls	r3, r3, #1
 8008724:	2203      	movs	r2, #3
 8008726:	fa02 f303 	lsl.w	r3, r2, r3
 800872a:	43db      	mvns	r3, r3
 800872c:	693a      	ldr	r2, [r7, #16]
 800872e:	4013      	ands	r3, r2
 8008730:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	005b      	lsls	r3, r3, #1
 800873a:	fa02 f303 	lsl.w	r3, r2, r3
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	4313      	orrs	r3, r2
 8008742:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	693a      	ldr	r2, [r7, #16]
 8008748:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	f003 0303 	and.w	r3, r3, #3
 8008752:	2b02      	cmp	r3, #2
 8008754:	d123      	bne.n	800879e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	08da      	lsrs	r2, r3, #3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	3208      	adds	r2, #8
 800875e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008762:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	f003 0307 	and.w	r3, r3, #7
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	220f      	movs	r2, #15
 800876e:	fa02 f303 	lsl.w	r3, r2, r3
 8008772:	43db      	mvns	r3, r3
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	4013      	ands	r3, r2
 8008778:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	691a      	ldr	r2, [r3, #16]
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	f003 0307 	and.w	r3, r3, #7
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	fa02 f303 	lsl.w	r3, r2, r3
 800878a:	693a      	ldr	r2, [r7, #16]
 800878c:	4313      	orrs	r3, r2
 800878e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	08da      	lsrs	r2, r3, #3
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	3208      	adds	r2, #8
 8008798:	6939      	ldr	r1, [r7, #16]
 800879a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	005b      	lsls	r3, r3, #1
 80087a8:	2203      	movs	r2, #3
 80087aa:	fa02 f303 	lsl.w	r3, r2, r3
 80087ae:	43db      	mvns	r3, r3
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	4013      	ands	r3, r2
 80087b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	f003 0203 	and.w	r2, r3, #3
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	005b      	lsls	r3, r3, #1
 80087c2:	fa02 f303 	lsl.w	r3, r2, r3
 80087c6:	693a      	ldr	r2, [r7, #16]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f000 80a6 	beq.w	800892c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80087e0:	4b5b      	ldr	r3, [pc, #364]	@ (8008950 <HAL_GPIO_Init+0x2e4>)
 80087e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087e4:	4a5a      	ldr	r2, [pc, #360]	@ (8008950 <HAL_GPIO_Init+0x2e4>)
 80087e6:	f043 0301 	orr.w	r3, r3, #1
 80087ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80087ec:	4b58      	ldr	r3, [pc, #352]	@ (8008950 <HAL_GPIO_Init+0x2e4>)
 80087ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087f0:	f003 0301 	and.w	r3, r3, #1
 80087f4:	60bb      	str	r3, [r7, #8]
 80087f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80087f8:	4a56      	ldr	r2, [pc, #344]	@ (8008954 <HAL_GPIO_Init+0x2e8>)
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	089b      	lsrs	r3, r3, #2
 80087fe:	3302      	adds	r3, #2
 8008800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008804:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	f003 0303 	and.w	r3, r3, #3
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	220f      	movs	r2, #15
 8008810:	fa02 f303 	lsl.w	r3, r2, r3
 8008814:	43db      	mvns	r3, r3
 8008816:	693a      	ldr	r2, [r7, #16]
 8008818:	4013      	ands	r3, r2
 800881a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008822:	d01f      	beq.n	8008864 <HAL_GPIO_Init+0x1f8>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a4c      	ldr	r2, [pc, #304]	@ (8008958 <HAL_GPIO_Init+0x2ec>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d019      	beq.n	8008860 <HAL_GPIO_Init+0x1f4>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a4b      	ldr	r2, [pc, #300]	@ (800895c <HAL_GPIO_Init+0x2f0>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d013      	beq.n	800885c <HAL_GPIO_Init+0x1f0>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a4a      	ldr	r2, [pc, #296]	@ (8008960 <HAL_GPIO_Init+0x2f4>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d00d      	beq.n	8008858 <HAL_GPIO_Init+0x1ec>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a49      	ldr	r2, [pc, #292]	@ (8008964 <HAL_GPIO_Init+0x2f8>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d007      	beq.n	8008854 <HAL_GPIO_Init+0x1e8>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4a48      	ldr	r2, [pc, #288]	@ (8008968 <HAL_GPIO_Init+0x2fc>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d101      	bne.n	8008850 <HAL_GPIO_Init+0x1e4>
 800884c:	2305      	movs	r3, #5
 800884e:	e00a      	b.n	8008866 <HAL_GPIO_Init+0x1fa>
 8008850:	2306      	movs	r3, #6
 8008852:	e008      	b.n	8008866 <HAL_GPIO_Init+0x1fa>
 8008854:	2304      	movs	r3, #4
 8008856:	e006      	b.n	8008866 <HAL_GPIO_Init+0x1fa>
 8008858:	2303      	movs	r3, #3
 800885a:	e004      	b.n	8008866 <HAL_GPIO_Init+0x1fa>
 800885c:	2302      	movs	r3, #2
 800885e:	e002      	b.n	8008866 <HAL_GPIO_Init+0x1fa>
 8008860:	2301      	movs	r3, #1
 8008862:	e000      	b.n	8008866 <HAL_GPIO_Init+0x1fa>
 8008864:	2300      	movs	r3, #0
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	f002 0203 	and.w	r2, r2, #3
 800886c:	0092      	lsls	r2, r2, #2
 800886e:	4093      	lsls	r3, r2
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	4313      	orrs	r3, r2
 8008874:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008876:	4937      	ldr	r1, [pc, #220]	@ (8008954 <HAL_GPIO_Init+0x2e8>)
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	089b      	lsrs	r3, r3, #2
 800887c:	3302      	adds	r3, #2
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008884:	4b39      	ldr	r3, [pc, #228]	@ (800896c <HAL_GPIO_Init+0x300>)
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	43db      	mvns	r3, r3
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	4013      	ands	r3, r2
 8008892:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d003      	beq.n	80088a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80088a0:	693a      	ldr	r2, [r7, #16]
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80088a8:	4a30      	ldr	r2, [pc, #192]	@ (800896c <HAL_GPIO_Init+0x300>)
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80088ae:	4b2f      	ldr	r3, [pc, #188]	@ (800896c <HAL_GPIO_Init+0x300>)
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	43db      	mvns	r3, r3
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	4013      	ands	r3, r2
 80088bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d003      	beq.n	80088d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80088ca:	693a      	ldr	r2, [r7, #16]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80088d2:	4a26      	ldr	r2, [pc, #152]	@ (800896c <HAL_GPIO_Init+0x300>)
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80088d8:	4b24      	ldr	r3, [pc, #144]	@ (800896c <HAL_GPIO_Init+0x300>)
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	43db      	mvns	r3, r3
 80088e2:	693a      	ldr	r2, [r7, #16]
 80088e4:	4013      	ands	r3, r2
 80088e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d003      	beq.n	80088fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80088f4:	693a      	ldr	r2, [r7, #16]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80088fc:	4a1b      	ldr	r2, [pc, #108]	@ (800896c <HAL_GPIO_Init+0x300>)
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008902:	4b1a      	ldr	r3, [pc, #104]	@ (800896c <HAL_GPIO_Init+0x300>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	43db      	mvns	r3, r3
 800890c:	693a      	ldr	r2, [r7, #16]
 800890e:	4013      	ands	r3, r2
 8008910:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800891a:	2b00      	cmp	r3, #0
 800891c:	d003      	beq.n	8008926 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	4313      	orrs	r3, r2
 8008924:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008926:	4a11      	ldr	r2, [pc, #68]	@ (800896c <HAL_GPIO_Init+0x300>)
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	3301      	adds	r3, #1
 8008930:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	fa22 f303 	lsr.w	r3, r2, r3
 800893c:	2b00      	cmp	r3, #0
 800893e:	f47f ae9d 	bne.w	800867c <HAL_GPIO_Init+0x10>
  }
}
 8008942:	bf00      	nop
 8008944:	bf00      	nop
 8008946:	371c      	adds	r7, #28
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr
 8008950:	40021000 	.word	0x40021000
 8008954:	40010000 	.word	0x40010000
 8008958:	48000400 	.word	0x48000400
 800895c:	48000800 	.word	0x48000800
 8008960:	48000c00 	.word	0x48000c00
 8008964:	48001000 	.word	0x48001000
 8008968:	48001400 	.word	0x48001400
 800896c:	40010400 	.word	0x40010400

08008970 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008970:	b480      	push	{r7}
 8008972:	b085      	sub	sp, #20
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	460b      	mov	r3, r1
 800897a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	691a      	ldr	r2, [r3, #16]
 8008980:	887b      	ldrh	r3, [r7, #2]
 8008982:	4013      	ands	r3, r2
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008988:	2301      	movs	r3, #1
 800898a:	73fb      	strb	r3, [r7, #15]
 800898c:	e001      	b.n	8008992 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800898e:	2300      	movs	r3, #0
 8008990:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008992:	7bfb      	ldrb	r3, [r7, #15]
}
 8008994:	4618      	mov	r0, r3
 8008996:	3714      	adds	r7, #20
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	460b      	mov	r3, r1
 80089aa:	807b      	strh	r3, [r7, #2]
 80089ac:	4613      	mov	r3, r2
 80089ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80089b0:	787b      	ldrb	r3, [r7, #1]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d003      	beq.n	80089be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80089b6:	887a      	ldrh	r2, [r7, #2]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80089bc:	e002      	b.n	80089c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80089be:	887a      	ldrh	r2, [r7, #2]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	4603      	mov	r3, r0
 80089d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80089da:	4b08      	ldr	r3, [pc, #32]	@ (80089fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80089dc:	695a      	ldr	r2, [r3, #20]
 80089de:	88fb      	ldrh	r3, [r7, #6]
 80089e0:	4013      	ands	r3, r2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d006      	beq.n	80089f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80089e6:	4a05      	ldr	r2, [pc, #20]	@ (80089fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80089e8:	88fb      	ldrh	r3, [r7, #6]
 80089ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80089ec:	88fb      	ldrh	r3, [r7, #6]
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7fb feee 	bl	80047d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80089f4:	bf00      	nop
 80089f6:	3708      	adds	r7, #8
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	40010400 	.word	0x40010400

08008a00 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d141      	bne.n	8008a92 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a0e:	4b4b      	ldr	r3, [pc, #300]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008a16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a1a:	d131      	bne.n	8008a80 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a1c:	4b47      	ldr	r3, [pc, #284]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a22:	4a46      	ldr	r2, [pc, #280]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008a2c:	4b43      	ldr	r3, [pc, #268]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008a34:	4a41      	ldr	r2, [pc, #260]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a3a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008a3c:	4b40      	ldr	r3, [pc, #256]	@ (8008b40 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2232      	movs	r2, #50	@ 0x32
 8008a42:	fb02 f303 	mul.w	r3, r2, r3
 8008a46:	4a3f      	ldr	r2, [pc, #252]	@ (8008b44 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008a48:	fba2 2303 	umull	r2, r3, r2, r3
 8008a4c:	0c9b      	lsrs	r3, r3, #18
 8008a4e:	3301      	adds	r3, #1
 8008a50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008a52:	e002      	b.n	8008a5a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	3b01      	subs	r3, #1
 8008a58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008a5a:	4b38      	ldr	r3, [pc, #224]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a66:	d102      	bne.n	8008a6e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1f2      	bne.n	8008a54 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008a6e:	4b33      	ldr	r3, [pc, #204]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a7a:	d158      	bne.n	8008b2e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008a7c:	2303      	movs	r3, #3
 8008a7e:	e057      	b.n	8008b30 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a80:	4b2e      	ldr	r3, [pc, #184]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a86:	4a2d      	ldr	r2, [pc, #180]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008a90:	e04d      	b.n	8008b2e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a98:	d141      	bne.n	8008b1e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a9a:	4b28      	ldr	r3, [pc, #160]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008aa6:	d131      	bne.n	8008b0c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008aa8:	4b24      	ldr	r3, [pc, #144]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aae:	4a23      	ldr	r2, [pc, #140]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ab4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008ab8:	4b20      	ldr	r3, [pc, #128]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008ac0:	4a1e      	ldr	r2, [pc, #120]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ac2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008ac6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008ac8:	4b1d      	ldr	r3, [pc, #116]	@ (8008b40 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2232      	movs	r2, #50	@ 0x32
 8008ace:	fb02 f303 	mul.w	r3, r2, r3
 8008ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8008b44 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ad8:	0c9b      	lsrs	r3, r3, #18
 8008ada:	3301      	adds	r3, #1
 8008adc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ade:	e002      	b.n	8008ae6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ae6:	4b15      	ldr	r3, [pc, #84]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ae8:	695b      	ldr	r3, [r3, #20]
 8008aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008af2:	d102      	bne.n	8008afa <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1f2      	bne.n	8008ae0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008afa:	4b10      	ldr	r3, [pc, #64]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b06:	d112      	bne.n	8008b2e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008b08:	2303      	movs	r3, #3
 8008b0a:	e011      	b.n	8008b30 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b12:	4a0a      	ldr	r2, [pc, #40]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008b1c:	e007      	b.n	8008b2e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008b1e:	4b07      	ldr	r3, [pc, #28]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008b26:	4a05      	ldr	r2, [pc, #20]	@ (8008b3c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b28:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008b2c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3714      	adds	r7, #20
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr
 8008b3c:	40007000 	.word	0x40007000
 8008b40:	200002b8 	.word	0x200002b8
 8008b44:	431bde83 	.word	0x431bde83

08008b48 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008b4c:	4b05      	ldr	r3, [pc, #20]	@ (8008b64 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008b4e:	689b      	ldr	r3, [r3, #8]
 8008b50:	4a04      	ldr	r2, [pc, #16]	@ (8008b64 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008b56:	6093      	str	r3, [r2, #8]
}
 8008b58:	bf00      	nop
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	40007000 	.word	0x40007000

08008b68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b088      	sub	sp, #32
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d101      	bne.n	8008b7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	e2fe      	b.n	8009178 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d075      	beq.n	8008c72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b86:	4b97      	ldr	r3, [pc, #604]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	f003 030c 	and.w	r3, r3, #12
 8008b8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008b90:	4b94      	ldr	r3, [pc, #592]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008b92:	68db      	ldr	r3, [r3, #12]
 8008b94:	f003 0303 	and.w	r3, r3, #3
 8008b98:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	2b0c      	cmp	r3, #12
 8008b9e:	d102      	bne.n	8008ba6 <HAL_RCC_OscConfig+0x3e>
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	2b03      	cmp	r3, #3
 8008ba4:	d002      	beq.n	8008bac <HAL_RCC_OscConfig+0x44>
 8008ba6:	69bb      	ldr	r3, [r7, #24]
 8008ba8:	2b08      	cmp	r3, #8
 8008baa:	d10b      	bne.n	8008bc4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bac:	4b8d      	ldr	r3, [pc, #564]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d05b      	beq.n	8008c70 <HAL_RCC_OscConfig+0x108>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d157      	bne.n	8008c70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e2d9      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bcc:	d106      	bne.n	8008bdc <HAL_RCC_OscConfig+0x74>
 8008bce:	4b85      	ldr	r3, [pc, #532]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a84      	ldr	r2, [pc, #528]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bd8:	6013      	str	r3, [r2, #0]
 8008bda:	e01d      	b.n	8008c18 <HAL_RCC_OscConfig+0xb0>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008be4:	d10c      	bne.n	8008c00 <HAL_RCC_OscConfig+0x98>
 8008be6:	4b7f      	ldr	r3, [pc, #508]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a7e      	ldr	r2, [pc, #504]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008bf0:	6013      	str	r3, [r2, #0]
 8008bf2:	4b7c      	ldr	r3, [pc, #496]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a7b      	ldr	r2, [pc, #492]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bfc:	6013      	str	r3, [r2, #0]
 8008bfe:	e00b      	b.n	8008c18 <HAL_RCC_OscConfig+0xb0>
 8008c00:	4b78      	ldr	r3, [pc, #480]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a77      	ldr	r2, [pc, #476]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c0a:	6013      	str	r3, [r2, #0]
 8008c0c:	4b75      	ldr	r3, [pc, #468]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a74      	ldr	r2, [pc, #464]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d013      	beq.n	8008c48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c20:	f7fd fab4 	bl	800618c <HAL_GetTick>
 8008c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c26:	e008      	b.n	8008c3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c28:	f7fd fab0 	bl	800618c <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	2b64      	cmp	r3, #100	@ 0x64
 8008c34:	d901      	bls.n	8008c3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008c36:	2303      	movs	r3, #3
 8008c38:	e29e      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c3a:	4b6a      	ldr	r3, [pc, #424]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d0f0      	beq.n	8008c28 <HAL_RCC_OscConfig+0xc0>
 8008c46:	e014      	b.n	8008c72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c48:	f7fd faa0 	bl	800618c <HAL_GetTick>
 8008c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008c4e:	e008      	b.n	8008c62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c50:	f7fd fa9c 	bl	800618c <HAL_GetTick>
 8008c54:	4602      	mov	r2, r0
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	2b64      	cmp	r3, #100	@ 0x64
 8008c5c:	d901      	bls.n	8008c62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008c5e:	2303      	movs	r3, #3
 8008c60:	e28a      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008c62:	4b60      	ldr	r3, [pc, #384]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1f0      	bne.n	8008c50 <HAL_RCC_OscConfig+0xe8>
 8008c6e:	e000      	b.n	8008c72 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0302 	and.w	r3, r3, #2
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d075      	beq.n	8008d6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008c7e:	4b59      	ldr	r3, [pc, #356]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	f003 030c 	and.w	r3, r3, #12
 8008c86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c88:	4b56      	ldr	r3, [pc, #344]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008c8a:	68db      	ldr	r3, [r3, #12]
 8008c8c:	f003 0303 	and.w	r3, r3, #3
 8008c90:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008c92:	69bb      	ldr	r3, [r7, #24]
 8008c94:	2b0c      	cmp	r3, #12
 8008c96:	d102      	bne.n	8008c9e <HAL_RCC_OscConfig+0x136>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	2b02      	cmp	r3, #2
 8008c9c:	d002      	beq.n	8008ca4 <HAL_RCC_OscConfig+0x13c>
 8008c9e:	69bb      	ldr	r3, [r7, #24]
 8008ca0:	2b04      	cmp	r3, #4
 8008ca2:	d11f      	bne.n	8008ce4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008ca4:	4b4f      	ldr	r3, [pc, #316]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d005      	beq.n	8008cbc <HAL_RCC_OscConfig+0x154>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d101      	bne.n	8008cbc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e25d      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008cbc:	4b49      	ldr	r3, [pc, #292]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	691b      	ldr	r3, [r3, #16]
 8008cc8:	061b      	lsls	r3, r3, #24
 8008cca:	4946      	ldr	r1, [pc, #280]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008cd0:	4b45      	ldr	r3, [pc, #276]	@ (8008de8 <HAL_RCC_OscConfig+0x280>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fd fa0d 	bl	80060f4 <HAL_InitTick>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d043      	beq.n	8008d68 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e249      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	68db      	ldr	r3, [r3, #12]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d023      	beq.n	8008d34 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008cec:	4b3d      	ldr	r3, [pc, #244]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a3c      	ldr	r2, [pc, #240]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008cf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cf8:	f7fd fa48 	bl	800618c <HAL_GetTick>
 8008cfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008cfe:	e008      	b.n	8008d12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d00:	f7fd fa44 	bl	800618c <HAL_GetTick>
 8008d04:	4602      	mov	r2, r0
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	1ad3      	subs	r3, r2, r3
 8008d0a:	2b02      	cmp	r3, #2
 8008d0c:	d901      	bls.n	8008d12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e232      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d12:	4b34      	ldr	r3, [pc, #208]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d0f0      	beq.n	8008d00 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d1e:	4b31      	ldr	r3, [pc, #196]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	691b      	ldr	r3, [r3, #16]
 8008d2a:	061b      	lsls	r3, r3, #24
 8008d2c:	492d      	ldr	r1, [pc, #180]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	604b      	str	r3, [r1, #4]
 8008d32:	e01a      	b.n	8008d6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d34:	4b2b      	ldr	r3, [pc, #172]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a2a      	ldr	r2, [pc, #168]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d3a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d40:	f7fd fa24 	bl	800618c <HAL_GetTick>
 8008d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d46:	e008      	b.n	8008d5a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d48:	f7fd fa20 	bl	800618c <HAL_GetTick>
 8008d4c:	4602      	mov	r2, r0
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	2b02      	cmp	r3, #2
 8008d54:	d901      	bls.n	8008d5a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e20e      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008d5a:	4b22      	ldr	r3, [pc, #136]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1f0      	bne.n	8008d48 <HAL_RCC_OscConfig+0x1e0>
 8008d66:	e000      	b.n	8008d6a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0308 	and.w	r3, r3, #8
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d041      	beq.n	8008dfa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	695b      	ldr	r3, [r3, #20]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d01c      	beq.n	8008db8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d7e:	4b19      	ldr	r3, [pc, #100]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d84:	4a17      	ldr	r2, [pc, #92]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008d86:	f043 0301 	orr.w	r3, r3, #1
 8008d8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d8e:	f7fd f9fd 	bl	800618c <HAL_GetTick>
 8008d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008d94:	e008      	b.n	8008da8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008d96:	f7fd f9f9 	bl	800618c <HAL_GetTick>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	1ad3      	subs	r3, r2, r3
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d901      	bls.n	8008da8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008da4:	2303      	movs	r3, #3
 8008da6:	e1e7      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008da8:	4b0e      	ldr	r3, [pc, #56]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008dae:	f003 0302 	and.w	r3, r3, #2
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d0ef      	beq.n	8008d96 <HAL_RCC_OscConfig+0x22e>
 8008db6:	e020      	b.n	8008dfa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008db8:	4b0a      	ldr	r3, [pc, #40]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008dbe:	4a09      	ldr	r2, [pc, #36]	@ (8008de4 <HAL_RCC_OscConfig+0x27c>)
 8008dc0:	f023 0301 	bic.w	r3, r3, #1
 8008dc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008dc8:	f7fd f9e0 	bl	800618c <HAL_GetTick>
 8008dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008dce:	e00d      	b.n	8008dec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008dd0:	f7fd f9dc 	bl	800618c <HAL_GetTick>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	1ad3      	subs	r3, r2, r3
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d906      	bls.n	8008dec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008dde:	2303      	movs	r3, #3
 8008de0:	e1ca      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
 8008de2:	bf00      	nop
 8008de4:	40021000 	.word	0x40021000
 8008de8:	200002bc 	.word	0x200002bc
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008dec:	4b8c      	ldr	r3, [pc, #560]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d1ea      	bne.n	8008dd0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f003 0304 	and.w	r3, r3, #4
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f000 80a6 	beq.w	8008f54 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008e0c:	4b84      	ldr	r3, [pc, #528]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d101      	bne.n	8008e1c <HAL_RCC_OscConfig+0x2b4>
 8008e18:	2301      	movs	r3, #1
 8008e1a:	e000      	b.n	8008e1e <HAL_RCC_OscConfig+0x2b6>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00d      	beq.n	8008e3e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e22:	4b7f      	ldr	r3, [pc, #508]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e26:	4a7e      	ldr	r2, [pc, #504]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008e28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e2e:	4b7c      	ldr	r3, [pc, #496]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e36:	60fb      	str	r3, [r7, #12]
 8008e38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e3e:	4b79      	ldr	r3, [pc, #484]	@ (8009024 <HAL_RCC_OscConfig+0x4bc>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d118      	bne.n	8008e7c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e4a:	4b76      	ldr	r3, [pc, #472]	@ (8009024 <HAL_RCC_OscConfig+0x4bc>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a75      	ldr	r2, [pc, #468]	@ (8009024 <HAL_RCC_OscConfig+0x4bc>)
 8008e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e56:	f7fd f999 	bl	800618c <HAL_GetTick>
 8008e5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e5c:	e008      	b.n	8008e70 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e5e:	f7fd f995 	bl	800618c <HAL_GetTick>
 8008e62:	4602      	mov	r2, r0
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	1ad3      	subs	r3, r2, r3
 8008e68:	2b02      	cmp	r3, #2
 8008e6a:	d901      	bls.n	8008e70 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008e6c:	2303      	movs	r3, #3
 8008e6e:	e183      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008e70:	4b6c      	ldr	r3, [pc, #432]	@ (8009024 <HAL_RCC_OscConfig+0x4bc>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d0f0      	beq.n	8008e5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	689b      	ldr	r3, [r3, #8]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d108      	bne.n	8008e96 <HAL_RCC_OscConfig+0x32e>
 8008e84:	4b66      	ldr	r3, [pc, #408]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e8a:	4a65      	ldr	r2, [pc, #404]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008e8c:	f043 0301 	orr.w	r3, r3, #1
 8008e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008e94:	e024      	b.n	8008ee0 <HAL_RCC_OscConfig+0x378>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	2b05      	cmp	r3, #5
 8008e9c:	d110      	bne.n	8008ec0 <HAL_RCC_OscConfig+0x358>
 8008e9e:	4b60      	ldr	r3, [pc, #384]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ea4:	4a5e      	ldr	r2, [pc, #376]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ea6:	f043 0304 	orr.w	r3, r3, #4
 8008eaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008eae:	4b5c      	ldr	r3, [pc, #368]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eb4:	4a5a      	ldr	r2, [pc, #360]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008eb6:	f043 0301 	orr.w	r3, r3, #1
 8008eba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ebe:	e00f      	b.n	8008ee0 <HAL_RCC_OscConfig+0x378>
 8008ec0:	4b57      	ldr	r3, [pc, #348]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ec6:	4a56      	ldr	r2, [pc, #344]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ec8:	f023 0301 	bic.w	r3, r3, #1
 8008ecc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008ed0:	4b53      	ldr	r3, [pc, #332]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ed6:	4a52      	ldr	r2, [pc, #328]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ed8:	f023 0304 	bic.w	r3, r3, #4
 8008edc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d016      	beq.n	8008f16 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ee8:	f7fd f950 	bl	800618c <HAL_GetTick>
 8008eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008eee:	e00a      	b.n	8008f06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008ef0:	f7fd f94c 	bl	800618c <HAL_GetTick>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	1ad3      	subs	r3, r2, r3
 8008efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d901      	bls.n	8008f06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e138      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f06:	4b46      	ldr	r3, [pc, #280]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f0c:	f003 0302 	and.w	r3, r3, #2
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d0ed      	beq.n	8008ef0 <HAL_RCC_OscConfig+0x388>
 8008f14:	e015      	b.n	8008f42 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f16:	f7fd f939 	bl	800618c <HAL_GetTick>
 8008f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f1c:	e00a      	b.n	8008f34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f1e:	f7fd f935 	bl	800618c <HAL_GetTick>
 8008f22:	4602      	mov	r2, r0
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	1ad3      	subs	r3, r2, r3
 8008f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d901      	bls.n	8008f34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e121      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f34:	4b3a      	ldr	r3, [pc, #232]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f3a:	f003 0302 	and.w	r3, r3, #2
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1ed      	bne.n	8008f1e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008f42:	7ffb      	ldrb	r3, [r7, #31]
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d105      	bne.n	8008f54 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f48:	4b35      	ldr	r3, [pc, #212]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f4c:	4a34      	ldr	r2, [pc, #208]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f52:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f003 0320 	and.w	r3, r3, #32
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d03c      	beq.n	8008fda <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d01c      	beq.n	8008fa2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008f68:	4b2d      	ldr	r3, [pc, #180]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f70:	f043 0301 	orr.w	r3, r3, #1
 8008f74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f78:	f7fd f908 	bl	800618c <HAL_GetTick>
 8008f7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008f7e:	e008      	b.n	8008f92 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008f80:	f7fd f904 	bl	800618c <HAL_GetTick>
 8008f84:	4602      	mov	r2, r0
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	1ad3      	subs	r3, r2, r3
 8008f8a:	2b02      	cmp	r3, #2
 8008f8c:	d901      	bls.n	8008f92 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e0f2      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008f92:	4b23      	ldr	r3, [pc, #140]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008f94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008f98:	f003 0302 	and.w	r3, r3, #2
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d0ef      	beq.n	8008f80 <HAL_RCC_OscConfig+0x418>
 8008fa0:	e01b      	b.n	8008fda <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008fa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008faa:	f023 0301 	bic.w	r3, r3, #1
 8008fae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fb2:	f7fd f8eb 	bl	800618c <HAL_GetTick>
 8008fb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008fb8:	e008      	b.n	8008fcc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008fba:	f7fd f8e7 	bl	800618c <HAL_GetTick>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	1ad3      	subs	r3, r2, r3
 8008fc4:	2b02      	cmp	r3, #2
 8008fc6:	d901      	bls.n	8008fcc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e0d5      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008fcc:	4b14      	ldr	r3, [pc, #80]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008fce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008fd2:	f003 0302 	and.w	r3, r3, #2
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d1ef      	bne.n	8008fba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	69db      	ldr	r3, [r3, #28]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	f000 80c9 	beq.w	8009176 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f003 030c 	and.w	r3, r3, #12
 8008fec:	2b0c      	cmp	r3, #12
 8008fee:	f000 8083 	beq.w	80090f8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	69db      	ldr	r3, [r3, #28]
 8008ff6:	2b02      	cmp	r3, #2
 8008ff8:	d15e      	bne.n	80090b8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ffa:	4b09      	ldr	r3, [pc, #36]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a08      	ldr	r2, [pc, #32]	@ (8009020 <HAL_RCC_OscConfig+0x4b8>)
 8009000:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009006:	f7fd f8c1 	bl	800618c <HAL_GetTick>
 800900a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800900c:	e00c      	b.n	8009028 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800900e:	f7fd f8bd 	bl	800618c <HAL_GetTick>
 8009012:	4602      	mov	r2, r0
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	1ad3      	subs	r3, r2, r3
 8009018:	2b02      	cmp	r3, #2
 800901a:	d905      	bls.n	8009028 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800901c:	2303      	movs	r3, #3
 800901e:	e0ab      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
 8009020:	40021000 	.word	0x40021000
 8009024:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009028:	4b55      	ldr	r3, [pc, #340]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d1ec      	bne.n	800900e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009034:	4b52      	ldr	r3, [pc, #328]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 8009036:	68da      	ldr	r2, [r3, #12]
 8009038:	4b52      	ldr	r3, [pc, #328]	@ (8009184 <HAL_RCC_OscConfig+0x61c>)
 800903a:	4013      	ands	r3, r2
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	6a11      	ldr	r1, [r2, #32]
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009044:	3a01      	subs	r2, #1
 8009046:	0112      	lsls	r2, r2, #4
 8009048:	4311      	orrs	r1, r2
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800904e:	0212      	lsls	r2, r2, #8
 8009050:	4311      	orrs	r1, r2
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009056:	0852      	lsrs	r2, r2, #1
 8009058:	3a01      	subs	r2, #1
 800905a:	0552      	lsls	r2, r2, #21
 800905c:	4311      	orrs	r1, r2
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009062:	0852      	lsrs	r2, r2, #1
 8009064:	3a01      	subs	r2, #1
 8009066:	0652      	lsls	r2, r2, #25
 8009068:	4311      	orrs	r1, r2
 800906a:	687a      	ldr	r2, [r7, #4]
 800906c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800906e:	06d2      	lsls	r2, r2, #27
 8009070:	430a      	orrs	r2, r1
 8009072:	4943      	ldr	r1, [pc, #268]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 8009074:	4313      	orrs	r3, r2
 8009076:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009078:	4b41      	ldr	r3, [pc, #260]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a40      	ldr	r2, [pc, #256]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 800907e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009082:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009084:	4b3e      	ldr	r3, [pc, #248]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	4a3d      	ldr	r2, [pc, #244]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 800908a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800908e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009090:	f7fd f87c 	bl	800618c <HAL_GetTick>
 8009094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009096:	e008      	b.n	80090aa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009098:	f7fd f878 	bl	800618c <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d901      	bls.n	80090aa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80090a6:	2303      	movs	r3, #3
 80090a8:	e066      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090aa:	4b35      	ldr	r3, [pc, #212]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d0f0      	beq.n	8009098 <HAL_RCC_OscConfig+0x530>
 80090b6:	e05e      	b.n	8009176 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80090b8:	4b31      	ldr	r3, [pc, #196]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a30      	ldr	r2, [pc, #192]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 80090be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80090c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090c4:	f7fd f862 	bl	800618c <HAL_GetTick>
 80090c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090ca:	e008      	b.n	80090de <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80090cc:	f7fd f85e 	bl	800618c <HAL_GetTick>
 80090d0:	4602      	mov	r2, r0
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d901      	bls.n	80090de <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e04c      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80090de:	4b28      	ldr	r3, [pc, #160]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1f0      	bne.n	80090cc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80090ea:	4b25      	ldr	r3, [pc, #148]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 80090ec:	68da      	ldr	r2, [r3, #12]
 80090ee:	4924      	ldr	r1, [pc, #144]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 80090f0:	4b25      	ldr	r3, [pc, #148]	@ (8009188 <HAL_RCC_OscConfig+0x620>)
 80090f2:	4013      	ands	r3, r2
 80090f4:	60cb      	str	r3, [r1, #12]
 80090f6:	e03e      	b.n	8009176 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	69db      	ldr	r3, [r3, #28]
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d101      	bne.n	8009104 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009100:	2301      	movs	r3, #1
 8009102:	e039      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009104:	4b1e      	ldr	r3, [pc, #120]	@ (8009180 <HAL_RCC_OscConfig+0x618>)
 8009106:	68db      	ldr	r3, [r3, #12]
 8009108:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	f003 0203 	and.w	r2, r3, #3
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6a1b      	ldr	r3, [r3, #32]
 8009114:	429a      	cmp	r2, r3
 8009116:	d12c      	bne.n	8009172 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009122:	3b01      	subs	r3, #1
 8009124:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009126:	429a      	cmp	r2, r3
 8009128:	d123      	bne.n	8009172 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009134:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009136:	429a      	cmp	r2, r3
 8009138:	d11b      	bne.n	8009172 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009144:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009146:	429a      	cmp	r2, r3
 8009148:	d113      	bne.n	8009172 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009154:	085b      	lsrs	r3, r3, #1
 8009156:	3b01      	subs	r3, #1
 8009158:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800915a:	429a      	cmp	r2, r3
 800915c:	d109      	bne.n	8009172 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009168:	085b      	lsrs	r3, r3, #1
 800916a:	3b01      	subs	r3, #1
 800916c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800916e:	429a      	cmp	r2, r3
 8009170:	d001      	beq.n	8009176 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e000      	b.n	8009178 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009176:	2300      	movs	r3, #0
}
 8009178:	4618      	mov	r0, r3
 800917a:	3720      	adds	r7, #32
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	40021000 	.word	0x40021000
 8009184:	019f800c 	.word	0x019f800c
 8009188:	feeefffc 	.word	0xfeeefffc

0800918c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b086      	sub	sp, #24
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009196:	2300      	movs	r3, #0
 8009198:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d101      	bne.n	80091a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80091a0:	2301      	movs	r3, #1
 80091a2:	e11e      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80091a4:	4b91      	ldr	r3, [pc, #580]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f003 030f 	and.w	r3, r3, #15
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d910      	bls.n	80091d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091b2:	4b8e      	ldr	r3, [pc, #568]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f023 020f 	bic.w	r2, r3, #15
 80091ba:	498c      	ldr	r1, [pc, #560]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	4313      	orrs	r3, r2
 80091c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091c2:	4b8a      	ldr	r3, [pc, #552]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f003 030f 	and.w	r3, r3, #15
 80091ca:	683a      	ldr	r2, [r7, #0]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d001      	beq.n	80091d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	e106      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f003 0301 	and.w	r3, r3, #1
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d073      	beq.n	80092c8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	2b03      	cmp	r3, #3
 80091e6:	d129      	bne.n	800923c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80091e8:	4b81      	ldr	r3, [pc, #516]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	e0f4      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80091f8:	f000 f99e 	bl	8009538 <RCC_GetSysClockFreqFromPLLSource>
 80091fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	4a7c      	ldr	r2, [pc, #496]	@ (80093f4 <HAL_RCC_ClockConfig+0x268>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d93f      	bls.n	8009286 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009206:	4b7a      	ldr	r3, [pc, #488]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800920e:	2b00      	cmp	r3, #0
 8009210:	d009      	beq.n	8009226 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800921a:	2b00      	cmp	r3, #0
 800921c:	d033      	beq.n	8009286 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009222:	2b00      	cmp	r3, #0
 8009224:	d12f      	bne.n	8009286 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009226:	4b72      	ldr	r3, [pc, #456]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800922e:	4a70      	ldr	r2, [pc, #448]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009230:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009234:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009236:	2380      	movs	r3, #128	@ 0x80
 8009238:	617b      	str	r3, [r7, #20]
 800923a:	e024      	b.n	8009286 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	2b02      	cmp	r3, #2
 8009242:	d107      	bne.n	8009254 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009244:	4b6a      	ldr	r3, [pc, #424]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d109      	bne.n	8009264 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009250:	2301      	movs	r3, #1
 8009252:	e0c6      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009254:	4b66      	ldr	r3, [pc, #408]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800925c:	2b00      	cmp	r3, #0
 800925e:	d101      	bne.n	8009264 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009260:	2301      	movs	r3, #1
 8009262:	e0be      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009264:	f000 f8ce 	bl	8009404 <HAL_RCC_GetSysClockFreq>
 8009268:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	4a61      	ldr	r2, [pc, #388]	@ (80093f4 <HAL_RCC_ClockConfig+0x268>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d909      	bls.n	8009286 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009272:	4b5f      	ldr	r3, [pc, #380]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009274:	689b      	ldr	r3, [r3, #8]
 8009276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800927a:	4a5d      	ldr	r2, [pc, #372]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 800927c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009280:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009282:	2380      	movs	r3, #128	@ 0x80
 8009284:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009286:	4b5a      	ldr	r3, [pc, #360]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	f023 0203 	bic.w	r2, r3, #3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	4957      	ldr	r1, [pc, #348]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009294:	4313      	orrs	r3, r2
 8009296:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009298:	f7fc ff78 	bl	800618c <HAL_GetTick>
 800929c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800929e:	e00a      	b.n	80092b6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80092a0:	f7fc ff74 	bl	800618c <HAL_GetTick>
 80092a4:	4602      	mov	r2, r0
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	1ad3      	subs	r3, r2, r3
 80092aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d901      	bls.n	80092b6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e095      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80092b6:	4b4e      	ldr	r3, [pc, #312]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f003 020c 	and.w	r2, r3, #12
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d1eb      	bne.n	80092a0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f003 0302 	and.w	r3, r3, #2
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d023      	beq.n	800931c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f003 0304 	and.w	r3, r3, #4
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d005      	beq.n	80092ec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80092e0:	4b43      	ldr	r3, [pc, #268]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	4a42      	ldr	r2, [pc, #264]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80092e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80092ea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f003 0308 	and.w	r3, r3, #8
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d007      	beq.n	8009308 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80092f8:	4b3d      	ldr	r3, [pc, #244]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009300:	4a3b      	ldr	r2, [pc, #236]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009302:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009306:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009308:	4b39      	ldr	r3, [pc, #228]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	4936      	ldr	r1, [pc, #216]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009316:	4313      	orrs	r3, r2
 8009318:	608b      	str	r3, [r1, #8]
 800931a:	e008      	b.n	800932e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	2b80      	cmp	r3, #128	@ 0x80
 8009320:	d105      	bne.n	800932e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009322:	4b33      	ldr	r3, [pc, #204]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	4a32      	ldr	r2, [pc, #200]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009328:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800932c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800932e:	4b2f      	ldr	r3, [pc, #188]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f003 030f 	and.w	r3, r3, #15
 8009336:	683a      	ldr	r2, [r7, #0]
 8009338:	429a      	cmp	r2, r3
 800933a:	d21d      	bcs.n	8009378 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800933c:	4b2b      	ldr	r3, [pc, #172]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f023 020f 	bic.w	r2, r3, #15
 8009344:	4929      	ldr	r1, [pc, #164]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	4313      	orrs	r3, r2
 800934a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800934c:	f7fc ff1e 	bl	800618c <HAL_GetTick>
 8009350:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009352:	e00a      	b.n	800936a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009354:	f7fc ff1a 	bl	800618c <HAL_GetTick>
 8009358:	4602      	mov	r2, r0
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	1ad3      	subs	r3, r2, r3
 800935e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009362:	4293      	cmp	r3, r2
 8009364:	d901      	bls.n	800936a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e03b      	b.n	80093e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800936a:	4b20      	ldr	r3, [pc, #128]	@ (80093ec <HAL_RCC_ClockConfig+0x260>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f003 030f 	and.w	r3, r3, #15
 8009372:	683a      	ldr	r2, [r7, #0]
 8009374:	429a      	cmp	r2, r3
 8009376:	d1ed      	bne.n	8009354 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f003 0304 	and.w	r3, r3, #4
 8009380:	2b00      	cmp	r3, #0
 8009382:	d008      	beq.n	8009396 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009384:	4b1a      	ldr	r3, [pc, #104]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009386:	689b      	ldr	r3, [r3, #8]
 8009388:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	4917      	ldr	r1, [pc, #92]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 8009392:	4313      	orrs	r3, r2
 8009394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 0308 	and.w	r3, r3, #8
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d009      	beq.n	80093b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80093a2:	4b13      	ldr	r3, [pc, #76]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	00db      	lsls	r3, r3, #3
 80093b0:	490f      	ldr	r1, [pc, #60]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80093b2:	4313      	orrs	r3, r2
 80093b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80093b6:	f000 f825 	bl	8009404 <HAL_RCC_GetSysClockFreq>
 80093ba:	4602      	mov	r2, r0
 80093bc:	4b0c      	ldr	r3, [pc, #48]	@ (80093f0 <HAL_RCC_ClockConfig+0x264>)
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	091b      	lsrs	r3, r3, #4
 80093c2:	f003 030f 	and.w	r3, r3, #15
 80093c6:	490c      	ldr	r1, [pc, #48]	@ (80093f8 <HAL_RCC_ClockConfig+0x26c>)
 80093c8:	5ccb      	ldrb	r3, [r1, r3]
 80093ca:	f003 031f 	and.w	r3, r3, #31
 80093ce:	fa22 f303 	lsr.w	r3, r2, r3
 80093d2:	4a0a      	ldr	r2, [pc, #40]	@ (80093fc <HAL_RCC_ClockConfig+0x270>)
 80093d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80093d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009400 <HAL_RCC_ClockConfig+0x274>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4618      	mov	r0, r3
 80093dc:	f7fc fe8a 	bl	80060f4 <HAL_InitTick>
 80093e0:	4603      	mov	r3, r0
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3718      	adds	r7, #24
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
 80093ea:	bf00      	nop
 80093ec:	40022000 	.word	0x40022000
 80093f0:	40021000 	.word	0x40021000
 80093f4:	04c4b400 	.word	0x04c4b400
 80093f8:	0800e168 	.word	0x0800e168
 80093fc:	200002b8 	.word	0x200002b8
 8009400:	200002bc 	.word	0x200002bc

08009404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009404:	b480      	push	{r7}
 8009406:	b087      	sub	sp, #28
 8009408:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800940a:	4b2c      	ldr	r3, [pc, #176]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	f003 030c 	and.w	r3, r3, #12
 8009412:	2b04      	cmp	r3, #4
 8009414:	d102      	bne.n	800941c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009416:	4b2a      	ldr	r3, [pc, #168]	@ (80094c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009418:	613b      	str	r3, [r7, #16]
 800941a:	e047      	b.n	80094ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800941c:	4b27      	ldr	r3, [pc, #156]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800941e:	689b      	ldr	r3, [r3, #8]
 8009420:	f003 030c 	and.w	r3, r3, #12
 8009424:	2b08      	cmp	r3, #8
 8009426:	d102      	bne.n	800942e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009428:	4b26      	ldr	r3, [pc, #152]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800942a:	613b      	str	r3, [r7, #16]
 800942c:	e03e      	b.n	80094ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800942e:	4b23      	ldr	r3, [pc, #140]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	f003 030c 	and.w	r3, r3, #12
 8009436:	2b0c      	cmp	r3, #12
 8009438:	d136      	bne.n	80094a8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800943a:	4b20      	ldr	r3, [pc, #128]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	f003 0303 	and.w	r3, r3, #3
 8009442:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009444:	4b1d      	ldr	r3, [pc, #116]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	091b      	lsrs	r3, r3, #4
 800944a:	f003 030f 	and.w	r3, r3, #15
 800944e:	3301      	adds	r3, #1
 8009450:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2b03      	cmp	r3, #3
 8009456:	d10c      	bne.n	8009472 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009458:	4a1a      	ldr	r2, [pc, #104]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009460:	4a16      	ldr	r2, [pc, #88]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009462:	68d2      	ldr	r2, [r2, #12]
 8009464:	0a12      	lsrs	r2, r2, #8
 8009466:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800946a:	fb02 f303 	mul.w	r3, r2, r3
 800946e:	617b      	str	r3, [r7, #20]
      break;
 8009470:	e00c      	b.n	800948c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009472:	4a13      	ldr	r2, [pc, #76]	@ (80094c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	fbb2 f3f3 	udiv	r3, r2, r3
 800947a:	4a10      	ldr	r2, [pc, #64]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800947c:	68d2      	ldr	r2, [r2, #12]
 800947e:	0a12      	lsrs	r2, r2, #8
 8009480:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009484:	fb02 f303 	mul.w	r3, r2, r3
 8009488:	617b      	str	r3, [r7, #20]
      break;
 800948a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800948c:	4b0b      	ldr	r3, [pc, #44]	@ (80094bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800948e:	68db      	ldr	r3, [r3, #12]
 8009490:	0e5b      	lsrs	r3, r3, #25
 8009492:	f003 0303 	and.w	r3, r3, #3
 8009496:	3301      	adds	r3, #1
 8009498:	005b      	lsls	r3, r3, #1
 800949a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800949c:	697a      	ldr	r2, [r7, #20]
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094a4:	613b      	str	r3, [r7, #16]
 80094a6:	e001      	b.n	80094ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80094a8:	2300      	movs	r3, #0
 80094aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80094ac:	693b      	ldr	r3, [r7, #16]
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	371c      	adds	r7, #28
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr
 80094ba:	bf00      	nop
 80094bc:	40021000 	.word	0x40021000
 80094c0:	00f42400 	.word	0x00f42400
 80094c4:	016e3600 	.word	0x016e3600

080094c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80094c8:	b480      	push	{r7}
 80094ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80094cc:	4b03      	ldr	r3, [pc, #12]	@ (80094dc <HAL_RCC_GetHCLKFreq+0x14>)
 80094ce:	681b      	ldr	r3, [r3, #0]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr
 80094da:	bf00      	nop
 80094dc:	200002b8 	.word	0x200002b8

080094e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80094e4:	f7ff fff0 	bl	80094c8 <HAL_RCC_GetHCLKFreq>
 80094e8:	4602      	mov	r2, r0
 80094ea:	4b06      	ldr	r3, [pc, #24]	@ (8009504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	0a1b      	lsrs	r3, r3, #8
 80094f0:	f003 0307 	and.w	r3, r3, #7
 80094f4:	4904      	ldr	r1, [pc, #16]	@ (8009508 <HAL_RCC_GetPCLK1Freq+0x28>)
 80094f6:	5ccb      	ldrb	r3, [r1, r3]
 80094f8:	f003 031f 	and.w	r3, r3, #31
 80094fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009500:	4618      	mov	r0, r3
 8009502:	bd80      	pop	{r7, pc}
 8009504:	40021000 	.word	0x40021000
 8009508:	0800e178 	.word	0x0800e178

0800950c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009510:	f7ff ffda 	bl	80094c8 <HAL_RCC_GetHCLKFreq>
 8009514:	4602      	mov	r2, r0
 8009516:	4b06      	ldr	r3, [pc, #24]	@ (8009530 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	0adb      	lsrs	r3, r3, #11
 800951c:	f003 0307 	and.w	r3, r3, #7
 8009520:	4904      	ldr	r1, [pc, #16]	@ (8009534 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009522:	5ccb      	ldrb	r3, [r1, r3]
 8009524:	f003 031f 	and.w	r3, r3, #31
 8009528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800952c:	4618      	mov	r0, r3
 800952e:	bd80      	pop	{r7, pc}
 8009530:	40021000 	.word	0x40021000
 8009534:	0800e178 	.word	0x0800e178

08009538 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009538:	b480      	push	{r7}
 800953a:	b087      	sub	sp, #28
 800953c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800953e:	4b1e      	ldr	r3, [pc, #120]	@ (80095b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009540:	68db      	ldr	r3, [r3, #12]
 8009542:	f003 0303 	and.w	r3, r3, #3
 8009546:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009548:	4b1b      	ldr	r3, [pc, #108]	@ (80095b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	091b      	lsrs	r3, r3, #4
 800954e:	f003 030f 	and.w	r3, r3, #15
 8009552:	3301      	adds	r3, #1
 8009554:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	2b03      	cmp	r3, #3
 800955a:	d10c      	bne.n	8009576 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800955c:	4a17      	ldr	r2, [pc, #92]	@ (80095bc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	fbb2 f3f3 	udiv	r3, r2, r3
 8009564:	4a14      	ldr	r2, [pc, #80]	@ (80095b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009566:	68d2      	ldr	r2, [r2, #12]
 8009568:	0a12      	lsrs	r2, r2, #8
 800956a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800956e:	fb02 f303 	mul.w	r3, r2, r3
 8009572:	617b      	str	r3, [r7, #20]
    break;
 8009574:	e00c      	b.n	8009590 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009576:	4a12      	ldr	r2, [pc, #72]	@ (80095c0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	fbb2 f3f3 	udiv	r3, r2, r3
 800957e:	4a0e      	ldr	r2, [pc, #56]	@ (80095b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009580:	68d2      	ldr	r2, [r2, #12]
 8009582:	0a12      	lsrs	r2, r2, #8
 8009584:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009588:	fb02 f303 	mul.w	r3, r2, r3
 800958c:	617b      	str	r3, [r7, #20]
    break;
 800958e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009590:	4b09      	ldr	r3, [pc, #36]	@ (80095b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	0e5b      	lsrs	r3, r3, #25
 8009596:	f003 0303 	and.w	r3, r3, #3
 800959a:	3301      	adds	r3, #1
 800959c:	005b      	lsls	r3, r3, #1
 800959e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80095a8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80095aa:	687b      	ldr	r3, [r7, #4]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	371c      	adds	r7, #28
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr
 80095b8:	40021000 	.word	0x40021000
 80095bc:	016e3600 	.word	0x016e3600
 80095c0:	00f42400 	.word	0x00f42400

080095c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b086      	sub	sp, #24
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80095cc:	2300      	movs	r3, #0
 80095ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80095d0:	2300      	movs	r3, #0
 80095d2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 8098 	beq.w	8009712 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80095e2:	2300      	movs	r3, #0
 80095e4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80095e6:	4b43      	ldr	r3, [pc, #268]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10d      	bne.n	800960e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80095f2:	4b40      	ldr	r3, [pc, #256]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095f6:	4a3f      	ldr	r2, [pc, #252]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80095fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80095fe:	4b3d      	ldr	r3, [pc, #244]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009606:	60bb      	str	r3, [r7, #8]
 8009608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800960a:	2301      	movs	r3, #1
 800960c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800960e:	4b3a      	ldr	r3, [pc, #232]	@ (80096f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a39      	ldr	r2, [pc, #228]	@ (80096f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009618:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800961a:	f7fc fdb7 	bl	800618c <HAL_GetTick>
 800961e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009620:	e009      	b.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009622:	f7fc fdb3 	bl	800618c <HAL_GetTick>
 8009626:	4602      	mov	r2, r0
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	1ad3      	subs	r3, r2, r3
 800962c:	2b02      	cmp	r3, #2
 800962e:	d902      	bls.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009630:	2303      	movs	r3, #3
 8009632:	74fb      	strb	r3, [r7, #19]
        break;
 8009634:	e005      	b.n	8009642 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009636:	4b30      	ldr	r3, [pc, #192]	@ (80096f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800963e:	2b00      	cmp	r3, #0
 8009640:	d0ef      	beq.n	8009622 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009642:	7cfb      	ldrb	r3, [r7, #19]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d159      	bne.n	80096fc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009648:	4b2a      	ldr	r3, [pc, #168]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800964a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800964e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009652:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d01e      	beq.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	429a      	cmp	r2, r3
 8009662:	d019      	beq.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009664:	4b23      	ldr	r3, [pc, #140]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800966a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800966e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009670:	4b20      	ldr	r3, [pc, #128]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009676:	4a1f      	ldr	r2, [pc, #124]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800967c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009680:	4b1c      	ldr	r3, [pc, #112]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009682:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009686:	4a1b      	ldr	r2, [pc, #108]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009688:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800968c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009690:	4a18      	ldr	r2, [pc, #96]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	f003 0301 	and.w	r3, r3, #1
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d016      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096a2:	f7fc fd73 	bl	800618c <HAL_GetTick>
 80096a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096a8:	e00b      	b.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80096aa:	f7fc fd6f 	bl	800618c <HAL_GetTick>
 80096ae:	4602      	mov	r2, r0
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	1ad3      	subs	r3, r2, r3
 80096b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d902      	bls.n	80096c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80096bc:	2303      	movs	r3, #3
 80096be:	74fb      	strb	r3, [r7, #19]
            break;
 80096c0:	e006      	b.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80096c2:	4b0c      	ldr	r3, [pc, #48]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096c8:	f003 0302 	and.w	r3, r3, #2
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d0ec      	beq.n	80096aa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80096d0:	7cfb      	ldrb	r3, [r7, #19]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10b      	bne.n	80096ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80096d6:	4b07      	ldr	r3, [pc, #28]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096e4:	4903      	ldr	r1, [pc, #12]	@ (80096f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096e6:	4313      	orrs	r3, r2
 80096e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80096ec:	e008      	b.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80096ee:	7cfb      	ldrb	r3, [r7, #19]
 80096f0:	74bb      	strb	r3, [r7, #18]
 80096f2:	e005      	b.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80096f4:	40021000 	.word	0x40021000
 80096f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096fc:	7cfb      	ldrb	r3, [r7, #19]
 80096fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009700:	7c7b      	ldrb	r3, [r7, #17]
 8009702:	2b01      	cmp	r3, #1
 8009704:	d105      	bne.n	8009712 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009706:	4ba7      	ldr	r3, [pc, #668]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800970a:	4aa6      	ldr	r2, [pc, #664]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800970c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009710:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f003 0301 	and.w	r3, r3, #1
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00a      	beq.n	8009734 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800971e:	4ba1      	ldr	r3, [pc, #644]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009724:	f023 0203 	bic.w	r2, r3, #3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	499d      	ldr	r1, [pc, #628]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800972e:	4313      	orrs	r3, r2
 8009730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 0302 	and.w	r3, r3, #2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d00a      	beq.n	8009756 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009740:	4b98      	ldr	r3, [pc, #608]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009746:	f023 020c 	bic.w	r2, r3, #12
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	4995      	ldr	r1, [pc, #596]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009750:	4313      	orrs	r3, r2
 8009752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f003 0304 	and.w	r3, r3, #4
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00a      	beq.n	8009778 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009762:	4b90      	ldr	r3, [pc, #576]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009768:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	68db      	ldr	r3, [r3, #12]
 8009770:	498c      	ldr	r1, [pc, #560]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009772:	4313      	orrs	r3, r2
 8009774:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f003 0308 	and.w	r3, r3, #8
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00a      	beq.n	800979a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009784:	4b87      	ldr	r3, [pc, #540]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800978a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	4984      	ldr	r1, [pc, #528]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009794:	4313      	orrs	r3, r2
 8009796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f003 0310 	and.w	r3, r3, #16
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d00a      	beq.n	80097bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80097a6:	4b7f      	ldr	r3, [pc, #508]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	695b      	ldr	r3, [r3, #20]
 80097b4:	497b      	ldr	r1, [pc, #492]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097b6:	4313      	orrs	r3, r2
 80097b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 0320 	and.w	r3, r3, #32
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d00a      	beq.n	80097de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80097c8:	4b76      	ldr	r3, [pc, #472]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	699b      	ldr	r3, [r3, #24]
 80097d6:	4973      	ldr	r1, [pc, #460]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097d8:	4313      	orrs	r3, r2
 80097da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d00a      	beq.n	8009800 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80097ea:	4b6e      	ldr	r3, [pc, #440]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097f0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	69db      	ldr	r3, [r3, #28]
 80097f8:	496a      	ldr	r1, [pc, #424]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097fa:	4313      	orrs	r3, r2
 80097fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009808:	2b00      	cmp	r3, #0
 800980a:	d00a      	beq.n	8009822 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800980c:	4b65      	ldr	r3, [pc, #404]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800980e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009812:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6a1b      	ldr	r3, [r3, #32]
 800981a:	4962      	ldr	r1, [pc, #392]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800981c:	4313      	orrs	r3, r2
 800981e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800982a:	2b00      	cmp	r3, #0
 800982c:	d00a      	beq.n	8009844 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800982e:	4b5d      	ldr	r3, [pc, #372]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009834:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800983c:	4959      	ldr	r1, [pc, #356]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800983e:	4313      	orrs	r3, r2
 8009840:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800984c:	2b00      	cmp	r3, #0
 800984e:	d00a      	beq.n	8009866 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009850:	4b54      	ldr	r3, [pc, #336]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009852:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009856:	f023 0203 	bic.w	r2, r3, #3
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800985e:	4951      	ldr	r1, [pc, #324]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009860:	4313      	orrs	r3, r2
 8009862:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800986e:	2b00      	cmp	r3, #0
 8009870:	d00a      	beq.n	8009888 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009872:	4b4c      	ldr	r3, [pc, #304]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009878:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009880:	4948      	ldr	r1, [pc, #288]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009882:	4313      	orrs	r3, r2
 8009884:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009890:	2b00      	cmp	r3, #0
 8009892:	d015      	beq.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009894:	4b43      	ldr	r3, [pc, #268]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800989a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098a2:	4940      	ldr	r1, [pc, #256]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098a4:	4313      	orrs	r3, r2
 80098a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098b2:	d105      	bne.n	80098c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098b4:	4b3b      	ldr	r3, [pc, #236]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	4a3a      	ldr	r2, [pc, #232]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d015      	beq.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80098cc:	4b35      	ldr	r3, [pc, #212]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098da:	4932      	ldr	r1, [pc, #200]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098dc:	4313      	orrs	r3, r2
 80098de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80098ea:	d105      	bne.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80098ec:	4b2d      	ldr	r3, [pc, #180]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	4a2c      	ldr	r2, [pc, #176]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80098f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098f6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d015      	beq.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009904:	4b27      	ldr	r3, [pc, #156]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800990a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009912:	4924      	ldr	r1, [pc, #144]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009914:	4313      	orrs	r3, r2
 8009916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800991e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009922:	d105      	bne.n	8009930 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009924:	4b1f      	ldr	r3, [pc, #124]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009926:	68db      	ldr	r3, [r3, #12]
 8009928:	4a1e      	ldr	r2, [pc, #120]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800992a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800992e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d015      	beq.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800993c:	4b19      	ldr	r3, [pc, #100]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800993e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009942:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800994a:	4916      	ldr	r1, [pc, #88]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800994c:	4313      	orrs	r3, r2
 800994e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800995a:	d105      	bne.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800995c:	4b11      	ldr	r3, [pc, #68]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	4a10      	ldr	r2, [pc, #64]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009962:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009966:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009970:	2b00      	cmp	r3, #0
 8009972:	d019      	beq.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009974:	4b0b      	ldr	r3, [pc, #44]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800997a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009982:	4908      	ldr	r1, [pc, #32]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009984:	4313      	orrs	r3, r2
 8009986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800998e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009992:	d109      	bne.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009994:	4b03      	ldr	r3, [pc, #12]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	4a02      	ldr	r2, [pc, #8]	@ (80099a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800999a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800999e:	60d3      	str	r3, [r2, #12]
 80099a0:	e002      	b.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80099a2:	bf00      	nop
 80099a4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d015      	beq.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80099b4:	4b29      	ldr	r3, [pc, #164]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099c2:	4926      	ldr	r1, [pc, #152]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099c4:	4313      	orrs	r3, r2
 80099c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099d2:	d105      	bne.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80099d4:	4b21      	ldr	r3, [pc, #132]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	4a20      	ldr	r2, [pc, #128]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099de:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d015      	beq.n	8009a18 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80099ec:	4b1b      	ldr	r3, [pc, #108]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099f2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099fa:	4918      	ldr	r1, [pc, #96]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80099fc:	4313      	orrs	r3, r2
 80099fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a0a:	d105      	bne.n	8009a18 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009a0c:	4b13      	ldr	r3, [pc, #76]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	4a12      	ldr	r2, [pc, #72]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a16:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d015      	beq.n	8009a50 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009a24:	4b0d      	ldr	r3, [pc, #52]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009a2a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a32:	490a      	ldr	r1, [pc, #40]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a34:	4313      	orrs	r3, r2
 8009a36:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a42:	d105      	bne.n	8009a50 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009a44:	4b05      	ldr	r3, [pc, #20]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a46:	68db      	ldr	r3, [r3, #12]
 8009a48:	4a04      	ldr	r2, [pc, #16]	@ (8009a5c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009a4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009a50:	7cbb      	ldrb	r3, [r7, #18]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3718      	adds	r7, #24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	40021000 	.word	0x40021000

08009a60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d101      	bne.n	8009a72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e054      	b.n	8009b1c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d111      	bne.n	8009aa2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f001 ff92 	bl	800b9b0 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d102      	bne.n	8009a9a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	4a23      	ldr	r2, [pc, #140]	@ (8009b24 <HAL_TIM_Base_Init+0xc4>)
 8009a98:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2202      	movs	r2, #2
 8009aa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	3304      	adds	r3, #4
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	4610      	mov	r0, r2
 8009ab6:	f001 fadb 	bl	800b070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2201      	movs	r2, #1
 8009abe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2201      	movs	r2, #1
 8009ac6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2201      	movs	r2, #1
 8009ace:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2201      	movs	r2, #1
 8009ade:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2201      	movs	r2, #1
 8009ae6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2201      	movs	r2, #1
 8009aee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2201      	movs	r2, #1
 8009afe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	08005b65 	.word	0x08005b65

08009b28 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b085      	sub	sp, #20
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d001      	beq.n	8009b40 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e04c      	b.n	8009bda <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2202      	movs	r2, #2
 8009b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	4a26      	ldr	r2, [pc, #152]	@ (8009be8 <HAL_TIM_Base_Start+0xc0>)
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d022      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b5a:	d01d      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a22      	ldr	r2, [pc, #136]	@ (8009bec <HAL_TIM_Base_Start+0xc4>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d018      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a21      	ldr	r2, [pc, #132]	@ (8009bf0 <HAL_TIM_Base_Start+0xc8>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d013      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a1f      	ldr	r2, [pc, #124]	@ (8009bf4 <HAL_TIM_Base_Start+0xcc>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d00e      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a1e      	ldr	r2, [pc, #120]	@ (8009bf8 <HAL_TIM_Base_Start+0xd0>)
 8009b80:	4293      	cmp	r3, r2
 8009b82:	d009      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4a1c      	ldr	r2, [pc, #112]	@ (8009bfc <HAL_TIM_Base_Start+0xd4>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d004      	beq.n	8009b98 <HAL_TIM_Base_Start+0x70>
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a1b      	ldr	r2, [pc, #108]	@ (8009c00 <HAL_TIM_Base_Start+0xd8>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d115      	bne.n	8009bc4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	689a      	ldr	r2, [r3, #8]
 8009b9e:	4b19      	ldr	r3, [pc, #100]	@ (8009c04 <HAL_TIM_Base_Start+0xdc>)
 8009ba0:	4013      	ands	r3, r2
 8009ba2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2b06      	cmp	r3, #6
 8009ba8:	d015      	beq.n	8009bd6 <HAL_TIM_Base_Start+0xae>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bb0:	d011      	beq.n	8009bd6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f042 0201 	orr.w	r2, r2, #1
 8009bc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bc2:	e008      	b.n	8009bd6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f042 0201 	orr.w	r2, r2, #1
 8009bd2:	601a      	str	r2, [r3, #0]
 8009bd4:	e000      	b.n	8009bd8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009bd8:	2300      	movs	r3, #0
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3714      	adds	r7, #20
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
 8009be6:	bf00      	nop
 8009be8:	40012c00 	.word	0x40012c00
 8009bec:	40000400 	.word	0x40000400
 8009bf0:	40000800 	.word	0x40000800
 8009bf4:	40000c00 	.word	0x40000c00
 8009bf8:	40013400 	.word	0x40013400
 8009bfc:	40014000 	.word	0x40014000
 8009c00:	40015000 	.word	0x40015000
 8009c04:	00010007 	.word	0x00010007

08009c08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b085      	sub	sp, #20
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d001      	beq.n	8009c20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	e054      	b.n	8009cca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68da      	ldr	r2, [r3, #12]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f042 0201 	orr.w	r2, r2, #1
 8009c36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a26      	ldr	r2, [pc, #152]	@ (8009cd8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d022      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c4a:	d01d      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a22      	ldr	r2, [pc, #136]	@ (8009cdc <HAL_TIM_Base_Start_IT+0xd4>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d018      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a21      	ldr	r2, [pc, #132]	@ (8009ce0 <HAL_TIM_Base_Start_IT+0xd8>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d013      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a1f      	ldr	r2, [pc, #124]	@ (8009ce4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d00e      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8009ce8 <HAL_TIM_Base_Start_IT+0xe0>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d009      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4a1c      	ldr	r2, [pc, #112]	@ (8009cec <HAL_TIM_Base_Start_IT+0xe4>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d004      	beq.n	8009c88 <HAL_TIM_Base_Start_IT+0x80>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a1b      	ldr	r2, [pc, #108]	@ (8009cf0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d115      	bne.n	8009cb4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	689a      	ldr	r2, [r3, #8]
 8009c8e:	4b19      	ldr	r3, [pc, #100]	@ (8009cf4 <HAL_TIM_Base_Start_IT+0xec>)
 8009c90:	4013      	ands	r3, r2
 8009c92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2b06      	cmp	r3, #6
 8009c98:	d015      	beq.n	8009cc6 <HAL_TIM_Base_Start_IT+0xbe>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ca0:	d011      	beq.n	8009cc6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f042 0201 	orr.w	r2, r2, #1
 8009cb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cb2:	e008      	b.n	8009cc6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f042 0201 	orr.w	r2, r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]
 8009cc4:	e000      	b.n	8009cc8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009cc8:	2300      	movs	r3, #0
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3714      	adds	r7, #20
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	40012c00 	.word	0x40012c00
 8009cdc:	40000400 	.word	0x40000400
 8009ce0:	40000800 	.word	0x40000800
 8009ce4:	40000c00 	.word	0x40000c00
 8009ce8:	40013400 	.word	0x40013400
 8009cec:	40014000 	.word	0x40014000
 8009cf0:	40015000 	.word	0x40015000
 8009cf4:	00010007 	.word	0x00010007

08009cf8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d101      	bne.n	8009d0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e054      	b.n	8009db4 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d111      	bne.n	8009d3a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f001 fe46 	bl	800b9b0 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d102      	bne.n	8009d32 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a23      	ldr	r2, [pc, #140]	@ (8009dbc <HAL_TIM_PWM_Init+0xc4>)
 8009d30:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	3304      	adds	r3, #4
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	4610      	mov	r0, r2
 8009d4e:	f001 f98f 	bl	800b070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2201      	movs	r2, #1
 8009d56:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2201      	movs	r2, #1
 8009d66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2201      	movs	r2, #1
 8009d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2201      	movs	r2, #1
 8009d86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2201      	movs	r2, #1
 8009d96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2201      	movs	r2, #1
 8009da6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2201      	movs	r2, #1
 8009dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3708      	adds	r7, #8
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	08009dc1 	.word	0x08009dc1

08009dc0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d109      	bne.n	8009df8 <HAL_TIM_PWM_Start+0x24>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	bf14      	ite	ne
 8009df0:	2301      	movne	r3, #1
 8009df2:	2300      	moveq	r3, #0
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	e03c      	b.n	8009e72 <HAL_TIM_PWM_Start+0x9e>
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	2b04      	cmp	r3, #4
 8009dfc:	d109      	bne.n	8009e12 <HAL_TIM_PWM_Start+0x3e>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	bf14      	ite	ne
 8009e0a:	2301      	movne	r3, #1
 8009e0c:	2300      	moveq	r3, #0
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	e02f      	b.n	8009e72 <HAL_TIM_PWM_Start+0x9e>
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	2b08      	cmp	r3, #8
 8009e16:	d109      	bne.n	8009e2c <HAL_TIM_PWM_Start+0x58>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009e1e:	b2db      	uxtb	r3, r3
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	bf14      	ite	ne
 8009e24:	2301      	movne	r3, #1
 8009e26:	2300      	moveq	r3, #0
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	e022      	b.n	8009e72 <HAL_TIM_PWM_Start+0x9e>
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	2b0c      	cmp	r3, #12
 8009e30:	d109      	bne.n	8009e46 <HAL_TIM_PWM_Start+0x72>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	bf14      	ite	ne
 8009e3e:	2301      	movne	r3, #1
 8009e40:	2300      	moveq	r3, #0
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	e015      	b.n	8009e72 <HAL_TIM_PWM_Start+0x9e>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	2b10      	cmp	r3, #16
 8009e4a:	d109      	bne.n	8009e60 <HAL_TIM_PWM_Start+0x8c>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	2b01      	cmp	r3, #1
 8009e56:	bf14      	ite	ne
 8009e58:	2301      	movne	r3, #1
 8009e5a:	2300      	moveq	r3, #0
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	e008      	b.n	8009e72 <HAL_TIM_PWM_Start+0x9e>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009e66:	b2db      	uxtb	r3, r3
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	bf14      	ite	ne
 8009e6c:	2301      	movne	r3, #1
 8009e6e:	2300      	moveq	r3, #0
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d001      	beq.n	8009e7a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e0a6      	b.n	8009fc8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d104      	bne.n	8009e8a <HAL_TIM_PWM_Start+0xb6>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2202      	movs	r2, #2
 8009e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e88:	e023      	b.n	8009ed2 <HAL_TIM_PWM_Start+0xfe>
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	2b04      	cmp	r3, #4
 8009e8e:	d104      	bne.n	8009e9a <HAL_TIM_PWM_Start+0xc6>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2202      	movs	r2, #2
 8009e94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009e98:	e01b      	b.n	8009ed2 <HAL_TIM_PWM_Start+0xfe>
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	2b08      	cmp	r3, #8
 8009e9e:	d104      	bne.n	8009eaa <HAL_TIM_PWM_Start+0xd6>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ea8:	e013      	b.n	8009ed2 <HAL_TIM_PWM_Start+0xfe>
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	2b0c      	cmp	r3, #12
 8009eae:	d104      	bne.n	8009eba <HAL_TIM_PWM_Start+0xe6>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2202      	movs	r2, #2
 8009eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009eb8:	e00b      	b.n	8009ed2 <HAL_TIM_PWM_Start+0xfe>
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	2b10      	cmp	r3, #16
 8009ebe:	d104      	bne.n	8009eca <HAL_TIM_PWM_Start+0xf6>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2202      	movs	r2, #2
 8009ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ec8:	e003      	b.n	8009ed2 <HAL_TIM_PWM_Start+0xfe>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2202      	movs	r2, #2
 8009ece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	4618      	mov	r0, r3
 8009edc:	f001 fd42 	bl	800b964 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a3a      	ldr	r2, [pc, #232]	@ (8009fd0 <HAL_TIM_PWM_Start+0x1fc>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d018      	beq.n	8009f1c <HAL_TIM_PWM_Start+0x148>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a39      	ldr	r2, [pc, #228]	@ (8009fd4 <HAL_TIM_PWM_Start+0x200>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d013      	beq.n	8009f1c <HAL_TIM_PWM_Start+0x148>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a37      	ldr	r2, [pc, #220]	@ (8009fd8 <HAL_TIM_PWM_Start+0x204>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d00e      	beq.n	8009f1c <HAL_TIM_PWM_Start+0x148>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a36      	ldr	r2, [pc, #216]	@ (8009fdc <HAL_TIM_PWM_Start+0x208>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d009      	beq.n	8009f1c <HAL_TIM_PWM_Start+0x148>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a34      	ldr	r2, [pc, #208]	@ (8009fe0 <HAL_TIM_PWM_Start+0x20c>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d004      	beq.n	8009f1c <HAL_TIM_PWM_Start+0x148>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a33      	ldr	r2, [pc, #204]	@ (8009fe4 <HAL_TIM_PWM_Start+0x210>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d101      	bne.n	8009f20 <HAL_TIM_PWM_Start+0x14c>
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	e000      	b.n	8009f22 <HAL_TIM_PWM_Start+0x14e>
 8009f20:	2300      	movs	r3, #0
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d007      	beq.n	8009f36 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a25      	ldr	r2, [pc, #148]	@ (8009fd0 <HAL_TIM_PWM_Start+0x1fc>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d022      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f48:	d01d      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a26      	ldr	r2, [pc, #152]	@ (8009fe8 <HAL_TIM_PWM_Start+0x214>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d018      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a24      	ldr	r2, [pc, #144]	@ (8009fec <HAL_TIM_PWM_Start+0x218>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d013      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a23      	ldr	r2, [pc, #140]	@ (8009ff0 <HAL_TIM_PWM_Start+0x21c>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d00e      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a19      	ldr	r2, [pc, #100]	@ (8009fd4 <HAL_TIM_PWM_Start+0x200>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d009      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a18      	ldr	r2, [pc, #96]	@ (8009fd8 <HAL_TIM_PWM_Start+0x204>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d004      	beq.n	8009f86 <HAL_TIM_PWM_Start+0x1b2>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a18      	ldr	r2, [pc, #96]	@ (8009fe4 <HAL_TIM_PWM_Start+0x210>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d115      	bne.n	8009fb2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	689a      	ldr	r2, [r3, #8]
 8009f8c:	4b19      	ldr	r3, [pc, #100]	@ (8009ff4 <HAL_TIM_PWM_Start+0x220>)
 8009f8e:	4013      	ands	r3, r2
 8009f90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2b06      	cmp	r3, #6
 8009f96:	d015      	beq.n	8009fc4 <HAL_TIM_PWM_Start+0x1f0>
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f9e:	d011      	beq.n	8009fc4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f042 0201 	orr.w	r2, r2, #1
 8009fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fb0:	e008      	b.n	8009fc4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	681a      	ldr	r2, [r3, #0]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f042 0201 	orr.w	r2, r2, #1
 8009fc0:	601a      	str	r2, [r3, #0]
 8009fc2:	e000      	b.n	8009fc6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	40012c00 	.word	0x40012c00
 8009fd4:	40013400 	.word	0x40013400
 8009fd8:	40014000 	.word	0x40014000
 8009fdc:	40014400 	.word	0x40014400
 8009fe0:	40014800 	.word	0x40014800
 8009fe4:	40015000 	.word	0x40015000
 8009fe8:	40000400 	.word	0x40000400
 8009fec:	40000800 	.word	0x40000800
 8009ff0:	40000c00 	.word	0x40000c00
 8009ff4:	00010007 	.word	0x00010007

08009ff8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d101      	bne.n	800a00c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800a008:	2301      	movs	r3, #1
 800a00a:	e04c      	b.n	800a0a6 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a012:	b2db      	uxtb	r3, r3
 800a014:	2b00      	cmp	r3, #0
 800a016:	d111      	bne.n	800a03c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f001 fcc5 	bl	800b9b0 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d102      	bne.n	800a034 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a1f      	ldr	r2, [pc, #124]	@ (800a0b0 <HAL_TIM_OnePulse_Init+0xb8>)
 800a032:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2202      	movs	r2, #2
 800a040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681a      	ldr	r2, [r3, #0]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	3304      	adds	r3, #4
 800a04c:	4619      	mov	r1, r3
 800a04e:	4610      	mov	r0, r2
 800a050:	f001 f80e 	bl	800b070 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f022 0208 	bic.w	r2, r2, #8
 800a062:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	6819      	ldr	r1, [r3, #0]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	683a      	ldr	r2, [r7, #0]
 800a070:	430a      	orrs	r2, r1
 800a072:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2201      	movs	r2, #1
 800a078:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2201      	movs	r2, #1
 800a080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2201      	movs	r2, #1
 800a088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2201      	movs	r2, #1
 800a090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2201      	movs	r2, #1
 800a098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a0a4:	2300      	movs	r3, #0
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	0800a0b5 	.word	0x0800a0b5

0800a0b4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800a0bc:	bf00      	nop
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
 800a0d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a0d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a0e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a0e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0f0:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a0f2:	7bfb      	ldrb	r3, [r7, #15]
 800a0f4:	2b01      	cmp	r3, #1
 800a0f6:	d108      	bne.n	800a10a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a0f8:	7bbb      	ldrb	r3, [r7, #14]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d105      	bne.n	800a10a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a0fe:	7b7b      	ldrb	r3, [r7, #13]
 800a100:	2b01      	cmp	r3, #1
 800a102:	d102      	bne.n	800a10a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a104:	7b3b      	ldrb	r3, [r7, #12]
 800a106:	2b01      	cmp	r3, #1
 800a108:	d001      	beq.n	800a10e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	e059      	b.n	800a1c2 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2202      	movs	r2, #2
 800a112:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2202      	movs	r2, #2
 800a11a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2202      	movs	r2, #2
 800a122:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2202      	movs	r2, #2
 800a12a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	68da      	ldr	r2, [r3, #12]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f042 0202 	orr.w	r2, r2, #2
 800a13c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68da      	ldr	r2, [r3, #12]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f042 0204 	orr.w	r2, r2, #4
 800a14c:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2201      	movs	r2, #1
 800a154:	2100      	movs	r1, #0
 800a156:	4618      	mov	r0, r3
 800a158:	f001 fc04 	bl	800b964 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2201      	movs	r2, #1
 800a162:	2104      	movs	r1, #4
 800a164:	4618      	mov	r0, r3
 800a166:	f001 fbfd 	bl	800b964 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4a17      	ldr	r2, [pc, #92]	@ (800a1cc <HAL_TIM_OnePulse_Start_IT+0x104>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d018      	beq.n	800a1a6 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a15      	ldr	r2, [pc, #84]	@ (800a1d0 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d013      	beq.n	800a1a6 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4a14      	ldr	r2, [pc, #80]	@ (800a1d4 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d00e      	beq.n	800a1a6 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	4a12      	ldr	r2, [pc, #72]	@ (800a1d8 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d009      	beq.n	800a1a6 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4a11      	ldr	r2, [pc, #68]	@ (800a1dc <HAL_TIM_OnePulse_Start_IT+0x114>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d004      	beq.n	800a1a6 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4a0f      	ldr	r2, [pc, #60]	@ (800a1e0 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d101      	bne.n	800a1aa <HAL_TIM_OnePulse_Start_IT+0xe2>
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e000      	b.n	800a1ac <HAL_TIM_OnePulse_Start_IT+0xe4>
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d007      	beq.n	800a1c0 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a1be:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	bf00      	nop
 800a1cc:	40012c00 	.word	0x40012c00
 800a1d0:	40013400 	.word	0x40013400
 800a1d4:	40014000 	.word	0x40014000
 800a1d8:	40014400 	.word	0x40014400
 800a1dc:	40014800 	.word	0x40014800
 800a1e0:	40015000 	.word	0x40015000

0800a1e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b086      	sub	sp, #24
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d101      	bne.n	800a1f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	e0a2      	b.n	800a33e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	2b00      	cmp	r3, #0
 800a202:	d111      	bne.n	800a228 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f001 fbcf 	bl	800b9b0 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a216:	2b00      	cmp	r3, #0
 800a218:	d102      	bne.n	800a220 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	4a4a      	ldr	r2, [pc, #296]	@ (800a348 <HAL_TIM_Encoder_Init+0x164>)
 800a21e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2202      	movs	r2, #2
 800a22c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	689b      	ldr	r3, [r3, #8]
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	6812      	ldr	r2, [r2, #0]
 800a23a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a23e:	f023 0307 	bic.w	r3, r3, #7
 800a242:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	3304      	adds	r3, #4
 800a24c:	4619      	mov	r1, r3
 800a24e:	4610      	mov	r0, r2
 800a250:	f000 ff0e 	bl	800b070 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	689b      	ldr	r3, [r3, #8]
 800a25a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	699b      	ldr	r3, [r3, #24]
 800a262:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	6a1b      	ldr	r3, [r3, #32]
 800a26a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	697a      	ldr	r2, [r7, #20]
 800a272:	4313      	orrs	r3, r2
 800a274:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a27c:	f023 0303 	bic.w	r3, r3, #3
 800a280:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	689a      	ldr	r2, [r3, #8]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	021b      	lsls	r3, r3, #8
 800a28c:	4313      	orrs	r3, r2
 800a28e:	693a      	ldr	r2, [r7, #16]
 800a290:	4313      	orrs	r3, r2
 800a292:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a29a:	f023 030c 	bic.w	r3, r3, #12
 800a29e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a2a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a2aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	68da      	ldr	r2, [r3, #12]
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	69db      	ldr	r3, [r3, #28]
 800a2b4:	021b      	lsls	r3, r3, #8
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	693a      	ldr	r2, [r7, #16]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	011a      	lsls	r2, r3, #4
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	6a1b      	ldr	r3, [r3, #32]
 800a2c8:	031b      	lsls	r3, r3, #12
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	693a      	ldr	r2, [r7, #16]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a2d8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a2e0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	685a      	ldr	r2, [r3, #4]
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	695b      	ldr	r3, [r3, #20]
 800a2ea:	011b      	lsls	r3, r3, #4
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	68fa      	ldr	r2, [r7, #12]
 800a2f0:	4313      	orrs	r3, r2
 800a2f2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	697a      	ldr	r2, [r7, #20]
 800a2fa:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	693a      	ldr	r2, [r7, #16]
 800a302:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	68fa      	ldr	r2, [r7, #12]
 800a30a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2201      	movs	r2, #1
 800a318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a33c:	2300      	movs	r3, #0
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3718      	adds	r7, #24
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	08005c8d 	.word	0x08005c8d

0800a34c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a35c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a364:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a36c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a374:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d110      	bne.n	800a39e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a37c:	7bfb      	ldrb	r3, [r7, #15]
 800a37e:	2b01      	cmp	r3, #1
 800a380:	d102      	bne.n	800a388 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a382:	7b7b      	ldrb	r3, [r7, #13]
 800a384:	2b01      	cmp	r3, #1
 800a386:	d001      	beq.n	800a38c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	e069      	b.n	800a460 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2202      	movs	r2, #2
 800a390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2202      	movs	r2, #2
 800a398:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a39c:	e031      	b.n	800a402 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	2b04      	cmp	r3, #4
 800a3a2:	d110      	bne.n	800a3c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3a4:	7bbb      	ldrb	r3, [r7, #14]
 800a3a6:	2b01      	cmp	r3, #1
 800a3a8:	d102      	bne.n	800a3b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a3aa:	7b3b      	ldrb	r3, [r7, #12]
 800a3ac:	2b01      	cmp	r3, #1
 800a3ae:	d001      	beq.n	800a3b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e055      	b.n	800a460 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2202      	movs	r2, #2
 800a3b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2202      	movs	r2, #2
 800a3c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3c4:	e01d      	b.n	800a402 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3c6:	7bfb      	ldrb	r3, [r7, #15]
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d108      	bne.n	800a3de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3cc:	7bbb      	ldrb	r3, [r7, #14]
 800a3ce:	2b01      	cmp	r3, #1
 800a3d0:	d105      	bne.n	800a3de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a3d2:	7b7b      	ldrb	r3, [r7, #13]
 800a3d4:	2b01      	cmp	r3, #1
 800a3d6:	d102      	bne.n	800a3de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a3d8:	7b3b      	ldrb	r3, [r7, #12]
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d001      	beq.n	800a3e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	e03e      	b.n	800a460 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2202      	movs	r2, #2
 800a3e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2202      	movs	r2, #2
 800a3ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2202      	movs	r2, #2
 800a3f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2202      	movs	r2, #2
 800a3fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d003      	beq.n	800a410 <HAL_TIM_Encoder_Start+0xc4>
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	2b04      	cmp	r3, #4
 800a40c:	d008      	beq.n	800a420 <HAL_TIM_Encoder_Start+0xd4>
 800a40e:	e00f      	b.n	800a430 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2201      	movs	r2, #1
 800a416:	2100      	movs	r1, #0
 800a418:	4618      	mov	r0, r3
 800a41a:	f001 faa3 	bl	800b964 <TIM_CCxChannelCmd>
      break;
 800a41e:	e016      	b.n	800a44e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2201      	movs	r2, #1
 800a426:	2104      	movs	r1, #4
 800a428:	4618      	mov	r0, r3
 800a42a:	f001 fa9b 	bl	800b964 <TIM_CCxChannelCmd>
      break;
 800a42e:	e00e      	b.n	800a44e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2201      	movs	r2, #1
 800a436:	2100      	movs	r1, #0
 800a438:	4618      	mov	r0, r3
 800a43a:	f001 fa93 	bl	800b964 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2201      	movs	r2, #1
 800a444:	2104      	movs	r1, #4
 800a446:	4618      	mov	r0, r3
 800a448:	f001 fa8c 	bl	800b964 <TIM_CCxChannelCmd>
      break;
 800a44c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f042 0201 	orr.w	r2, r2, #1
 800a45c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a45e:	2300      	movs	r3, #0
}
 800a460:	4618      	mov	r0, r3
 800a462:	3710      	adds	r7, #16
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}

0800a468 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d003      	beq.n	800a480 <HAL_TIM_Encoder_Stop+0x18>
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	2b04      	cmp	r3, #4
 800a47c:	d008      	beq.n	800a490 <HAL_TIM_Encoder_Stop+0x28>
 800a47e:	e00f      	b.n	800a4a0 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2200      	movs	r2, #0
 800a486:	2100      	movs	r1, #0
 800a488:	4618      	mov	r0, r3
 800a48a:	f001 fa6b 	bl	800b964 <TIM_CCxChannelCmd>
      break;
 800a48e:	e016      	b.n	800a4be <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	2200      	movs	r2, #0
 800a496:	2104      	movs	r1, #4
 800a498:	4618      	mov	r0, r3
 800a49a:	f001 fa63 	bl	800b964 <TIM_CCxChannelCmd>
      break;
 800a49e:	e00e      	b.n	800a4be <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f001 fa5b 	bl	800b964 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2104      	movs	r1, #4
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	f001 fa54 	bl	800b964 <TIM_CCxChannelCmd>
      break;
 800a4bc:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	6a1a      	ldr	r2, [r3, #32]
 800a4c4:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d10f      	bne.n	800a4ee <HAL_TIM_Encoder_Stop+0x86>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	6a1a      	ldr	r2, [r3, #32]
 800a4d4:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a4d8:	4013      	ands	r3, r2
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d107      	bne.n	800a4ee <HAL_TIM_Encoder_Stop+0x86>
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	681a      	ldr	r2, [r3, #0]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f022 0201 	bic.w	r2, r2, #1
 800a4ec:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d002      	beq.n	800a4fa <HAL_TIM_Encoder_Stop+0x92>
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	2b04      	cmp	r3, #4
 800a4f8:	d148      	bne.n	800a58c <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d104      	bne.n	800a50a <HAL_TIM_Encoder_Stop+0xa2>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a508:	e023      	b.n	800a552 <HAL_TIM_Encoder_Stop+0xea>
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	2b04      	cmp	r3, #4
 800a50e:	d104      	bne.n	800a51a <HAL_TIM_Encoder_Stop+0xb2>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a518:	e01b      	b.n	800a552 <HAL_TIM_Encoder_Stop+0xea>
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	2b08      	cmp	r3, #8
 800a51e:	d104      	bne.n	800a52a <HAL_TIM_Encoder_Stop+0xc2>
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a528:	e013      	b.n	800a552 <HAL_TIM_Encoder_Stop+0xea>
 800a52a:	683b      	ldr	r3, [r7, #0]
 800a52c:	2b0c      	cmp	r3, #12
 800a52e:	d104      	bne.n	800a53a <HAL_TIM_Encoder_Stop+0xd2>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a538:	e00b      	b.n	800a552 <HAL_TIM_Encoder_Stop+0xea>
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	2b10      	cmp	r3, #16
 800a53e:	d104      	bne.n	800a54a <HAL_TIM_Encoder_Stop+0xe2>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2201      	movs	r2, #1
 800a544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a548:	e003      	b.n	800a552 <HAL_TIM_Encoder_Stop+0xea>
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2201      	movs	r2, #1
 800a54e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d104      	bne.n	800a562 <HAL_TIM_Encoder_Stop+0xfa>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a560:	e024      	b.n	800a5ac <HAL_TIM_Encoder_Stop+0x144>
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	2b04      	cmp	r3, #4
 800a566:	d104      	bne.n	800a572 <HAL_TIM_Encoder_Stop+0x10a>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a570:	e01c      	b.n	800a5ac <HAL_TIM_Encoder_Stop+0x144>
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	2b08      	cmp	r3, #8
 800a576:	d104      	bne.n	800a582 <HAL_TIM_Encoder_Stop+0x11a>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a580:	e014      	b.n	800a5ac <HAL_TIM_Encoder_Stop+0x144>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2201      	movs	r2, #1
 800a586:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 800a58a:	e00f      	b.n	800a5ac <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return HAL_OK;
 800a5ac:	2300      	movs	r3, #0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3708      	adds	r7, #8
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}

0800a5b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b084      	sub	sp, #16
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	f003 0302 	and.w	r3, r3, #2
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d026      	beq.n	800a626 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f003 0302 	and.w	r3, r3, #2
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d021      	beq.n	800a626 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f06f 0202 	mvn.w	r2, #2
 800a5ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	699b      	ldr	r3, [r3, #24]
 800a5f8:	f003 0303 	and.w	r3, r3, #3
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d005      	beq.n	800a60c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	4798      	blx	r3
 800a60a:	e009      	b.n	800a620 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	f003 0304 	and.w	r3, r3, #4
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d026      	beq.n	800a67e <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f003 0304 	and.w	r3, r3, #4
 800a636:	2b00      	cmp	r3, #0
 800a638:	d021      	beq.n	800a67e <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f06f 0204 	mvn.w	r2, #4
 800a642:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2202      	movs	r2, #2
 800a648:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	699b      	ldr	r3, [r3, #24]
 800a650:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a654:	2b00      	cmp	r3, #0
 800a656:	d005      	beq.n	800a664 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	4798      	blx	r3
 800a662:	e009      	b.n	800a678 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	f003 0308 	and.w	r3, r3, #8
 800a684:	2b00      	cmp	r3, #0
 800a686:	d026      	beq.n	800a6d6 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f003 0308 	and.w	r3, r3, #8
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d021      	beq.n	800a6d6 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f06f 0208 	mvn.w	r2, #8
 800a69a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2204      	movs	r2, #4
 800a6a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	69db      	ldr	r3, [r3, #28]
 800a6a8:	f003 0303 	and.w	r3, r3, #3
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d005      	beq.n	800a6bc <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	4798      	blx	r3
 800a6ba:	e009      	b.n	800a6d0 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	f003 0310 	and.w	r3, r3, #16
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d026      	beq.n	800a72e <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f003 0310 	and.w	r3, r3, #16
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d021      	beq.n	800a72e <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f06f 0210 	mvn.w	r2, #16
 800a6f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2208      	movs	r2, #8
 800a6f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a704:	2b00      	cmp	r3, #0
 800a706:	d005      	beq.n	800a714 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	4798      	blx	r3
 800a712:	e009      	b.n	800a728 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2200      	movs	r2, #0
 800a72c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	f003 0301 	and.w	r3, r3, #1
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00e      	beq.n	800a756 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f003 0301 	and.w	r3, r3, #1
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d009      	beq.n	800a756 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f06f 0201 	mvn.w	r2, #1
 800a74a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a756:	68bb      	ldr	r3, [r7, #8]
 800a758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d104      	bne.n	800a76a <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00e      	beq.n	800a788 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a770:	2b00      	cmp	r3, #0
 800a772:	d009      	beq.n	800a788 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a77c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d00e      	beq.n	800a7b0 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d009      	beq.n	800a7b0 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a7a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d00e      	beq.n	800a7d8 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d009      	beq.n	800a7d8 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a7cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	f003 0320 	and.w	r3, r3, #32
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d00e      	beq.n	800a800 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	f003 0320 	and.w	r3, r3, #32
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d009      	beq.n	800a800 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	f06f 0220 	mvn.w	r2, #32
 800a7f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00e      	beq.n	800a828 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a810:	2b00      	cmp	r3, #0
 800a812:	d009      	beq.n	800a828 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a81c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00e      	beq.n	800a850 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d009      	beq.n	800a850 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00e      	beq.n	800a878 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a860:	2b00      	cmp	r3, #0
 800a862:	d009      	beq.n	800a878 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a86c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d00e      	beq.n	800a8a0 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d009      	beq.n	800a8a0 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a8a0:	bf00      	nop
 800a8a2:	3710      	adds	r7, #16
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}

0800a8a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b086      	sub	sp, #24
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d101      	bne.n	800a8c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a8c2:	2302      	movs	r3, #2
 800a8c4:	e0ff      	b.n	800aac6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2b14      	cmp	r3, #20
 800a8d2:	f200 80f0 	bhi.w	800aab6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a8d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a8dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8dc:	0800a931 	.word	0x0800a931
 800a8e0:	0800aab7 	.word	0x0800aab7
 800a8e4:	0800aab7 	.word	0x0800aab7
 800a8e8:	0800aab7 	.word	0x0800aab7
 800a8ec:	0800a971 	.word	0x0800a971
 800a8f0:	0800aab7 	.word	0x0800aab7
 800a8f4:	0800aab7 	.word	0x0800aab7
 800a8f8:	0800aab7 	.word	0x0800aab7
 800a8fc:	0800a9b3 	.word	0x0800a9b3
 800a900:	0800aab7 	.word	0x0800aab7
 800a904:	0800aab7 	.word	0x0800aab7
 800a908:	0800aab7 	.word	0x0800aab7
 800a90c:	0800a9f3 	.word	0x0800a9f3
 800a910:	0800aab7 	.word	0x0800aab7
 800a914:	0800aab7 	.word	0x0800aab7
 800a918:	0800aab7 	.word	0x0800aab7
 800a91c:	0800aa35 	.word	0x0800aa35
 800a920:	0800aab7 	.word	0x0800aab7
 800a924:	0800aab7 	.word	0x0800aab7
 800a928:	0800aab7 	.word	0x0800aab7
 800a92c:	0800aa75 	.word	0x0800aa75
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	68b9      	ldr	r1, [r7, #8]
 800a936:	4618      	mov	r0, r3
 800a938:	f000 fc4e 	bl	800b1d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	699a      	ldr	r2, [r3, #24]
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f042 0208 	orr.w	r2, r2, #8
 800a94a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	699a      	ldr	r2, [r3, #24]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f022 0204 	bic.w	r2, r2, #4
 800a95a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	6999      	ldr	r1, [r3, #24]
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	691a      	ldr	r2, [r3, #16]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	430a      	orrs	r2, r1
 800a96c:	619a      	str	r2, [r3, #24]
      break;
 800a96e:	e0a5      	b.n	800aabc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	68b9      	ldr	r1, [r7, #8]
 800a976:	4618      	mov	r0, r3
 800a978:	f000 fcc8 	bl	800b30c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	699a      	ldr	r2, [r3, #24]
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a98a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	699a      	ldr	r2, [r3, #24]
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a99a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	6999      	ldr	r1, [r3, #24]
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	691b      	ldr	r3, [r3, #16]
 800a9a6:	021a      	lsls	r2, r3, #8
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	430a      	orrs	r2, r1
 800a9ae:	619a      	str	r2, [r3, #24]
      break;
 800a9b0:	e084      	b.n	800aabc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68b9      	ldr	r1, [r7, #8]
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f000 fd3b 	bl	800b434 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	69da      	ldr	r2, [r3, #28]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f042 0208 	orr.w	r2, r2, #8
 800a9cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	69da      	ldr	r2, [r3, #28]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f022 0204 	bic.w	r2, r2, #4
 800a9dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	69d9      	ldr	r1, [r3, #28]
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	691a      	ldr	r2, [r3, #16]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	430a      	orrs	r2, r1
 800a9ee:	61da      	str	r2, [r3, #28]
      break;
 800a9f0:	e064      	b.n	800aabc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	68b9      	ldr	r1, [r7, #8]
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f000 fdad 	bl	800b558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	69da      	ldr	r2, [r3, #28]
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	69da      	ldr	r2, [r3, #28]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	69d9      	ldr	r1, [r3, #28]
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	691b      	ldr	r3, [r3, #16]
 800aa28:	021a      	lsls	r2, r3, #8
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	430a      	orrs	r2, r1
 800aa30:	61da      	str	r2, [r3, #28]
      break;
 800aa32:	e043      	b.n	800aabc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	68b9      	ldr	r1, [r7, #8]
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f000 fe20 	bl	800b680 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f042 0208 	orr.w	r2, r2, #8
 800aa4e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f022 0204 	bic.w	r2, r2, #4
 800aa5e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	691a      	ldr	r2, [r3, #16]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	430a      	orrs	r2, r1
 800aa70:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aa72:	e023      	b.n	800aabc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	68b9      	ldr	r1, [r7, #8]
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f000 fe6a 	bl	800b754 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa8e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa9e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	691b      	ldr	r3, [r3, #16]
 800aaaa:	021a      	lsls	r2, r3, #8
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	430a      	orrs	r2, r1
 800aab2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aab4:	e002      	b.n	800aabc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	75fb      	strb	r3, [r7, #23]
      break;
 800aaba:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2200      	movs	r2, #0
 800aac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aac4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3718      	adds	r7, #24
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}
 800aace:	bf00      	nop

0800aad0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b084      	sub	sp, #16
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aada:	2300      	movs	r3, #0
 800aadc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	d101      	bne.n	800aaec <HAL_TIM_ConfigClockSource+0x1c>
 800aae8:	2302      	movs	r3, #2
 800aaea:	e0f6      	b.n	800acda <HAL_TIM_ConfigClockSource+0x20a>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2201      	movs	r2, #1
 800aaf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2202      	movs	r2, #2
 800aaf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ab0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ab0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ab16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	68ba      	ldr	r2, [r7, #8]
 800ab1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a6f      	ldr	r2, [pc, #444]	@ (800ace4 <HAL_TIM_ConfigClockSource+0x214>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	f000 80c1 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab2c:	4a6d      	ldr	r2, [pc, #436]	@ (800ace4 <HAL_TIM_ConfigClockSource+0x214>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	f200 80c6 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab34:	4a6c      	ldr	r2, [pc, #432]	@ (800ace8 <HAL_TIM_ConfigClockSource+0x218>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	f000 80b9 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab3c:	4a6a      	ldr	r2, [pc, #424]	@ (800ace8 <HAL_TIM_ConfigClockSource+0x218>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	f200 80be 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab44:	4a69      	ldr	r2, [pc, #420]	@ (800acec <HAL_TIM_ConfigClockSource+0x21c>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	f000 80b1 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab4c:	4a67      	ldr	r2, [pc, #412]	@ (800acec <HAL_TIM_ConfigClockSource+0x21c>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	f200 80b6 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab54:	4a66      	ldr	r2, [pc, #408]	@ (800acf0 <HAL_TIM_ConfigClockSource+0x220>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	f000 80a9 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab5c:	4a64      	ldr	r2, [pc, #400]	@ (800acf0 <HAL_TIM_ConfigClockSource+0x220>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	f200 80ae 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab64:	4a63      	ldr	r2, [pc, #396]	@ (800acf4 <HAL_TIM_ConfigClockSource+0x224>)
 800ab66:	4293      	cmp	r3, r2
 800ab68:	f000 80a1 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab6c:	4a61      	ldr	r2, [pc, #388]	@ (800acf4 <HAL_TIM_ConfigClockSource+0x224>)
 800ab6e:	4293      	cmp	r3, r2
 800ab70:	f200 80a6 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab74:	4a60      	ldr	r2, [pc, #384]	@ (800acf8 <HAL_TIM_ConfigClockSource+0x228>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	f000 8099 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab7c:	4a5e      	ldr	r2, [pc, #376]	@ (800acf8 <HAL_TIM_ConfigClockSource+0x228>)
 800ab7e:	4293      	cmp	r3, r2
 800ab80:	f200 809e 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab84:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab88:	f000 8091 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab8c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab90:	f200 8096 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab98:	f000 8089 	beq.w	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800ab9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aba0:	f200 808e 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800aba4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aba8:	d03e      	beq.n	800ac28 <HAL_TIM_ConfigClockSource+0x158>
 800abaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800abae:	f200 8087 	bhi.w	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abb6:	f000 8086 	beq.w	800acc6 <HAL_TIM_ConfigClockSource+0x1f6>
 800abba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800abbe:	d87f      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abc0:	2b70      	cmp	r3, #112	@ 0x70
 800abc2:	d01a      	beq.n	800abfa <HAL_TIM_ConfigClockSource+0x12a>
 800abc4:	2b70      	cmp	r3, #112	@ 0x70
 800abc6:	d87b      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abc8:	2b60      	cmp	r3, #96	@ 0x60
 800abca:	d050      	beq.n	800ac6e <HAL_TIM_ConfigClockSource+0x19e>
 800abcc:	2b60      	cmp	r3, #96	@ 0x60
 800abce:	d877      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abd0:	2b50      	cmp	r3, #80	@ 0x50
 800abd2:	d03c      	beq.n	800ac4e <HAL_TIM_ConfigClockSource+0x17e>
 800abd4:	2b50      	cmp	r3, #80	@ 0x50
 800abd6:	d873      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abd8:	2b40      	cmp	r3, #64	@ 0x40
 800abda:	d058      	beq.n	800ac8e <HAL_TIM_ConfigClockSource+0x1be>
 800abdc:	2b40      	cmp	r3, #64	@ 0x40
 800abde:	d86f      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abe0:	2b30      	cmp	r3, #48	@ 0x30
 800abe2:	d064      	beq.n	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800abe4:	2b30      	cmp	r3, #48	@ 0x30
 800abe6:	d86b      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abe8:	2b20      	cmp	r3, #32
 800abea:	d060      	beq.n	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800abec:	2b20      	cmp	r3, #32
 800abee:	d867      	bhi.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d05c      	beq.n	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800abf4:	2b10      	cmp	r3, #16
 800abf6:	d05a      	beq.n	800acae <HAL_TIM_ConfigClockSource+0x1de>
 800abf8:	e062      	b.n	800acc0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac0a:	f000 fe8b 	bl	800b924 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ac1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	68ba      	ldr	r2, [r7, #8]
 800ac24:	609a      	str	r2, [r3, #8]
      break;
 800ac26:	e04f      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac38:	f000 fe74 	bl	800b924 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	689a      	ldr	r2, [r3, #8]
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac4a:	609a      	str	r2, [r3, #8]
      break;
 800ac4c:	e03c      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	f000 fde6 	bl	800b82c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	2150      	movs	r1, #80	@ 0x50
 800ac66:	4618      	mov	r0, r3
 800ac68:	f000 fe3f 	bl	800b8ea <TIM_ITRx_SetConfig>
      break;
 800ac6c:	e02c      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac7a:	461a      	mov	r2, r3
 800ac7c:	f000 fe05 	bl	800b88a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	2160      	movs	r1, #96	@ 0x60
 800ac86:	4618      	mov	r0, r3
 800ac88:	f000 fe2f 	bl	800b8ea <TIM_ITRx_SetConfig>
      break;
 800ac8c:	e01c      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	f000 fdc6 	bl	800b82c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	2140      	movs	r1, #64	@ 0x40
 800aca6:	4618      	mov	r0, r3
 800aca8:	f000 fe1f 	bl	800b8ea <TIM_ITRx_SetConfig>
      break;
 800acac:	e00c      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681a      	ldr	r2, [r3, #0]
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	4619      	mov	r1, r3
 800acb8:	4610      	mov	r0, r2
 800acba:	f000 fe16 	bl	800b8ea <TIM_ITRx_SetConfig>
      break;
 800acbe:	e003      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800acc0:	2301      	movs	r3, #1
 800acc2:	73fb      	strb	r3, [r7, #15]
      break;
 800acc4:	e000      	b.n	800acc8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800acc6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2201      	movs	r2, #1
 800accc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2200      	movs	r2, #0
 800acd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800acd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800acda:	4618      	mov	r0, r3
 800acdc:	3710      	adds	r7, #16
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
 800ace2:	bf00      	nop
 800ace4:	00100070 	.word	0x00100070
 800ace8:	00100060 	.word	0x00100060
 800acec:	00100050 	.word	0x00100050
 800acf0:	00100040 	.word	0x00100040
 800acf4:	00100030 	.word	0x00100030
 800acf8:	00100020 	.word	0x00100020

0800acfc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800acfc:	b480      	push	{r7}
 800acfe:	b083      	sub	sp, #12
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800ad04:	bf00      	nop
 800ad06:	370c      	adds	r7, #12
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr

0800ad10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b083      	sub	sp, #12
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ad18:	bf00      	nop
 800ad1a:	370c      	adds	r7, #12
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b083      	sub	sp, #12
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ad2c:	bf00      	nop
 800ad2e:	370c      	adds	r7, #12
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b083      	sub	sp, #12
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800ad40:	bf00      	nop
 800ad42:	370c      	adds	r7, #12
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b083      	sub	sp, #12
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ad54:	bf00      	nop
 800ad56:	370c      	adds	r7, #12
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5e:	4770      	bx	lr

0800ad60 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b083      	sub	sp, #12
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800ad68:	bf00      	nop
 800ad6a:	370c      	adds	r7, #12
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad72:	4770      	bx	lr

0800ad74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b083      	sub	sp, #12
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad7c:	bf00      	nop
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800ad90:	bf00      	nop
 800ad92:	370c      	adds	r7, #12
 800ad94:	46bd      	mov	sp, r7
 800ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9a:	4770      	bx	lr

0800ad9c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b083      	sub	sp, #12
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ada4:	bf00      	nop
 800ada6:	370c      	adds	r7, #12
 800ada8:	46bd      	mov	sp, r7
 800adaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adae:	4770      	bx	lr

0800adb0 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800adb0:	b480      	push	{r7}
 800adb2:	b087      	sub	sp, #28
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	60f8      	str	r0, [r7, #12]
 800adb8:	460b      	mov	r3, r1
 800adba:	607a      	str	r2, [r7, #4]
 800adbc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800adbe:	2300      	movs	r3, #0
 800adc0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d101      	bne.n	800adcc <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800adc8:	2301      	movs	r3, #1
 800adca:	e14a      	b.n	800b062 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800add2:	b2db      	uxtb	r3, r3
 800add4:	2b01      	cmp	r3, #1
 800add6:	f040 80dd 	bne.w	800af94 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800adda:	7afb      	ldrb	r3, [r7, #11]
 800addc:	2b1f      	cmp	r3, #31
 800adde:	f200 80d6 	bhi.w	800af8e <HAL_TIM_RegisterCallback+0x1de>
 800ade2:	a201      	add	r2, pc, #4	@ (adr r2, 800ade8 <HAL_TIM_RegisterCallback+0x38>)
 800ade4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade8:	0800ae69 	.word	0x0800ae69
 800adec:	0800ae71 	.word	0x0800ae71
 800adf0:	0800ae79 	.word	0x0800ae79
 800adf4:	0800ae81 	.word	0x0800ae81
 800adf8:	0800ae89 	.word	0x0800ae89
 800adfc:	0800ae91 	.word	0x0800ae91
 800ae00:	0800ae99 	.word	0x0800ae99
 800ae04:	0800aea1 	.word	0x0800aea1
 800ae08:	0800aea9 	.word	0x0800aea9
 800ae0c:	0800aeb1 	.word	0x0800aeb1
 800ae10:	0800aeb9 	.word	0x0800aeb9
 800ae14:	0800aec1 	.word	0x0800aec1
 800ae18:	0800aec9 	.word	0x0800aec9
 800ae1c:	0800aed1 	.word	0x0800aed1
 800ae20:	0800aedb 	.word	0x0800aedb
 800ae24:	0800aee5 	.word	0x0800aee5
 800ae28:	0800aeef 	.word	0x0800aeef
 800ae2c:	0800aef9 	.word	0x0800aef9
 800ae30:	0800af03 	.word	0x0800af03
 800ae34:	0800af0d 	.word	0x0800af0d
 800ae38:	0800af17 	.word	0x0800af17
 800ae3c:	0800af21 	.word	0x0800af21
 800ae40:	0800af2b 	.word	0x0800af2b
 800ae44:	0800af35 	.word	0x0800af35
 800ae48:	0800af3f 	.word	0x0800af3f
 800ae4c:	0800af49 	.word	0x0800af49
 800ae50:	0800af53 	.word	0x0800af53
 800ae54:	0800af5d 	.word	0x0800af5d
 800ae58:	0800af67 	.word	0x0800af67
 800ae5c:	0800af71 	.word	0x0800af71
 800ae60:	0800af7b 	.word	0x0800af7b
 800ae64:	0800af85 	.word	0x0800af85
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	687a      	ldr	r2, [r7, #4]
 800ae6c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800ae6e:	e0f7      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	687a      	ldr	r2, [r7, #4]
 800ae74:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800ae76:	e0f3      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	687a      	ldr	r2, [r7, #4]
 800ae7c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800ae7e:	e0ef      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	687a      	ldr	r2, [r7, #4]
 800ae84:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800ae86:	e0eb      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	687a      	ldr	r2, [r7, #4]
 800ae8c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800ae8e:	e0e7      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800ae96:	e0e3      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800ae9e:	e0df      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800aea6:	e0db      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	687a      	ldr	r2, [r7, #4]
 800aeac:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800aeae:	e0d7      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	687a      	ldr	r2, [r7, #4]
 800aeb4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800aeb6:	e0d3      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	687a      	ldr	r2, [r7, #4]
 800aebc:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800aebe:	e0cf      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	687a      	ldr	r2, [r7, #4]
 800aec4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800aec6:	e0cb      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800aece:	e0c7      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800aed8:	e0c2      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800aee2:	e0bd      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800aeec:	e0b8      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800aef6:	e0b3      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	687a      	ldr	r2, [r7, #4]
 800aefc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800af00:	e0ae      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800af0a:	e0a9      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	687a      	ldr	r2, [r7, #4]
 800af10:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800af14:	e0a4      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800af1e:	e09f      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800af28:	e09a      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800af32:	e095      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800af3c:	e090      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800af46:	e08b      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800af50:	e086      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	687a      	ldr	r2, [r7, #4]
 800af56:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800af5a:	e081      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	687a      	ldr	r2, [r7, #4]
 800af60:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800af64:	e07c      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	687a      	ldr	r2, [r7, #4]
 800af6a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800af6e:	e077      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800af78:	e072      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	687a      	ldr	r2, [r7, #4]
 800af7e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800af82:	e06d      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800af8c:	e068      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800af8e:	2301      	movs	r3, #1
 800af90:	75fb      	strb	r3, [r7, #23]
        break;
 800af92:	e065      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af9a:	b2db      	uxtb	r3, r3
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d15d      	bne.n	800b05c <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800afa0:	7afb      	ldrb	r3, [r7, #11]
 800afa2:	2b0d      	cmp	r3, #13
 800afa4:	d857      	bhi.n	800b056 <HAL_TIM_RegisterCallback+0x2a6>
 800afa6:	a201      	add	r2, pc, #4	@ (adr r2, 800afac <HAL_TIM_RegisterCallback+0x1fc>)
 800afa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afac:	0800afe5 	.word	0x0800afe5
 800afb0:	0800afed 	.word	0x0800afed
 800afb4:	0800aff5 	.word	0x0800aff5
 800afb8:	0800affd 	.word	0x0800affd
 800afbc:	0800b005 	.word	0x0800b005
 800afc0:	0800b00d 	.word	0x0800b00d
 800afc4:	0800b015 	.word	0x0800b015
 800afc8:	0800b01d 	.word	0x0800b01d
 800afcc:	0800b025 	.word	0x0800b025
 800afd0:	0800b02d 	.word	0x0800b02d
 800afd4:	0800b035 	.word	0x0800b035
 800afd8:	0800b03d 	.word	0x0800b03d
 800afdc:	0800b045 	.word	0x0800b045
 800afe0:	0800b04d 	.word	0x0800b04d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	687a      	ldr	r2, [r7, #4]
 800afe8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800afea:	e039      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800aff2:	e035      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800affa:	e031      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b002:	e02d      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b00a:	e029      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b012:	e025      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	687a      	ldr	r2, [r7, #4]
 800b018:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b01a:	e021      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b022:	e01d      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	687a      	ldr	r2, [r7, #4]
 800b028:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b02a:	e019      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b032:	e015      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	687a      	ldr	r2, [r7, #4]
 800b038:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b03a:	e011      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b042:	e00d      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b04a:	e009      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	687a      	ldr	r2, [r7, #4]
 800b050:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b054:	e004      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b056:	2301      	movs	r3, #1
 800b058:	75fb      	strb	r3, [r7, #23]
        break;
 800b05a:	e001      	b.n	800b060 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800b05c:	2301      	movs	r3, #1
 800b05e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b060:	7dfb      	ldrb	r3, [r7, #23]
}
 800b062:	4618      	mov	r0, r3
 800b064:	371c      	adds	r7, #28
 800b066:	46bd      	mov	sp, r7
 800b068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06c:	4770      	bx	lr
 800b06e:	bf00      	nop

0800b070 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b070:	b480      	push	{r7}
 800b072:	b085      	sub	sp, #20
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	4a4c      	ldr	r2, [pc, #304]	@ (800b1b4 <TIM_Base_SetConfig+0x144>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d017      	beq.n	800b0b8 <TIM_Base_SetConfig+0x48>
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b08e:	d013      	beq.n	800b0b8 <TIM_Base_SetConfig+0x48>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	4a49      	ldr	r2, [pc, #292]	@ (800b1b8 <TIM_Base_SetConfig+0x148>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d00f      	beq.n	800b0b8 <TIM_Base_SetConfig+0x48>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a48      	ldr	r2, [pc, #288]	@ (800b1bc <TIM_Base_SetConfig+0x14c>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d00b      	beq.n	800b0b8 <TIM_Base_SetConfig+0x48>
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	4a47      	ldr	r2, [pc, #284]	@ (800b1c0 <TIM_Base_SetConfig+0x150>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d007      	beq.n	800b0b8 <TIM_Base_SetConfig+0x48>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4a46      	ldr	r2, [pc, #280]	@ (800b1c4 <TIM_Base_SetConfig+0x154>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d003      	beq.n	800b0b8 <TIM_Base_SetConfig+0x48>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4a45      	ldr	r2, [pc, #276]	@ (800b1c8 <TIM_Base_SetConfig+0x158>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d108      	bne.n	800b0ca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	68fa      	ldr	r2, [r7, #12]
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	4a39      	ldr	r2, [pc, #228]	@ (800b1b4 <TIM_Base_SetConfig+0x144>)
 800b0ce:	4293      	cmp	r3, r2
 800b0d0:	d023      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0d8:	d01f      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	4a36      	ldr	r2, [pc, #216]	@ (800b1b8 <TIM_Base_SetConfig+0x148>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d01b      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a35      	ldr	r2, [pc, #212]	@ (800b1bc <TIM_Base_SetConfig+0x14c>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d017      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a34      	ldr	r2, [pc, #208]	@ (800b1c0 <TIM_Base_SetConfig+0x150>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d013      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	4a33      	ldr	r2, [pc, #204]	@ (800b1c4 <TIM_Base_SetConfig+0x154>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d00f      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	4a33      	ldr	r2, [pc, #204]	@ (800b1cc <TIM_Base_SetConfig+0x15c>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d00b      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	4a32      	ldr	r2, [pc, #200]	@ (800b1d0 <TIM_Base_SetConfig+0x160>)
 800b106:	4293      	cmp	r3, r2
 800b108:	d007      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	4a31      	ldr	r2, [pc, #196]	@ (800b1d4 <TIM_Base_SetConfig+0x164>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	d003      	beq.n	800b11a <TIM_Base_SetConfig+0xaa>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a2c      	ldr	r2, [pc, #176]	@ (800b1c8 <TIM_Base_SetConfig+0x158>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d108      	bne.n	800b12c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	68fa      	ldr	r2, [r7, #12]
 800b128:	4313      	orrs	r3, r2
 800b12a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	695b      	ldr	r3, [r3, #20]
 800b136:	4313      	orrs	r3, r2
 800b138:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	68fa      	ldr	r2, [r7, #12]
 800b13e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	689a      	ldr	r2, [r3, #8]
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	681a      	ldr	r2, [r3, #0]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	4a18      	ldr	r2, [pc, #96]	@ (800b1b4 <TIM_Base_SetConfig+0x144>)
 800b154:	4293      	cmp	r3, r2
 800b156:	d013      	beq.n	800b180 <TIM_Base_SetConfig+0x110>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	4a1a      	ldr	r2, [pc, #104]	@ (800b1c4 <TIM_Base_SetConfig+0x154>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d00f      	beq.n	800b180 <TIM_Base_SetConfig+0x110>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	4a1a      	ldr	r2, [pc, #104]	@ (800b1cc <TIM_Base_SetConfig+0x15c>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d00b      	beq.n	800b180 <TIM_Base_SetConfig+0x110>
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	4a19      	ldr	r2, [pc, #100]	@ (800b1d0 <TIM_Base_SetConfig+0x160>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	d007      	beq.n	800b180 <TIM_Base_SetConfig+0x110>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4a18      	ldr	r2, [pc, #96]	@ (800b1d4 <TIM_Base_SetConfig+0x164>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d003      	beq.n	800b180 <TIM_Base_SetConfig+0x110>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	4a13      	ldr	r2, [pc, #76]	@ (800b1c8 <TIM_Base_SetConfig+0x158>)
 800b17c:	4293      	cmp	r3, r2
 800b17e:	d103      	bne.n	800b188 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	691a      	ldr	r2, [r3, #16]
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2201      	movs	r2, #1
 800b18c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	691b      	ldr	r3, [r3, #16]
 800b192:	f003 0301 	and.w	r3, r3, #1
 800b196:	2b01      	cmp	r3, #1
 800b198:	d105      	bne.n	800b1a6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	691b      	ldr	r3, [r3, #16]
 800b19e:	f023 0201 	bic.w	r2, r3, #1
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	611a      	str	r2, [r3, #16]
  }
}
 800b1a6:	bf00      	nop
 800b1a8:	3714      	adds	r7, #20
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b0:	4770      	bx	lr
 800b1b2:	bf00      	nop
 800b1b4:	40012c00 	.word	0x40012c00
 800b1b8:	40000400 	.word	0x40000400
 800b1bc:	40000800 	.word	0x40000800
 800b1c0:	40000c00 	.word	0x40000c00
 800b1c4:	40013400 	.word	0x40013400
 800b1c8:	40015000 	.word	0x40015000
 800b1cc:	40014000 	.word	0x40014000
 800b1d0:	40014400 	.word	0x40014400
 800b1d4:	40014800 	.word	0x40014800

0800b1d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b087      	sub	sp, #28
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
 800b1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6a1b      	ldr	r3, [r3, #32]
 800b1e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6a1b      	ldr	r3, [r3, #32]
 800b1ec:	f023 0201 	bic.w	r2, r3, #1
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	685b      	ldr	r3, [r3, #4]
 800b1f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	699b      	ldr	r3, [r3, #24]
 800b1fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b20a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	f023 0303 	bic.w	r3, r3, #3
 800b212:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	68fa      	ldr	r2, [r7, #12]
 800b21a:	4313      	orrs	r3, r2
 800b21c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	f023 0302 	bic.w	r3, r3, #2
 800b224:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	697a      	ldr	r2, [r7, #20]
 800b22c:	4313      	orrs	r3, r2
 800b22e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	4a30      	ldr	r2, [pc, #192]	@ (800b2f4 <TIM_OC1_SetConfig+0x11c>)
 800b234:	4293      	cmp	r3, r2
 800b236:	d013      	beq.n	800b260 <TIM_OC1_SetConfig+0x88>
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	4a2f      	ldr	r2, [pc, #188]	@ (800b2f8 <TIM_OC1_SetConfig+0x120>)
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d00f      	beq.n	800b260 <TIM_OC1_SetConfig+0x88>
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	4a2e      	ldr	r2, [pc, #184]	@ (800b2fc <TIM_OC1_SetConfig+0x124>)
 800b244:	4293      	cmp	r3, r2
 800b246:	d00b      	beq.n	800b260 <TIM_OC1_SetConfig+0x88>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	4a2d      	ldr	r2, [pc, #180]	@ (800b300 <TIM_OC1_SetConfig+0x128>)
 800b24c:	4293      	cmp	r3, r2
 800b24e:	d007      	beq.n	800b260 <TIM_OC1_SetConfig+0x88>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4a2c      	ldr	r2, [pc, #176]	@ (800b304 <TIM_OC1_SetConfig+0x12c>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d003      	beq.n	800b260 <TIM_OC1_SetConfig+0x88>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	4a2b      	ldr	r2, [pc, #172]	@ (800b308 <TIM_OC1_SetConfig+0x130>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d10c      	bne.n	800b27a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	f023 0308 	bic.w	r3, r3, #8
 800b266:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	697a      	ldr	r2, [r7, #20]
 800b26e:	4313      	orrs	r3, r2
 800b270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	f023 0304 	bic.w	r3, r3, #4
 800b278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	4a1d      	ldr	r2, [pc, #116]	@ (800b2f4 <TIM_OC1_SetConfig+0x11c>)
 800b27e:	4293      	cmp	r3, r2
 800b280:	d013      	beq.n	800b2aa <TIM_OC1_SetConfig+0xd2>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	4a1c      	ldr	r2, [pc, #112]	@ (800b2f8 <TIM_OC1_SetConfig+0x120>)
 800b286:	4293      	cmp	r3, r2
 800b288:	d00f      	beq.n	800b2aa <TIM_OC1_SetConfig+0xd2>
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	4a1b      	ldr	r2, [pc, #108]	@ (800b2fc <TIM_OC1_SetConfig+0x124>)
 800b28e:	4293      	cmp	r3, r2
 800b290:	d00b      	beq.n	800b2aa <TIM_OC1_SetConfig+0xd2>
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	4a1a      	ldr	r2, [pc, #104]	@ (800b300 <TIM_OC1_SetConfig+0x128>)
 800b296:	4293      	cmp	r3, r2
 800b298:	d007      	beq.n	800b2aa <TIM_OC1_SetConfig+0xd2>
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	4a19      	ldr	r2, [pc, #100]	@ (800b304 <TIM_OC1_SetConfig+0x12c>)
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d003      	beq.n	800b2aa <TIM_OC1_SetConfig+0xd2>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	4a18      	ldr	r2, [pc, #96]	@ (800b308 <TIM_OC1_SetConfig+0x130>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d111      	bne.n	800b2ce <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b2b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b2b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	695b      	ldr	r3, [r3, #20]
 800b2be:	693a      	ldr	r2, [r7, #16]
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	699b      	ldr	r3, [r3, #24]
 800b2c8:	693a      	ldr	r2, [r7, #16]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	68fa      	ldr	r2, [r7, #12]
 800b2d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	685a      	ldr	r2, [r3, #4]
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	697a      	ldr	r2, [r7, #20]
 800b2e6:	621a      	str	r2, [r3, #32]
}
 800b2e8:	bf00      	nop
 800b2ea:	371c      	adds	r7, #28
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f2:	4770      	bx	lr
 800b2f4:	40012c00 	.word	0x40012c00
 800b2f8:	40013400 	.word	0x40013400
 800b2fc:	40014000 	.word	0x40014000
 800b300:	40014400 	.word	0x40014400
 800b304:	40014800 	.word	0x40014800
 800b308:	40015000 	.word	0x40015000

0800b30c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b087      	sub	sp, #28
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
 800b314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6a1b      	ldr	r3, [r3, #32]
 800b31a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6a1b      	ldr	r3, [r3, #32]
 800b320:	f023 0210 	bic.w	r2, r3, #16
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	685b      	ldr	r3, [r3, #4]
 800b32c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	699b      	ldr	r3, [r3, #24]
 800b332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b33a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b33e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	021b      	lsls	r3, r3, #8
 800b34e:	68fa      	ldr	r2, [r7, #12]
 800b350:	4313      	orrs	r3, r2
 800b352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	f023 0320 	bic.w	r3, r3, #32
 800b35a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	011b      	lsls	r3, r3, #4
 800b362:	697a      	ldr	r2, [r7, #20]
 800b364:	4313      	orrs	r3, r2
 800b366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	4a2c      	ldr	r2, [pc, #176]	@ (800b41c <TIM_OC2_SetConfig+0x110>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d007      	beq.n	800b380 <TIM_OC2_SetConfig+0x74>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	4a2b      	ldr	r2, [pc, #172]	@ (800b420 <TIM_OC2_SetConfig+0x114>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d003      	beq.n	800b380 <TIM_OC2_SetConfig+0x74>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	4a2a      	ldr	r2, [pc, #168]	@ (800b424 <TIM_OC2_SetConfig+0x118>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d10d      	bne.n	800b39c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b380:	697b      	ldr	r3, [r7, #20]
 800b382:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	68db      	ldr	r3, [r3, #12]
 800b38c:	011b      	lsls	r3, r3, #4
 800b38e:	697a      	ldr	r2, [r7, #20]
 800b390:	4313      	orrs	r3, r2
 800b392:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b39a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	4a1f      	ldr	r2, [pc, #124]	@ (800b41c <TIM_OC2_SetConfig+0x110>)
 800b3a0:	4293      	cmp	r3, r2
 800b3a2:	d013      	beq.n	800b3cc <TIM_OC2_SetConfig+0xc0>
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	4a1e      	ldr	r2, [pc, #120]	@ (800b420 <TIM_OC2_SetConfig+0x114>)
 800b3a8:	4293      	cmp	r3, r2
 800b3aa:	d00f      	beq.n	800b3cc <TIM_OC2_SetConfig+0xc0>
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	4a1e      	ldr	r2, [pc, #120]	@ (800b428 <TIM_OC2_SetConfig+0x11c>)
 800b3b0:	4293      	cmp	r3, r2
 800b3b2:	d00b      	beq.n	800b3cc <TIM_OC2_SetConfig+0xc0>
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	4a1d      	ldr	r2, [pc, #116]	@ (800b42c <TIM_OC2_SetConfig+0x120>)
 800b3b8:	4293      	cmp	r3, r2
 800b3ba:	d007      	beq.n	800b3cc <TIM_OC2_SetConfig+0xc0>
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	4a1c      	ldr	r2, [pc, #112]	@ (800b430 <TIM_OC2_SetConfig+0x124>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d003      	beq.n	800b3cc <TIM_OC2_SetConfig+0xc0>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	4a17      	ldr	r2, [pc, #92]	@ (800b424 <TIM_OC2_SetConfig+0x118>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d113      	bne.n	800b3f4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b3d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b3da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	695b      	ldr	r3, [r3, #20]
 800b3e0:	009b      	lsls	r3, r3, #2
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	699b      	ldr	r3, [r3, #24]
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	693a      	ldr	r2, [r7, #16]
 800b3f0:	4313      	orrs	r3, r2
 800b3f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	693a      	ldr	r2, [r7, #16]
 800b3f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	68fa      	ldr	r2, [r7, #12]
 800b3fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	685a      	ldr	r2, [r3, #4]
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	697a      	ldr	r2, [r7, #20]
 800b40c:	621a      	str	r2, [r3, #32]
}
 800b40e:	bf00      	nop
 800b410:	371c      	adds	r7, #28
 800b412:	46bd      	mov	sp, r7
 800b414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b418:	4770      	bx	lr
 800b41a:	bf00      	nop
 800b41c:	40012c00 	.word	0x40012c00
 800b420:	40013400 	.word	0x40013400
 800b424:	40015000 	.word	0x40015000
 800b428:	40014000 	.word	0x40014000
 800b42c:	40014400 	.word	0x40014400
 800b430:	40014800 	.word	0x40014800

0800b434 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b434:	b480      	push	{r7}
 800b436:	b087      	sub	sp, #28
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a1b      	ldr	r3, [r3, #32]
 800b448:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	69db      	ldr	r3, [r3, #28]
 800b45a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	f023 0303 	bic.w	r3, r3, #3
 800b46e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	68fa      	ldr	r2, [r7, #12]
 800b476:	4313      	orrs	r3, r2
 800b478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	021b      	lsls	r3, r3, #8
 800b488:	697a      	ldr	r2, [r7, #20]
 800b48a:	4313      	orrs	r3, r2
 800b48c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4a2b      	ldr	r2, [pc, #172]	@ (800b540 <TIM_OC3_SetConfig+0x10c>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d007      	beq.n	800b4a6 <TIM_OC3_SetConfig+0x72>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	4a2a      	ldr	r2, [pc, #168]	@ (800b544 <TIM_OC3_SetConfig+0x110>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d003      	beq.n	800b4a6 <TIM_OC3_SetConfig+0x72>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4a29      	ldr	r2, [pc, #164]	@ (800b548 <TIM_OC3_SetConfig+0x114>)
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	d10d      	bne.n	800b4c2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b4ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	68db      	ldr	r3, [r3, #12]
 800b4b2:	021b      	lsls	r3, r3, #8
 800b4b4:	697a      	ldr	r2, [r7, #20]
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b4c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a1e      	ldr	r2, [pc, #120]	@ (800b540 <TIM_OC3_SetConfig+0x10c>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d013      	beq.n	800b4f2 <TIM_OC3_SetConfig+0xbe>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	4a1d      	ldr	r2, [pc, #116]	@ (800b544 <TIM_OC3_SetConfig+0x110>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d00f      	beq.n	800b4f2 <TIM_OC3_SetConfig+0xbe>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	4a1d      	ldr	r2, [pc, #116]	@ (800b54c <TIM_OC3_SetConfig+0x118>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d00b      	beq.n	800b4f2 <TIM_OC3_SetConfig+0xbe>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a1c      	ldr	r2, [pc, #112]	@ (800b550 <TIM_OC3_SetConfig+0x11c>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d007      	beq.n	800b4f2 <TIM_OC3_SetConfig+0xbe>
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	4a1b      	ldr	r2, [pc, #108]	@ (800b554 <TIM_OC3_SetConfig+0x120>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d003      	beq.n	800b4f2 <TIM_OC3_SetConfig+0xbe>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	4a16      	ldr	r2, [pc, #88]	@ (800b548 <TIM_OC3_SetConfig+0x114>)
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	d113      	bne.n	800b51a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b4f2:	693b      	ldr	r3, [r7, #16]
 800b4f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b4f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b500:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	695b      	ldr	r3, [r3, #20]
 800b506:	011b      	lsls	r3, r3, #4
 800b508:	693a      	ldr	r2, [r7, #16]
 800b50a:	4313      	orrs	r3, r2
 800b50c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	699b      	ldr	r3, [r3, #24]
 800b512:	011b      	lsls	r3, r3, #4
 800b514:	693a      	ldr	r2, [r7, #16]
 800b516:	4313      	orrs	r3, r2
 800b518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	693a      	ldr	r2, [r7, #16]
 800b51e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	68fa      	ldr	r2, [r7, #12]
 800b524:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	685a      	ldr	r2, [r3, #4]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	697a      	ldr	r2, [r7, #20]
 800b532:	621a      	str	r2, [r3, #32]
}
 800b534:	bf00      	nop
 800b536:	371c      	adds	r7, #28
 800b538:	46bd      	mov	sp, r7
 800b53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53e:	4770      	bx	lr
 800b540:	40012c00 	.word	0x40012c00
 800b544:	40013400 	.word	0x40013400
 800b548:	40015000 	.word	0x40015000
 800b54c:	40014000 	.word	0x40014000
 800b550:	40014400 	.word	0x40014400
 800b554:	40014800 	.word	0x40014800

0800b558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b558:	b480      	push	{r7}
 800b55a:	b087      	sub	sp, #28
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	6078      	str	r0, [r7, #4]
 800b560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6a1b      	ldr	r3, [r3, #32]
 800b566:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	6a1b      	ldr	r3, [r3, #32]
 800b56c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	69db      	ldr	r3, [r3, #28]
 800b57e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b586:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b58a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b592:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	021b      	lsls	r3, r3, #8
 800b59a:	68fa      	ldr	r2, [r7, #12]
 800b59c:	4313      	orrs	r3, r2
 800b59e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b5a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	689b      	ldr	r3, [r3, #8]
 800b5ac:	031b      	lsls	r3, r3, #12
 800b5ae:	697a      	ldr	r2, [r7, #20]
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a2c      	ldr	r2, [pc, #176]	@ (800b668 <TIM_OC4_SetConfig+0x110>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d007      	beq.n	800b5cc <TIM_OC4_SetConfig+0x74>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	4a2b      	ldr	r2, [pc, #172]	@ (800b66c <TIM_OC4_SetConfig+0x114>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d003      	beq.n	800b5cc <TIM_OC4_SetConfig+0x74>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	4a2a      	ldr	r2, [pc, #168]	@ (800b670 <TIM_OC4_SetConfig+0x118>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d10d      	bne.n	800b5e8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b5d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	68db      	ldr	r3, [r3, #12]
 800b5d8:	031b      	lsls	r3, r3, #12
 800b5da:	697a      	ldr	r2, [r7, #20]
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b5e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4a1f      	ldr	r2, [pc, #124]	@ (800b668 <TIM_OC4_SetConfig+0x110>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d013      	beq.n	800b618 <TIM_OC4_SetConfig+0xc0>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	4a1e      	ldr	r2, [pc, #120]	@ (800b66c <TIM_OC4_SetConfig+0x114>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d00f      	beq.n	800b618 <TIM_OC4_SetConfig+0xc0>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4a1e      	ldr	r2, [pc, #120]	@ (800b674 <TIM_OC4_SetConfig+0x11c>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	d00b      	beq.n	800b618 <TIM_OC4_SetConfig+0xc0>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	4a1d      	ldr	r2, [pc, #116]	@ (800b678 <TIM_OC4_SetConfig+0x120>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d007      	beq.n	800b618 <TIM_OC4_SetConfig+0xc0>
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	4a1c      	ldr	r2, [pc, #112]	@ (800b67c <TIM_OC4_SetConfig+0x124>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d003      	beq.n	800b618 <TIM_OC4_SetConfig+0xc0>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4a17      	ldr	r2, [pc, #92]	@ (800b670 <TIM_OC4_SetConfig+0x118>)
 800b614:	4293      	cmp	r3, r2
 800b616:	d113      	bne.n	800b640 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b61e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b626:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	695b      	ldr	r3, [r3, #20]
 800b62c:	019b      	lsls	r3, r3, #6
 800b62e:	693a      	ldr	r2, [r7, #16]
 800b630:	4313      	orrs	r3, r2
 800b632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	699b      	ldr	r3, [r3, #24]
 800b638:	019b      	lsls	r3, r3, #6
 800b63a:	693a      	ldr	r2, [r7, #16]
 800b63c:	4313      	orrs	r3, r2
 800b63e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	693a      	ldr	r2, [r7, #16]
 800b644:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68fa      	ldr	r2, [r7, #12]
 800b64a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	685a      	ldr	r2, [r3, #4]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	697a      	ldr	r2, [r7, #20]
 800b658:	621a      	str	r2, [r3, #32]
}
 800b65a:	bf00      	nop
 800b65c:	371c      	adds	r7, #28
 800b65e:	46bd      	mov	sp, r7
 800b660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b664:	4770      	bx	lr
 800b666:	bf00      	nop
 800b668:	40012c00 	.word	0x40012c00
 800b66c:	40013400 	.word	0x40013400
 800b670:	40015000 	.word	0x40015000
 800b674:	40014000 	.word	0x40014000
 800b678:	40014400 	.word	0x40014400
 800b67c:	40014800 	.word	0x40014800

0800b680 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b680:	b480      	push	{r7}
 800b682:	b087      	sub	sp, #28
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
 800b688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6a1b      	ldr	r3, [r3, #32]
 800b68e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6a1b      	ldr	r3, [r3, #32]
 800b694:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b6ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	68fa      	ldr	r2, [r7, #12]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b6be:	693b      	ldr	r3, [r7, #16]
 800b6c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b6c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	689b      	ldr	r3, [r3, #8]
 800b6ca:	041b      	lsls	r3, r3, #16
 800b6cc:	693a      	ldr	r2, [r7, #16]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	4a19      	ldr	r2, [pc, #100]	@ (800b73c <TIM_OC5_SetConfig+0xbc>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d013      	beq.n	800b702 <TIM_OC5_SetConfig+0x82>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4a18      	ldr	r2, [pc, #96]	@ (800b740 <TIM_OC5_SetConfig+0xc0>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d00f      	beq.n	800b702 <TIM_OC5_SetConfig+0x82>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a17      	ldr	r2, [pc, #92]	@ (800b744 <TIM_OC5_SetConfig+0xc4>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d00b      	beq.n	800b702 <TIM_OC5_SetConfig+0x82>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4a16      	ldr	r2, [pc, #88]	@ (800b748 <TIM_OC5_SetConfig+0xc8>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d007      	beq.n	800b702 <TIM_OC5_SetConfig+0x82>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	4a15      	ldr	r2, [pc, #84]	@ (800b74c <TIM_OC5_SetConfig+0xcc>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d003      	beq.n	800b702 <TIM_OC5_SetConfig+0x82>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	4a14      	ldr	r2, [pc, #80]	@ (800b750 <TIM_OC5_SetConfig+0xd0>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d109      	bne.n	800b716 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b708:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	695b      	ldr	r3, [r3, #20]
 800b70e:	021b      	lsls	r3, r3, #8
 800b710:	697a      	ldr	r2, [r7, #20]
 800b712:	4313      	orrs	r3, r2
 800b714:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	697a      	ldr	r2, [r7, #20]
 800b71a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	68fa      	ldr	r2, [r7, #12]
 800b720:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	685a      	ldr	r2, [r3, #4]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	693a      	ldr	r2, [r7, #16]
 800b72e:	621a      	str	r2, [r3, #32]
}
 800b730:	bf00      	nop
 800b732:	371c      	adds	r7, #28
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr
 800b73c:	40012c00 	.word	0x40012c00
 800b740:	40013400 	.word	0x40013400
 800b744:	40014000 	.word	0x40014000
 800b748:	40014400 	.word	0x40014400
 800b74c:	40014800 	.word	0x40014800
 800b750:	40015000 	.word	0x40015000

0800b754 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b754:	b480      	push	{r7}
 800b756:	b087      	sub	sp, #28
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6a1b      	ldr	r3, [r3, #32]
 800b762:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6a1b      	ldr	r3, [r3, #32]
 800b768:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b77a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b782:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	021b      	lsls	r3, r3, #8
 800b78e:	68fa      	ldr	r2, [r7, #12]
 800b790:	4313      	orrs	r3, r2
 800b792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b794:	693b      	ldr	r3, [r7, #16]
 800b796:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b79a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	689b      	ldr	r3, [r3, #8]
 800b7a0:	051b      	lsls	r3, r3, #20
 800b7a2:	693a      	ldr	r2, [r7, #16]
 800b7a4:	4313      	orrs	r3, r2
 800b7a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	4a1a      	ldr	r2, [pc, #104]	@ (800b814 <TIM_OC6_SetConfig+0xc0>)
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d013      	beq.n	800b7d8 <TIM_OC6_SetConfig+0x84>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	4a19      	ldr	r2, [pc, #100]	@ (800b818 <TIM_OC6_SetConfig+0xc4>)
 800b7b4:	4293      	cmp	r3, r2
 800b7b6:	d00f      	beq.n	800b7d8 <TIM_OC6_SetConfig+0x84>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	4a18      	ldr	r2, [pc, #96]	@ (800b81c <TIM_OC6_SetConfig+0xc8>)
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d00b      	beq.n	800b7d8 <TIM_OC6_SetConfig+0x84>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	4a17      	ldr	r2, [pc, #92]	@ (800b820 <TIM_OC6_SetConfig+0xcc>)
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	d007      	beq.n	800b7d8 <TIM_OC6_SetConfig+0x84>
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	4a16      	ldr	r2, [pc, #88]	@ (800b824 <TIM_OC6_SetConfig+0xd0>)
 800b7cc:	4293      	cmp	r3, r2
 800b7ce:	d003      	beq.n	800b7d8 <TIM_OC6_SetConfig+0x84>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	4a15      	ldr	r2, [pc, #84]	@ (800b828 <TIM_OC6_SetConfig+0xd4>)
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d109      	bne.n	800b7ec <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b7de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b7e0:	683b      	ldr	r3, [r7, #0]
 800b7e2:	695b      	ldr	r3, [r3, #20]
 800b7e4:	029b      	lsls	r3, r3, #10
 800b7e6:	697a      	ldr	r2, [r7, #20]
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	697a      	ldr	r2, [r7, #20]
 800b7f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	68fa      	ldr	r2, [r7, #12]
 800b7f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	685a      	ldr	r2, [r3, #4]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	693a      	ldr	r2, [r7, #16]
 800b804:	621a      	str	r2, [r3, #32]
}
 800b806:	bf00      	nop
 800b808:	371c      	adds	r7, #28
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
 800b812:	bf00      	nop
 800b814:	40012c00 	.word	0x40012c00
 800b818:	40013400 	.word	0x40013400
 800b81c:	40014000 	.word	0x40014000
 800b820:	40014400 	.word	0x40014400
 800b824:	40014800 	.word	0x40014800
 800b828:	40015000 	.word	0x40015000

0800b82c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b82c:	b480      	push	{r7}
 800b82e:	b087      	sub	sp, #28
 800b830:	af00      	add	r7, sp, #0
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6a1b      	ldr	r3, [r3, #32]
 800b83c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6a1b      	ldr	r3, [r3, #32]
 800b842:	f023 0201 	bic.w	r2, r3, #1
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	699b      	ldr	r3, [r3, #24]
 800b84e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	011b      	lsls	r3, r3, #4
 800b85c:	693a      	ldr	r2, [r7, #16]
 800b85e:	4313      	orrs	r3, r2
 800b860:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	f023 030a 	bic.w	r3, r3, #10
 800b868:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b86a:	697a      	ldr	r2, [r7, #20]
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	4313      	orrs	r3, r2
 800b870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	693a      	ldr	r2, [r7, #16]
 800b876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	697a      	ldr	r2, [r7, #20]
 800b87c:	621a      	str	r2, [r3, #32]
}
 800b87e:	bf00      	nop
 800b880:	371c      	adds	r7, #28
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr

0800b88a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b88a:	b480      	push	{r7}
 800b88c:	b087      	sub	sp, #28
 800b88e:	af00      	add	r7, sp, #0
 800b890:	60f8      	str	r0, [r7, #12]
 800b892:	60b9      	str	r1, [r7, #8]
 800b894:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	6a1b      	ldr	r3, [r3, #32]
 800b89a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	6a1b      	ldr	r3, [r3, #32]
 800b8a0:	f023 0210 	bic.w	r2, r3, #16
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	699b      	ldr	r3, [r3, #24]
 800b8ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b8b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	031b      	lsls	r3, r3, #12
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	4313      	orrs	r3, r2
 800b8be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b8c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	011b      	lsls	r3, r3, #4
 800b8cc:	697a      	ldr	r2, [r7, #20]
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	693a      	ldr	r2, [r7, #16]
 800b8d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	697a      	ldr	r2, [r7, #20]
 800b8dc:	621a      	str	r2, [r3, #32]
}
 800b8de:	bf00      	nop
 800b8e0:	371c      	adds	r7, #28
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e8:	4770      	bx	lr

0800b8ea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b8ea:	b480      	push	{r7}
 800b8ec:	b085      	sub	sp, #20
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
 800b8f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	689b      	ldr	r3, [r3, #8]
 800b8f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b900:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b906:	683a      	ldr	r2, [r7, #0]
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	4313      	orrs	r3, r2
 800b90c:	f043 0307 	orr.w	r3, r3, #7
 800b910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	68fa      	ldr	r2, [r7, #12]
 800b916:	609a      	str	r2, [r3, #8]
}
 800b918:	bf00      	nop
 800b91a:	3714      	adds	r7, #20
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b924:	b480      	push	{r7}
 800b926:	b087      	sub	sp, #28
 800b928:	af00      	add	r7, sp, #0
 800b92a:	60f8      	str	r0, [r7, #12]
 800b92c:	60b9      	str	r1, [r7, #8]
 800b92e:	607a      	str	r2, [r7, #4]
 800b930:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b938:	697b      	ldr	r3, [r7, #20]
 800b93a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b93e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	021a      	lsls	r2, r3, #8
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	431a      	orrs	r2, r3
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	4313      	orrs	r3, r2
 800b94c:	697a      	ldr	r2, [r7, #20]
 800b94e:	4313      	orrs	r3, r2
 800b950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	697a      	ldr	r2, [r7, #20]
 800b956:	609a      	str	r2, [r3, #8]
}
 800b958:	bf00      	nop
 800b95a:	371c      	adds	r7, #28
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr

0800b964 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b964:	b480      	push	{r7}
 800b966:	b087      	sub	sp, #28
 800b968:	af00      	add	r7, sp, #0
 800b96a:	60f8      	str	r0, [r7, #12]
 800b96c:	60b9      	str	r1, [r7, #8]
 800b96e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	f003 031f 	and.w	r3, r3, #31
 800b976:	2201      	movs	r2, #1
 800b978:	fa02 f303 	lsl.w	r3, r2, r3
 800b97c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	6a1a      	ldr	r2, [r3, #32]
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	43db      	mvns	r3, r3
 800b986:	401a      	ands	r2, r3
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	6a1a      	ldr	r2, [r3, #32]
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	f003 031f 	and.w	r3, r3, #31
 800b996:	6879      	ldr	r1, [r7, #4]
 800b998:	fa01 f303 	lsl.w	r3, r1, r3
 800b99c:	431a      	orrs	r2, r3
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	621a      	str	r2, [r3, #32]
}
 800b9a2:	bf00      	nop
 800b9a4:	371c      	adds	r7, #28
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ac:	4770      	bx	lr
	...

0800b9b0 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	4a26      	ldr	r2, [pc, #152]	@ (800ba54 <TIM_ResetCallback+0xa4>)
 800b9bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4a25      	ldr	r2, [pc, #148]	@ (800ba58 <TIM_ResetCallback+0xa8>)
 800b9c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	4a24      	ldr	r2, [pc, #144]	@ (800ba5c <TIM_ResetCallback+0xac>)
 800b9cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	4a23      	ldr	r2, [pc, #140]	@ (800ba60 <TIM_ResetCallback+0xb0>)
 800b9d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	4a22      	ldr	r2, [pc, #136]	@ (800ba64 <TIM_ResetCallback+0xb4>)
 800b9dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	4a21      	ldr	r2, [pc, #132]	@ (800ba68 <TIM_ResetCallback+0xb8>)
 800b9e4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	4a20      	ldr	r2, [pc, #128]	@ (800ba6c <TIM_ResetCallback+0xbc>)
 800b9ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	4a1f      	ldr	r2, [pc, #124]	@ (800ba70 <TIM_ResetCallback+0xc0>)
 800b9f4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	4a1e      	ldr	r2, [pc, #120]	@ (800ba74 <TIM_ResetCallback+0xc4>)
 800b9fc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	4a1d      	ldr	r2, [pc, #116]	@ (800ba78 <TIM_ResetCallback+0xc8>)
 800ba04:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	4a1c      	ldr	r2, [pc, #112]	@ (800ba7c <TIM_ResetCallback+0xcc>)
 800ba0c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	4a1b      	ldr	r2, [pc, #108]	@ (800ba80 <TIM_ResetCallback+0xd0>)
 800ba14:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	4a1a      	ldr	r2, [pc, #104]	@ (800ba84 <TIM_ResetCallback+0xd4>)
 800ba1c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	4a19      	ldr	r2, [pc, #100]	@ (800ba88 <TIM_ResetCallback+0xd8>)
 800ba24:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	4a18      	ldr	r2, [pc, #96]	@ (800ba8c <TIM_ResetCallback+0xdc>)
 800ba2c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	4a17      	ldr	r2, [pc, #92]	@ (800ba90 <TIM_ResetCallback+0xe0>)
 800ba34:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	4a16      	ldr	r2, [pc, #88]	@ (800ba94 <TIM_ResetCallback+0xe4>)
 800ba3c:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	4a15      	ldr	r2, [pc, #84]	@ (800ba98 <TIM_ResetCallback+0xe8>)
 800ba44:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800ba48:	bf00      	nop
 800ba4a:	370c      	adds	r7, #12
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba52:	4770      	bx	lr
 800ba54:	08004675 	.word	0x08004675
 800ba58:	0800acfd 	.word	0x0800acfd
 800ba5c:	0800ad75 	.word	0x0800ad75
 800ba60:	0800ad89 	.word	0x0800ad89
 800ba64:	0800ad25 	.word	0x0800ad25
 800ba68:	0800ad39 	.word	0x0800ad39
 800ba6c:	0800ad11 	.word	0x0800ad11
 800ba70:	0800ad4d 	.word	0x0800ad4d
 800ba74:	0800ad61 	.word	0x0800ad61
 800ba78:	0800ad9d 	.word	0x0800ad9d
 800ba7c:	0800bcf1 	.word	0x0800bcf1
 800ba80:	0800bd05 	.word	0x0800bd05
 800ba84:	0800bd19 	.word	0x0800bd19
 800ba88:	0800bd2d 	.word	0x0800bd2d
 800ba8c:	0800bd41 	.word	0x0800bd41
 800ba90:	0800bd55 	.word	0x0800bd55
 800ba94:	0800bd69 	.word	0x0800bd69
 800ba98:	0800bd7d 	.word	0x0800bd7d

0800ba9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
 800baa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800baac:	2b01      	cmp	r3, #1
 800baae:	d101      	bne.n	800bab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bab0:	2302      	movs	r3, #2
 800bab2:	e074      	b.n	800bb9e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2201      	movs	r2, #1
 800bab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2202      	movs	r2, #2
 800bac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	685b      	ldr	r3, [r3, #4]
 800baca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	689b      	ldr	r3, [r3, #8]
 800bad2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	4a34      	ldr	r2, [pc, #208]	@ (800bbac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d009      	beq.n	800baf2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	4a33      	ldr	r2, [pc, #204]	@ (800bbb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d004      	beq.n	800baf2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a31      	ldr	r2, [pc, #196]	@ (800bbb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800baee:	4293      	cmp	r3, r2
 800baf0:	d108      	bne.n	800bb04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800baf8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	685b      	ldr	r3, [r3, #4]
 800bafe:	68fa      	ldr	r2, [r7, #12]
 800bb00:	4313      	orrs	r3, r2
 800bb02:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800bb0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	68fa      	ldr	r2, [r7, #12]
 800bb16:	4313      	orrs	r3, r2
 800bb18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	68fa      	ldr	r2, [r7, #12]
 800bb20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	4a21      	ldr	r2, [pc, #132]	@ (800bbac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800bb28:	4293      	cmp	r3, r2
 800bb2a:	d022      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb34:	d01d      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	4a1f      	ldr	r2, [pc, #124]	@ (800bbb8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800bb3c:	4293      	cmp	r3, r2
 800bb3e:	d018      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a1d      	ldr	r2, [pc, #116]	@ (800bbbc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d013      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4a1c      	ldr	r2, [pc, #112]	@ (800bbc0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d00e      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a15      	ldr	r2, [pc, #84]	@ (800bbb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d009      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a18      	ldr	r2, [pc, #96]	@ (800bbc4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d004      	beq.n	800bb72 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	4a11      	ldr	r2, [pc, #68]	@ (800bbb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bb6e:	4293      	cmp	r3, r2
 800bb70:	d10c      	bne.n	800bb8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	689b      	ldr	r3, [r3, #8]
 800bb7e:	68ba      	ldr	r2, [r7, #8]
 800bb80:	4313      	orrs	r3, r2
 800bb82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	68ba      	ldr	r2, [r7, #8]
 800bb8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2200      	movs	r2, #0
 800bb98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bb9c:	2300      	movs	r3, #0
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3714      	adds	r7, #20
 800bba2:	46bd      	mov	sp, r7
 800bba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop
 800bbac:	40012c00 	.word	0x40012c00
 800bbb0:	40013400 	.word	0x40013400
 800bbb4:	40015000 	.word	0x40015000
 800bbb8:	40000400 	.word	0x40000400
 800bbbc:	40000800 	.word	0x40000800
 800bbc0:	40000c00 	.word	0x40000c00
 800bbc4:	40014000 	.word	0x40014000

0800bbc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bbc8:	b480      	push	{r7}
 800bbca:	b085      	sub	sp, #20
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	6078      	str	r0, [r7, #4]
 800bbd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d101      	bne.n	800bbe4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bbe0:	2302      	movs	r3, #2
 800bbe2:	e078      	b.n	800bcd6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2201      	movs	r2, #1
 800bbe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	68db      	ldr	r3, [r3, #12]
 800bbf6:	4313      	orrs	r3, r2
 800bbf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	689b      	ldr	r3, [r3, #8]
 800bc04:	4313      	orrs	r3, r2
 800bc06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	4313      	orrs	r3, r2
 800bc14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	4313      	orrs	r3, r2
 800bc22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	691b      	ldr	r3, [r3, #16]
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	695b      	ldr	r3, [r3, #20]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800bc54:	683b      	ldr	r3, [r7, #0]
 800bc56:	699b      	ldr	r3, [r3, #24]
 800bc58:	041b      	lsls	r3, r3, #16
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	69db      	ldr	r3, [r3, #28]
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a1c      	ldr	r2, [pc, #112]	@ (800bce4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d009      	beq.n	800bc8a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	4a1b      	ldr	r2, [pc, #108]	@ (800bce8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d004      	beq.n	800bc8a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	4a19      	ldr	r2, [pc, #100]	@ (800bcec <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d11c      	bne.n	800bcc4 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc94:	051b      	lsls	r3, r3, #20
 800bc96:	4313      	orrs	r3, r2
 800bc98:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	6a1b      	ldr	r3, [r3, #32]
 800bca4:	4313      	orrs	r3, r2
 800bca6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcb2:	4313      	orrs	r3, r2
 800bcb4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcc0:	4313      	orrs	r3, r2
 800bcc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	68fa      	ldr	r2, [r7, #12]
 800bcca:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2200      	movs	r2, #0
 800bcd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bcd4:	2300      	movs	r3, #0
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3714      	adds	r7, #20
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce0:	4770      	bx	lr
 800bce2:	bf00      	nop
 800bce4:	40012c00 	.word	0x40012c00
 800bce8:	40013400 	.word	0x40013400
 800bcec:	40015000 	.word	0x40015000

0800bcf0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bcf0:	b480      	push	{r7}
 800bcf2:	b083      	sub	sp, #12
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bcf8:	bf00      	nop
 800bcfa:	370c      	adds	r7, #12
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b083      	sub	sp, #12
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800bd0c:	bf00      	nop
 800bd0e:	370c      	adds	r7, #12
 800bd10:	46bd      	mov	sp, r7
 800bd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd16:	4770      	bx	lr

0800bd18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bd18:	b480      	push	{r7}
 800bd1a:	b083      	sub	sp, #12
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bd20:	bf00      	nop
 800bd22:	370c      	adds	r7, #12
 800bd24:	46bd      	mov	sp, r7
 800bd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2a:	4770      	bx	lr

0800bd2c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b083      	sub	sp, #12
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bd34:	bf00      	nop
 800bd36:	370c      	adds	r7, #12
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3e:	4770      	bx	lr

0800bd40 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b083      	sub	sp, #12
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800bd48:	bf00      	nop
 800bd4a:	370c      	adds	r7, #12
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd52:	4770      	bx	lr

0800bd54 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800bd54:	b480      	push	{r7}
 800bd56:	b083      	sub	sp, #12
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800bd5c:	bf00      	nop
 800bd5e:	370c      	adds	r7, #12
 800bd60:	46bd      	mov	sp, r7
 800bd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd66:	4770      	bx	lr

0800bd68 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800bd68:	b480      	push	{r7}
 800bd6a:	b083      	sub	sp, #12
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800bd70:	bf00      	nop
 800bd72:	370c      	adds	r7, #12
 800bd74:	46bd      	mov	sp, r7
 800bd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7a:	4770      	bx	lr

0800bd7c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b083      	sub	sp, #12
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800bd84:	bf00      	nop
 800bd86:	370c      	adds	r7, #12
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8e:	4770      	bx	lr

0800bd90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b082      	sub	sp, #8
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d101      	bne.n	800bda2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bd9e:	2301      	movs	r3, #1
 800bda0:	e050      	b.n	800be44 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d114      	bne.n	800bdd6 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f000 fdc5 	bl	800c944 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d103      	bne.n	800bdcc <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	4a21      	ldr	r2, [pc, #132]	@ (800be4c <HAL_UART_Init+0xbc>)
 800bdc8:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800bdd2:	6878      	ldr	r0, [r7, #4]
 800bdd4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	2224      	movs	r2, #36	@ 0x24
 800bdda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	681a      	ldr	r2, [r3, #0]
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f022 0201 	bic.w	r2, r2, #1
 800bdec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d002      	beq.n	800bdfc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	f001 f8f2 	bl	800cfe0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bdfc:	6878      	ldr	r0, [r7, #4]
 800bdfe:	f000 fdf3 	bl	800c9e8 <UART_SetConfig>
 800be02:	4603      	mov	r3, r0
 800be04:	2b01      	cmp	r3, #1
 800be06:	d101      	bne.n	800be0c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800be08:	2301      	movs	r3, #1
 800be0a:	e01b      	b.n	800be44 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	685a      	ldr	r2, [r3, #4]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800be1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	689a      	ldr	r2, [r3, #8]
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800be2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f042 0201 	orr.w	r2, r2, #1
 800be3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f001 f971 	bl	800d124 <UART_CheckIdleState>
 800be42:	4603      	mov	r3, r0
}
 800be44:	4618      	mov	r0, r3
 800be46:	3708      	adds	r7, #8
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	08005d95 	.word	0x08005d95

0800be50 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800be50:	b480      	push	{r7}
 800be52:	b087      	sub	sp, #28
 800be54:	af00      	add	r7, sp, #0
 800be56:	60f8      	str	r0, [r7, #12]
 800be58:	460b      	mov	r3, r1
 800be5a:	607a      	str	r2, [r7, #4]
 800be5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800be5e:	2300      	movs	r3, #0
 800be60:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d109      	bne.n	800be7c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800be78:	2301      	movs	r3, #1
 800be7a:	e09c      	b.n	800bfb6 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be82:	2b20      	cmp	r3, #32
 800be84:	d16c      	bne.n	800bf60 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800be86:	7afb      	ldrb	r3, [r7, #11]
 800be88:	2b0c      	cmp	r3, #12
 800be8a:	d85e      	bhi.n	800bf4a <HAL_UART_RegisterCallback+0xfa>
 800be8c:	a201      	add	r2, pc, #4	@ (adr r2, 800be94 <HAL_UART_RegisterCallback+0x44>)
 800be8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be92:	bf00      	nop
 800be94:	0800bec9 	.word	0x0800bec9
 800be98:	0800bed3 	.word	0x0800bed3
 800be9c:	0800bedd 	.word	0x0800bedd
 800bea0:	0800bee7 	.word	0x0800bee7
 800bea4:	0800bef1 	.word	0x0800bef1
 800bea8:	0800befb 	.word	0x0800befb
 800beac:	0800bf05 	.word	0x0800bf05
 800beb0:	0800bf0f 	.word	0x0800bf0f
 800beb4:	0800bf19 	.word	0x0800bf19
 800beb8:	0800bf23 	.word	0x0800bf23
 800bebc:	0800bf2d 	.word	0x0800bf2d
 800bec0:	0800bf37 	.word	0x0800bf37
 800bec4:	0800bf41 	.word	0x0800bf41
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	687a      	ldr	r2, [r7, #4]
 800becc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800bed0:	e070      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	687a      	ldr	r2, [r7, #4]
 800bed6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800beda:	e06b      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	687a      	ldr	r2, [r7, #4]
 800bee0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800bee4:	e066      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800beee:	e061      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	687a      	ldr	r2, [r7, #4]
 800bef4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800bef8:	e05c      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	687a      	ldr	r2, [r7, #4]
 800befe:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800bf02:	e057      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	687a      	ldr	r2, [r7, #4]
 800bf08:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800bf0c:	e052      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	687a      	ldr	r2, [r7, #4]
 800bf12:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800bf16:	e04d      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800bf20:	e048      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	687a      	ldr	r2, [r7, #4]
 800bf26:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800bf2a:	e043      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	687a      	ldr	r2, [r7, #4]
 800bf30:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800bf34:	e03e      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	687a      	ldr	r2, [r7, #4]
 800bf3a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800bf3e:	e039      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800bf48:	e034      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf50:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	75fb      	strb	r3, [r7, #23]
        break;
 800bf5e:	e029      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d11a      	bne.n	800bfa0 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800bf6a:	7afb      	ldrb	r3, [r7, #11]
 800bf6c:	2b0b      	cmp	r3, #11
 800bf6e:	d002      	beq.n	800bf76 <HAL_UART_RegisterCallback+0x126>
 800bf70:	2b0c      	cmp	r3, #12
 800bf72:	d005      	beq.n	800bf80 <HAL_UART_RegisterCallback+0x130>
 800bf74:	e009      	b.n	800bf8a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	687a      	ldr	r2, [r7, #4]
 800bf7a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800bf7e:	e019      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800bf88:	e014      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf90:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	75fb      	strb	r3, [r7, #23]
        break;
 800bf9e:	e009      	b.n	800bfb4 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfa6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800bfb0:	2301      	movs	r3, #1
 800bfb2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800bfb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	371c      	adds	r7, #28
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc0:	4770      	bx	lr
 800bfc2:	bf00      	nop

0800bfc4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b08a      	sub	sp, #40	@ 0x28
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	60f8      	str	r0, [r7, #12]
 800bfcc:	60b9      	str	r1, [r7, #8]
 800bfce:	4613      	mov	r3, r2
 800bfd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfd8:	2b20      	cmp	r3, #32
 800bfda:	d167      	bne.n	800c0ac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800bfdc:	68bb      	ldr	r3, [r7, #8]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d002      	beq.n	800bfe8 <HAL_UART_Transmit_DMA+0x24>
 800bfe2:	88fb      	ldrh	r3, [r7, #6]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d101      	bne.n	800bfec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	e060      	b.n	800c0ae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	68ba      	ldr	r2, [r7, #8]
 800bff0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	88fa      	ldrh	r2, [r7, #6]
 800bff6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	88fa      	ldrh	r2, [r7, #6]
 800bffe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	2200      	movs	r2, #0
 800c006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2221      	movs	r2, #33	@ 0x21
 800c00e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c016:	2b00      	cmp	r3, #0
 800c018:	d028      	beq.n	800c06c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c01e:	4a26      	ldr	r2, [pc, #152]	@ (800c0b8 <HAL_UART_Transmit_DMA+0xf4>)
 800c020:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c026:	4a25      	ldr	r2, [pc, #148]	@ (800c0bc <HAL_UART_Transmit_DMA+0xf8>)
 800c028:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c02e:	4a24      	ldr	r2, [pc, #144]	@ (800c0c0 <HAL_UART_Transmit_DMA+0xfc>)
 800c030:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c036:	2200      	movs	r2, #0
 800c038:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c042:	4619      	mov	r1, r3
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	3328      	adds	r3, #40	@ 0x28
 800c04a:	461a      	mov	r2, r3
 800c04c:	88fb      	ldrh	r3, [r7, #6]
 800c04e:	f7fc f883 	bl	8008158 <HAL_DMA_Start_IT>
 800c052:	4603      	mov	r3, r0
 800c054:	2b00      	cmp	r3, #0
 800c056:	d009      	beq.n	800c06c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	2210      	movs	r2, #16
 800c05c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2220      	movs	r2, #32
 800c064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c068:	2301      	movs	r3, #1
 800c06a:	e020      	b.n	800c0ae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2240      	movs	r2, #64	@ 0x40
 800c072:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	3308      	adds	r3, #8
 800c07a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	e853 3f00 	ldrex	r3, [r3]
 800c082:	613b      	str	r3, [r7, #16]
   return(result);
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c08a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	3308      	adds	r3, #8
 800c092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c094:	623a      	str	r2, [r7, #32]
 800c096:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c098:	69f9      	ldr	r1, [r7, #28]
 800c09a:	6a3a      	ldr	r2, [r7, #32]
 800c09c:	e841 2300 	strex	r3, r2, [r1]
 800c0a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d1e5      	bne.n	800c074 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	e000      	b.n	800c0ae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c0ac:	2302      	movs	r3, #2
  }
}
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	3728      	adds	r7, #40	@ 0x28
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	0800d5ef 	.word	0x0800d5ef
 800c0bc:	0800d68d 	.word	0x0800d68d
 800c0c0:	0800d827 	.word	0x0800d827

0800c0c4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b08a      	sub	sp, #40	@ 0x28
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	60b9      	str	r1, [r7, #8]
 800c0ce:	4613      	mov	r3, r2
 800c0d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c0d8:	2b20      	cmp	r3, #32
 800c0da:	d137      	bne.n	800c14c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d002      	beq.n	800c0e8 <HAL_UART_Receive_DMA+0x24>
 800c0e2:	88fb      	ldrh	r3, [r7, #6]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d101      	bne.n	800c0ec <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	e030      	b.n	800c14e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	4a18      	ldr	r2, [pc, #96]	@ (800c158 <HAL_UART_Receive_DMA+0x94>)
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	d01f      	beq.n	800c13c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	685b      	ldr	r3, [r3, #4]
 800c102:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c106:	2b00      	cmp	r3, #0
 800c108:	d018      	beq.n	800c13c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c110:	697b      	ldr	r3, [r7, #20]
 800c112:	e853 3f00 	ldrex	r3, [r3]
 800c116:	613b      	str	r3, [r7, #16]
   return(result);
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c11e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	461a      	mov	r2, r3
 800c126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c128:	623b      	str	r3, [r7, #32]
 800c12a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c12c:	69f9      	ldr	r1, [r7, #28]
 800c12e:	6a3a      	ldr	r2, [r7, #32]
 800c130:	e841 2300 	strex	r3, r2, [r1]
 800c134:	61bb      	str	r3, [r7, #24]
   return(result);
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d1e6      	bne.n	800c10a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c13c:	88fb      	ldrh	r3, [r7, #6]
 800c13e:	461a      	mov	r2, r3
 800c140:	68b9      	ldr	r1, [r7, #8]
 800c142:	68f8      	ldr	r0, [r7, #12]
 800c144:	f001 f906 	bl	800d354 <UART_Start_Receive_DMA>
 800c148:	4603      	mov	r3, r0
 800c14a:	e000      	b.n	800c14e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c14c:	2302      	movs	r3, #2
  }
}
 800c14e:	4618      	mov	r0, r3
 800c150:	3728      	adds	r7, #40	@ 0x28
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}
 800c156:	bf00      	nop
 800c158:	40008000 	.word	0x40008000

0800c15c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b0ba      	sub	sp, #232	@ 0xe8
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	69db      	ldr	r3, [r3, #28]
 800c16a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c182:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c186:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c18a:	4013      	ands	r3, r2
 800c18c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c190:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c194:	2b00      	cmp	r3, #0
 800c196:	d11b      	bne.n	800c1d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c19c:	f003 0320 	and.w	r3, r3, #32
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d015      	beq.n	800c1d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c1a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c1a8:	f003 0320 	and.w	r3, r3, #32
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d105      	bne.n	800c1bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c1b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c1b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d009      	beq.n	800c1d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	f000 82f3 	beq.w	800c7ac <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	4798      	blx	r3
      }
      return;
 800c1ce:	e2ed      	b.n	800c7ac <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c1d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	f000 8129 	beq.w	800c42c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c1da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c1de:	4b90      	ldr	r3, [pc, #576]	@ (800c420 <HAL_UART_IRQHandler+0x2c4>)
 800c1e0:	4013      	ands	r3, r2
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d106      	bne.n	800c1f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c1e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c1ea:	4b8e      	ldr	r3, [pc, #568]	@ (800c424 <HAL_UART_IRQHandler+0x2c8>)
 800c1ec:	4013      	ands	r3, r2
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	f000 811c 	beq.w	800c42c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c1f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c1f8:	f003 0301 	and.w	r3, r3, #1
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d011      	beq.n	800c224 <HAL_UART_IRQHandler+0xc8>
 800c200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d00b      	beq.n	800c224 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	2201      	movs	r2, #1
 800c212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c21a:	f043 0201 	orr.w	r2, r3, #1
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c228:	f003 0302 	and.w	r3, r3, #2
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d011      	beq.n	800c254 <HAL_UART_IRQHandler+0xf8>
 800c230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c234:	f003 0301 	and.w	r3, r3, #1
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d00b      	beq.n	800c254 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	2202      	movs	r2, #2
 800c242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c24a:	f043 0204 	orr.w	r2, r3, #4
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c258:	f003 0304 	and.w	r3, r3, #4
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d011      	beq.n	800c284 <HAL_UART_IRQHandler+0x128>
 800c260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c264:	f003 0301 	and.w	r3, r3, #1
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d00b      	beq.n	800c284 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	2204      	movs	r2, #4
 800c272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c27a:	f043 0202 	orr.w	r2, r3, #2
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c288:	f003 0308 	and.w	r3, r3, #8
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d017      	beq.n	800c2c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c294:	f003 0320 	and.w	r3, r3, #32
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d105      	bne.n	800c2a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c29c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c2a0:	4b5f      	ldr	r3, [pc, #380]	@ (800c420 <HAL_UART_IRQHandler+0x2c4>)
 800c2a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d00b      	beq.n	800c2c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	2208      	movs	r2, #8
 800c2ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2b6:	f043 0208 	orr.w	r2, r3, #8
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c2c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d012      	beq.n	800c2f2 <HAL_UART_IRQHandler+0x196>
 800c2cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d00c      	beq.n	800c2f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c2e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2e8:	f043 0220 	orr.w	r2, r3, #32
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	f000 8259 	beq.w	800c7b0 <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c2fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c302:	f003 0320 	and.w	r3, r3, #32
 800c306:	2b00      	cmp	r3, #0
 800c308:	d013      	beq.n	800c332 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c30a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c30e:	f003 0320 	and.w	r3, r3, #32
 800c312:	2b00      	cmp	r3, #0
 800c314:	d105      	bne.n	800c322 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c31a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d007      	beq.n	800c332 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c326:	2b00      	cmp	r3, #0
 800c328:	d003      	beq.n	800c332 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c338:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c346:	2b40      	cmp	r3, #64	@ 0x40
 800c348:	d005      	beq.n	800c356 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c34a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c34e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c352:	2b00      	cmp	r3, #0
 800c354:	d058      	beq.n	800c408 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f001 f8e3 	bl	800d522 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c366:	2b40      	cmp	r3, #64	@ 0x40
 800c368:	d148      	bne.n	800c3fc <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	3308      	adds	r3, #8
 800c370:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c374:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c378:	e853 3f00 	ldrex	r3, [r3]
 800c37c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c380:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c384:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c388:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	3308      	adds	r3, #8
 800c392:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c396:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c39a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c39e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c3a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c3a6:	e841 2300 	strex	r3, r2, [r1]
 800c3aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c3ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d1d9      	bne.n	800c36a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d017      	beq.n	800c3f0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3c6:	4a18      	ldr	r2, [pc, #96]	@ (800c428 <HAL_UART_IRQHandler+0x2cc>)
 800c3c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	f7fb ff95 	bl	8008300 <HAL_DMA_Abort_IT>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d01f      	beq.n	800c41c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c3e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3e4:	687a      	ldr	r2, [r7, #4]
 800c3e6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c3ea:	4610      	mov	r0, r2
 800c3ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3ee:	e015      	b.n	800c41c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3fa:	e00f      	b.n	800c41c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c406:	e009      	b.n	800c41c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2200      	movs	r2, #0
 800c416:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c41a:	e1c9      	b.n	800c7b0 <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c41c:	bf00      	nop
    return;
 800c41e:	e1c7      	b.n	800c7b0 <HAL_UART_IRQHandler+0x654>
 800c420:	10000001 	.word	0x10000001
 800c424:	04000120 	.word	0x04000120
 800c428:	0800d8ab 	.word	0x0800d8ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c430:	2b01      	cmp	r3, #1
 800c432:	f040 8157 	bne.w	800c6e4 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c43a:	f003 0310 	and.w	r3, r3, #16
 800c43e:	2b00      	cmp	r3, #0
 800c440:	f000 8150 	beq.w	800c6e4 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c448:	f003 0310 	and.w	r3, r3, #16
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f000 8149 	beq.w	800c6e4 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	2210      	movs	r2, #16
 800c458:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	689b      	ldr	r3, [r3, #8]
 800c460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c464:	2b40      	cmp	r3, #64	@ 0x40
 800c466:	f040 80bd 	bne.w	800c5e4 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	685b      	ldr	r3, [r3, #4]
 800c474:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c478:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	f000 8199 	beq.w	800c7b4 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c488:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c48c:	429a      	cmp	r2, r3
 800c48e:	f080 8191 	bcs.w	800c7b4 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c498:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	f003 0320 	and.w	r3, r3, #32
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	f040 8087 	bne.w	800c5be <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c4bc:	e853 3f00 	ldrex	r3, [r3]
 800c4c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c4c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c4c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c4cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c4da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c4de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c4e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c4ea:	e841 2300 	strex	r3, r2, [r1]
 800c4ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c4f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d1da      	bne.n	800c4b0 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	3308      	adds	r3, #8
 800c500:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c502:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c504:	e853 3f00 	ldrex	r3, [r3]
 800c508:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c50a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c50c:	f023 0301 	bic.w	r3, r3, #1
 800c510:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	3308      	adds	r3, #8
 800c51a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c51e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c522:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c524:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c526:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c52a:	e841 2300 	strex	r3, r2, [r1]
 800c52e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c530:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c532:	2b00      	cmp	r3, #0
 800c534:	d1e1      	bne.n	800c4fa <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	3308      	adds	r3, #8
 800c53c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c53e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c540:	e853 3f00 	ldrex	r3, [r3]
 800c544:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c54c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	3308      	adds	r3, #8
 800c556:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c55a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c55c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c55e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c560:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c562:	e841 2300 	strex	r3, r2, [r1]
 800c566:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c568:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d1e3      	bne.n	800c536 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	2220      	movs	r2, #32
 800c572:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	2200      	movs	r2, #0
 800c57a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c584:	e853 3f00 	ldrex	r3, [r3]
 800c588:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c58a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c58c:	f023 0310 	bic.w	r3, r3, #16
 800c590:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	461a      	mov	r2, r3
 800c59a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c59e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c5a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c5a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5a6:	e841 2300 	strex	r3, r2, [r1]
 800c5aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c5ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d1e4      	bne.n	800c57c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f7fb fe48 	bl	800824e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	2202      	movs	r2, #2
 800c5c2:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c5ca:	687a      	ldr	r2, [r7, #4]
 800c5cc:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800c5d6:	b292      	uxth	r2, r2
 800c5d8:	1a8a      	subs	r2, r1, r2
 800c5da:	b292      	uxth	r2, r2
 800c5dc:	4611      	mov	r1, r2
 800c5de:	6878      	ldr	r0, [r7, #4]
 800c5e0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c5e2:	e0e7      	b.n	800c7b4 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	1ad3      	subs	r3, r2, r3
 800c5f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	2b00      	cmp	r3, #0
 800c602:	f000 80d9 	beq.w	800c7b8 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 800c606:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	f000 80d4 	beq.w	800c7b8 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c618:	e853 3f00 	ldrex	r3, [r3]
 800c61c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c61e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c620:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c624:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	461a      	mov	r2, r3
 800c62e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c632:	647b      	str	r3, [r7, #68]	@ 0x44
 800c634:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c636:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c638:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c63a:	e841 2300 	strex	r3, r2, [r1]
 800c63e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c642:	2b00      	cmp	r3, #0
 800c644:	d1e4      	bne.n	800c610 <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	3308      	adds	r3, #8
 800c64c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c650:	e853 3f00 	ldrex	r3, [r3]
 800c654:	623b      	str	r3, [r7, #32]
   return(result);
 800c656:	6a3b      	ldr	r3, [r7, #32]
 800c658:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c65c:	f023 0301 	bic.w	r3, r3, #1
 800c660:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	3308      	adds	r3, #8
 800c66a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c66e:	633a      	str	r2, [r7, #48]	@ 0x30
 800c670:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c672:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c676:	e841 2300 	strex	r3, r2, [r1]
 800c67a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d1e1      	bne.n	800c646 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	2220      	movs	r2, #32
 800c686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2200      	movs	r2, #0
 800c68e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2200      	movs	r2, #0
 800c694:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c69c:	693b      	ldr	r3, [r7, #16]
 800c69e:	e853 3f00 	ldrex	r3, [r3]
 800c6a2:	60fb      	str	r3, [r7, #12]
   return(result);
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	f023 0310 	bic.w	r3, r3, #16
 800c6aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c6b8:	61fb      	str	r3, [r7, #28]
 800c6ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6bc:	69b9      	ldr	r1, [r7, #24]
 800c6be:	69fa      	ldr	r2, [r7, #28]
 800c6c0:	e841 2300 	strex	r3, r2, [r1]
 800c6c4:	617b      	str	r3, [r7, #20]
   return(result);
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d1e4      	bne.n	800c696 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2202      	movs	r2, #2
 800c6d0:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800c6d8:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800c6dc:	4611      	mov	r1, r2
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c6e2:	e069      	b.n	800c7b8 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c6e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d010      	beq.n	800c712 <HAL_UART_IRQHandler+0x5b6>
 800c6f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c6f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d00a      	beq.n	800c712 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c704:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c710:	e055      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d014      	beq.n	800c748 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c71e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c726:	2b00      	cmp	r3, #0
 800c728:	d105      	bne.n	800c736 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c72a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c72e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c732:	2b00      	cmp	r3, #0
 800c734:	d008      	beq.n	800c748 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d03e      	beq.n	800c7bc <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	4798      	blx	r3
    }
    return;
 800c746:	e039      	b.n	800c7bc <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c74c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c750:	2b00      	cmp	r3, #0
 800c752:	d009      	beq.n	800c768 <HAL_UART_IRQHandler+0x60c>
 800c754:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d003      	beq.n	800c768 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f001 f8ba 	bl	800d8da <UART_EndTransmit_IT>
    return;
 800c766:	e02a      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c76c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c770:	2b00      	cmp	r3, #0
 800c772:	d00b      	beq.n	800c78c <HAL_UART_IRQHandler+0x630>
 800c774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c778:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d005      	beq.n	800c78c <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c78a:	e018      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c78c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c790:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c794:	2b00      	cmp	r3, #0
 800c796:	d012      	beq.n	800c7be <HAL_UART_IRQHandler+0x662>
 800c798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	da0e      	bge.n	800c7be <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c7aa:	e008      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
      return;
 800c7ac:	bf00      	nop
 800c7ae:	e006      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
    return;
 800c7b0:	bf00      	nop
 800c7b2:	e004      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
      return;
 800c7b4:	bf00      	nop
 800c7b6:	e002      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
      return;
 800c7b8:	bf00      	nop
 800c7ba:	e000      	b.n	800c7be <HAL_UART_IRQHandler+0x662>
    return;
 800c7bc:	bf00      	nop
  }
}
 800c7be:	37e8      	adds	r7, #232	@ 0xe8
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b083      	sub	sp, #12
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c7cc:	bf00      	nop
 800c7ce:	370c      	adds	r7, #12
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d6:	4770      	bx	lr

0800c7d8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b083      	sub	sp, #12
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c7e0:	bf00      	nop
 800c7e2:	370c      	adds	r7, #12
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr

0800c7ec <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800c7f4:	bf00      	nop
 800c7f6:	370c      	adds	r7, #12
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fe:	4770      	bx	lr

0800c800 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c800:	b480      	push	{r7}
 800c802:	b083      	sub	sp, #12
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c808:	bf00      	nop
 800c80a:	370c      	adds	r7, #12
 800c80c:	46bd      	mov	sp, r7
 800c80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c812:	4770      	bx	lr

0800c814 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c814:	b480      	push	{r7}
 800c816:	b083      	sub	sp, #12
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c81c:	bf00      	nop
 800c81e:	370c      	adds	r7, #12
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr

0800c828 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800c828:	b480      	push	{r7}
 800c82a:	b083      	sub	sp, #12
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800c830:	bf00      	nop
 800c832:	370c      	adds	r7, #12
 800c834:	46bd      	mov	sp, r7
 800c836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83a:	4770      	bx	lr

0800c83c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800c83c:	b480      	push	{r7}
 800c83e:	b083      	sub	sp, #12
 800c840:	af00      	add	r7, sp, #0
 800c842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800c844:	bf00      	nop
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr

0800c850 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800c858:	bf00      	nop
 800c85a:	370c      	adds	r7, #12
 800c85c:	46bd      	mov	sp, r7
 800c85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c862:	4770      	bx	lr

0800c864 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c864:	b480      	push	{r7}
 800c866:	b083      	sub	sp, #12
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
 800c86c:	460b      	mov	r3, r1
 800c86e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c870:	bf00      	nop
 800c872:	370c      	adds	r7, #12
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr

0800c87c <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b083      	sub	sp, #12
 800c880:	af00      	add	r7, sp, #0
 800c882:	6078      	str	r0, [r7, #4]
 800c884:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	4a09      	ldr	r2, [pc, #36]	@ (800c8b0 <HAL_UART_ReceiverTimeout_Config+0x34>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d009      	beq.n	800c8a4 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	695b      	ldr	r3, [r3, #20]
 800c896:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	683a      	ldr	r2, [r7, #0]
 800c8a0:	430a      	orrs	r2, r1
 800c8a2:	615a      	str	r2, [r3, #20]
  }
}
 800c8a4:	bf00      	nop
 800c8a6:	370c      	adds	r7, #12
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ae:	4770      	bx	lr
 800c8b0:	40008000 	.word	0x40008000

0800c8b4 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b083      	sub	sp, #12
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	4a18      	ldr	r2, [pc, #96]	@ (800c924 <HAL_UART_EnableReceiverTimeout+0x70>)
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d027      	beq.n	800c916 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8cc:	2b20      	cmp	r3, #32
 800c8ce:	d120      	bne.n	800c912 <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c8d6:	2b01      	cmp	r3, #1
 800c8d8:	d101      	bne.n	800c8de <HAL_UART_EnableReceiverTimeout+0x2a>
 800c8da:	2302      	movs	r3, #2
 800c8dc:	e01c      	b.n	800c918 <HAL_UART_EnableReceiverTimeout+0x64>
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2224      	movs	r2, #36	@ 0x24
 800c8ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	685a      	ldr	r2, [r3, #4]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800c8fc:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2220      	movs	r2, #32
 800c902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2200      	movs	r2, #0
 800c90a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800c90e:	2300      	movs	r3, #0
 800c910:	e002      	b.n	800c918 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800c912:	2302      	movs	r3, #2
 800c914:	e000      	b.n	800c918 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800c916:	2301      	movs	r3, #1
  }
}
 800c918:	4618      	mov	r0, r3
 800c91a:	370c      	adds	r7, #12
 800c91c:	46bd      	mov	sp, r7
 800c91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c922:	4770      	bx	lr
 800c924:	40008000 	.word	0x40008000

0800c928 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800c936:	4618      	mov	r0, r3
 800c938:	370c      	adds	r7, #12
 800c93a:	46bd      	mov	sp, r7
 800c93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c940:	4770      	bx	lr
	...

0800c944 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800c944:	b480      	push	{r7}
 800c946:	b083      	sub	sp, #12
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	4a1a      	ldr	r2, [pc, #104]	@ (800c9b8 <UART_InitCallbacksToDefault+0x74>)
 800c950:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	4a19      	ldr	r2, [pc, #100]	@ (800c9bc <UART_InitCallbacksToDefault+0x78>)
 800c958:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	4a18      	ldr	r2, [pc, #96]	@ (800c9c0 <UART_InitCallbacksToDefault+0x7c>)
 800c960:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	4a17      	ldr	r2, [pc, #92]	@ (800c9c4 <UART_InitCallbacksToDefault+0x80>)
 800c968:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	4a16      	ldr	r2, [pc, #88]	@ (800c9c8 <UART_InitCallbacksToDefault+0x84>)
 800c970:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	4a15      	ldr	r2, [pc, #84]	@ (800c9cc <UART_InitCallbacksToDefault+0x88>)
 800c978:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	4a14      	ldr	r2, [pc, #80]	@ (800c9d0 <UART_InitCallbacksToDefault+0x8c>)
 800c980:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	4a13      	ldr	r2, [pc, #76]	@ (800c9d4 <UART_InitCallbacksToDefault+0x90>)
 800c988:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	4a12      	ldr	r2, [pc, #72]	@ (800c9d8 <UART_InitCallbacksToDefault+0x94>)
 800c990:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	4a11      	ldr	r2, [pc, #68]	@ (800c9dc <UART_InitCallbacksToDefault+0x98>)
 800c998:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	4a10      	ldr	r2, [pc, #64]	@ (800c9e0 <UART_InitCallbacksToDefault+0x9c>)
 800c9a0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	4a0f      	ldr	r2, [pc, #60]	@ (800c9e4 <UART_InitCallbacksToDefault+0xa0>)
 800c9a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800c9ac:	bf00      	nop
 800c9ae:	370c      	adds	r7, #12
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr
 800c9b8:	0800c7d9 	.word	0x0800c7d9
 800c9bc:	0800c7c5 	.word	0x0800c7c5
 800c9c0:	0800c801 	.word	0x0800c801
 800c9c4:	0800c7ed 	.word	0x0800c7ed
 800c9c8:	0800c815 	.word	0x0800c815
 800c9cc:	0800c829 	.word	0x0800c829
 800c9d0:	0800c83d 	.word	0x0800c83d
 800c9d4:	0800c851 	.word	0x0800c851
 800c9d8:	0800d935 	.word	0x0800d935
 800c9dc:	0800d949 	.word	0x0800d949
 800c9e0:	0800d95d 	.word	0x0800d95d
 800c9e4:	0800c865 	.word	0x0800c865

0800c9e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c9e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c9ec:	b08c      	sub	sp, #48	@ 0x30
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	689a      	ldr	r2, [r3, #8]
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	691b      	ldr	r3, [r3, #16]
 800ca00:	431a      	orrs	r2, r3
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	695b      	ldr	r3, [r3, #20]
 800ca06:	431a      	orrs	r2, r3
 800ca08:	697b      	ldr	r3, [r7, #20]
 800ca0a:	69db      	ldr	r3, [r3, #28]
 800ca0c:	4313      	orrs	r3, r2
 800ca0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	681a      	ldr	r2, [r3, #0]
 800ca16:	4baa      	ldr	r3, [pc, #680]	@ (800ccc0 <UART_SetConfig+0x2d8>)
 800ca18:	4013      	ands	r3, r2
 800ca1a:	697a      	ldr	r2, [r7, #20]
 800ca1c:	6812      	ldr	r2, [r2, #0]
 800ca1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca20:	430b      	orrs	r3, r1
 800ca22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	685b      	ldr	r3, [r3, #4]
 800ca2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ca2e:	697b      	ldr	r3, [r7, #20]
 800ca30:	68da      	ldr	r2, [r3, #12]
 800ca32:	697b      	ldr	r3, [r7, #20]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	430a      	orrs	r2, r1
 800ca38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ca3a:	697b      	ldr	r3, [r7, #20]
 800ca3c:	699b      	ldr	r3, [r3, #24]
 800ca3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ca40:	697b      	ldr	r3, [r7, #20]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	4a9f      	ldr	r2, [pc, #636]	@ (800ccc4 <UART_SetConfig+0x2dc>)
 800ca46:	4293      	cmp	r3, r2
 800ca48:	d004      	beq.n	800ca54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	6a1b      	ldr	r3, [r3, #32]
 800ca4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca50:	4313      	orrs	r3, r2
 800ca52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ca54:	697b      	ldr	r3, [r7, #20]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	689b      	ldr	r3, [r3, #8]
 800ca5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ca5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ca62:	697a      	ldr	r2, [r7, #20]
 800ca64:	6812      	ldr	r2, [r2, #0]
 800ca66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca68:	430b      	orrs	r3, r1
 800ca6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca72:	f023 010f 	bic.w	r1, r3, #15
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca7a:	697b      	ldr	r3, [r7, #20]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	430a      	orrs	r2, r1
 800ca80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	4a90      	ldr	r2, [pc, #576]	@ (800ccc8 <UART_SetConfig+0x2e0>)
 800ca88:	4293      	cmp	r3, r2
 800ca8a:	d125      	bne.n	800cad8 <UART_SetConfig+0xf0>
 800ca8c:	4b8f      	ldr	r3, [pc, #572]	@ (800cccc <UART_SetConfig+0x2e4>)
 800ca8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca92:	f003 0303 	and.w	r3, r3, #3
 800ca96:	2b03      	cmp	r3, #3
 800ca98:	d81a      	bhi.n	800cad0 <UART_SetConfig+0xe8>
 800ca9a:	a201      	add	r2, pc, #4	@ (adr r2, 800caa0 <UART_SetConfig+0xb8>)
 800ca9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caa0:	0800cab1 	.word	0x0800cab1
 800caa4:	0800cac1 	.word	0x0800cac1
 800caa8:	0800cab9 	.word	0x0800cab9
 800caac:	0800cac9 	.word	0x0800cac9
 800cab0:	2301      	movs	r3, #1
 800cab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cab6:	e116      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cab8:	2302      	movs	r3, #2
 800caba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cabe:	e112      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cac0:	2304      	movs	r3, #4
 800cac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cac6:	e10e      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cac8:	2308      	movs	r3, #8
 800caca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cace:	e10a      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cad0:	2310      	movs	r3, #16
 800cad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cad6:	e106      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4a7c      	ldr	r2, [pc, #496]	@ (800ccd0 <UART_SetConfig+0x2e8>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d138      	bne.n	800cb54 <UART_SetConfig+0x16c>
 800cae2:	4b7a      	ldr	r3, [pc, #488]	@ (800cccc <UART_SetConfig+0x2e4>)
 800cae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cae8:	f003 030c 	and.w	r3, r3, #12
 800caec:	2b0c      	cmp	r3, #12
 800caee:	d82d      	bhi.n	800cb4c <UART_SetConfig+0x164>
 800caf0:	a201      	add	r2, pc, #4	@ (adr r2, 800caf8 <UART_SetConfig+0x110>)
 800caf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caf6:	bf00      	nop
 800caf8:	0800cb2d 	.word	0x0800cb2d
 800cafc:	0800cb4d 	.word	0x0800cb4d
 800cb00:	0800cb4d 	.word	0x0800cb4d
 800cb04:	0800cb4d 	.word	0x0800cb4d
 800cb08:	0800cb3d 	.word	0x0800cb3d
 800cb0c:	0800cb4d 	.word	0x0800cb4d
 800cb10:	0800cb4d 	.word	0x0800cb4d
 800cb14:	0800cb4d 	.word	0x0800cb4d
 800cb18:	0800cb35 	.word	0x0800cb35
 800cb1c:	0800cb4d 	.word	0x0800cb4d
 800cb20:	0800cb4d 	.word	0x0800cb4d
 800cb24:	0800cb4d 	.word	0x0800cb4d
 800cb28:	0800cb45 	.word	0x0800cb45
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb32:	e0d8      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb34:	2302      	movs	r3, #2
 800cb36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb3a:	e0d4      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb3c:	2304      	movs	r3, #4
 800cb3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb42:	e0d0      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb44:	2308      	movs	r3, #8
 800cb46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb4a:	e0cc      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb4c:	2310      	movs	r3, #16
 800cb4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb52:	e0c8      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb54:	697b      	ldr	r3, [r7, #20]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4a5e      	ldr	r2, [pc, #376]	@ (800ccd4 <UART_SetConfig+0x2ec>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d125      	bne.n	800cbaa <UART_SetConfig+0x1c2>
 800cb5e:	4b5b      	ldr	r3, [pc, #364]	@ (800cccc <UART_SetConfig+0x2e4>)
 800cb60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cb68:	2b30      	cmp	r3, #48	@ 0x30
 800cb6a:	d016      	beq.n	800cb9a <UART_SetConfig+0x1b2>
 800cb6c:	2b30      	cmp	r3, #48	@ 0x30
 800cb6e:	d818      	bhi.n	800cba2 <UART_SetConfig+0x1ba>
 800cb70:	2b20      	cmp	r3, #32
 800cb72:	d00a      	beq.n	800cb8a <UART_SetConfig+0x1a2>
 800cb74:	2b20      	cmp	r3, #32
 800cb76:	d814      	bhi.n	800cba2 <UART_SetConfig+0x1ba>
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d002      	beq.n	800cb82 <UART_SetConfig+0x19a>
 800cb7c:	2b10      	cmp	r3, #16
 800cb7e:	d008      	beq.n	800cb92 <UART_SetConfig+0x1aa>
 800cb80:	e00f      	b.n	800cba2 <UART_SetConfig+0x1ba>
 800cb82:	2300      	movs	r3, #0
 800cb84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb88:	e0ad      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb8a:	2302      	movs	r3, #2
 800cb8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb90:	e0a9      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb92:	2304      	movs	r3, #4
 800cb94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cb98:	e0a5      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cb9a:	2308      	movs	r3, #8
 800cb9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cba0:	e0a1      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cba2:	2310      	movs	r3, #16
 800cba4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cba8:	e09d      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	4a4a      	ldr	r2, [pc, #296]	@ (800ccd8 <UART_SetConfig+0x2f0>)
 800cbb0:	4293      	cmp	r3, r2
 800cbb2:	d125      	bne.n	800cc00 <UART_SetConfig+0x218>
 800cbb4:	4b45      	ldr	r3, [pc, #276]	@ (800cccc <UART_SetConfig+0x2e4>)
 800cbb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cbba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cbbe:	2bc0      	cmp	r3, #192	@ 0xc0
 800cbc0:	d016      	beq.n	800cbf0 <UART_SetConfig+0x208>
 800cbc2:	2bc0      	cmp	r3, #192	@ 0xc0
 800cbc4:	d818      	bhi.n	800cbf8 <UART_SetConfig+0x210>
 800cbc6:	2b80      	cmp	r3, #128	@ 0x80
 800cbc8:	d00a      	beq.n	800cbe0 <UART_SetConfig+0x1f8>
 800cbca:	2b80      	cmp	r3, #128	@ 0x80
 800cbcc:	d814      	bhi.n	800cbf8 <UART_SetConfig+0x210>
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d002      	beq.n	800cbd8 <UART_SetConfig+0x1f0>
 800cbd2:	2b40      	cmp	r3, #64	@ 0x40
 800cbd4:	d008      	beq.n	800cbe8 <UART_SetConfig+0x200>
 800cbd6:	e00f      	b.n	800cbf8 <UART_SetConfig+0x210>
 800cbd8:	2300      	movs	r3, #0
 800cbda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbde:	e082      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cbe0:	2302      	movs	r3, #2
 800cbe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbe6:	e07e      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cbe8:	2304      	movs	r3, #4
 800cbea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbee:	e07a      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cbf0:	2308      	movs	r3, #8
 800cbf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbf6:	e076      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cbf8:	2310      	movs	r3, #16
 800cbfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cbfe:	e072      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	4a35      	ldr	r2, [pc, #212]	@ (800ccdc <UART_SetConfig+0x2f4>)
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d12a      	bne.n	800cc60 <UART_SetConfig+0x278>
 800cc0a:	4b30      	ldr	r3, [pc, #192]	@ (800cccc <UART_SetConfig+0x2e4>)
 800cc0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cc14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cc18:	d01a      	beq.n	800cc50 <UART_SetConfig+0x268>
 800cc1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cc1e:	d81b      	bhi.n	800cc58 <UART_SetConfig+0x270>
 800cc20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc24:	d00c      	beq.n	800cc40 <UART_SetConfig+0x258>
 800cc26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc2a:	d815      	bhi.n	800cc58 <UART_SetConfig+0x270>
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d003      	beq.n	800cc38 <UART_SetConfig+0x250>
 800cc30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc34:	d008      	beq.n	800cc48 <UART_SetConfig+0x260>
 800cc36:	e00f      	b.n	800cc58 <UART_SetConfig+0x270>
 800cc38:	2300      	movs	r3, #0
 800cc3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc3e:	e052      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cc40:	2302      	movs	r3, #2
 800cc42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc46:	e04e      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cc48:	2304      	movs	r3, #4
 800cc4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc4e:	e04a      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cc50:	2308      	movs	r3, #8
 800cc52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc56:	e046      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cc58:	2310      	movs	r3, #16
 800cc5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc5e:	e042      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	4a17      	ldr	r2, [pc, #92]	@ (800ccc4 <UART_SetConfig+0x2dc>)
 800cc66:	4293      	cmp	r3, r2
 800cc68:	d13a      	bne.n	800cce0 <UART_SetConfig+0x2f8>
 800cc6a:	4b18      	ldr	r3, [pc, #96]	@ (800cccc <UART_SetConfig+0x2e4>)
 800cc6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc70:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800cc74:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cc78:	d01a      	beq.n	800ccb0 <UART_SetConfig+0x2c8>
 800cc7a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800cc7e:	d81b      	bhi.n	800ccb8 <UART_SetConfig+0x2d0>
 800cc80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cc84:	d00c      	beq.n	800cca0 <UART_SetConfig+0x2b8>
 800cc86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cc8a:	d815      	bhi.n	800ccb8 <UART_SetConfig+0x2d0>
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d003      	beq.n	800cc98 <UART_SetConfig+0x2b0>
 800cc90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cc94:	d008      	beq.n	800cca8 <UART_SetConfig+0x2c0>
 800cc96:	e00f      	b.n	800ccb8 <UART_SetConfig+0x2d0>
 800cc98:	2300      	movs	r3, #0
 800cc9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cc9e:	e022      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cca0:	2302      	movs	r3, #2
 800cca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cca6:	e01e      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800cca8:	2304      	movs	r3, #4
 800ccaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccae:	e01a      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800ccb0:	2308      	movs	r3, #8
 800ccb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccb6:	e016      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800ccb8:	2310      	movs	r3, #16
 800ccba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccbe:	e012      	b.n	800cce6 <UART_SetConfig+0x2fe>
 800ccc0:	cfff69f3 	.word	0xcfff69f3
 800ccc4:	40008000 	.word	0x40008000
 800ccc8:	40013800 	.word	0x40013800
 800cccc:	40021000 	.word	0x40021000
 800ccd0:	40004400 	.word	0x40004400
 800ccd4:	40004800 	.word	0x40004800
 800ccd8:	40004c00 	.word	0x40004c00
 800ccdc:	40005000 	.word	0x40005000
 800cce0:	2310      	movs	r3, #16
 800cce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4aae      	ldr	r2, [pc, #696]	@ (800cfa4 <UART_SetConfig+0x5bc>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	f040 8097 	bne.w	800ce20 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ccf2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ccf6:	2b08      	cmp	r3, #8
 800ccf8:	d823      	bhi.n	800cd42 <UART_SetConfig+0x35a>
 800ccfa:	a201      	add	r2, pc, #4	@ (adr r2, 800cd00 <UART_SetConfig+0x318>)
 800ccfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd00:	0800cd25 	.word	0x0800cd25
 800cd04:	0800cd43 	.word	0x0800cd43
 800cd08:	0800cd2d 	.word	0x0800cd2d
 800cd0c:	0800cd43 	.word	0x0800cd43
 800cd10:	0800cd33 	.word	0x0800cd33
 800cd14:	0800cd43 	.word	0x0800cd43
 800cd18:	0800cd43 	.word	0x0800cd43
 800cd1c:	0800cd43 	.word	0x0800cd43
 800cd20:	0800cd3b 	.word	0x0800cd3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd24:	f7fc fbdc 	bl	80094e0 <HAL_RCC_GetPCLK1Freq>
 800cd28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd2a:	e010      	b.n	800cd4e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cd2c:	4b9e      	ldr	r3, [pc, #632]	@ (800cfa8 <UART_SetConfig+0x5c0>)
 800cd2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cd30:	e00d      	b.n	800cd4e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cd32:	f7fc fb67 	bl	8009404 <HAL_RCC_GetSysClockFreq>
 800cd36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cd38:	e009      	b.n	800cd4e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cd3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cd40:	e005      	b.n	800cd4e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800cd42:	2300      	movs	r3, #0
 800cd44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cd46:	2301      	movs	r3, #1
 800cd48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cd4c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	f000 8130 	beq.w	800cfb6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cd56:	697b      	ldr	r3, [r7, #20]
 800cd58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd5a:	4a94      	ldr	r2, [pc, #592]	@ (800cfac <UART_SetConfig+0x5c4>)
 800cd5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cd60:	461a      	mov	r2, r3
 800cd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd64:	fbb3 f3f2 	udiv	r3, r3, r2
 800cd68:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cd6a:	697b      	ldr	r3, [r7, #20]
 800cd6c:	685a      	ldr	r2, [r3, #4]
 800cd6e:	4613      	mov	r3, r2
 800cd70:	005b      	lsls	r3, r3, #1
 800cd72:	4413      	add	r3, r2
 800cd74:	69ba      	ldr	r2, [r7, #24]
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d305      	bcc.n	800cd86 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	685b      	ldr	r3, [r3, #4]
 800cd7e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cd80:	69ba      	ldr	r2, [r7, #24]
 800cd82:	429a      	cmp	r2, r3
 800cd84:	d903      	bls.n	800cd8e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800cd86:	2301      	movs	r3, #1
 800cd88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cd8c:	e113      	b.n	800cfb6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cd8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd90:	2200      	movs	r2, #0
 800cd92:	60bb      	str	r3, [r7, #8]
 800cd94:	60fa      	str	r2, [r7, #12]
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd9a:	4a84      	ldr	r2, [pc, #528]	@ (800cfac <UART_SetConfig+0x5c4>)
 800cd9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cda0:	b29b      	uxth	r3, r3
 800cda2:	2200      	movs	r2, #0
 800cda4:	603b      	str	r3, [r7, #0]
 800cda6:	607a      	str	r2, [r7, #4]
 800cda8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cdac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cdb0:	f7f3 ff36 	bl	8000c20 <__aeabi_uldivmod>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	460b      	mov	r3, r1
 800cdb8:	4610      	mov	r0, r2
 800cdba:	4619      	mov	r1, r3
 800cdbc:	f04f 0200 	mov.w	r2, #0
 800cdc0:	f04f 0300 	mov.w	r3, #0
 800cdc4:	020b      	lsls	r3, r1, #8
 800cdc6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cdca:	0202      	lsls	r2, r0, #8
 800cdcc:	6979      	ldr	r1, [r7, #20]
 800cdce:	6849      	ldr	r1, [r1, #4]
 800cdd0:	0849      	lsrs	r1, r1, #1
 800cdd2:	2000      	movs	r0, #0
 800cdd4:	460c      	mov	r4, r1
 800cdd6:	4605      	mov	r5, r0
 800cdd8:	eb12 0804 	adds.w	r8, r2, r4
 800cddc:	eb43 0905 	adc.w	r9, r3, r5
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	2200      	movs	r2, #0
 800cde6:	469a      	mov	sl, r3
 800cde8:	4693      	mov	fp, r2
 800cdea:	4652      	mov	r2, sl
 800cdec:	465b      	mov	r3, fp
 800cdee:	4640      	mov	r0, r8
 800cdf0:	4649      	mov	r1, r9
 800cdf2:	f7f3 ff15 	bl	8000c20 <__aeabi_uldivmod>
 800cdf6:	4602      	mov	r2, r0
 800cdf8:	460b      	mov	r3, r1
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cdfe:	6a3b      	ldr	r3, [r7, #32]
 800ce00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ce04:	d308      	bcc.n	800ce18 <UART_SetConfig+0x430>
 800ce06:	6a3b      	ldr	r3, [r7, #32]
 800ce08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ce0c:	d204      	bcs.n	800ce18 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	6a3a      	ldr	r2, [r7, #32]
 800ce14:	60da      	str	r2, [r3, #12]
 800ce16:	e0ce      	b.n	800cfb6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ce1e:	e0ca      	b.n	800cfb6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	69db      	ldr	r3, [r3, #28]
 800ce24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ce28:	d166      	bne.n	800cef8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800ce2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ce2e:	2b08      	cmp	r3, #8
 800ce30:	d827      	bhi.n	800ce82 <UART_SetConfig+0x49a>
 800ce32:	a201      	add	r2, pc, #4	@ (adr r2, 800ce38 <UART_SetConfig+0x450>)
 800ce34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce38:	0800ce5d 	.word	0x0800ce5d
 800ce3c:	0800ce65 	.word	0x0800ce65
 800ce40:	0800ce6d 	.word	0x0800ce6d
 800ce44:	0800ce83 	.word	0x0800ce83
 800ce48:	0800ce73 	.word	0x0800ce73
 800ce4c:	0800ce83 	.word	0x0800ce83
 800ce50:	0800ce83 	.word	0x0800ce83
 800ce54:	0800ce83 	.word	0x0800ce83
 800ce58:	0800ce7b 	.word	0x0800ce7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce5c:	f7fc fb40 	bl	80094e0 <HAL_RCC_GetPCLK1Freq>
 800ce60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce62:	e014      	b.n	800ce8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ce64:	f7fc fb52 	bl	800950c <HAL_RCC_GetPCLK2Freq>
 800ce68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce6a:	e010      	b.n	800ce8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce6c:	4b4e      	ldr	r3, [pc, #312]	@ (800cfa8 <UART_SetConfig+0x5c0>)
 800ce6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ce70:	e00d      	b.n	800ce8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce72:	f7fc fac7 	bl	8009404 <HAL_RCC_GetSysClockFreq>
 800ce76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ce78:	e009      	b.n	800ce8e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ce80:	e005      	b.n	800ce8e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800ce82:	2300      	movs	r3, #0
 800ce84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ce86:	2301      	movs	r3, #1
 800ce88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ce8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ce8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	f000 8090 	beq.w	800cfb6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce9a:	4a44      	ldr	r2, [pc, #272]	@ (800cfac <UART_SetConfig+0x5c4>)
 800ce9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cea0:	461a      	mov	r2, r3
 800cea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cea4:	fbb3 f3f2 	udiv	r3, r3, r2
 800cea8:	005a      	lsls	r2, r3, #1
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	685b      	ldr	r3, [r3, #4]
 800ceae:	085b      	lsrs	r3, r3, #1
 800ceb0:	441a      	add	r2, r3
 800ceb2:	697b      	ldr	r3, [r7, #20]
 800ceb4:	685b      	ldr	r3, [r3, #4]
 800ceb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ceba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cebc:	6a3b      	ldr	r3, [r7, #32]
 800cebe:	2b0f      	cmp	r3, #15
 800cec0:	d916      	bls.n	800cef0 <UART_SetConfig+0x508>
 800cec2:	6a3b      	ldr	r3, [r7, #32]
 800cec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cec8:	d212      	bcs.n	800cef0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ceca:	6a3b      	ldr	r3, [r7, #32]
 800cecc:	b29b      	uxth	r3, r3
 800cece:	f023 030f 	bic.w	r3, r3, #15
 800ced2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ced4:	6a3b      	ldr	r3, [r7, #32]
 800ced6:	085b      	lsrs	r3, r3, #1
 800ced8:	b29b      	uxth	r3, r3
 800ceda:	f003 0307 	and.w	r3, r3, #7
 800cede:	b29a      	uxth	r2, r3
 800cee0:	8bfb      	ldrh	r3, [r7, #30]
 800cee2:	4313      	orrs	r3, r2
 800cee4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	8bfa      	ldrh	r2, [r7, #30]
 800ceec:	60da      	str	r2, [r3, #12]
 800ceee:	e062      	b.n	800cfb6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800cef0:	2301      	movs	r3, #1
 800cef2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cef6:	e05e      	b.n	800cfb6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800cef8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cefc:	2b08      	cmp	r3, #8
 800cefe:	d828      	bhi.n	800cf52 <UART_SetConfig+0x56a>
 800cf00:	a201      	add	r2, pc, #4	@ (adr r2, 800cf08 <UART_SetConfig+0x520>)
 800cf02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf06:	bf00      	nop
 800cf08:	0800cf2d 	.word	0x0800cf2d
 800cf0c:	0800cf35 	.word	0x0800cf35
 800cf10:	0800cf3d 	.word	0x0800cf3d
 800cf14:	0800cf53 	.word	0x0800cf53
 800cf18:	0800cf43 	.word	0x0800cf43
 800cf1c:	0800cf53 	.word	0x0800cf53
 800cf20:	0800cf53 	.word	0x0800cf53
 800cf24:	0800cf53 	.word	0x0800cf53
 800cf28:	0800cf4b 	.word	0x0800cf4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cf2c:	f7fc fad8 	bl	80094e0 <HAL_RCC_GetPCLK1Freq>
 800cf30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cf32:	e014      	b.n	800cf5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cf34:	f7fc faea 	bl	800950c <HAL_RCC_GetPCLK2Freq>
 800cf38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cf3a:	e010      	b.n	800cf5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cf3c:	4b1a      	ldr	r3, [pc, #104]	@ (800cfa8 <UART_SetConfig+0x5c0>)
 800cf3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cf40:	e00d      	b.n	800cf5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cf42:	f7fc fa5f 	bl	8009404 <HAL_RCC_GetSysClockFreq>
 800cf46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cf48:	e009      	b.n	800cf5e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cf4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cf50:	e005      	b.n	800cf5e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800cf52:	2300      	movs	r3, #0
 800cf54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cf56:	2301      	movs	r3, #1
 800cf58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cf5c:	bf00      	nop
    }

    if (pclk != 0U)
 800cf5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d028      	beq.n	800cfb6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf68:	4a10      	ldr	r2, [pc, #64]	@ (800cfac <UART_SetConfig+0x5c4>)
 800cf6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf6e:	461a      	mov	r2, r3
 800cf70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf72:	fbb3 f2f2 	udiv	r2, r3, r2
 800cf76:	697b      	ldr	r3, [r7, #20]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	085b      	lsrs	r3, r3, #1
 800cf7c:	441a      	add	r2, r3
 800cf7e:	697b      	ldr	r3, [r7, #20]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf86:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cf88:	6a3b      	ldr	r3, [r7, #32]
 800cf8a:	2b0f      	cmp	r3, #15
 800cf8c:	d910      	bls.n	800cfb0 <UART_SetConfig+0x5c8>
 800cf8e:	6a3b      	ldr	r3, [r7, #32]
 800cf90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf94:	d20c      	bcs.n	800cfb0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cf96:	6a3b      	ldr	r3, [r7, #32]
 800cf98:	b29a      	uxth	r2, r3
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	60da      	str	r2, [r3, #12]
 800cfa0:	e009      	b.n	800cfb6 <UART_SetConfig+0x5ce>
 800cfa2:	bf00      	nop
 800cfa4:	40008000 	.word	0x40008000
 800cfa8:	00f42400 	.word	0x00f42400
 800cfac:	0800e180 	.word	0x0800e180
      }
      else
      {
        ret = HAL_ERROR;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	2201      	movs	r2, #1
 800cfba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800cfbe:	697b      	ldr	r3, [r7, #20]
 800cfc0:	2201      	movs	r2, #1
 800cfc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cfc6:	697b      	ldr	r3, [r7, #20]
 800cfc8:	2200      	movs	r2, #0
 800cfca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800cfcc:	697b      	ldr	r3, [r7, #20]
 800cfce:	2200      	movs	r2, #0
 800cfd0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800cfd2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3730      	adds	r7, #48	@ 0x30
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800cfe0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cfec:	f003 0308 	and.w	r3, r3, #8
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d00a      	beq.n	800d00a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	430a      	orrs	r2, r1
 800d008:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d00e:	f003 0301 	and.w	r3, r3, #1
 800d012:	2b00      	cmp	r3, #0
 800d014:	d00a      	beq.n	800d02c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	685b      	ldr	r3, [r3, #4]
 800d01c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	430a      	orrs	r2, r1
 800d02a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d030:	f003 0302 	and.w	r3, r3, #2
 800d034:	2b00      	cmp	r3, #0
 800d036:	d00a      	beq.n	800d04e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	685b      	ldr	r3, [r3, #4]
 800d03e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	430a      	orrs	r2, r1
 800d04c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d052:	f003 0304 	and.w	r3, r3, #4
 800d056:	2b00      	cmp	r3, #0
 800d058:	d00a      	beq.n	800d070 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	685b      	ldr	r3, [r3, #4]
 800d060:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	430a      	orrs	r2, r1
 800d06e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d074:	f003 0310 	and.w	r3, r3, #16
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d00a      	beq.n	800d092 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	689b      	ldr	r3, [r3, #8]
 800d082:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	430a      	orrs	r2, r1
 800d090:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d096:	f003 0320 	and.w	r3, r3, #32
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d00a      	beq.n	800d0b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	689b      	ldr	r3, [r3, #8]
 800d0a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	430a      	orrs	r2, r1
 800d0b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d01a      	beq.n	800d0f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	685b      	ldr	r3, [r3, #4]
 800d0c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	430a      	orrs	r2, r1
 800d0d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d0de:	d10a      	bne.n	800d0f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	685b      	ldr	r3, [r3, #4]
 800d0e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	430a      	orrs	r2, r1
 800d0f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d00a      	beq.n	800d118 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	430a      	orrs	r2, r1
 800d116:	605a      	str	r2, [r3, #4]
  }
}
 800d118:	bf00      	nop
 800d11a:	370c      	adds	r7, #12
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr

0800d124 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b098      	sub	sp, #96	@ 0x60
 800d128:	af02      	add	r7, sp, #8
 800d12a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2200      	movs	r2, #0
 800d130:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d134:	f7f9 f82a 	bl	800618c <HAL_GetTick>
 800d138:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f003 0308 	and.w	r3, r3, #8
 800d144:	2b08      	cmp	r3, #8
 800d146:	d12f      	bne.n	800d1a8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d148:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d14c:	9300      	str	r3, [sp, #0]
 800d14e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d150:	2200      	movs	r2, #0
 800d152:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f000 f88e 	bl	800d278 <UART_WaitOnFlagUntilTimeout>
 800d15c:	4603      	mov	r3, r0
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d022      	beq.n	800d1a8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d16a:	e853 3f00 	ldrex	r3, [r3]
 800d16e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d176:	653b      	str	r3, [r7, #80]	@ 0x50
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	461a      	mov	r2, r3
 800d17e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d180:	647b      	str	r3, [r7, #68]	@ 0x44
 800d182:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d184:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d186:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d188:	e841 2300 	strex	r3, r2, [r1]
 800d18c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d18e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d190:	2b00      	cmp	r3, #0
 800d192:	d1e6      	bne.n	800d162 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2220      	movs	r2, #32
 800d198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d1a4:	2303      	movs	r3, #3
 800d1a6:	e063      	b.n	800d270 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	f003 0304 	and.w	r3, r3, #4
 800d1b2:	2b04      	cmp	r3, #4
 800d1b4:	d149      	bne.n	800d24a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d1b6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d1ba:	9300      	str	r3, [sp, #0]
 800d1bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1be:	2200      	movs	r2, #0
 800d1c0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d1c4:	6878      	ldr	r0, [r7, #4]
 800d1c6:	f000 f857 	bl	800d278 <UART_WaitOnFlagUntilTimeout>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d03c      	beq.n	800d24a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d8:	e853 3f00 	ldrex	r3, [r3]
 800d1dc:	623b      	str	r3, [r7, #32]
   return(result);
 800d1de:	6a3b      	ldr	r3, [r7, #32]
 800d1e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d1e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	461a      	mov	r2, r3
 800d1ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800d1f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1f6:	e841 2300 	strex	r3, r2, [r1]
 800d1fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d1e6      	bne.n	800d1d0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	3308      	adds	r3, #8
 800d208:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d20a:	693b      	ldr	r3, [r7, #16]
 800d20c:	e853 3f00 	ldrex	r3, [r3]
 800d210:	60fb      	str	r3, [r7, #12]
   return(result);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	f023 0301 	bic.w	r3, r3, #1
 800d218:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	3308      	adds	r3, #8
 800d220:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d222:	61fa      	str	r2, [r7, #28]
 800d224:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d226:	69b9      	ldr	r1, [r7, #24]
 800d228:	69fa      	ldr	r2, [r7, #28]
 800d22a:	e841 2300 	strex	r3, r2, [r1]
 800d22e:	617b      	str	r3, [r7, #20]
   return(result);
 800d230:	697b      	ldr	r3, [r7, #20]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d1e5      	bne.n	800d202 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2220      	movs	r2, #32
 800d23a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2200      	movs	r2, #0
 800d242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d246:	2303      	movs	r3, #3
 800d248:	e012      	b.n	800d270 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2220      	movs	r2, #32
 800d24e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2220      	movs	r2, #32
 800d256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2200      	movs	r2, #0
 800d25e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2200      	movs	r2, #0
 800d264:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	2200      	movs	r2, #0
 800d26a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d26e:	2300      	movs	r3, #0
}
 800d270:	4618      	mov	r0, r3
 800d272:	3758      	adds	r7, #88	@ 0x58
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}

0800d278 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b084      	sub	sp, #16
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	60f8      	str	r0, [r7, #12]
 800d280:	60b9      	str	r1, [r7, #8]
 800d282:	603b      	str	r3, [r7, #0]
 800d284:	4613      	mov	r3, r2
 800d286:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d288:	e04f      	b.n	800d32a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d28a:	69bb      	ldr	r3, [r7, #24]
 800d28c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d290:	d04b      	beq.n	800d32a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d292:	f7f8 ff7b 	bl	800618c <HAL_GetTick>
 800d296:	4602      	mov	r2, r0
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	1ad3      	subs	r3, r2, r3
 800d29c:	69ba      	ldr	r2, [r7, #24]
 800d29e:	429a      	cmp	r2, r3
 800d2a0:	d302      	bcc.n	800d2a8 <UART_WaitOnFlagUntilTimeout+0x30>
 800d2a2:	69bb      	ldr	r3, [r7, #24]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d101      	bne.n	800d2ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d2a8:	2303      	movs	r3, #3
 800d2aa:	e04e      	b.n	800d34a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f003 0304 	and.w	r3, r3, #4
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d037      	beq.n	800d32a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d2ba:	68bb      	ldr	r3, [r7, #8]
 800d2bc:	2b80      	cmp	r3, #128	@ 0x80
 800d2be:	d034      	beq.n	800d32a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d2c0:	68bb      	ldr	r3, [r7, #8]
 800d2c2:	2b40      	cmp	r3, #64	@ 0x40
 800d2c4:	d031      	beq.n	800d32a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	69db      	ldr	r3, [r3, #28]
 800d2cc:	f003 0308 	and.w	r3, r3, #8
 800d2d0:	2b08      	cmp	r3, #8
 800d2d2:	d110      	bne.n	800d2f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	2208      	movs	r2, #8
 800d2da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d2dc:	68f8      	ldr	r0, [r7, #12]
 800d2de:	f000 f920 	bl	800d522 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2208      	movs	r2, #8
 800d2e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	e029      	b.n	800d34a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	69db      	ldr	r3, [r3, #28]
 800d2fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d300:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d304:	d111      	bne.n	800d32a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d30e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d310:	68f8      	ldr	r0, [r7, #12]
 800d312:	f000 f906 	bl	800d522 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	2220      	movs	r2, #32
 800d31a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2200      	movs	r2, #0
 800d322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d326:	2303      	movs	r3, #3
 800d328:	e00f      	b.n	800d34a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	69da      	ldr	r2, [r3, #28]
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	4013      	ands	r3, r2
 800d334:	68ba      	ldr	r2, [r7, #8]
 800d336:	429a      	cmp	r2, r3
 800d338:	bf0c      	ite	eq
 800d33a:	2301      	moveq	r3, #1
 800d33c:	2300      	movne	r3, #0
 800d33e:	b2db      	uxtb	r3, r3
 800d340:	461a      	mov	r2, r3
 800d342:	79fb      	ldrb	r3, [r7, #7]
 800d344:	429a      	cmp	r2, r3
 800d346:	d0a0      	beq.n	800d28a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d348:	2300      	movs	r3, #0
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3710      	adds	r7, #16
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
	...

0800d354 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b096      	sub	sp, #88	@ 0x58
 800d358:	af00      	add	r7, sp, #0
 800d35a:	60f8      	str	r0, [r7, #12]
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	4613      	mov	r3, r2
 800d360:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	68ba      	ldr	r2, [r7, #8]
 800d366:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	88fa      	ldrh	r2, [r7, #6]
 800d36c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2200      	movs	r2, #0
 800d374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2222      	movs	r2, #34	@ 0x22
 800d37c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d386:	2b00      	cmp	r3, #0
 800d388:	d02d      	beq.n	800d3e6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d390:	4a40      	ldr	r2, [pc, #256]	@ (800d494 <UART_Start_Receive_DMA+0x140>)
 800d392:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d39a:	4a3f      	ldr	r2, [pc, #252]	@ (800d498 <UART_Start_Receive_DMA+0x144>)
 800d39c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3a4:	4a3d      	ldr	r2, [pc, #244]	@ (800d49c <UART_Start_Receive_DMA+0x148>)
 800d3a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	3324      	adds	r3, #36	@ 0x24
 800d3be:	4619      	mov	r1, r3
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	88fb      	ldrh	r3, [r7, #6]
 800d3c8:	f7fa fec6 	bl	8008158 <HAL_DMA_Start_IT>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d009      	beq.n	800d3e6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2210      	movs	r2, #16
 800d3d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	2220      	movs	r2, #32
 800d3de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e051      	b.n	800d48a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	691b      	ldr	r3, [r3, #16]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d018      	beq.n	800d420 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d3f6:	e853 3f00 	ldrex	r3, [r3]
 800d3fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d3fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d402:	657b      	str	r3, [r7, #84]	@ 0x54
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	461a      	mov	r2, r3
 800d40a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d40c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d40e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d410:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d412:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d414:	e841 2300 	strex	r3, r2, [r1]
 800d418:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d41a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d1e6      	bne.n	800d3ee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	3308      	adds	r3, #8
 800d426:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d42a:	e853 3f00 	ldrex	r3, [r3]
 800d42e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d432:	f043 0301 	orr.w	r3, r3, #1
 800d436:	653b      	str	r3, [r7, #80]	@ 0x50
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	3308      	adds	r3, #8
 800d43e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d440:	637a      	str	r2, [r7, #52]	@ 0x34
 800d442:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d444:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d446:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d448:	e841 2300 	strex	r3, r2, [r1]
 800d44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d44e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d450:	2b00      	cmp	r3, #0
 800d452:	d1e5      	bne.n	800d420 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	3308      	adds	r3, #8
 800d45a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d45c:	697b      	ldr	r3, [r7, #20]
 800d45e:	e853 3f00 	ldrex	r3, [r3]
 800d462:	613b      	str	r3, [r7, #16]
   return(result);
 800d464:	693b      	ldr	r3, [r7, #16]
 800d466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d46a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	3308      	adds	r3, #8
 800d472:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d474:	623a      	str	r2, [r7, #32]
 800d476:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d478:	69f9      	ldr	r1, [r7, #28]
 800d47a:	6a3a      	ldr	r2, [r7, #32]
 800d47c:	e841 2300 	strex	r3, r2, [r1]
 800d480:	61bb      	str	r3, [r7, #24]
   return(result);
 800d482:	69bb      	ldr	r3, [r7, #24]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d1e5      	bne.n	800d454 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d488:	2300      	movs	r3, #0
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3758      	adds	r7, #88	@ 0x58
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop
 800d494:	0800d6ad 	.word	0x0800d6ad
 800d498:	0800d7e1 	.word	0x0800d7e1
 800d49c:	0800d827 	.word	0x0800d827

0800d4a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b08f      	sub	sp, #60	@ 0x3c
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4ae:	6a3b      	ldr	r3, [r7, #32]
 800d4b0:	e853 3f00 	ldrex	r3, [r3]
 800d4b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800d4b6:	69fb      	ldr	r3, [r7, #28]
 800d4b8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d4bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d4c8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d4cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4ce:	e841 2300 	strex	r3, r2, [r1]
 800d4d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d4d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d1e6      	bne.n	800d4a8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	3308      	adds	r3, #8
 800d4e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	e853 3f00 	ldrex	r3, [r3]
 800d4e8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4ea:	68bb      	ldr	r3, [r7, #8]
 800d4ec:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d4f0:	633b      	str	r3, [r7, #48]	@ 0x30
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	3308      	adds	r3, #8
 800d4f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d4fa:	61ba      	str	r2, [r7, #24]
 800d4fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4fe:	6979      	ldr	r1, [r7, #20]
 800d500:	69ba      	ldr	r2, [r7, #24]
 800d502:	e841 2300 	strex	r3, r2, [r1]
 800d506:	613b      	str	r3, [r7, #16]
   return(result);
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d1e5      	bne.n	800d4da <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	2220      	movs	r2, #32
 800d512:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d516:	bf00      	nop
 800d518:	373c      	adds	r7, #60	@ 0x3c
 800d51a:	46bd      	mov	sp, r7
 800d51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d520:	4770      	bx	lr

0800d522 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d522:	b480      	push	{r7}
 800d524:	b095      	sub	sp, #84	@ 0x54
 800d526:	af00      	add	r7, sp, #0
 800d528:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d532:	e853 3f00 	ldrex	r3, [r3]
 800d536:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d53a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d53e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	461a      	mov	r2, r3
 800d546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d548:	643b      	str	r3, [r7, #64]	@ 0x40
 800d54a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d54c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d54e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d550:	e841 2300 	strex	r3, r2, [r1]
 800d554:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d1e6      	bne.n	800d52a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	3308      	adds	r3, #8
 800d562:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d564:	6a3b      	ldr	r3, [r7, #32]
 800d566:	e853 3f00 	ldrex	r3, [r3]
 800d56a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d56c:	69fb      	ldr	r3, [r7, #28]
 800d56e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d572:	f023 0301 	bic.w	r3, r3, #1
 800d576:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	3308      	adds	r3, #8
 800d57e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d580:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d582:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d584:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d588:	e841 2300 	strex	r3, r2, [r1]
 800d58c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d590:	2b00      	cmp	r3, #0
 800d592:	d1e3      	bne.n	800d55c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d598:	2b01      	cmp	r3, #1
 800d59a:	d118      	bne.n	800d5ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	e853 3f00 	ldrex	r3, [r3]
 800d5a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	f023 0310 	bic.w	r3, r3, #16
 800d5b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d5ba:	61bb      	str	r3, [r7, #24]
 800d5bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5be:	6979      	ldr	r1, [r7, #20]
 800d5c0:	69ba      	ldr	r2, [r7, #24]
 800d5c2:	e841 2300 	strex	r3, r2, [r1]
 800d5c6:	613b      	str	r3, [r7, #16]
   return(result);
 800d5c8:	693b      	ldr	r3, [r7, #16]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d1e6      	bne.n	800d59c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	2220      	movs	r2, #32
 800d5d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2200      	movs	r2, #0
 800d5da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2200      	movs	r2, #0
 800d5e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d5e2:	bf00      	nop
 800d5e4:	3754      	adds	r7, #84	@ 0x54
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ec:	4770      	bx	lr

0800d5ee <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d5ee:	b580      	push	{r7, lr}
 800d5f0:	b090      	sub	sp, #64	@ 0x40
 800d5f2:	af00      	add	r7, sp, #0
 800d5f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	f003 0320 	and.w	r3, r3, #32
 800d606:	2b00      	cmp	r3, #0
 800d608:	d137      	bne.n	800d67a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d60a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d60c:	2200      	movs	r2, #0
 800d60e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	3308      	adds	r3, #8
 800d618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d61c:	e853 3f00 	ldrex	r3, [r3]
 800d620:	623b      	str	r3, [r7, #32]
   return(result);
 800d622:	6a3b      	ldr	r3, [r7, #32]
 800d624:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d628:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d62a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	3308      	adds	r3, #8
 800d630:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d632:	633a      	str	r2, [r7, #48]	@ 0x30
 800d634:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d636:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d638:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d63a:	e841 2300 	strex	r3, r2, [r1]
 800d63e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d642:	2b00      	cmp	r3, #0
 800d644:	d1e5      	bne.n	800d612 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	e853 3f00 	ldrex	r3, [r3]
 800d652:	60fb      	str	r3, [r7, #12]
   return(result);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d65a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d65c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	461a      	mov	r2, r3
 800d662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d664:	61fb      	str	r3, [r7, #28]
 800d666:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d668:	69b9      	ldr	r1, [r7, #24]
 800d66a:	69fa      	ldr	r2, [r7, #28]
 800d66c:	e841 2300 	strex	r3, r2, [r1]
 800d670:	617b      	str	r3, [r7, #20]
   return(result);
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d1e6      	bne.n	800d646 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d678:	e004      	b.n	800d684 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800d67a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d67c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d680:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d682:	4798      	blx	r3
}
 800d684:	bf00      	nop
 800d686:	3740      	adds	r7, #64	@ 0x40
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}

0800d68c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b084      	sub	sp, #16
 800d690:	af00      	add	r7, sp, #0
 800d692:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d698:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d6a0:	68f8      	ldr	r0, [r7, #12]
 800d6a2:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6a4:	bf00      	nop
 800d6a6:	3710      	adds	r7, #16
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b09c      	sub	sp, #112	@ 0x70
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6b8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	f003 0320 	and.w	r3, r3, #32
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d171      	bne.n	800d7ac <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d6c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d6d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d6d8:	e853 3f00 	ldrex	r3, [r3]
 800d6dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d6de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d6e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d6e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d6e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	461a      	mov	r2, r3
 800d6ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d6ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d6f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d6f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d6f6:	e841 2300 	strex	r3, r2, [r1]
 800d6fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d6fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d1e6      	bne.n	800d6d0 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	3308      	adds	r3, #8
 800d708:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70c:	e853 3f00 	ldrex	r3, [r3]
 800d710:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d714:	f023 0301 	bic.w	r3, r3, #1
 800d718:	667b      	str	r3, [r7, #100]	@ 0x64
 800d71a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	3308      	adds	r3, #8
 800d720:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d722:	647a      	str	r2, [r7, #68]	@ 0x44
 800d724:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d726:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d728:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d72a:	e841 2300 	strex	r3, r2, [r1]
 800d72e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d732:	2b00      	cmp	r3, #0
 800d734:	d1e5      	bne.n	800d702 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d736:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	3308      	adds	r3, #8
 800d73c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d740:	e853 3f00 	ldrex	r3, [r3]
 800d744:	623b      	str	r3, [r7, #32]
   return(result);
 800d746:	6a3b      	ldr	r3, [r7, #32]
 800d748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d74c:	663b      	str	r3, [r7, #96]	@ 0x60
 800d74e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	3308      	adds	r3, #8
 800d754:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d756:	633a      	str	r2, [r7, #48]	@ 0x30
 800d758:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d75a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d75c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d75e:	e841 2300 	strex	r3, r2, [r1]
 800d762:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d766:	2b00      	cmp	r3, #0
 800d768:	d1e5      	bne.n	800d736 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d76a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d76c:	2220      	movs	r2, #32
 800d76e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d776:	2b01      	cmp	r3, #1
 800d778:	d118      	bne.n	800d7ac <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d77a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	e853 3f00 	ldrex	r3, [r3]
 800d786:	60fb      	str	r3, [r7, #12]
   return(result);
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f023 0310 	bic.w	r3, r3, #16
 800d78e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d790:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	461a      	mov	r2, r3
 800d796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d798:	61fb      	str	r3, [r7, #28]
 800d79a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d79c:	69b9      	ldr	r1, [r7, #24]
 800d79e:	69fa      	ldr	r2, [r7, #28]
 800d7a0:	e841 2300 	strex	r3, r2, [r1]
 800d7a4:	617b      	str	r3, [r7, #20]
   return(result);
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d1e6      	bne.n	800d77a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d7ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d109      	bne.n	800d7ce <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800d7ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d7c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d7c2:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800d7c6:	4611      	mov	r1, r2
 800d7c8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d7ca:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d7cc:	e004      	b.n	800d7d8 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800d7ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d7d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d7d4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d7d6:	4798      	blx	r3
}
 800d7d8:	bf00      	nop
 800d7da:	3770      	adds	r7, #112	@ 0x70
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	bd80      	pop	{r7, pc}

0800d7e0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b084      	sub	sp, #16
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7ec:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	2201      	movs	r2, #1
 800d7f2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	d10b      	bne.n	800d814 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800d802:	68fa      	ldr	r2, [r7, #12]
 800d804:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800d808:	0852      	lsrs	r2, r2, #1
 800d80a:	b292      	uxth	r2, r2
 800d80c:	4611      	mov	r1, r2
 800d80e:	68f8      	ldr	r0, [r7, #12]
 800d810:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d812:	e004      	b.n	800d81e <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d81a:	68f8      	ldr	r0, [r7, #12]
 800d81c:	4798      	blx	r3
}
 800d81e:	bf00      	nop
 800d820:	3710      	adds	r7, #16
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}

0800d826 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d826:	b580      	push	{r7, lr}
 800d828:	b086      	sub	sp, #24
 800d82a:	af00      	add	r7, sp, #0
 800d82c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d832:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d83a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d83c:	697b      	ldr	r3, [r7, #20]
 800d83e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d842:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	689b      	ldr	r3, [r3, #8]
 800d84a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d84e:	2b80      	cmp	r3, #128	@ 0x80
 800d850:	d109      	bne.n	800d866 <UART_DMAError+0x40>
 800d852:	693b      	ldr	r3, [r7, #16]
 800d854:	2b21      	cmp	r3, #33	@ 0x21
 800d856:	d106      	bne.n	800d866 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d858:	697b      	ldr	r3, [r7, #20]
 800d85a:	2200      	movs	r2, #0
 800d85c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800d860:	6978      	ldr	r0, [r7, #20]
 800d862:	f7ff fe1d 	bl	800d4a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	689b      	ldr	r3, [r3, #8]
 800d86c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d870:	2b40      	cmp	r3, #64	@ 0x40
 800d872:	d109      	bne.n	800d888 <UART_DMAError+0x62>
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	2b22      	cmp	r3, #34	@ 0x22
 800d878:	d106      	bne.n	800d888 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d87a:	697b      	ldr	r3, [r7, #20]
 800d87c:	2200      	movs	r2, #0
 800d87e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800d882:	6978      	ldr	r0, [r7, #20]
 800d884:	f7ff fe4d 	bl	800d522 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d88e:	f043 0210 	orr.w	r2, r3, #16
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d898:	697b      	ldr	r3, [r7, #20]
 800d89a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d89e:	6978      	ldr	r0, [r7, #20]
 800d8a0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8a2:	bf00      	nop
 800d8a4:	3718      	adds	r7, #24
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	bd80      	pop	{r7, pc}

0800d8aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d8aa:	b580      	push	{r7, lr}
 800d8ac:	b084      	sub	sp, #16
 800d8ae:	af00      	add	r7, sp, #0
 800d8b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d8ce:	68f8      	ldr	r0, [r7, #12]
 800d8d0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d8d2:	bf00      	nop
 800d8d4:	3710      	adds	r7, #16
 800d8d6:	46bd      	mov	sp, r7
 800d8d8:	bd80      	pop	{r7, pc}

0800d8da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d8da:	b580      	push	{r7, lr}
 800d8dc:	b088      	sub	sp, #32
 800d8de:	af00      	add	r7, sp, #0
 800d8e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	e853 3f00 	ldrex	r3, [r3]
 800d8ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8f6:	61fb      	str	r3, [r7, #28]
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	69fb      	ldr	r3, [r7, #28]
 800d900:	61bb      	str	r3, [r7, #24]
 800d902:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d904:	6979      	ldr	r1, [r7, #20]
 800d906:	69ba      	ldr	r2, [r7, #24]
 800d908:	e841 2300 	strex	r3, r2, [r1]
 800d90c:	613b      	str	r3, [r7, #16]
   return(result);
 800d90e:	693b      	ldr	r3, [r7, #16]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d1e6      	bne.n	800d8e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2220      	movs	r2, #32
 800d918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2200      	movs	r2, #0
 800d920:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d92c:	bf00      	nop
 800d92e:	3720      	adds	r7, #32
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d934:	b480      	push	{r7}
 800d936:	b083      	sub	sp, #12
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d93c:	bf00      	nop
 800d93e:	370c      	adds	r7, #12
 800d940:	46bd      	mov	sp, r7
 800d942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d946:	4770      	bx	lr

0800d948 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d948:	b480      	push	{r7}
 800d94a:	b083      	sub	sp, #12
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d950:	bf00      	nop
 800d952:	370c      	adds	r7, #12
 800d954:	46bd      	mov	sp, r7
 800d956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95a:	4770      	bx	lr

0800d95c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d95c:	b480      	push	{r7}
 800d95e:	b083      	sub	sp, #12
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d964:	bf00      	nop
 800d966:	370c      	adds	r7, #12
 800d968:	46bd      	mov	sp, r7
 800d96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96e:	4770      	bx	lr

0800d970 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d970:	b480      	push	{r7}
 800d972:	b085      	sub	sp, #20
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d97e:	2b01      	cmp	r3, #1
 800d980:	d101      	bne.n	800d986 <HAL_UARTEx_DisableFifoMode+0x16>
 800d982:	2302      	movs	r3, #2
 800d984:	e027      	b.n	800d9d6 <HAL_UARTEx_DisableFifoMode+0x66>
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2201      	movs	r2, #1
 800d98a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	2224      	movs	r2, #36	@ 0x24
 800d992:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	681a      	ldr	r2, [r3, #0]
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	f022 0201 	bic.w	r2, r2, #1
 800d9ac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d9b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	68fa      	ldr	r2, [r7, #12]
 800d9c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2220      	movs	r2, #32
 800d9c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d9d4:	2300      	movs	r3, #0
}
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	3714      	adds	r7, #20
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e0:	4770      	bx	lr

0800d9e2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d9e2:	b580      	push	{r7, lr}
 800d9e4:	b084      	sub	sp, #16
 800d9e6:	af00      	add	r7, sp, #0
 800d9e8:	6078      	str	r0, [r7, #4]
 800d9ea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	d101      	bne.n	800d9fa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d9f6:	2302      	movs	r3, #2
 800d9f8:	e02d      	b.n	800da56 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2224      	movs	r2, #36	@ 0x24
 800da06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	681a      	ldr	r2, [r3, #0]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f022 0201 	bic.w	r2, r2, #1
 800da20:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	689b      	ldr	r3, [r3, #8]
 800da28:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	683a      	ldr	r2, [r7, #0]
 800da32:	430a      	orrs	r2, r1
 800da34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f000 f850 	bl	800dadc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	68fa      	ldr	r2, [r7, #12]
 800da42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2220      	movs	r2, #32
 800da48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2200      	movs	r2, #0
 800da50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da54:	2300      	movs	r3, #0
}
 800da56:	4618      	mov	r0, r3
 800da58:	3710      	adds	r7, #16
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd80      	pop	{r7, pc}

0800da5e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800da5e:	b580      	push	{r7, lr}
 800da60:	b084      	sub	sp, #16
 800da62:	af00      	add	r7, sp, #0
 800da64:	6078      	str	r0, [r7, #4]
 800da66:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800da6e:	2b01      	cmp	r3, #1
 800da70:	d101      	bne.n	800da76 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800da72:	2302      	movs	r3, #2
 800da74:	e02d      	b.n	800dad2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2201      	movs	r2, #1
 800da7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2224      	movs	r2, #36	@ 0x24
 800da82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	681a      	ldr	r2, [r3, #0]
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	f022 0201 	bic.w	r2, r2, #1
 800da9c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	689b      	ldr	r3, [r3, #8]
 800daa4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	683a      	ldr	r2, [r7, #0]
 800daae:	430a      	orrs	r2, r1
 800dab0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f000 f812 	bl	800dadc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	68fa      	ldr	r2, [r7, #12]
 800dabe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	2220      	movs	r2, #32
 800dac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2200      	movs	r2, #0
 800dacc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dad0:	2300      	movs	r3, #0
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3710      	adds	r7, #16
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
	...

0800dadc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dadc:	b480      	push	{r7}
 800dade:	b085      	sub	sp, #20
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d108      	bne.n	800dafe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2201      	movs	r2, #1
 800daf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	2201      	movs	r2, #1
 800daf8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dafc:	e031      	b.n	800db62 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dafe:	2308      	movs	r3, #8
 800db00:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800db02:	2308      	movs	r3, #8
 800db04:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	689b      	ldr	r3, [r3, #8]
 800db0c:	0e5b      	lsrs	r3, r3, #25
 800db0e:	b2db      	uxtb	r3, r3
 800db10:	f003 0307 	and.w	r3, r3, #7
 800db14:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	689b      	ldr	r3, [r3, #8]
 800db1c:	0f5b      	lsrs	r3, r3, #29
 800db1e:	b2db      	uxtb	r3, r3
 800db20:	f003 0307 	and.w	r3, r3, #7
 800db24:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800db26:	7bbb      	ldrb	r3, [r7, #14]
 800db28:	7b3a      	ldrb	r2, [r7, #12]
 800db2a:	4911      	ldr	r1, [pc, #68]	@ (800db70 <UARTEx_SetNbDataToProcess+0x94>)
 800db2c:	5c8a      	ldrb	r2, [r1, r2]
 800db2e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800db32:	7b3a      	ldrb	r2, [r7, #12]
 800db34:	490f      	ldr	r1, [pc, #60]	@ (800db74 <UARTEx_SetNbDataToProcess+0x98>)
 800db36:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800db38:	fb93 f3f2 	sdiv	r3, r3, r2
 800db3c:	b29a      	uxth	r2, r3
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800db44:	7bfb      	ldrb	r3, [r7, #15]
 800db46:	7b7a      	ldrb	r2, [r7, #13]
 800db48:	4909      	ldr	r1, [pc, #36]	@ (800db70 <UARTEx_SetNbDataToProcess+0x94>)
 800db4a:	5c8a      	ldrb	r2, [r1, r2]
 800db4c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800db50:	7b7a      	ldrb	r2, [r7, #13]
 800db52:	4908      	ldr	r1, [pc, #32]	@ (800db74 <UARTEx_SetNbDataToProcess+0x98>)
 800db54:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800db56:	fb93 f3f2 	sdiv	r3, r3, r2
 800db5a:	b29a      	uxth	r2, r3
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800db62:	bf00      	nop
 800db64:	3714      	adds	r7, #20
 800db66:	46bd      	mov	sp, r7
 800db68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6c:	4770      	bx	lr
 800db6e:	bf00      	nop
 800db70:	0800e198 	.word	0x0800e198
 800db74:	0800e1a0 	.word	0x0800e1a0

0800db78 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800db78:	b480      	push	{r7}
 800db7a:	b085      	sub	sp, #20
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	60f8      	str	r0, [r7, #12]
 800db80:	607b      	str	r3, [r7, #4]
 800db82:	460b      	mov	r3, r1
 800db84:	817b      	strh	r3, [r7, #10]
 800db86:	4613      	mov	r3, r2
 800db88:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	897a      	ldrh	r2, [r7, #10]
 800db8e:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	893a      	ldrh	r2, [r7, #8]
 800db94:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	687a      	ldr	r2, [r7, #4]
 800db9a:	605a      	str	r2, [r3, #4]
}
 800db9c:	bf00      	nop
 800db9e:	3714      	adds	r7, #20
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr

0800dba8 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800dba8:	b480      	push	{r7}
 800dbaa:	b08b      	sub	sp, #44	@ 0x2c
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
 800dbb0:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	685b      	ldr	r3, [r3, #4]
 800dbb6:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	685b      	ldr	r3, [r3, #4]
 800dbbc:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	881b      	ldrh	r3, [r3, #0]
 800dbc2:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	885b      	ldrh	r3, [r3, #2]
 800dbc8:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800dbca:	89fb      	ldrh	r3, [r7, #14]
 800dbcc:	61bb      	str	r3, [r7, #24]
 800dbce:	2300      	movs	r3, #0
 800dbd0:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	009b      	lsls	r3, r3, #2
 800dbd6:	693a      	ldr	r2, [r7, #16]
 800dbd8:	4413      	add	r3, r2
 800dbda:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800dbdc:	89bb      	ldrh	r3, [r7, #12]
 800dbde:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800dbe0:	e00d      	b.n	800dbfe <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800dbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe4:	1d1a      	adds	r2, r3, #4
 800dbe6:	627a      	str	r2, [r7, #36]	@ 0x24
 800dbe8:	681a      	ldr	r2, [r3, #0]
 800dbea:	6a3b      	ldr	r3, [r7, #32]
 800dbec:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800dbee:	89fb      	ldrh	r3, [r7, #14]
 800dbf0:	009b      	lsls	r3, r3, #2
 800dbf2:	6a3a      	ldr	r2, [r7, #32]
 800dbf4:	4413      	add	r3, r2
 800dbf6:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800dbf8:	69fb      	ldr	r3, [r7, #28]
 800dbfa:	3b01      	subs	r3, #1
 800dbfc:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800dbfe:	69fb      	ldr	r3, [r7, #28]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d1ee      	bne.n	800dbe2 <arm_mat_trans_f32+0x3a>
      }

      i++;
 800dc04:	697b      	ldr	r3, [r7, #20]
 800dc06:	3301      	adds	r3, #1
 800dc08:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	3b01      	subs	r3, #1
 800dc0e:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800dc10:	69bb      	ldr	r3, [r7, #24]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d1dd      	bne.n	800dbd2 <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800dc16:	2300      	movs	r3, #0
 800dc18:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800dc1a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	372c      	adds	r7, #44	@ 0x2c
 800dc22:	46bd      	mov	sp, r7
 800dc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc28:	4770      	bx	lr

0800dc2a <memset>:
 800dc2a:	4402      	add	r2, r0
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	4293      	cmp	r3, r2
 800dc30:	d100      	bne.n	800dc34 <memset+0xa>
 800dc32:	4770      	bx	lr
 800dc34:	f803 1b01 	strb.w	r1, [r3], #1
 800dc38:	e7f9      	b.n	800dc2e <memset+0x4>
	...

0800dc3c <__errno>:
 800dc3c:	4b01      	ldr	r3, [pc, #4]	@ (800dc44 <__errno+0x8>)
 800dc3e:	6818      	ldr	r0, [r3, #0]
 800dc40:	4770      	bx	lr
 800dc42:	bf00      	nop
 800dc44:	200002c4 	.word	0x200002c4

0800dc48 <__libc_init_array>:
 800dc48:	b570      	push	{r4, r5, r6, lr}
 800dc4a:	4d0d      	ldr	r5, [pc, #52]	@ (800dc80 <__libc_init_array+0x38>)
 800dc4c:	4c0d      	ldr	r4, [pc, #52]	@ (800dc84 <__libc_init_array+0x3c>)
 800dc4e:	1b64      	subs	r4, r4, r5
 800dc50:	10a4      	asrs	r4, r4, #2
 800dc52:	2600      	movs	r6, #0
 800dc54:	42a6      	cmp	r6, r4
 800dc56:	d109      	bne.n	800dc6c <__libc_init_array+0x24>
 800dc58:	4d0b      	ldr	r5, [pc, #44]	@ (800dc88 <__libc_init_array+0x40>)
 800dc5a:	4c0c      	ldr	r4, [pc, #48]	@ (800dc8c <__libc_init_array+0x44>)
 800dc5c:	f000 fa24 	bl	800e0a8 <_init>
 800dc60:	1b64      	subs	r4, r4, r5
 800dc62:	10a4      	asrs	r4, r4, #2
 800dc64:	2600      	movs	r6, #0
 800dc66:	42a6      	cmp	r6, r4
 800dc68:	d105      	bne.n	800dc76 <__libc_init_array+0x2e>
 800dc6a:	bd70      	pop	{r4, r5, r6, pc}
 800dc6c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc70:	4798      	blx	r3
 800dc72:	3601      	adds	r6, #1
 800dc74:	e7ee      	b.n	800dc54 <__libc_init_array+0xc>
 800dc76:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc7a:	4798      	blx	r3
 800dc7c:	3601      	adds	r6, #1
 800dc7e:	e7f2      	b.n	800dc66 <__libc_init_array+0x1e>
 800dc80:	0800e1b0 	.word	0x0800e1b0
 800dc84:	0800e1b0 	.word	0x0800e1b0
 800dc88:	0800e1b0 	.word	0x0800e1b0
 800dc8c:	0800e1b4 	.word	0x0800e1b4

0800dc90 <memcpy>:
 800dc90:	440a      	add	r2, r1
 800dc92:	4291      	cmp	r1, r2
 800dc94:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc98:	d100      	bne.n	800dc9c <memcpy+0xc>
 800dc9a:	4770      	bx	lr
 800dc9c:	b510      	push	{r4, lr}
 800dc9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dca6:	4291      	cmp	r1, r2
 800dca8:	d1f9      	bne.n	800dc9e <memcpy+0xe>
 800dcaa:	bd10      	pop	{r4, pc}

0800dcac <sqrt>:
 800dcac:	b538      	push	{r3, r4, r5, lr}
 800dcae:	ed2d 8b02 	vpush	{d8}
 800dcb2:	ec55 4b10 	vmov	r4, r5, d0
 800dcb6:	f000 f825 	bl	800dd04 <__ieee754_sqrt>
 800dcba:	4622      	mov	r2, r4
 800dcbc:	462b      	mov	r3, r5
 800dcbe:	4620      	mov	r0, r4
 800dcc0:	4629      	mov	r1, r5
 800dcc2:	eeb0 8a40 	vmov.f32	s16, s0
 800dcc6:	eef0 8a60 	vmov.f32	s17, s1
 800dcca:	f7f2 fefb 	bl	8000ac4 <__aeabi_dcmpun>
 800dcce:	b990      	cbnz	r0, 800dcf6 <sqrt+0x4a>
 800dcd0:	2200      	movs	r2, #0
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	4620      	mov	r0, r4
 800dcd6:	4629      	mov	r1, r5
 800dcd8:	f7f2 fecc 	bl	8000a74 <__aeabi_dcmplt>
 800dcdc:	b158      	cbz	r0, 800dcf6 <sqrt+0x4a>
 800dcde:	f7ff ffad 	bl	800dc3c <__errno>
 800dce2:	2321      	movs	r3, #33	@ 0x21
 800dce4:	6003      	str	r3, [r0, #0]
 800dce6:	2200      	movs	r2, #0
 800dce8:	2300      	movs	r3, #0
 800dcea:	4610      	mov	r0, r2
 800dcec:	4619      	mov	r1, r3
 800dcee:	f7f2 fd79 	bl	80007e4 <__aeabi_ddiv>
 800dcf2:	ec41 0b18 	vmov	d8, r0, r1
 800dcf6:	eeb0 0a48 	vmov.f32	s0, s16
 800dcfa:	eef0 0a68 	vmov.f32	s1, s17
 800dcfe:	ecbd 8b02 	vpop	{d8}
 800dd02:	bd38      	pop	{r3, r4, r5, pc}

0800dd04 <__ieee754_sqrt>:
 800dd04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd08:	4a68      	ldr	r2, [pc, #416]	@ (800deac <__ieee754_sqrt+0x1a8>)
 800dd0a:	ec55 4b10 	vmov	r4, r5, d0
 800dd0e:	43aa      	bics	r2, r5
 800dd10:	462b      	mov	r3, r5
 800dd12:	4621      	mov	r1, r4
 800dd14:	d110      	bne.n	800dd38 <__ieee754_sqrt+0x34>
 800dd16:	4622      	mov	r2, r4
 800dd18:	4620      	mov	r0, r4
 800dd1a:	4629      	mov	r1, r5
 800dd1c:	f7f2 fc38 	bl	8000590 <__aeabi_dmul>
 800dd20:	4602      	mov	r2, r0
 800dd22:	460b      	mov	r3, r1
 800dd24:	4620      	mov	r0, r4
 800dd26:	4629      	mov	r1, r5
 800dd28:	f7f2 fa7c 	bl	8000224 <__adddf3>
 800dd2c:	4604      	mov	r4, r0
 800dd2e:	460d      	mov	r5, r1
 800dd30:	ec45 4b10 	vmov	d0, r4, r5
 800dd34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd38:	2d00      	cmp	r5, #0
 800dd3a:	dc0e      	bgt.n	800dd5a <__ieee754_sqrt+0x56>
 800dd3c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800dd40:	4322      	orrs	r2, r4
 800dd42:	d0f5      	beq.n	800dd30 <__ieee754_sqrt+0x2c>
 800dd44:	b19d      	cbz	r5, 800dd6e <__ieee754_sqrt+0x6a>
 800dd46:	4622      	mov	r2, r4
 800dd48:	4620      	mov	r0, r4
 800dd4a:	4629      	mov	r1, r5
 800dd4c:	f7f2 fa68 	bl	8000220 <__aeabi_dsub>
 800dd50:	4602      	mov	r2, r0
 800dd52:	460b      	mov	r3, r1
 800dd54:	f7f2 fd46 	bl	80007e4 <__aeabi_ddiv>
 800dd58:	e7e8      	b.n	800dd2c <__ieee754_sqrt+0x28>
 800dd5a:	152a      	asrs	r2, r5, #20
 800dd5c:	d115      	bne.n	800dd8a <__ieee754_sqrt+0x86>
 800dd5e:	2000      	movs	r0, #0
 800dd60:	e009      	b.n	800dd76 <__ieee754_sqrt+0x72>
 800dd62:	0acb      	lsrs	r3, r1, #11
 800dd64:	3a15      	subs	r2, #21
 800dd66:	0549      	lsls	r1, r1, #21
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d0fa      	beq.n	800dd62 <__ieee754_sqrt+0x5e>
 800dd6c:	e7f7      	b.n	800dd5e <__ieee754_sqrt+0x5a>
 800dd6e:	462a      	mov	r2, r5
 800dd70:	e7fa      	b.n	800dd68 <__ieee754_sqrt+0x64>
 800dd72:	005b      	lsls	r3, r3, #1
 800dd74:	3001      	adds	r0, #1
 800dd76:	02dc      	lsls	r4, r3, #11
 800dd78:	d5fb      	bpl.n	800dd72 <__ieee754_sqrt+0x6e>
 800dd7a:	1e44      	subs	r4, r0, #1
 800dd7c:	1b12      	subs	r2, r2, r4
 800dd7e:	f1c0 0420 	rsb	r4, r0, #32
 800dd82:	fa21 f404 	lsr.w	r4, r1, r4
 800dd86:	4323      	orrs	r3, r4
 800dd88:	4081      	lsls	r1, r0
 800dd8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd8e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800dd92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd96:	07d2      	lsls	r2, r2, #31
 800dd98:	bf5c      	itt	pl
 800dd9a:	005b      	lslpl	r3, r3, #1
 800dd9c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800dda0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dda4:	bf58      	it	pl
 800dda6:	0049      	lslpl	r1, r1, #1
 800dda8:	2600      	movs	r6, #0
 800ddaa:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800ddae:	106d      	asrs	r5, r5, #1
 800ddb0:	0049      	lsls	r1, r1, #1
 800ddb2:	2016      	movs	r0, #22
 800ddb4:	4632      	mov	r2, r6
 800ddb6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800ddba:	1917      	adds	r7, r2, r4
 800ddbc:	429f      	cmp	r7, r3
 800ddbe:	bfde      	ittt	le
 800ddc0:	193a      	addle	r2, r7, r4
 800ddc2:	1bdb      	suble	r3, r3, r7
 800ddc4:	1936      	addle	r6, r6, r4
 800ddc6:	0fcf      	lsrs	r7, r1, #31
 800ddc8:	3801      	subs	r0, #1
 800ddca:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800ddce:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ddd2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ddd6:	d1f0      	bne.n	800ddba <__ieee754_sqrt+0xb6>
 800ddd8:	4604      	mov	r4, r0
 800ddda:	2720      	movs	r7, #32
 800dddc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800dde0:	429a      	cmp	r2, r3
 800dde2:	eb00 0e0c 	add.w	lr, r0, ip
 800dde6:	db02      	blt.n	800ddee <__ieee754_sqrt+0xea>
 800dde8:	d113      	bne.n	800de12 <__ieee754_sqrt+0x10e>
 800ddea:	458e      	cmp	lr, r1
 800ddec:	d811      	bhi.n	800de12 <__ieee754_sqrt+0x10e>
 800ddee:	f1be 0f00 	cmp.w	lr, #0
 800ddf2:	eb0e 000c 	add.w	r0, lr, ip
 800ddf6:	da42      	bge.n	800de7e <__ieee754_sqrt+0x17a>
 800ddf8:	2800      	cmp	r0, #0
 800ddfa:	db40      	blt.n	800de7e <__ieee754_sqrt+0x17a>
 800ddfc:	f102 0801 	add.w	r8, r2, #1
 800de00:	1a9b      	subs	r3, r3, r2
 800de02:	458e      	cmp	lr, r1
 800de04:	bf88      	it	hi
 800de06:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800de0a:	eba1 010e 	sub.w	r1, r1, lr
 800de0e:	4464      	add	r4, ip
 800de10:	4642      	mov	r2, r8
 800de12:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800de16:	3f01      	subs	r7, #1
 800de18:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800de1c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800de20:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800de24:	d1dc      	bne.n	800dde0 <__ieee754_sqrt+0xdc>
 800de26:	4319      	orrs	r1, r3
 800de28:	d01b      	beq.n	800de62 <__ieee754_sqrt+0x15e>
 800de2a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800deb0 <__ieee754_sqrt+0x1ac>
 800de2e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800deb4 <__ieee754_sqrt+0x1b0>
 800de32:	e9da 0100 	ldrd	r0, r1, [sl]
 800de36:	e9db 2300 	ldrd	r2, r3, [fp]
 800de3a:	f7f2 f9f1 	bl	8000220 <__aeabi_dsub>
 800de3e:	e9da 8900 	ldrd	r8, r9, [sl]
 800de42:	4602      	mov	r2, r0
 800de44:	460b      	mov	r3, r1
 800de46:	4640      	mov	r0, r8
 800de48:	4649      	mov	r1, r9
 800de4a:	f7f2 fe1d 	bl	8000a88 <__aeabi_dcmple>
 800de4e:	b140      	cbz	r0, 800de62 <__ieee754_sqrt+0x15e>
 800de50:	f1b4 3fff 	cmp.w	r4, #4294967295
 800de54:	e9da 0100 	ldrd	r0, r1, [sl]
 800de58:	e9db 2300 	ldrd	r2, r3, [fp]
 800de5c:	d111      	bne.n	800de82 <__ieee754_sqrt+0x17e>
 800de5e:	3601      	adds	r6, #1
 800de60:	463c      	mov	r4, r7
 800de62:	1072      	asrs	r2, r6, #1
 800de64:	0863      	lsrs	r3, r4, #1
 800de66:	07f1      	lsls	r1, r6, #31
 800de68:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800de6c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800de70:	bf48      	it	mi
 800de72:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800de76:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800de7a:	4618      	mov	r0, r3
 800de7c:	e756      	b.n	800dd2c <__ieee754_sqrt+0x28>
 800de7e:	4690      	mov	r8, r2
 800de80:	e7be      	b.n	800de00 <__ieee754_sqrt+0xfc>
 800de82:	f7f2 f9cf 	bl	8000224 <__adddf3>
 800de86:	e9da 8900 	ldrd	r8, r9, [sl]
 800de8a:	4602      	mov	r2, r0
 800de8c:	460b      	mov	r3, r1
 800de8e:	4640      	mov	r0, r8
 800de90:	4649      	mov	r1, r9
 800de92:	f7f2 fdef 	bl	8000a74 <__aeabi_dcmplt>
 800de96:	b120      	cbz	r0, 800dea2 <__ieee754_sqrt+0x19e>
 800de98:	1ca0      	adds	r0, r4, #2
 800de9a:	bf08      	it	eq
 800de9c:	3601      	addeq	r6, #1
 800de9e:	3402      	adds	r4, #2
 800dea0:	e7df      	b.n	800de62 <__ieee754_sqrt+0x15e>
 800dea2:	1c63      	adds	r3, r4, #1
 800dea4:	f023 0401 	bic.w	r4, r3, #1
 800dea8:	e7db      	b.n	800de62 <__ieee754_sqrt+0x15e>
 800deaa:	bf00      	nop
 800deac:	7ff00000 	.word	0x7ff00000
 800deb0:	20000320 	.word	0x20000320
 800deb4:	20000318 	.word	0x20000318

0800deb8 <ceil>:
 800deb8:	ec51 0b10 	vmov	r0, r1, d0
 800debc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dec4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800dec8:	2e13      	cmp	r6, #19
 800deca:	460c      	mov	r4, r1
 800decc:	4605      	mov	r5, r0
 800dece:	4680      	mov	r8, r0
 800ded0:	dc2e      	bgt.n	800df30 <ceil+0x78>
 800ded2:	2e00      	cmp	r6, #0
 800ded4:	da11      	bge.n	800defa <ceil+0x42>
 800ded6:	a332      	add	r3, pc, #200	@ (adr r3, 800dfa0 <ceil+0xe8>)
 800ded8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dedc:	f7f2 f9a2 	bl	8000224 <__adddf3>
 800dee0:	2200      	movs	r2, #0
 800dee2:	2300      	movs	r3, #0
 800dee4:	f7f2 fde4 	bl	8000ab0 <__aeabi_dcmpgt>
 800dee8:	b120      	cbz	r0, 800def4 <ceil+0x3c>
 800deea:	2c00      	cmp	r4, #0
 800deec:	db4f      	blt.n	800df8e <ceil+0xd6>
 800deee:	4325      	orrs	r5, r4
 800def0:	d151      	bne.n	800df96 <ceil+0xde>
 800def2:	462c      	mov	r4, r5
 800def4:	4621      	mov	r1, r4
 800def6:	4628      	mov	r0, r5
 800def8:	e023      	b.n	800df42 <ceil+0x8a>
 800defa:	4f2b      	ldr	r7, [pc, #172]	@ (800dfa8 <ceil+0xf0>)
 800defc:	4137      	asrs	r7, r6
 800defe:	ea01 0307 	and.w	r3, r1, r7
 800df02:	4303      	orrs	r3, r0
 800df04:	d01d      	beq.n	800df42 <ceil+0x8a>
 800df06:	a326      	add	r3, pc, #152	@ (adr r3, 800dfa0 <ceil+0xe8>)
 800df08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df0c:	f7f2 f98a 	bl	8000224 <__adddf3>
 800df10:	2200      	movs	r2, #0
 800df12:	2300      	movs	r3, #0
 800df14:	f7f2 fdcc 	bl	8000ab0 <__aeabi_dcmpgt>
 800df18:	2800      	cmp	r0, #0
 800df1a:	d0eb      	beq.n	800def4 <ceil+0x3c>
 800df1c:	2c00      	cmp	r4, #0
 800df1e:	bfc2      	ittt	gt
 800df20:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 800df24:	4133      	asrgt	r3, r6
 800df26:	18e4      	addgt	r4, r4, r3
 800df28:	ea24 0407 	bic.w	r4, r4, r7
 800df2c:	2500      	movs	r5, #0
 800df2e:	e7e1      	b.n	800def4 <ceil+0x3c>
 800df30:	2e33      	cmp	r6, #51	@ 0x33
 800df32:	dd0a      	ble.n	800df4a <ceil+0x92>
 800df34:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800df38:	d103      	bne.n	800df42 <ceil+0x8a>
 800df3a:	4602      	mov	r2, r0
 800df3c:	460b      	mov	r3, r1
 800df3e:	f7f2 f971 	bl	8000224 <__adddf3>
 800df42:	ec41 0b10 	vmov	d0, r0, r1
 800df46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df4a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800df4e:	f04f 37ff 	mov.w	r7, #4294967295
 800df52:	40df      	lsrs	r7, r3
 800df54:	4238      	tst	r0, r7
 800df56:	d0f4      	beq.n	800df42 <ceil+0x8a>
 800df58:	a311      	add	r3, pc, #68	@ (adr r3, 800dfa0 <ceil+0xe8>)
 800df5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5e:	f7f2 f961 	bl	8000224 <__adddf3>
 800df62:	2200      	movs	r2, #0
 800df64:	2300      	movs	r3, #0
 800df66:	f7f2 fda3 	bl	8000ab0 <__aeabi_dcmpgt>
 800df6a:	2800      	cmp	r0, #0
 800df6c:	d0c2      	beq.n	800def4 <ceil+0x3c>
 800df6e:	2c00      	cmp	r4, #0
 800df70:	dd0a      	ble.n	800df88 <ceil+0xd0>
 800df72:	2e14      	cmp	r6, #20
 800df74:	d101      	bne.n	800df7a <ceil+0xc2>
 800df76:	3401      	adds	r4, #1
 800df78:	e006      	b.n	800df88 <ceil+0xd0>
 800df7a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800df7e:	2301      	movs	r3, #1
 800df80:	40b3      	lsls	r3, r6
 800df82:	441d      	add	r5, r3
 800df84:	45a8      	cmp	r8, r5
 800df86:	d8f6      	bhi.n	800df76 <ceil+0xbe>
 800df88:	ea25 0507 	bic.w	r5, r5, r7
 800df8c:	e7b2      	b.n	800def4 <ceil+0x3c>
 800df8e:	2500      	movs	r5, #0
 800df90:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800df94:	e7ae      	b.n	800def4 <ceil+0x3c>
 800df96:	4c05      	ldr	r4, [pc, #20]	@ (800dfac <ceil+0xf4>)
 800df98:	2500      	movs	r5, #0
 800df9a:	e7ab      	b.n	800def4 <ceil+0x3c>
 800df9c:	f3af 8000 	nop.w
 800dfa0:	8800759c 	.word	0x8800759c
 800dfa4:	7e37e43c 	.word	0x7e37e43c
 800dfa8:	000fffff 	.word	0x000fffff
 800dfac:	3ff00000 	.word	0x3ff00000

0800dfb0 <floor>:
 800dfb0:	ec51 0b10 	vmov	r0, r1, d0
 800dfb4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dfb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfbc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800dfc0:	2e13      	cmp	r6, #19
 800dfc2:	460c      	mov	r4, r1
 800dfc4:	4605      	mov	r5, r0
 800dfc6:	4680      	mov	r8, r0
 800dfc8:	dc34      	bgt.n	800e034 <floor+0x84>
 800dfca:	2e00      	cmp	r6, #0
 800dfcc:	da17      	bge.n	800dffe <floor+0x4e>
 800dfce:	a332      	add	r3, pc, #200	@ (adr r3, 800e098 <floor+0xe8>)
 800dfd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd4:	f7f2 f926 	bl	8000224 <__adddf3>
 800dfd8:	2200      	movs	r2, #0
 800dfda:	2300      	movs	r3, #0
 800dfdc:	f7f2 fd68 	bl	8000ab0 <__aeabi_dcmpgt>
 800dfe0:	b150      	cbz	r0, 800dff8 <floor+0x48>
 800dfe2:	2c00      	cmp	r4, #0
 800dfe4:	da55      	bge.n	800e092 <floor+0xe2>
 800dfe6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800dfea:	432c      	orrs	r4, r5
 800dfec:	2500      	movs	r5, #0
 800dfee:	42ac      	cmp	r4, r5
 800dff0:	4c2b      	ldr	r4, [pc, #172]	@ (800e0a0 <floor+0xf0>)
 800dff2:	bf08      	it	eq
 800dff4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800dff8:	4621      	mov	r1, r4
 800dffa:	4628      	mov	r0, r5
 800dffc:	e023      	b.n	800e046 <floor+0x96>
 800dffe:	4f29      	ldr	r7, [pc, #164]	@ (800e0a4 <floor+0xf4>)
 800e000:	4137      	asrs	r7, r6
 800e002:	ea01 0307 	and.w	r3, r1, r7
 800e006:	4303      	orrs	r3, r0
 800e008:	d01d      	beq.n	800e046 <floor+0x96>
 800e00a:	a323      	add	r3, pc, #140	@ (adr r3, 800e098 <floor+0xe8>)
 800e00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e010:	f7f2 f908 	bl	8000224 <__adddf3>
 800e014:	2200      	movs	r2, #0
 800e016:	2300      	movs	r3, #0
 800e018:	f7f2 fd4a 	bl	8000ab0 <__aeabi_dcmpgt>
 800e01c:	2800      	cmp	r0, #0
 800e01e:	d0eb      	beq.n	800dff8 <floor+0x48>
 800e020:	2c00      	cmp	r4, #0
 800e022:	bfbe      	ittt	lt
 800e024:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800e028:	4133      	asrlt	r3, r6
 800e02a:	18e4      	addlt	r4, r4, r3
 800e02c:	ea24 0407 	bic.w	r4, r4, r7
 800e030:	2500      	movs	r5, #0
 800e032:	e7e1      	b.n	800dff8 <floor+0x48>
 800e034:	2e33      	cmp	r6, #51	@ 0x33
 800e036:	dd0a      	ble.n	800e04e <floor+0x9e>
 800e038:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800e03c:	d103      	bne.n	800e046 <floor+0x96>
 800e03e:	4602      	mov	r2, r0
 800e040:	460b      	mov	r3, r1
 800e042:	f7f2 f8ef 	bl	8000224 <__adddf3>
 800e046:	ec41 0b10 	vmov	d0, r0, r1
 800e04a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e04e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800e052:	f04f 37ff 	mov.w	r7, #4294967295
 800e056:	40df      	lsrs	r7, r3
 800e058:	4207      	tst	r7, r0
 800e05a:	d0f4      	beq.n	800e046 <floor+0x96>
 800e05c:	a30e      	add	r3, pc, #56	@ (adr r3, 800e098 <floor+0xe8>)
 800e05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e062:	f7f2 f8df 	bl	8000224 <__adddf3>
 800e066:	2200      	movs	r2, #0
 800e068:	2300      	movs	r3, #0
 800e06a:	f7f2 fd21 	bl	8000ab0 <__aeabi_dcmpgt>
 800e06e:	2800      	cmp	r0, #0
 800e070:	d0c2      	beq.n	800dff8 <floor+0x48>
 800e072:	2c00      	cmp	r4, #0
 800e074:	da0a      	bge.n	800e08c <floor+0xdc>
 800e076:	2e14      	cmp	r6, #20
 800e078:	d101      	bne.n	800e07e <floor+0xce>
 800e07a:	3401      	adds	r4, #1
 800e07c:	e006      	b.n	800e08c <floor+0xdc>
 800e07e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800e082:	2301      	movs	r3, #1
 800e084:	40b3      	lsls	r3, r6
 800e086:	441d      	add	r5, r3
 800e088:	4545      	cmp	r5, r8
 800e08a:	d3f6      	bcc.n	800e07a <floor+0xca>
 800e08c:	ea25 0507 	bic.w	r5, r5, r7
 800e090:	e7b2      	b.n	800dff8 <floor+0x48>
 800e092:	2500      	movs	r5, #0
 800e094:	462c      	mov	r4, r5
 800e096:	e7af      	b.n	800dff8 <floor+0x48>
 800e098:	8800759c 	.word	0x8800759c
 800e09c:	7e37e43c 	.word	0x7e37e43c
 800e0a0:	bff00000 	.word	0xbff00000
 800e0a4:	000fffff 	.word	0x000fffff

0800e0a8 <_init>:
 800e0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0aa:	bf00      	nop
 800e0ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ae:	bc08      	pop	{r3}
 800e0b0:	469e      	mov	lr, r3
 800e0b2:	4770      	bx	lr

0800e0b4 <_fini>:
 800e0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0b6:	bf00      	nop
 800e0b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ba:	bc08      	pop	{r3}
 800e0bc:	469e      	mov	lr, r3
 800e0be:	4770      	bx	lr
