[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of M30624FGPGP#U9C production of RENESAS from the text: To our customers, \n \nOld Company Name in Catalogs and Other Documents \n \nOn April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology \nCorporation, and Renesas Electronics Corporation took over all the business of both \ncompanies. Therefore, although the old company name remains in this document, it is a valid \nRenesas Electronics document. We appreciate your understanding. \n \nRenesas Electronics website: http://www.renesas.com  \n  \n \n \nApril 1\nst, 2010 \nRenesas Electronics Corporation \n \n \n   \nIssued by: Renesas Electronics Corporation  (http://www.renesas.com ) \nSend any inquiries to http://www.renesas.com/inquiry . \n \nNotice \n1. All information included in this document is current as of th e date this document is issued. Such information, however, is \nsubject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please \nconfirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to \nadditional and different information to be disclosed by Renesas Electronics such as that disclosed through our website. \n2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property ri ghts \nof third parties by or arising from the use of Renesas Electronics products or technical information described in this document .  \nNo license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property right s \nof Renesas Electronics or others. \n3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part . \n4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operat ion of \nsemiconductor products and application examples.  You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment.  Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information. \n5. When exporting the products or technology described in this document, you should comply with the applicable export control \nlaws and regulations and follow the procedures required by such laws and regulations.  You should not use Renesas Electronics products or the technology de scribed in this document for any purpose re lating to military applications or use by \nthe military, including but not limited to the development of weapons of mass destruction.  Renesas Electronics products and \ntechnology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited \nunder any applicable domestic or foreign laws or regulations. \n6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics  \ndoes not warrant that such information is error free.  Renesas Electronics assumes no liability whatsoever for any damages \nincurred by you resulting from errors in or om issions from the information included herein. \n7. Renesas Electronics products are classified according to the following three quality grades:  “Standard”, “High Quality”, an d \n“Specific”.  The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as \nindicated below.  You must check the quality grade of each Renesas Electronics product before using it in a particular \napplication.  You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior \nwritten consent of Renesas Electronics.  Further, you may not use any Renesas Electronics product for any application for \nwhich it is not intended without the prior written consent of Renesas Electronics.  Renesas Electronics shall not be in any way  \nliable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for a n \napplication categorized as “Specific” or for which the product is  not intended where you have failed to obtain the prior writte n \nconsent of Renesas Electronics.  The quality grade of each Renesas Electronics product is “Standard” unless otherwise \nexpressly specified in a Renesas Electronics data sheets or data books, etc. \n“Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual \nequipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots. \n“High Quality”: Transportation equipment (automobiles, trains, ship s, etc.); traffic control systems; anti-disaster systems; an ti-\ncrime systems; safety equipment; and medical equipment not specifically designed for life support. \n“Specific”:  Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or \nsystems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare \nintervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life. \n8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics , \nespecially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions o r \ndamages arising out of the use of Renesas Electronics products beyond such specified ranges. \n9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have \nspecific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Fur ther, \nRenesas Electronics products are not subject to radiation resistance design.  Please be sure to implement safety measures to \nguard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a \nRenesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures.  Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system \nmanufactured by you. \n10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental \ncompatibility of each Renesas Electronics product.  Please use Re nesas Electronics products in compliance with all applicable \nlaws and regulations that regulate the inclusion or use of c ontrolled substances, including without limitation, the EU RoHS \nDirective.  Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with \napplicable laws and regulations. \n11. This document may not be reproduced or duplicated, in any fo rm, in whole or in part, without prior written consent of Renes as \nElectronics. \n12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this \ndocument or Renesas Electronics products, or if you have any other inquiries. \n(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-\nowned subsidiaries. \n(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics. \nRev.2.41 Jan 10, 2006 Page 1 of 96\nREJ03B0001-0241M16C/62P Group (M16C/62P, M16C/62PT)\nSINGLE-CHIP 16-BIT CMOS MICROCOMPUTERREJ03B0001-0241\nRev.2.41\nJan 10, 2006\n1. Overview \nThe M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance\nsilicon gate CMOS process using a M 16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin\nplastic molded QFP. These single-chip mi crocomputers operate using sophisticated  instructions featuring a high level\nof instruction efficiency. With 1M byte s of address space, they are capable of executing instructions  at high speed. In\naddition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing\ncapability, makes it suitable for control of various OA, co mmunication, and industrial equipment which requires high-\nspeed arithmetic/logic operations.\n1.1 Applications \nAudio, cameras, television, home applia nce, office/communications/portable /industrial equipm ent, automobile,\netc.\nSpecifications written in this ma nual are believed to be accurate,\nbut are not guarante ed to be entirely free of error. Specifications in\nthis manual may be changed for functional or performance\nimprovements. Please make  sure your manual is  the latest edition.  \nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 2 of 96\nREJ03B0001-02411.2 Performance Outline\nTable 1.1 to 1.3  list Performance Outline of M16C /62P Group (M16C/62P, M16C/62PT)(128-pin version).\nNOTES:\n1. I2C bus is a registered trademark of Koninklijke Philips Electronics N. V.\n2. IEBus is a registered trademark of NEC Electronics Corporation.\n3. See Table 1.8 Product Code  for the program and erase endurance, and  operating ambient temperature.  \nIn addition 1,000 times/10,000 times ar e under development as of Jul., 2005.   Please inquire about a release \nschedule.\n4. All options are on request basis.Table 1.1 Performance Outline of M16C/62P Gr oup (M16C/62P, M16C/62PT)(128-pin version)\nItem Performance\nM16C/62P\nCPU Number of Basic Inst ructions 91 instructions\nMinimum Instruction Execution \nTime41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)\n100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)\nOperating Mode Single-chip, memory expansion and microprocessor mode\nAddress Space 1 Mbyte (Available to 4 Mbytes by memory space expansion \nfunction)\nMemory Capacity See Table 1.4 to 1.5 Product List\nPeripheral \nFunction Port Input/Output : 113 pins, Input : 1 pin\nMultifunction Timer Timer A : 16 bits x 5 channels, \nTimer B : 16 bits x 6 channels, \nThree phase motor control circuit \nSerial Interface 3 channels \nClock synchronous, UART,  I2C bus(1), IEBus(2)\n2 channels\nClock synchronous\nA/D Converter 10-bit A/D converter: 1 circuit, 26 channels\nD/A Converter 8 bits x 2 channels\nDMAC 2 channels\nCRC Calculation Circuit CCITT-CRC \nWatchdog Timer 15 bits x 1 channel (with prescaler)\nInterrupt Internal: 29 sources, External: 8 sources, Software: 4 sources, \nPriority level: 7 levels\nClock Generation Circuit 4 circuits \nMain clock generation circuit (*), \nSubclock generation circuit (*), \nOn-chip oscillator, PLL synthesizer\n(*)Equipped with a built-in feedback resistor.\nOscillation Stop Detection \nFunctionStop detection of main clock oscillation, re-oscillation detection \nfunction\nVoltage Detection Circuit Available (option(4))\nElectric \nCharacteristicsSupply Voltage VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz)\nVCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)\nPower Consumption 14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz)\n8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz)\n1.8µA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode)\n0.7µA (VCC1=VCC2=3V, stop mode)\nFlash memory \nversionProgram/Erase Supply Volt age 3.3±0.3 V or 5.0±0.5 V\nProgram and Erase Endurance 100 times (all area)\nor 1,000 times (user ROM area without block A and block 1)\n/ 10,000 times (block A, block 1) (3)\nOperating Ambient Temperature -20 to 85 °C, \n-40 to 85 °C (3)\nPackage 128-pin plastic mold LQFP\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 3 of 96\nREJ03B0001-0241NOTES:\n1. I2C bus is a registered trademark of Koninklijke Philips Electronics N. V.\n2. IEBus is a registered trademark of NEC Electronics Corporation.\n3. See Table 1.8 and 1.9 Product Code for the program and erase end urance, and operating ambient \ntemperature.  \nIn addition 1,000 times/10,000 times ar e under development as of Jul., 2005.   Please inquire about a release \nschedule.\n4. Use the M16C/62PT on VCC1=VCC2\n5. All options are on request basis.Table 1.2 Performance Outline of M16C/62P Gr oup (M16C/62P, M16C/62PT)(100-pin version)\nItem Performance\nM16C/62P M16C/62PT(4)\nCPU Number of Basic Instructions 91 instructions\nMinimum Instruction \nExecution Time41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)\n100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)\nOperating Mode Single-chip, memory expansion \nand microprocessor modeSingle-chip\nAddress Space 1 Mbyte (Available to 4 Mbytes by \nmemory space expansion function)1 Mbyte\nMemory Capacity See Table 1.4 to 1.7 Product List\nPeripheral \nFunction Port Input/Output : 87 pins, Input : 1 pin\nMultifunction Timer Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels, \nThree phase motor control circuit \nSerial Interface 3 channels \nClock synchronous, UART,  I2C bus(1), IEBus(2)\n2 channels\nClock synchronous\nA/D Converter 10-bit A/D converter: 1 circuit, 26 channels\nD/A Converter 8 bits x 2 channels\nDMAC 2 channels\nCRC Calculation Circuit CCITT-CRC \nWatchdog Timer 15 bits x 1 channel (with prescaler)\nInterrupt Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels\nClock Generation Circuit 4 circuits \nMain clock generation circuit (*), Subclock generation circuit (*), \nOn-chip oscillator, PLL synthesizer\n(*)Equipped with a built-in feedback resistor.\nOscillation Stop \nDetection FunctionStop detection of main clock oscillation, re-oscillation detection function\nVoltage Detection Circuit Available (option (5))A b s e n t\nElectric \nCharacteristicsSupply Voltage VCC1=3.0 to 5.5 V, VCC2=2.7V to \nVCC1 (f(BCLK=24MHz)\nVCC1=2.7 to 5.5 V, VCC2=2.7V to \nVCC1 (f(BCLK=10MHz)VCC1=VCC2=4.0 to 5.5V \n(f(BCLK=24MHz)\nPower Consumption 14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz)\n8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz)\n1.8µA (VCC1=VCC2=3V, f(XCIN)=32kHz, \nwait mode)\n0.7µA (VCC1=VCC2=3V, stop mode)14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz)\n2.0µA (VCC1=VCC2=5V, f(XCIN)=32kHz, \nwait mode)\n0.8µA (VCC1=VCC2=5V, stop mode)\nFlash memory \nversionProgram/Erase Supply Voltage 3.3±0.3 V or 5.0±0.5 V 5.0±0.5 V\nProgram and Erase \nEndurance100 times (all area)\nor 1,000 times (user ROM area without block A and block 1)\n/ 10,000 times (block A, block 1) (3)\nOperating Ambient Temperature -20 to 85 °C, \n-40 to 85 °C (3)T version : -40 to 85 °C\nV version : -40 to 125 °C\nPackage 100-pin plastic mold QFP, LQFP\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 4 of 96\nREJ03B0001-0241NOTES:\n1. I2C bus is a registered trademark of Koninklijke Philips Electronics N. V.\n2. IEBus is a registered trademark of NEC Electronics Corporation.\n3. See Table 1.8 and 1.9 Product Code for the program and erase end urance, and operating ambient \ntemperature.  \nIn addition 1,000 times/10,000 times ar e under development as of Jul., 2005.   Please inquire about a release \nschedule.\n4. All options are on request basis.Table 1.3 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(80-pin version)\nItem Performance\nM16C/62P M16C/62PT(4)\nCPU Number of Basic Instructions 91 instructions\nMinimum Instruction \nExecution Time41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)\n100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)\nOperating Mode Single-chip mode\nAddress Space 1 Mbyte\nMemory Capacity See Table 1.4 to 1.7 Product List\nPeripheral \nFunction Port Input/Output : 70 pins, Input : 1 pin\nMultifunction Timer Timer A : 16 bits x 5 channels (Timer A1 and A2 are internal timer), \nTimer B : 16 bits x 6 channels (Timer B1 is internal timer) \nSerial Interface 2 channels \nClock synchronous, UART,  I2C bus(1), IEBus(2)\n1 channel\nClock synchronous,  I2C bus(1), IEBus(2)\n2 channels \nClock synchronous (1 channel is only transmission)\nA/D Converter 10-bit A/D converter: 1 circuit, 26 channels\nD/A Converter 8 bits x 2 channels\nDMAC 2 channels\nCRC Calculation Circuit CCITT-CRC \nWatchdog Timer 15 bits x 1 channel (with prescaler)\nInterrupt Internal: 29 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels\nClock Generation Circuit 4 circuits \nMain clock generation circuit (*), Subclock generation circuit (*), \nOn-chip oscillator, PLL synthesizer\n(*)Equipped with a built-in feedback resistor.\nOscillation Stop \nDetection FunctionStop detection of main clock oscillation, re-oscillation detection function\nVoltage Detection Circuit Available (option (4))A b s e n t\nElectric \nCharacteristicsSupply Voltage VCC1=3.0 to 5.5 V, (f(BCLK=24MHz)\nVCC1=2.7 to 5.5 V, (f(BCLK=10MHz)VCC1=4.0 to 5.5V, (f(BCLK=24MHz)\nPower Consumption 14 mA (VCC1=5V, f(BCLK)=24MHz)\n8 mA (VCC1=3V, f(BCLK)=10MHz)\n1.8µA (VCC1=3V, f(XCIN)=32kHz, \n   wait mode)\n0.7µA (VCC1=3V, stop mode)14 mA (VCC1=5V, f(BCLK)=24MHz)\n2.0µA (VCC1=5V, f(XCIN)=32kHz, \nwait mode)\n0.8µA (VCC1=5V, stop mode)\nFlash memory \nversionProgram/Erase Supply Voltage 3.3 ± 0.3V or 5.0 ± 0.5V 5.0 ± 0.5V\nProgram and Erase \nEndurance100 times (all area)\nor 1,000 times (user ROM area without block A and block 1)\n/ 10,000 times (block A, block 1) (3)\nOperating Ambient Temperature -20 to 85 °C, \n-40 to 85 °C (3)T version : -40 to 85 °C\nV version : -40 to 125 °C\nPackage 80-pin plastic mold QFP\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 5 of 96\nREJ03B0001-02411.3 Block Diagram\nFigure 1.1 is a M16C/62P Group (M16C/62P, M16C /62PT) 128-pin and 100-pin version Block Diagram,\nFigure 1.2 is a M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram.\nFigure 1.1  M16C/62P Group (M16C/62P, M16C/62P T) 128-pin and 100-pin version Block DiagramOutput (timer A): 5\nInput (timer B): 6Internal peripheral functions\nWatchdog timer\n(15 bits)\nDMAC\n(2 channels)\nD/A converter\n(8 bits X 2 channels)Memory\nROM (1)\nRAM (2)  A/D converter\n(10 bits X 8 channels\nExpandable up to 26 channels)\nUART or\nclock synchronous serial I/O\n(8 bits X 3 channels)System clock\ngeneration circuit\nXIN-XOUT\nXCIN-XCOUT\nPLL frequency synthesizer\nOn-chip oscillator\nM16C/60 series16-bit CPU corePort P08\nPort P18\nPort P28 8 8 8\nPort P688\nR0L R0H\nR1H R1L\nR2\nR3\nA0\nA1\nFBSB\nISPUSP\nINTBCRC arithmetic circuit (CCITT )\n(Polynomial : X16+X12+X5+1)\nMultiplier7 8 8\nPort P10 Port P9 Port P8_5 Port P8 Port P7\nNOTES :\n1. ROM size depends on microcomputer type.\n2. RAM size depends on microcomputer type.\n3. Ports P11 to P14 exist only in 128-pin version.\n4. Use M16C/62PT on VCC1= VCC2.Port P5 Port P4 Port P3\nClock synchronous serial I/O\n(8 bits X 2 channels)\nPC\nFLGTimer (16-bit)\nThree-phase motor\ncontrol circuit\n8 8 8 2Port P11 Port P12 Port P14 Port P13\n(3)<VCC2 ports> (4) <VCC1 ports> (4)<VCC1 ports> (4)\n<VCC2 ports> (4) <VCC1 ports> (4)\n(3) (3) (3)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 6 of 96\nREJ03B0001-0241Figure 1.2  M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block DiagramTimer (16-bit)\nOutput (timer A): 5\nInput (timer B): 6Internal peripheral functions\nWatchdog timer\n(15 bits)\nDMAC\n(2 channels)\nD/A converter\n(8 bits X 2 channels) A/D converter\n(10 bits X 8 channels\nExpandable up to 26 channels)\nUART or\nclock synchronous serial I/O (2 channels)\nUART (1 channel)System clock\ngeneration circuit\nXIN-XOUT\nXCIN-XCOUT\nPLL frequency synthesizer\nOn-chip oscillator\nM16C/60 series16-bit CPU corePort P08\nPort P28\nPort P38\nPort P44\nPort P58\nPort P68\nCRC arithmetic circuit (CCITT )\n(Polynomial : X16+X12+X5+1)\nMemory4 7 7 8\nPort P10 Port P9 Port P8 Port P7 Port P8_5\nROM (1)\nRAM (2)\nNOTES :\n1. ROM size depends on microcomputer type.\n2. RAM size depends on microcomputer type.\n3. To use a UART2, set the CRD bit in the U2C0 register to “1” (CTS/RTS function disabled).\n4. There is no external connections for port P1, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.\nSet the direction bits in these ports to “1” (output mode), and set the output data to “0” (“L”) using the program.Clock synchronous serial I/O\n(8 bits X 2 channels)\nR0L R0H\nR1H R1L\nR2\nR3SB\nFLGUSP\nISP\nINTB\nPC\nMultiplierA0\nA1\nFB(4)(4)(3)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 7 of 96\nREJ03B0001-02411.4 Product List\nTable 1.4 to 1.7 list the product list, Figure 1.3 shows the Type No., Memory Size, and Package, Table 1.8 lists the\nProduct Code of Flash Memory version and ROMless vers ion for M16C/62P, and Table 1.9 lists the Product Code\nof Flash Memory version for M16C/62PT. Figure 1.4 s hows the Marking Diagram of Flash Memory version and\nROM-less version for M16C/62P (Top View), and Fi gure 1.5 shows the Marking Diagram of Flash Memory\nversion for M16C/62PT (Top View) at the time of ROM order.\n(D): Under development\nNOTES:\n1. The old package type numbers of each package type are as follows.\nPLQP0128KB-A : 128P6Q-A, \nPRQP0100JB-A : 100P6S-A, \nPLQP0100KB-A : 100P6Q-A, \nPRQP0080JA-A : 80P6S-ATable 1.4 Product List (1) (M16C/62P) As of Dec. 2005\nType No. ROM Capacity RAM Capacity Package Type (1) Remarks\nM30622M6P-XXXFP 48 Kbytes 4 Kbytes PRQP0100JB-A Mask ROM version\nM30622M6P-XXXGP PLQP0100KB-A\nM30622M8P-XXXFP 64 Kbytes 4 Kbytes PRQP0100JB-A\nM30622M8P-XXXGP PLQP0100KB-A\nM30623M8P-XXXGP PRQP0080JA-A\nM30622MAP-XXXFP 96 Kbytes 5 Kbytes PRQP0100JB-A\nM30622MAP-XXXGP PLQP0100KB-A\nM30623MAP-XXXGP P RQP0080JA-A\nM30620MCP-XXXFP 128 Kbytes 10 Kbytes PRQP0100JB-A\nM30620MCP-XXXGP P LQP0100KB-A\nM30621MCP-XXXGP P RQP0080JA-A\nM30622MEP-XXXFP 192 Kbytes 12 Kbytes PRQP0100JB-A\nM30622MEP-XXXGP PLQP0100KB-A\nM30623MEP-XXXGP PLQP0128KB-A\nM30622MGP-XXXFP 256 Kbytes 12 Kbytes PRQP0100JB-A\nM30622MGP-XXXGP PLQP0100KB-A\nM30623MGP-XXXGP PLQP0128KB-A\nM30624MGP-XXXFP 20 Kbytes PRQP0100JB-A\nM30624MGP-XXXGP PLQP0100KB-A\nM30625MGP-XXXGP PLQP0128KB-A\nM30622MWP-XXXFP 320 Kbytes 16 Kbytes PRQP0100JB-A\nM30622MWP-XXXGP P LQP0100KB-A\nM30623MWP-XXXGP P LQP0128KB-A\nM30624MWP-XXXFP 24 Kb ytes PRQP0100JB-A\nM30624MWP-XXXGP P LQP0100KB-A\nM30625MWP-XXXGP P LQP0128KB-A\nM30626MWP-XXXFP 31 Kb ytes PRQP0100JB-A\nM30626MWP-XXXGP P LQP0100KB-A\nM30627MWP-XXXGP P LQP0128KB-A\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 8 of 96\nREJ03B0001-0241(D): Under development\nNOTES:\n1. The old package type numbers of each package type are as follows.\nPLQP0128KB-A : 128P6Q-A, \nPRQP0100JB-A : 100P6S-A, \nPLQP0100KB-A : 100P6Q-A, \nPRQP0080JA-A : 80P6S-A\n2. In the flash memory version, there is 4K bytes area (block A).\n3. Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP \nand M30624FGPGP. The M16C/62P Group (M16C/62P, M1 6C/62PT) hardware manual is still good \nfor M30624FGPFP and M30624FGPGP.Table 1.5 Product List (2) (M16C/62P) As of Dec. 2005\nType No. ROM CapacityRAM \nCapacityPackage Type (1) Remarks\nM30622MHP-XXXFP 384 Kbytes 16 Kbyt es PRQP0100JB-A Mask ROM version\nM30622MHP-XXXGP PLQP0100KB-A\nM30623MHP-XXXGP PLQP0128KB-A\nM30624MHP-XXXFP 24 Kbytes PRQP0100JB-A\nM30624MHP-XXXGP PLQP0100KB-A\nM30625MHP-XXXGP PLQP0128KB-A\nM30626MHP-XXXFP 31 Kbytes PRQP0100JB-A\nM30626MHP-XXXGP PLQP0100KB-A\nM30627MHP-XXXGP PLQP0128KB-A\nM30626MJP-XXXFP (D) 512 Kbytes 31 Kbytes PRQP0100JB-A\nM30626MJP-XXXGP ( D) PLQP0100KB-A\nM30627MJP-XXXGP ( D) PLQP0128KB-A\nM30622F8PFP 64K+4 Kbytes 4 Kbytes PRQP0100JB-A Flash memory \nversion (2)M30622F8PGP PLQP0100KB-A\nM30623F8PGP PRQP0080JA-A\nM30620FCPFP 128K+4 Kbytes 10 Kbytes PRQP0100JB-A\nM30620FCPGP PLQP0100KB-A\nM30621FCPGP PRQP0080JA-A\nM3062LFGPFP(3) (D) 256K+4 Kbytes 20 Kbytes PRQP0100JB-A\nM3062LFGPGP(3) (D) PLQP0100KB-A\nM30625FGPGP PLQP0128KB-A\nM30626FHPFP 384K+4 Kbytes 31 Kbytes PRQP0100JB-A\nM30626FHPGP PLQP0100KB-A\nM30627FHPGP PLQP0128KB-A\nM30626FJPFP 512K+4 Kbytes 31 Kbytes PRQP0100JB-A\nM30626FJPGP PLQP0100KB-A\nM30627FJPGP PLQP0128KB-A\nM30622SPFP − 4 Kbytes PRQP0100JB-A ROM-less version\nM30622SPGP PLQP0100KB-A\nM30620SPFP 10 Kbytes PRQP0100JB-A\nM30620SPGP PLQP0100KB-A\nM30624SPFP (D) − 20 Kbytes PRQP0100JB-A\nM30624SPGP (D) PLQP0100KB-A\nM30626SPFP (D) 31 Kbytes PRQP0100JB-A\nM30626SPGP (D) PLQP0100KB-A\nM30624FGPFP 256K+4 Kbytes 20 Kbytes PRQP0100JB-A Flash memory version \nM30624FGPGP PLQP0100KB-A\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 9 of 96\nREJ03B0001-0241(D): Under development\n(P): Under planning\nNOTES:\n1. The old package type numbers of each package type are as follows.\nPRQP0100JB-A : 100P6S-A, \nPLQP0100KB-A : 100P6Q-A, \nPRQP0080JA-A : 80P6S-A\n2. In the flash memory version, there is 4K bytes area (block A).Table 1.6 Product List (3) (T version (M16C/62PT)) As of Dec. 2005\nType No. ROM CapacityRAM \nCapacityPackage Type (1) Remarks\nM3062CM6T-XXXFP (D) 48 Kbytes 4 Kbytes PRQP0100JB-A Mask ROM \nversionT Version\n(High reliability \n85°C version)M3062CM6T-XXXGP (D) PLQP0100KB-A\nM3062EM6T-XXXGP (P) PRQP0080JA-A\nM3062CM8T-XXXFP (D) 64 Kbyt es 4 Kbytes PRQP0100JB-A\nM3062CM8T-XXXGP (D) PLQP0100KB-A\nM3062EM8T-XXXGP (P) PRQP0080JA-A\nM3062CMAT-XXXFP (D) 96 Kbytes 5 Kbytes PRQP0100JB-A\nM3062CMAT-XXXGP (D) PLQP0100KB-A\nM3062EMAT-XXXGP (P) PRQP0080JA-A\nM3062AMCT-XXXFP (D) 128 Kbytes 10 Kbytes PRQP0100JB-A\nM3062AMCT-XXXGP (D) PLQP0100KB-A\nM3062BMCT-XXXGP (P) PRQP0080JA-A\nM3062CF8TFP (D) 64 K+4 Kbytes 4 Kbytes PRQP0100JB-A Flash \nmemory \nversion (2)M3062CF8TGP PLQP0100KB-A\nM3062AFCTFP (D) 128K+4 Kbytes 10 Kbytes PRQP0100JB-A\nM3062AFCTGP (D) PLQP0100KB-A\nM3062BFCTGP (P) PRQP0080JA-A\nM3062JFHTFP (D) 384K+4 Kbytes 31 Kbytes PRQP0100JB-A\nM3062JFHTGP (D) PLQP0100KB-A\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 10 of 96\nREJ03B0001-0241(D): Under development\n(P): Under planning\nNOTES:\n1. The old package type numbers of each package type are as follows.\nPLQP0128KB-A : 128P6Q-A, \nPRQP0100JB-A : 100P6S-A, \nPLQP0100KB-A : 100P6Q-A, \nPRQP0080JA-A : 80P6S-A\n2. In the flash memory version, there is 4K bytes area (block A).Table 1.7 Product List (4) (V version (M16C/62PT)) As of Dec. 2005\nType No. ROM CapacityRAM \nCapacityPackage Type(1) Remarks\nM3062CM6V-XXXFP (P) 48 Kbytes 4 Kbytes PRQP0100JB-A Mask ROM \nversionV Version\n(High reliability \n125°C version)M3062CM6V-XXXGP ( P) PLQP0100KB-A\nM3062EM6V-XXXGP (P) PRQP0080JA-A\nM3062CM8V-XXXFP (P) 64 Kbyt es 4 Kbytes PRQP0100JB-A\nM3062CM8V-XXXGP ( P) PLQP0100KB-A\nM3062EM8V-XXXGP (P) PRQP0080JA-A\nM3062CMAV-XXXFP (P) 96 Kbyt es 5 Kbytes PRQP0100JB-A\nM3062CMAV-XXXGP (P) PLQP0100KB-A\nM3062EMAV-XXXGP (P) PRQP0080JA-A\nM3062AMCV-XXXFP (D) 128 Kbyt es 10 Kbytes PRQP0100JB-A\nM3062AMCV-XXXGP (D) PLQP0100KB-A\nM3062BMCV-XXXGP (P) PRQP0080JA-A\nM3062AFCVFP (D) 128K+4 Kbytes 10 Kbytes PRQP0100JB-A Flash \nmemory \nversion (2)M3062AFCVGP (D) PLQP0100KB-A\nM3062BFCVGP (P) PRQP0080JA-A\nM3062JFHVFP (P) 384K+4 Kbytes 31 Kbytes PRQP0100JB-A\nM3062JFHVGP (P) PLQP0100KB-A\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 11 of 96\nREJ03B0001-0241Figure 1.3 Type No., Memory Size, and PackagePackage type:\n    FP  : Package PRQP0100JB-A (100P6S-A)\n    GP  : Package PRQP0080JA-A (80P6S-A),\nPLQP0100KB-A (100P6Q-A),\nPLQP0128KB-A (128P6Q-A),\nROM No.\n    Omitted for flash memory version and\n    ROMless version\nMemory type:\n    M: Mask ROM version\n    F: Flash memory version\n    S: ROM-less versionType No.      M 3 0 6 2  6  M H  P  -   X X X  F P\nM16C/62(P) Group\nM16C FamilyShows RAM capacity, pin count, etc\n  Numeric, Alphabet (L) : M16C/62P\n  Alphabet (L is excluded.) : M16C/62PTROM capacity:\n  6: 48 Kbytes\n  8: 64 Kbytes\n  A: 96 Kbytes\n  C: 128 Kbytes\n  E: 192 KbytesG: 256 Kbytes\nW: 320 Kbytes\nH: 384 Kbytes\nJ: 512 KbytesClassification\n  P : M16C/62P\n  T : T version (M16C/62PT)\n  V : V version (M16C/62PT)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 12 of 96\nREJ03B0001-0241Figure 1.4 Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View)Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P\nProduct \nCodePackageInternal ROM \n(User ROM Area Without Block A, \nBlock 1) Internal ROM \n(Block A, Block 1) Operating\nAmbient\nTemperatureProgram\nand Erase\nEnduranceTemperature\nRangeProgram\nand Erase\nEnduranceTemperature\nRange\nFlash memory \nVersionD3 Lead-\nincluded100 0 °C to 60 °C 100 0 °C to 60 °C- 4 0 °C to 85 °C\nD5 -20°C to 85 °C\nD7 1,000 10,000 -40 °C to 85 °C- 4 0 °C to 85 °C\nD9 -20°C to 85 °C- 2 0 °C to 85 °C\nU3 Lead-free 100 100 0 °C to 60 °C- 4 0 °C to 85 °C\nU5 -20°C to 85 °C\nU7 1,000 10,000 -40 °C to 85 °C- 4 0 °C to 85 °C\nU9 -20°C to 85 °C- 2 0 °C to 85 °C\nROM-less \nversionD3 Lead-\nincluded−− − − -40°C to 85 °C\nD5 -20°C to 85 °C\nU3 Lead-free −− − − -40°C to 85 °C\nU5 -20°C to 85 °C\nM1 6 C\nM 30626FH PFP\nBD 5\nXXXXXXXType No. (See Figure 1.3  Type No., Memory Size, and Package )\nChip version and product code\nB : Shows chip version.\n  Henceforth, whenever it changes a version, it continues with B, C, and D.\nD5 : Shows Product code. (See table 1.8  Product Code )\nDate code seven digits\nThe product without marking of chip version of the flash memory version and the ROMless version\ncorresponds to the chip version “A”.\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 13 of 96\nREJ03B0001-0241Figure 1.5 Marking Diagram of Flash Memory version for M16C/62PT (Top View)Table 1.9 Product Code of Flash Memory version for M16C/62PT\nProduct \nCodePackageInternal ROM\n(User ROM Area \nWithout Block A, Block 1)  Internal ROM \n(Block A, Block 1)  Operating\nAmbient\nTemperatureProgram\nand Erase\nEnduranceTemperature\nRangeProgram\nand Erase\nEnduranceTemperature\nRange\nFlash \nmemory \nVersionT Version B Lead-\nincluded100 0 °C to 60 °C1 0 0 0 °C to 60 °C- 4 0 °C to 85 °C\nV Version -40°C to 125 °C\nT Version B7 1,000 10,000 -40 °C to 85 °C- 4 0 °C to 85 °C\nV Version -40°C to 125 °C- 4 0 °C to 125 °C\nT Version U Lead-free 100 100 0 °C to 60 °C- 4 0 °C to 85 °C\nV Version -40°C to 125 °C\nT Version U7 1,000 10,000 -40 °C to 85 °C- 4 0 °C to 85 °C\nV Version -40°C to 125 °C- 4 0 °C to 125 °C\nM1 6 C\nM30 6 2 J F HT FP\nYY Y XXXXXXXType No. (See Figure 1.3  Type No., Memory Size, and Package )\nDate code seven digits\nNOTES:\n1. : BlankProduct code. (See table 1.9  Product Code )\n“ ” : Product code “B”\n“ P B F ” : Product code “U”\n“ B 7 ” : Product code “B”\n“ U 7 ” : Product code “U7”\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 14 of 96\nREJ03B0001-02411.5 Pin Configuration\nFigures 1.6 to 1.9 show the Pin Configuration (Top View).\nFigure 1.6 Pin Configuration (Top View)1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 0737475767778798081828384858687888990919293949596979899 100 101 102\n109\n110\n111\n112\n113\n114\n115\n116\n117\n118\n119\n120\n121\n122\n123\n124\n125\n126\n127\n128 39404142434445464748495051525354555657585960616263 104\n105\n106\n107\n108\n31 32 33 34 35 36 3766676869707172\n3865\n64 103\nP0_0/AN0_0/D0P0_1/AN0_1/D1P0_2/AN0_2/D2P0_3/AN0_3/D3P0_4/AN0_4/D4P0_5/AN0_5/D5P0_6/AN0_6/D6P0_7/AN0_7/D7P1_0/D8P1_1/D9\nP1_2/D10\nAVSS\nVCC1XINXOUT\nVSSRESETCNVSS\nP8_7/XCIN\nP8_6/XCOUTBYTE\nP7_4/TA2OUT/WP7_6/TA3OUTP5_6/ALEP7_7/TA3INP5_5/HOLDP5_4/HLDAP5_3/BCLKP5_2/RD\nP5_7/RDY/CLKOUTP4_7/CS3\nP6_3/TXD0/SDA0\nP6_5/CLK1P6_6/RXD1/SCL1P6_7/TXD1/SDA1P6_1/CLK0\nP6_2/RXD0/SCL0\nP10_0/AN0P10_1/AN1P10_2/AN2P10_3/AN3\nP9_3/DA0/TB3INP9_4/DA1/TB4INP9_5/ANEX0/CLK4P9_6/ANEX1/SOUT4\nP9_1/TB1IN/SIN3P9_2/TB2IN/SOUT3\nP8_0/TA4OUT/UP6_0/CTS0/RTS0\nP6_4/CTS1/RTS1/CTS0/CLKS1P8_2/INT0P8_3/INT1P8_5/NMI\nP4_5/CS1\nP4_6/CS2P4_4/CS0\nP5_0/WRL/WR\nP5_1/WRH/BHEP9_0/TB0IN/CLK3\nP7_2/CLK2/TA1OUT/V\nP7_1/RXD2/SCL2/TA0IN/TB5IN (1)\nP7_0/TXD2/SDA2/TA0OUT(1)P8_4/INT2/ZP\nP8_1/TA4IN/U\nP7_3/CTS2/RTS2/TA1IN/VP7_5/TA2IN/WP10_7/AN7/KI3\nP10_6/AN6/KI2\nP10_5/AN5/KI1\nP10_4/AN4/KI0\nVREF\nAVCC\nP9_7/ADTRG/SIN4\nP14_1\nP14_0P13_7P13_6P13_5P13_4P1_3/D11\nP1_4/D12\nP2_0/AN2_0/A0(/D0/-)\nP2_1/AN2_1/A1(/D1/D0)\nP2_2/AN2_2/A2(/D2/D1)\nP2_3/AN2_3/A3(/D3/D2)\nP2_4/AN2_4/A4(/D4/D3)\nP2_5/AN2_5/A5(/D5/D4)\nP2_6/AN2_6/A6(/D6/D5)\nP2_7/AN2_7/A7(/D7/D6)\nP3_0/A8(/-/D7)\nP3_1/A9\nP3_2/A10\nP3_3/A11\nP3_4/A12\nP3_5/A13\nP3_6/A14\nP3_7/A15\nP4_0/A16\nP4_1/A17\nP4_2/A18\nP4_3/A19VCC2VSSP1_5/D13/INT3\nP1_6/D14/INT4\nP1_7/D15/INT5\nP12_4P12_3\nP11_3\nP11_2\nP11_1\nP11_0\nVCC1VSSP13_0\nP13_1\nP13_2\nP13_3P12_5\nP12_6\nP12_7\nP11_4P11_5P11_6P11_7\nP12_2P12_1P12_0\n<VCC2> (2)\n<VCC1>  (2)M16C/62P Group (M16C/62P)\nPackage : PLQP0128KB-A (128P6Q-A)NOTES:\n1. P7_0 and P7_1 are N channel open-drain output pins.\n2. Use the M16C/62PT on VCC1=VCC2.PIN CONFIGURATION (top view)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 15 of 96\nREJ03B0001-0241Table 1.10 Pin Characteristics for 128-Pin Package (1)\nPin No. Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control Pin\n1V R E F\n2A V C C\n3 P9_7 SIN4 ADTRG\n4 P9_6 SOUT4 ANEX1\n5 P9_5 CLK4 ANEX0\n6P 9 _ 4 T B 4 I N D A 1\n7P 9 _ 3 T B 3 I N D A 0\n8 P9_2 TB2IN SOUT3\n9 P9_1 TB1IN SIN3\n10 P9_0 TB0IN CLK3\n11 P14_1\n12 P14_0\n13 BYTE\n14 CNVSS\n15 XCIN P8_7\n16 XCOUT P8_6\n17 RESET\n18 XOUT\n19 VSS\n20 XIN\n21 VCC1\n22 P8_5 NMI\n23 P8_4 INT2 ZP\n24 P8_3 INT1\n25 P8_2 INT0\n26 P8_1 TA4IN/U\n27 P8_0 TA4OUT/U\n28 P7_7 TA3IN\n29 P7_6 TA3OUT\n30 P7_5 TA2IN/W\n31 P7_4 TA2OUT/W\n32 P7_3 TA1IN/V CTS2 /RTS2\n33 P7_2 TA1OUT/V CLK2\n34 P7_1 TA0IN/TB5IN RXD2/SCL2\n35 P7_0 TA0OUT TXD2/SDA2\n36 P6_7 TXD1/SDA1\n37 VCC1\n38 P6_6 RXD1/SCL1\n39 VSS\n40 P6_5 CLK1\n41 P6_4 CTS1 /RTS1 /CTS0 /CLKS1\n42 P6_3 TXD0/SDA0\n43 P6_2 RXD0/SCL0\n44 P6_1 CLK0\n45 P6_0 CTS0 /RTS0\n46 P13_7\n47 P13_6\n48 P13_5\n49 P13_4\n50 P5_7 RDY /CLKOUT\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 16 of 96\nREJ03B0001-0241Table 1.11 Pin Characteristics for 128-Pin Package (2)\nPin No. Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control Pin\n51 P5_6 ALE\n52 P5_5 HOLD\n53 P5_4 HLDA\n54 P13_3\n55 P13_2\n56 P13_1\n57 P13_0\n58 P5_3 BCLK\n59 P5_2 RD\n60 P5_1 WRH /BHE\n61 P5_0 WRL /WR\n62 P12_7\n63 P12_6\n64 P12_5\n65 P4_7 CS3\n66 P4_6 CS2\n67 P4_5 CS1\n68 P4_4 CS0\n69 P4_3 A19\n70 P4_2 A18\n71 P4_1 A17\n72 P4_0 A16\n73 P3_7 A15\n74 P3_6 A14\n75 P3_5 A13\n76 P3_4 A12\n77 P3_3 A11\n78 P3_2 A10\n79 P3_1 A9\n80 P12_4\n81 P12_3\n82 P12_2\n83 P12_1\n84 P12_0\n85 VCC2\n86 P3_0 A8(/-/D7)\n87 VSS\n88 P2_7 AN2_7 A7(/D7/D6)\n89 P2_6 AN2_6 A6(/D6/D5)\n90 P2_5 AN2_5 A5(/D5/D4)\n91 P2_4 AN2_4 A4(/D4/D3)\n92 P2_3 AN2_3 A3(/D3/D2)\n93 P2_2 AN2_2 A2(/D2/D1)\n94 P2_1 AN2_1 A1(/D1/D0)\n95 P2_0 AN2_0 A0(/D0/-)\n96 P1_7 INT5 D15\n97 P1_6 INT4 D14\n98 P1_5 INT3 D13\n99 P1_4 D12\n100 P1_3 D11\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 17 of 96\nREJ03B0001-0241Table 1.12 Pin Characteristics for 128-Pin Package (3)\nPin No. Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control Pin\n101 P1_2 D10\n102 P1_1 D9\n103 P1_0 D8\n104 P0_7 AN0_7 D7\n105 P0_6 AN0_6 D6\n106 P0_5 AN0_5 D5\n107 P0_4 AN0_4 D4\n108 P0_3 AN0_3 D3\n109 P0_2 AN0_2 D2\n110 P0_1 AN0_1 D1\n111 P0_0 AN0_0 D0\n112 P11_7\n113 P11_6\n114 P11_5\n115 P11_4\n116 P11_3\n117 P11_2\n118 P11_1\n119 P11_0\n120 P10_7 KI3 AN7\n121 P10_6 KI2 AN6\n122 P10_5 KI1 AN5\n123 P10_4 KI0 AN4\n124 P10_3 AN3\n125 P10_2 AN2\n126 P10_1 AN1\n127 AVSS\n128 P10_0 AN0\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 18 of 96\nREJ03B0001-0241Figure 1.7 Pin Configuration (Top View)1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 03132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980\n81\n82\n83\n84\n85\n86\n87\n88\n89\n90\n91\n92\n93\n94\n95\n96\n97\n98\n99\n100P0_0/AN0_0/D0P0_1/AN0_1/D1P0_2/AN0_2/D2P0_3/AN0_3/D3P0_4/AN0_4/D4P0_5/AN0_5/D5P0_6/AN0_6/D6P0_7/AN0_7/D7\nP1_0/D8\nP1_1/D9\nP1_2/D10\nP1_3/D11\nP1_4/D12\nVREFAVSS\nVCC1XINXOUT\nVSSRESETCNVSS\nP8_7/XCIN\nP8_6/XCOUTBYTE\nP2_0/AN2_0/A0(/D0/-)\nP2_1/AN2_1/A1(/D1/D0)\nP2_2/AN2_2/A2(/D2/D1)\nP2_3/AN2_3/A3(/D3/D2)\nP2_4/AN2_4/A4(/D4/D3)\nP2_5/AN2_5/A5(/D5/D4)\nP2_6/AN2_6/A6(/D6/D5)\nP2_7/AN2_7/A7(/D7/D6)\nP3_0/A8(/-/D7)\nP3_1/A9\nP3_2/A10\nP3_3/A11\nP3_4/A12\nP3_5/A13\nP3_6/A14\nP3_7/A15\nP4_0/A16\nP4_1/A17\nP4_2/A18\nP4_3/A19P7_4/TA2OUT/WP7_6/TA3OUTP5_6/ALEP7_7/TA3INP5_5/HOLDP5_4/HLDAP5_3/BCLKP5_2/RDVCC2VSS\nP5_7/RDY/CLKOUTP4_5/CS1\nP4_6/CS2\nP4_7/CS3\nAVCCP6_3/TXD0/SDA0\nP6_5/CLK1\nP6_6/RXD1/SCL1\nP6_7/TXD1/SDA1P6_1/CLK0\nP6_2/RXD0/SCL0\nP10_0/AN0P10_1/AN1P10_2/AN2P10_3/AN3\nP9_3/DA0/TB3INP9_4/DA1/TB4INP9_5/ANEX0/CLK4P9_6/ANEX1/SOUT4\nP9_1/TB1IN/SIN3P9_2/TB2IN/SOUT3\nP8_0/TA4OUT/UP6_0/CTS0/RTS0\nP6_4/CTS1/RTS1/CTS0/CLKS1P7_2/CLK2/TA1OUT/VP8_2/INT0\nP7_1/RXD2/SCL2/TA0IN/TB5IN(1)P8_3/INT1P8_5/NMIP9_7/ADTRG/SIN4P4_4/CS0\nP5_0/WRL/WR\nP5_1/WRH/BHEP9_0/TB0IN/CLK3\nP7_0/TXD2/SDA2/TA0OUT(1)P8_4/INT2/ZP\nP8_1/TA4IN/U\nP7_3/CTS2/RTS2/TA1IN/VP7_5/TA2IN/WP1_5/D13/INT3\nP1_6/D14/INT4\nP1_7/D15/INT5\nP10_7/AN7/KI3\nP10_6/AN6/KI2\nP10_5/AN5/KI1\nP10_4/AN4/KI0<VCC2> (2)\n<VCC1> (2)M16C/62P Group\n(M16C/62P, M16C/62PT)\nPackage : PRQP0100JB-A (100P6S-A)NOTES:\n1. P7_0 and P7_1 are N channel open-drain output pins.\n2. Use the M16C/62PT on VCC1=VCC2.PIN CONFIGURATION (top view)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 19 of 96\nREJ03B0001-0241Figure 1.8 Pin Configuration (Top View)123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 52627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475\n76\n77\n78\n79\n80\n81\n82\n83\n84\n85\n86\n87\n88\n89\n90\n91\n92\n93\n94\n95\n96\n97\n98\n99\n100P0_0/AN0_0/D0P0_1/AN0_1/D1P0_2/AN0_2/D2P0_3/AN0_3/D3P0_4/AN0_4/D4P0_5/AN0_5/D5P0_6/AN0_6/D6P0_7/AN0_7/D7P1_0/D8P1_1/D9P1_2/D10\nP1_3/D11\nP1_4/D12\nVREFAVSS\nVCC1XINXOUT\nVSSRESETCNVSS\nP8_7/XCIN\nP8_6/XCOUTBYTE P2_0/AN2_0/A0(/D0/-)\nP2_1/AN2_1/A1(/D1/D0)\nP2_2/AN2_2/A2(/D2/D1)\nP2_3/AN2_3/A3(/D3/D2)\nP2_4/AN2_4/A4(/D4/D3)\nP2_5/AN2_5/A5(/D5/D4)\nP2_6/AN2_6/A6(/D6/D5)\nP2_7/AN2_7/A7(/D7/D6)\nP3_0/A8(/-/D7)\nP3_1/A9\nP3_2/A10\nP3_3/A11\nP3_4/A12\nP3_5/A13\nP3_6/A14\nP3_7/A15\nP4_0/A16\nP4_1/A17\nP4_2/A18\nP4_3/A19P7_4/TA2OUT/WP7_6/TA3OUTP5_6/ALEP7_7/TA3INP5_5/HOLDP5_4/HLDAP5_3/BCLKP5_2/RDVCC2VSS\nP5_7/RDY/CLKOUTP4_5/CS1\nP4_6/CS2\nP4_7/CS3\nAVCCP6_3/TXD0/SDA0\nP6_5/CLK1\nP6_6/RXD1/SCL1\nP6_7/TXD1/SDA1P6_1/CLK0\nP6_2/RXD0/SCL0\nP10_0/AN0P10_1/AN1P10_2/AN2P10_3/AN3\nP9_3/DA0/TB3INP9_4/DA1/TB4INP9_5/ANEX0/CLK4P9_6/ANEX1/SOUT4\nP9_1/TB1IN/SIN3P9_2/TB2IN/SOUT3\nP8_0/TA4OUT/UP6_0/CTS0/RTS0\nP6_4/CTS1/RTS1/CTS0/CLKS1P8_2/INT0P8_3/INT1P8_5/NMIP9_7/ADTRG/SIN4P4_4/CS0\nP5_0/WRL/WR\nP5_1/WRH/BHEP9_0/TB0IN/CLK3\nP8_4/INT2/ZPP7_2/CLK2/TA1OUT/VP7_1/RXD2/SCL2/TA0IN/TB5IN (1)P7_0/TXD2/SDA2/TA0OUT (1)P7_5/TA2IN/W\nP7_3/CTS2/RTS2/TA1IN/VP1_5/D13/INT3\nP1_6/D14/INT4\nP1_7/D15/INT5\nP10_7/AN7/KI3\nP10_6/AN6/KI2\nP10_5/AN5/KI1\nP10_4/AN4/KI0\nP8_1/TA4IN/U<VCC2> (2)\n<VCC1>  (2)\nPackage : PLQP0100KB-A (100P6Q-A)NOTES:\n1. P7_0 and P7_1 are N channel open-drain output pins.\n2. Use the M16C/62PT on VCC1=VCC2.PIN CONFIGURATION (top view)\nM16C/62P Group\n(M16C/62P, M16C/62PT)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 20 of 96\nREJ03B0001-0241Table 1.13 Pin Characteristics for 100-Pin Package (1)\nPin No.Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control PinFP GP\n1 99 P9_6 SOUT4 ANEX1\n2 100 P9_5 CLK4 ANEX0\n31 P9_4 TB4IN DA1\n4 2 P9_3 TB3IN DA0\n5 3 P9_2 TB2IN SOUT3\n6 4 P9_1 TB1IN SIN3\n7 5 P9_0 TB0IN CLK3\n86 B Y T E\n9 7 CNVSS\n10 8 XCIN P8_7\n11 9 XCOUT P8_6\n12 10 RESET\n13 11 XOUT\n14 12 VSS\n15 13 XIN\n16 14 VCC1\n17 15 P8_5 NMI\n18 16 P8_4 INT2 ZP\n19 17 P8_3 INT1\n20 18 P8_2 INT0\n21 19 P8_1 TA4IN/U\n22 20 P8_0 TA4OUT/U\n23 21 P7_7 TA3IN\n24 22 P7_6 TA3OUT\n25 23 P7_5 TA2IN/W\n26 24 P7_4 TA2OUT/W\n27 25 P7_3 TA1IN/V CTS2 /RTS2\n28 26 P7_2 TA1OUT/V CLK2\n29 27 P7_1 TA0IN/TB5IN RXD2/SCL2\n30 28 P7_0 TA0OUT TXD2/SDA2\n31 29 P6_7 TXD1/SDA1\n32 30 P6_6 RXD1/SCL1\n33 31 P6_5 CLK1\n34 32 P6_4 CTS1 /RTS1 /CTS0 /CLKS1\n35 33 P6_3 TXD0/SDA0\n36 34 P6_2 RXD0/SCL0\n37 35 P6_1 CLK0\n38 36 P6_0 CTS0 /RTS0\n39 37 P5_7 RDY /CLKOUT\n40 38 P5_6 ALE\n41 39 P5_5 HOLD\n42 40 P5_4 HLAD\n43 41 P5_3 BCLK\n44 42 P5_2 RD\n45 43 P5_1 WRH /BHE\n46 44 P5_0 WRL /WR\n47 45 P4_7 CS3\n48 46 P4_6 CS2\n49 47 P4_5 CS1\n50 48 P4_4 CS0\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 21 of 96\nREJ03B0001-0241Table 1.14 Pin Characteristics for 100-Pin Package (2)\nPin No.Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control PinFP GP\n51 49 P4_3 A19\n52 50 P4_2 A18\n53 51 P4_1 A17\n54 52 P4_0 A16\n55 53 P3_7 A15\n56 54 P3_6 A14\n57 55 P3_5 A13\n58 56 P3_4 A12\n59 57 P3_3 A11\n60 58 P3_2 A10\n61 59 P3_1 A9\n62 60 VCC2\n63 61 P3_0 A8(/-/D7)\n64 62 VSS\n65 63 P2_7 AN2_7 A7(/D7/D6)\n66 64 P2_6 AN2_6 A6(/D6/D5)\n67 65 P2_5 AN2_5 A5(/D5/D4)\n68 66 P2_4 AN2_4 A4(/D4/D3)\n69 67 P2_3 AN2_3 A3(/D3/D2)\n70 68 P2_2 AN2_2 A2(/D2/D1)\n71 69 P2_1 AN2_1 A1(/D1/D0)\n72 70 P2_0 AN2_0 A0(/D0/-)\n73 71 P1_7 INT5 D15\n74 72 P1_6 INT4 D14\n75 73 P1_5 INT3 D13\n76 74 P1_4 D12\n77 75 P1_3 D11\n78 76 P1_2 D10\n79 77 P1_1 D9\n80 78 P1_0 D8\n81 79 P0_7 AN0_7 D7\n82 80 P0_6 AN0_6 D6\n83 81 P0_5 AN0_5 D5\n84 82 P0_4 AN0_4 D4\n85 83 P0_3 AN0_3 D3\n86 84 P0_2 AN0_2 D2\n87 85 P0_1 AN0_1 D1\n88 86 P0_0 AN0_0 D0\n89 87 P10_7 KI3 AN7\n90 88 P10_6 KI2 AN6\n91 89 P10_5 KI1 AN5\n92 90 P10_4 KI0 AN4\n93 91 P10_3 AN3\n94 92 P10_2 AN2\n95 93 P10_1 AN1\n96 94 AVSS\n97 95 P10_0 AN0\n98 96 VREF\n99 97 AVCC\n100 98 P9_7 SIN4 ADTRG\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 22 of 96\nREJ03B0001-0241Figure 1.9 Pin Configuration (Top View)444546474849505152535455 57585960\n61\n62\n63\n64\n65\n66\n67\n68\n69\n70\n71\n72\n73\n7456\nP4_2P3_0\nP3_1\nP3_2\nP3_3\nP3_4\nP3_5\nP3_6\nP3_7\nP4_0\nP4_1\nP0_0/AN0_0P0_1/AN0_1P0_2/AN0_2P0_3/AN0_3P0_4/AN0_4P0_5/AN0_5P0_6/AN0_6\nP0_7/AN0_7\nP10_1/AN1P10_2/AN2P10_3/AN3P10_4/AN4/KI0P10_5/AN5/KI1P10_6/AN6/KI2P10_7/AN7/KI3\nP2_0/AN2_0\nP2_1/AN2_1\nP2_2/AN2_2\nP2_4/AN2_4\nP2_5/AN2_5\nP2_6/AN2_6\nP2_7/AN2_7P2_3/AN2_3\nM16C/62P Group\n(M16C/62P, M16C/62PT)\nPackage : PRQP0080JA-A (80P6S-A)NOTES:\n1. P7_0 and P7_1 are N channel open-drain output pins.PIN CONFIGURATION (top view)\n1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 775\n76\n77\n78\n79\n80\nVCC1XINXOUT\nVSSRESETCNVSS(BYTE)\nP8_7/XCIN\nP8_6/XCOUTP9_3/DA0/TB3INP9_4/DA1/TB4INP9_5/ANEX0/CLK4\nP8_2/INT0P8_3/INT1\nP8_1/TA4INP8_4/INT2/ZP\nP8_0/TA4OUTP8_5/NMIVREFAVSS\nAVCCP10_0/AN0\nP9_6/ANEX1/SOUT4\nP9_0/TB0IN/CLK3P9_7/ADTRG/SIN4\nP9_2/TB2IN/SOUT318 19 20212223242526 P6_5/CLK1\nP6_6/RXD1/SCL1\nP6_7/TXD1/SDA1\nP7_1/RXD2/SCL2/TA0IN/TB5IN (1)P7_0/TXD2/SDA2/TA0OUT (1)\nP7_6/TA3OUTP7_7/TA3IN2728293031323334353637383940414243\nP4_3\nP5_6P5_5P5_4P5_3P5_2\nP5_7/CLKOUT\nP6_3/TXD0/SDA0P6_1/CLK0\nP6_2/RXD0/SCL0P6_0/CTS0/RTS0\nP6_4/CTS1/RTS1/CTS0/CLKS1P5_0\nP5_1\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 23 of 96\nREJ03B0001-0241Table 1.15 Pin Characteristics for 80-Pin Package (1)\nPin No. Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control Pin\n1 P9_5 CLK4 ANEX0\n2P 9 _ 4 T B 4 I N D A 1\n3 P9_3 TB3IN DA0\n4 P9_2 TB2IN SOUT3\n5 P9_0 TB0IN CLK3\n6CNVSS\n(BYTE)\n7X C I N P 8 _ 7\n8X C O U T P 8 _ 6\n9 RESET\n10 XOUT\n11 VSS\n12 XIN\n13 VCC1\n14 P8_5 NMI\n15 P8_4 INT2 ZP\n16 P8_3 INT1\n17 P8_2 INT0\n18 P8_1 TA4IN\n19 P8_0 TA4OUT\n20 P7_7 TA3IN\n21 P7_6 TA3OUT\n22 P7_1 TA0IN/TB5IN RXD2/SCL2\n23 P7_0 TA0OUT TXD2/SDA2\n24 P6_7 TXD1/SDA1\n25 P6_6 RXD1/SCL1\n26 P6_5 CLK1\n27 P6_4 CTS1 /RTS1 /CTS0 /CLKS1\n28 P6_3 TXD0/SDA0\n29 P6_2 RXD0/SCL0\n30 P6_1 CLK0\n31 P6_0 CTS0 /RTS0\n32 P5_7 CLKOUT\n33 P5_6\n34 P5_5\n35 P5_4\n36 P5_3\n37 P5_2\n38 P5_1\n39 P5_0\n40 P4_3\n41 P4_2\n42 P4_1\n43 P4_0\n44 P3_7\n45 P3_6\n46 P3_5\n47 P3_4\n48 P3_3\n49 P3_2\n50 P3_1\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 24 of 96\nREJ03B0001-0241Table 1.16 Pin Characteristics for 80-Pin Package (2)\nPin No. Control Pin Port Interrupt Pin Timer Pin UART Pin Analog Pin Bus Control Pin\n51 P3_0\n52 P2_7 AN2_7\n53 P2_6 AN2_6\n54 P2_5 AN2_5\n55 P2_4 AN2_4\n56 P2_3 AN2_3\n57 P2_2 AN2_2\n58 P2_1 AN2_1\n59 P2_0 AN2_0\n60 P0_7 AN0_7\n61 P0_6 AN0_6\n62 P0_5 AN0_5\n63 P0_4 AN0_4\n64 P0_3 AN0_3\n65 P0_2 AN0_2\n66 P0_1 AN0_1\n67 P0_0 AN0_0\n68 P10_7 KI3 AN7\n69 P10_6 KI2 AN6\n70 P10_5 KI1 AN5\n71 P10_4 KI0 AN4\n72 P10_3 AN3\n73 P10_2 AN2\n74 P10_1 AN1\n75 AVSS\n76 P10_0 AN0\n77 VREF\n78 AVCC\n79 P9_7 SIN4 ADTRG\n80 P9_6 SOUT4 ANEX1\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 25 of 96\nREJ03B0001-02411.6 Pin Description\nI : Input    O : Output    I/O : Input and output\nPower Supply : Power supplies which relate to the extern al bus pins are separated as VCC2, thus they can be \ninterfaced using the different voltage as VCC1.\nNOTES:\n1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.\n2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 and VCC2  pins. Also the apply condition is that VCC1 = VCC2.\n3. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.\n4. Bus control pins in M16C/62PT cannot be used.Table 1.17 Pin Description (100-pin and 128-pin Version) (1)\nSignal Name Pin Name I/O \nTypePower \nSupply(3)Description\nPower supply \ninputVCC1,VCC2\nVSSI − Apply 2.7 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS \npin. The VCC apply condition is that VCC1 ≥ VCC2. (1, 2)\nAnalog power \nsupply inputAVCC\nAVSSI VCC1 Applies the power supply for the A/D converter. Connect the AVCC \npin to VCC1. Connect the AVSS pin to VSS.\nReset input RESET IV C C 1 The microcomputer is in a reset st ate when applying “L” to the this pin.\nCNVSS CNVSS I VCC1 Switches processor mode.  C onnect this pin to VSS to when after \na reset to start up in single-chip mode.  Connect this pin to VCC1 to \nstart up in microprocessor mode.\nExternal data \nbus width \nselect inputBYTE I VCC1 Switches the data bus in exter nal memory space.  The data bus is \n16 bits long when the this pin is held "L" and 8 bits long when the \nthis pin is held "H".  Set it to either one.  Connect this pin to VSS  \nwhen an single-chip mode.\nBus control \npins (4)D0 to D7 I/O VCC2 Inputs and outputs data (D0 to D7) when these pins are set as the \nseparate bus.\nD8 to D15 I/O VCC2 Inputs and outputs data (D8 to D15) when external 16-bit data bus \nis set as the separate bus.\nA0 to A19 O VCC2 Output address bits (A0 to A19).\nA0/D0 to\nA7/D7I/O VCC2 Input and output data (D0 to D7) and output address bits (A0 to A7) by \ntimesharing when external  8-bit data bus are set as the multiplexed bus.\nA1/D0 to\nA8/D7I/O VCC2 Input and output data (D0 to D7 ) and output address bits (A1 to A8) \nby timesharing when external 16-bit data bus are set as the \nmultiplexed bus.\nCS0 to CS3 O VCC2 Output CS0  to CS3  signals.  CS0  to CS3  are chip-select signals to \nspecify an external space.\nWRL /WR\nWRH /BHE\nRDO VCC2 Output WRL , WRH , (WR , BHE ), RD  signals.  WRL  and WRH  or \nBHE and WR  can be switched by program.\n• WRL , WRH  and RD  are selected\nThe WRL  signal becomes "L" by writing data to an even address in \nan external memory space.\nThe WRH  signal becomes "L" by writing data to an odd address in \nan external memory space.\nThe RD  pin signal becomes "L" by reading data in an external \nmemory space.\n• WR, BHE  and RD  are selected\nThe WR  signal becomes "L" by writing data  in an external memory space. \nThe RD  signal becomes "L" by reading dat a in an external memory space.\nThe BHE  signal becomes "L" by accessing an odd address.\nSelect WR , BHE  and RD  for an external 8-bit data bus.\nALE O VCC2 ALE is a signal to latch the address.\nHOLD I VCC2 While the HOLD  pin is held "L", the microcomputer is placed in a \nhold state.\nHLDA O VCC2 In a hold state, HLDA  outputs a "L" signal.\nRDY I VCC2 While applying a "L" signal to the RDY  pin, the microcomputer is \nplaced in a wait state.\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 26 of 96\nREJ03B0001-0241I : Input    O : Output    I/O : Input and output\nNOTES:\n1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.\n2. This pin function in M16C/62PT cannot be used.\n3. Ask the oscillator maker the oscillation characteristic.Table 1.18 Pin Description (100-pin and 128-pin Version) (2)\nSignal Name Pin Name I/O \nTypePower \nSupply(1)Description\nMain clock \ninputXIN I VCC1 I/O pins for the main clock generation circuit.  Connect a ceramic \nresonator or crystal oscillator between XIN and XOUT (3).  To use \nthe external clock, input the clock from XIN and leave XOUT open. Main clock \noutputXOUT O VCC1\nSub clock input XCIN I VCC1 I/O pins for a sub clock oscillation circuit.  Connect a crystal \noscillator between XCIN and XCOUT (3).  To use the external clock, \ninput the clock from XCIN and leave XCOUT open.Sub clock \noutputXCOUT O VCC1\nBCLK output (2)BCLK O VCC2 Outputs the BCLK signal.\nClock output CLKOUT O VCC2 The clock of the same  cycle as fC, f8, or  f32 is outputted.\nINT interrupt \ninputINT0  to INT2 I VCC1 Input pins for the INT  interrupt.\nNT3 to INT5 I VCC2\nNMI interrupt \ninputNMI I VCC1 Input pin for the NMI  interrupt.  Pin states can be read by the P8_5 \nbit in the P8 register.  \nKey input \ninterrupt inputKI0 to KI3 I VCC1 Input pins for the key input interrupt.\nTimer A TA0OUT to \nTA4OUTI/O VCC1 These are timer A0 to timer A4 I/O pins. (however, output of \nTA0OUT for the N-channel open drain output.)\nTA0IN to \nTA4INI VCC1 These are timer A0 to timer A4 input pins.\nZP I VCC1 Input pin for the Z-phase.\nTimer B TB0IN to \nTB5INI VCC1 These are timer B0 to timer B5 input pins.\nThree-phase \nmotor control \noutputU, U, V, V ,\nW, WO VCC1 These are Three-phase motor control output pins.\nSerial interface CTS0  to \nCTS2I VCC1 These are send control input pins.\nRTS0  to \nRTS2  O VCC1 These are receive control output pins.\nCLK0 to \nCLK4I/O VCC1 These are transfer clock I/O pins.\nRXD0 to \nRXD2I VCC1 These are serial data input pins.\nSIN3, SIN4 I VCC1 These are serial data input pins.\nTXD0 to \nTXD2O VCC1 These are serial data output pins . (however, output of TXD2 for the \nN-channel open drain output.)\nSOUT3, \nSOUT4O VCC1 These are serial data output pins. \nCLKS1 O VCC1 This is output pin for trans fer clock output from multiple pins \nfunction.\nI2C mode SDA0 to \nSDA2I/O VCC1 These are serial data I/O pins. (however, output of SDA2 for the N-\nchannel open drain output.)\nSCL0 to \nSCL2I/O VCC1 These are transfer clock I/O pins. (however, output of SCL2 for the \nN-channel open drain output.)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 27 of 96\nREJ03B0001-0241I : Input    O : Output    I/O : Input and output\nNOTES:\n1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.\n2.Ports P11 to P14 in M16C/62P (100-pin version) and M16C/62PT (100-pin version) cannot be used.Table 1.19 Pin Description (100-pin and 128-pin Version) (3)\nSignal Name Pin Name I/O \nTypePower \nSupply(1)Description\nReference \nvoltage inputVREF I VCC1 Applies the reference voltage for the A/D converter and D/A \nconverter. \nA/D converter AN0 to AN7, \nAN0_0 to \nAN0_7, \nAN2_0 to \nAN2_7I VCC1 Analog input pins for the A/D converter.\nADTRG I VCC1 This is an A/D trigger input pin.\nANEX0 I/O VCC1 This is the extended analog in put pin for the A/D converter, and is \nthe output in external op-amp connection mode.\nANEX1 I VCC1 This is the extended analog input pin for the A/D converter.\nD/A converter DA0, DA1 O VCC1 This is the output pin for the D/A converter.\nI/O port P0_0 to P0_7,\nP1_0 to P1_7,\nP2_0 to P2_7,\nP3_0 to P3_7,\nP4_0 to P4_7,\nP5_0 to P5_7,\nP12_0 to \nP12_7 (2),\nP13_0 to \nP13_7 (2)I/O VCC2 8-bit I/O ports in CMOS, having a direction register to select an \ninput or output. \nEach pin is set as an input port or  output port.  An input port can \nbe set for a pull-up or for no pull-up in 4-bit unit by program.\nP6_0 to P6_7,\nP7_0 to P7_7,\nP9_0 to P9_7,\nP10_0 to \nP10_7, \nP11_0 to \nP11_7 (2)I/O VCC1 8-bit I/O ports having equivalent functions to P0.\n(however, output of P7_0 and P7_1 for the N-channel open drain \noutput.)\nP8_0 to P8_4, \nP8_6, P8_7, \nP14_0, \nP14_1(2)I/O VCC1 I/O ports having equivalent functions to P0.\nInput port P8_5 I VCC1 Input pin for the NMI  interrupt. \nPin states can be read by the P8_5 bit in the P8 register.\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 28 of 96\nREJ03B0001-0241I : Input    O : Output    I/O : Input and output\nNOTES:\n1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.\n2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 pin.\n3. Ask the oscillator maker the oscillation characteristic.Table 1.20 Pin Description (80-pin Version) (1) (1)\nSignal Name Pin Name I/O \nTypePower \nSupplyDescription\nPower supply \ninputVCC1, VSS I − Apply 2.7 to 5.5 V to the VCC1  pin and 0 V to the VSS pin. (1, 2)\nAnalog power \nsupply inputAVCC\nAVSSI VCC1 Applies the power supply for the A/D converter.  Connect the \nAVCC pin to VCC1.  Co nnect the AVSS pin to VSS.\nReset input RESET IV C C 1 The microcomputer is in a reset st ate when applying “L” to the this pin.\nCNVSS CNVSS\n(BYTE)IV C C 1 Switches processor mode.  Connect this pin to VSS  to when after a \nreset to start up in single-chip mode.  Connect this pin to VCC1  to \nstart up in microprocessor mode.  As for the BYTE pin of the 80-pin \nversions, pull-up processing is perf ormed within the microcomputer.\nMain clock \ninputXIN I VCC1 I/O pins for the main clock generation circuit.  Connect a ceramic \nresonator or crystal oscillator between XIN and XOUT (3).  To use \nthe external clock, input the clock from XIN and leave XOUT \nopen.Main clock \noutputXOUT O VCC1\nSub clock input XCIN I VCC1 I/O pins for a sub cl ock oscillation circuit.  Connect a crystal \noscillator between XCIN and XCOUT (3).  To use the external \nclock, input the clock from XCIN and leave XCOUT open.Sub clock \noutputXCOUT O VCC1\nClock output CLKOUT O VCC2 The clock of the same  cycle as fC, f8, or f32 is outputted.\nINT interrupt \ninputINT0  to INT2 I VCC1 Input pins for the INT  interrupt.\nNMI interrupt \ninputNMI I VCC1 Input pin for the NMI  interrupt.  \nKey input \ninterrupt inputKI0 to KI3 I VCC1 Input pins for the key input interrupt.\nTimer A TA0OUT, \nTA3OUT, \nTA4OUTI/O VCC1 These are Timer A0,Timer A3  and Timer A4 I/O pins. (however, \noutput of TA0OUT for the N- channel open drain output.)\nTA0IN, TA3IN,  \nTA4INI VCC1 These are Timer A0, Timer A3 and Timer A4 input pins.\nZP I VCC1 Input pin for the Z-phase.\nTimer B TB0IN, TB2IN \nto TB5INI VCC1 These are Timer B0, Timer B2 to Timer B5 input pins.\nSerial interface CTS0  to CTS1 I VCC1 These are send control input pins.\nRTS0  to RTS1 O VCC1 These are receive control output pins.\nCLK0, CLK1, \nCLK3, CLK4I/O VCC1 These are transfer clock I/O pins.\nRXD0 to RXD2 I VCC1 These are serial data input pins.\nSIN4 I VCC1 This is serial data input pin.\nTXD0 to TXD2 O VCC1 These are serial data output pins. (however, output of TXD2 for \nthe N-channel open drain output.)\nSOUT3, \nSOUT4O VCC1 These are serial data output pins. \nCLKS1 O VCC1 This is output pin for transfe r clock output from multiple pins \nfunction.\nI2C mode SDA0 to SDA2 I/O VCC1 These are serial data I/O pins. (however, output of SDA2 for the \nN-channel open drain output.)\nSCL0 to SCL2 I/O VCC1 These are transfer clock I/O pins. (however, output of SCL2 for \nthe N-channel open drain output.)\nM16C/62P Group (M16C/62P, M16C/62PT) 1. Overview \nRev.2.41 Jan 10, 2006 Page 29 of 96\nREJ03B0001-0241I : Input    O : Output    I/O : Input and output\nNOTES:\n1. There is no external connections for port P1, P4_4 to P 4_7, P7_2 to P7_5 and P9_1 in 80-pin version.  Set the \ndirection bits in these ports to “1” (output mode), a nd set the output data to “0” (“L”) using the program.Table 1.21 Pin Description (80-pin Version) (2)\nSignal Name Pin Name I/O \nTypePower \nSupply(1)Description\nReference \nvoltage inputVREF I VCC1 Applies the reference voltage for the A/D converter and D/A \nconverter. \nA/D converter AN0 to AN7, \nAN0_0 to \nAN0_7, \nAN2_0 to \nAN2_7I VCC1 Analog input pins for the A/D converter.\nADTRG I VCC1 This is an A/D trigger input pin.\nANEX0 I/O VCC1 This is the extended analog in put pin for the A/D converter, and is \nthe output in external op-amp connection mode.\nANEX1 I VCC1 This is the extended analog input pin for the A/D converter.\nD/A converter DA0, DA1 O VCC1 This is the output pin for the D/A converter.\nI/O port (1) P0_0 to P0_7,\nP2_0 to P2_7,\nP3_0 to P3_7,\nP5_0 to P5_7,\nP6_0 to P6_7,\nP10_0 to \nP10_7 I/O VCC1 8-bit I/O ports in CMOS, having a direction register to select an \ninput or output. \nEach pin is set as an input port or  output port.  An input port can \nbe set for a pull-up or for no pull-up in 4-bit unit by program.\nP8_0 to P8_4, \nP8_6, P8_7, \nP9_0,\nP9_2 to P9_7I/O VCC1 I/O ports having equivalent functions to P0.\nP4_0 to P4_3, \nP7_0, P7_1, \nP7_6, P7_7I/O VCC1 I/O ports having equivalent functions to P0.\n(however, output of P7_0 and P7_1 for the N-channel open drain \noutput.)\nInput port P8_5 I VCC1 Input pin for the NMI  interrupt. \nPin states can be read by the P8_5 bit in the P8 register.\nM16C/62P Group (M16C/62P, M16C/62PT) 2. Central Processing Unit (CPU) \nRev.2.41 Jan 10, 2006 Page 30 of 96\nREJ03B0001-02412. Central Processi ng Unit (CPU)\nFigure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a\nregister bank. There are two register banks.\nFigure 2.1 Central Processing Unit Register\n2.1 Data Registers (R 0, R1, R2 and R3)\nThe R0 register consists of 16 bits, and is used mainly  for transfers and arithmetic/logic operations. R1 to R3 are\nthe same as R0.\nThe R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. \nR1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data\nregister (R2R0). R3R1 is the same as R2R0.Data Registers (1)\nAddress Registers (1)\nFrame Base Registers (1)\nProgram CounterInterrupt Table Register\nUser Stack Pointer\nInterrupt Stack Pointer\nStatic Base Register\nFlag Register\nNOTES:\n1. These registers comprise a register  bank. There are two register banks.R0Hb15 b8b7 b0\nR3\nINTBH\nUSP\nISP\nSB\nCDZSBOIU IPLR0L\nR1H R1LR2b31\nR3R2\nA1A0\nFB\nb19\nINTBLb15 b0\nPCb19 b0\nb15 b0\nFLGb15 b0\nb15 b0 b7 b8\nReserved AreaCarry Flag\nDebug Flag\nZero Flag\nSign Flag\nRegister Bank Select Flag\nOverflow Flag\nInterrupt En able Flag\nStack Pointer Select Flag\nReserved Area\nProcessor Interrupt Priority Level\nM16C/62P Group (M16C/62P, M16C/62PT) 2. Central Processing Unit (CPU) \nRev.2.41 Jan 10, 2006 Page 31 of 96\nREJ03B0001-02412.2 Address Registers (A0 and A1)\nThe register A0 consists of 16 bits, an d is used for address regist er indirect addressing an d address register relative\naddressing. They also are used for transfers and logic/logic opera tions. A1 is the same as A0.\nIn some instructions, registers A1 and A0 can be co mbined for use as a 32-bit address register (A1A0).\n2.3 Frame Base Register (FB)\nFB is configured with 16 bits, and is used for FB relative addressing.\n2.4 Interrupt Table Register (INTB)\nINTB is configured with 20 bits, indicating th e start address of an interrupt vector table.\n2.5 Program Counter (PC)\nPC is configured with 20 bits, indicating the address of an instruction to be executed.\n2.6 User Stack Pointer (USP) a nd Interrupt Stack Pointer (ISP)\nStack pointer (SP) comes in two types: USP and ISP, each configured wi th 16 bits.\nYour desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.\n2.7 Static Base Register (SB)\nSB is configured with 16 bits, and is used for SB relative addressing.\n2.8 Flag Register (FLG)\nFLG consists of 11 bits, indicating the CPU status.\n2.8.1 Carry Flag (C Flag)\nThis flag retains a carry, borrow, or shift-out b it that has occurred in the arithmetic/logic unit.\n2.8.2 Debug Flag (D Flag)\nThe D flag is used exclusively for debugging purpose. During normal use, it must be set to “0”.\n2.8.3 Zero Flag (Z Flag)\nThis flag is set to “1” when an arithmetic operation resulted in 0; otherwise, it is “0”.\n2.8.4 Sign Flag (S Flag)\nThis flag is set to “1” when an arithmetic operation resulted in a nega tive value; otherwise, it is “0”.\n2.8.5 Register Bank Se lect Flag (B Flag)\nRegister bank 0 is selected when this flag is “0” ; register bank 1 is selected when this flag is “1”.\n2.8.6 Overflow Flag (O Flag)\nThis flag is set to “1” when the operation resulted in an overflow; otherwise, it is “0”.\n2.8.7 Interrupt Enable Flag (I Flag)\nThis flag enables a maskable interrupt.\nMaskable interrupts are disabl ed when the I flag is “0”, and are enab led when the I flag is “1”. The I flag\nis cleared to “0” when the interrupt request is accepted.\nM16C/62P Group (M16C/62P, M16C/62PT) 2. Central Processing Unit (CPU) \nRev.2.41 Jan 10, 2006 Page 32 of 96\nREJ03B0001-02412.8.8 Stack Pointer Select Flag (U Flag)\nISP is selected when the U flag is “0”; USP is selected when the U flag is “1”.\nThe U flag is cleared to “0” when a hardware interrupt request is accepte d or an INT instru ction for software\ninterrupt Nos. 0 to 31 is executed.\n2.8.9 Processor Interrupt Priority Level (IPL)\nIPL is configured with three bits, for specification of up to eight processor in terrupt priority le vels from level 0\nto level 7.\nIf a requested interrupt has priority greater than IPL, the interrupt is enabled.\n2.8.10 Reserved Area\nWhen write to this bit, write “0”. When read, its content is indeterminate.\nM16C/62P Group (M16C/62P , M16C/62PT) 3. Memory \nRev.2.41 Jan 10, 2006 Page 33 of 96\nREJ03B0001-02413. Memory\nFigure 3.1 is a Memory Map of the M16C/62P group.  Th e address space extends the 1M bytes from address 00000h to\nFFFFFh.\nThe internal ROM is allocated in a lo wer address direction beginning with address FFFFFh.  For example, a 64-Kbyte\ninternal ROM is allocated to the addresses from F0000h to FFFFFh.\nAs for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for\nstoring data.  In addition to storing da ta, 4-Kbyte space also can store programs.\nThe fixed interrupt vector table is allocated to the addres ses from FFFDCh to FFFFFh.  Therefore, store the start\naddress of each inte rrupt routine here.\nThe internal RAM is allocated in an upper address direction beginning with address 00400h.  For example, a 10-Kbyte\ninternal RAM is allocated to the addresses from 00400h to 02BFFh.  In addition to storing data, the internal RAM also\nstores the stack used when calling subroutines and when interrupts are generated.\nThe SRF is allocated to th e addresses from 00000h to 003FFh. Peripheral f unction control registers are located here.\nOf the SFR, any area which has no func tions allocated is reserved for futu re use and cannot be used by users.\nThe special page vector table is allocat ed to the addresses from FFE00h to FF FDBh. This vector is  used by the JMPS\nor JSRS instruction.  For details, refer to the M16C/60 and M16C/20 Series Software Manual .\nIn memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.\nUse M16C/62P (80-pin version) and M16C/62PT in single -chip mode.  The memory expansion and microprocessor\nmodes cannot be used\n.\nFigure 3.1 Memory Map00000h\nXXXXXh\nExternal area\nInternal ROM\n(program area) (5)SFR\nInternal RAM\nReserved area (1)\nReserved area  (2)FFFDCh\nNOTES:\n1. During memory expansion and microprocessor modes, can be used.\n2. In memory expansion mode, can be used.\n3. As for the flash memory version, 4-Kbyte space (block A) exists.\n4. Shown here is a memory map for the case where the PM10 bit in the PM1 register is “1”\nand the PM13 bit in the PM1 register is “1”.\n5. When using the masked ROM version, write nothing to internal ROM area.Undefined instruction\nOverflow\nBRK instruction\nAddress match\nSingle step\nWatchdog timer\nResetSpecial page\nvector table\nDBC\nNMI4 Kbytes 013FFh\n02BFFh017FFhAddress XXXXXh\n033FFh10 Kbytes5 Kbytes\n12 KbytesSize Address YYYYYh Size\nF0000h\nE8000hF4000h\n96 Kbytes48 Kbytes\n64 KbytesReserved area\nExternal area00400h\n10000h\n27000h\n28000h\n80000h\nYYYYYh\nFFFFFhE0000h\n256 Kbytes128 Kbytes\n192 Kbytes D0000h\n320 KbytesC0000h\n384 KbytesB0000h\nA0000h\n512 Kbytes 80000h063FFh053FFh\n07FFFh24 Kbytes20 Kbytes\n31 KbytesInternal RAM Internal ROM  (3)\n043FFh 16 KbytesFFE00h\nFFFFFhInternal ROM\n(data area) (3)\n0FFFFh0F000h\nM16C/62P Group (M16C/62P, M16C/62PT) 4.  Special Function Register (SFR) \nRev.2.41 Jan 10, 2006 Page 34 of 96\nREJ03B0001-02414. Special Function Register (SFR)\nSFR(Special Function Register) is the c ontrol register of peripheral functions. Tables 4.1 to 4.6 list the SFR\ninformation.\nNOTES:\n1. The blank areas are reserved and cannot be accessed by users.\n2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.\n3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.\n4. The WDC5 bit is “0” (cold start) immediately after power-on. I t can only be set to “1” in a program.\n5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.\n6. This register in M16C/62PT cannot be used.\nX : Nothing is mapped to this bitTable 4.1 SFR Information (1) (1)\nAddress Register Symbol After Reset\n0000h\n0001h\n0002h\n0003h\n0004h Processor Mode Register 0 (2) PM0 00000000b(CNVSS pin is “L”)\n00000011b(CNVSS pin is “H”)\n0005h Processor Mode Register 1 PM1 00001000b\n0006h System Clock Control Register 0 CM0 01001000b\n0007h System Clock Control Register 1 CM1 00100000b\n0008h Chip Select Control Register (6) CSR 00000001b\n0009h Address Match Interrupt Enable Register AIER XXXXXX00b\n000Ah Protect Register PRCR XX000000b\n000Bh Data Bank Register (6) DBR 00h\n000Ch Oscillation Stop Detection Register (3) CM2 0X000000b\n000Dh\n000Eh Watchdog Timer Start Register WDTS XXh\n000Fh Watchdog Timer Control Register WDC 00XXXXXXb (4)\n0010h Address Match Interrupt Register 0 RMAD0 00h\n0011h 00h\n0012h X0h\n0013h\n0014h Address Match Interrupt Register 1 RMAD1 00h\n0015h 00h\n0016h X0h\n0017h\n0018h\n0019h Voltage Detection Register 1 (5, 6) VCR1 00001000b\n001Ah Voltage Detection Register 2 (5, 6) VCR2 00h\n001Bh Chip Select Expansion Control Register (6) CSE 00h\n001Ch PLL Control Register 0 PLC0 0001X010b\n001Dh\n001Eh Processor Mode Register 2 PM2 XXX00000b\n001Fh Low Voltage Detection Interrupt Register (6) D4INT 00h\n0020h DMA0 Source Pointer SAR0 XXh\n0021h XXh\n0022h XXh\n0023h\n0024h DMA0 Destination Pointer DAR0 XXh\n0025h XXh\n0026h XXh\n0027h\n0028h DMA0 Transfer Counter TCR0 XXh\n0029h XXh\n002Ah\n002Bh\n002Ch DMA0 Control Register DM0CON 00000X00b\n002Dh\n002Eh\n002Fh\n0030h DMA1 Source Pointer SAR1 XXh\n0031h XXh\n0032h XXh\n0033h\n0034h DMA1 Destination Pointer DAR1 XXh\n0035h XXh\n0036h XXh\n0037h\n0038h DMA1 Transfer Counter TCR1 XXh\n0039h XXh\n003Ah\n003Bh\n003Ch DMA1 Control Register DM1CON 00000X00b\n003Dh\n003Eh\n003Fh\nM16C/62P Group (M16C/62P, M16C/62PT) 4.  Special Function Register (SFR) \nRev.2.41 Jan 10, 2006 Page 35 of 96\nREJ03B0001-0241NOTES:\n1. The blank areas are reserved an d cannot be accessed by users.\nX : Nothing is mapped to this bitTable 4.2 SFR Information (2) (1)\nAddress Register Symbol After Reset\n0040h\n0041h\n0042h\n0043h\n0044h INT3 Interrupt Control Register INT3IC XX00X000b\n0045h Timer B5 Interrupt Control Register TB5IC XXXXX000b\n0046h Timer B4 Interrupt Control Register, UART1 BU S Collision Detection Interrupt Control Register TB4IC, U1BCNIC XXXXX000b\n0047h Timer B3 Interrupt Control Register, UART0 BU S Collision Detection Interrupt Control Register TB3IC, U0BCNIC XXXXX000b\n0048h SI/O4 Interrupt Control Register, INT5 Interrupt Control Register S4IC, INT5IC XX00X000b\n0049h SI/O3 Interrupt Control Register, INT4 Interrupt Control Register S3IC, INT4IC XX00X000b\n004Ah UART2 Bus Collision Detection Interrupt Control Register BCNIC XXXXX000b\n004Bh DMA0 Interrupt Control Register DM0IC XXXXX000b\n004Ch DMA1 Interrupt Control Register DM1IC XXXXX000b\n004Dh Key Input Interrupt Control Register KUPIC XXXXX000b\n004Eh A/D Conversion Interrupt Control Register ADIC XXXXX000b\n004Fh UART2 Transmit Interrupt Control Register S2TIC XXXXX000b\n0050h UART2 Receive Interrupt Control Register S2RIC XXXXX000b\n0051h UART0 Transmit Interrupt Control Register S0TIC XXXXX000b\n0052h UART0 Receive Interrupt Control Register S0RIC XXXXX000b\n0053h UART1 Transmit Interrupt Control Register S1TIC XXXXX000b\n0054h UART1 Receive Interrupt Control Register S1RIC XXXXX000b\n0055h Timer A0 Interrupt Control Register TA0IC XXXXX000b\n0056h Timer A1 Interrupt Control Register TA1IC XXXXX000b\n0057h Timer A2 Interrupt Control Register TA2IC XXXXX000b\n0058h Timer A3 Interrupt Control Register TA3IC XXXXX000b\n0059h Timer A4 Interrupt Control Register TA4IC XXXXX000b\n005Ah Timer B0 Interrupt Control Register TB0IC XXXXX000b\n005Bh Timer B1 Interrupt Control Register TB1IC XXXXX000b\n005Ch Timer B2 Interrupt Control Register TB2IC XXXXX000b\n005Dh INT0 Interrupt Control Register INT0IC XX00X000b\n005Eh INT1 Interrupt Control Register INT1IC XX00X000b\n005Fh INT2 Interrupt Control Register INT2IC XX00X000b\n0060h\n0061h\n0062h\n0063h\n0064h\n0065h\n0066h\n0067h\n0068h\n0069h\n006Ah\n006Bh\n006Ch\n006Dh\n006Eh\n006Fh\n0070h\n0071h\n0072h\n0073h\n0074h\n0075h\n0076h\n0077h\n0078h\n0079h\n007Ah\n007Bh\n007Ch\n007Dh\n007Eh\n007Fh\nM16C/62P Group (M16C/62P, M16C/62PT) 4.  Special Function Register (SFR) \nRev.2.41 Jan 10, 2006 Page 36 of 96\nREJ03B0001-0241NOTES:\n1. The blank areas are reserved an d cannot be accessed by users.\n2. This register is included in the flash memory version.\nX : Nothing is mapped to this bitTable 4.3 SFR Information (3) (1)\nAddress Register Symbol After Reset\n0080h\n0081h\n0082h\n0083h\n0084h\n0085h\n0086h\n0087h\n  to\n01AFh\n01B0h\n01B1h\n01B2h\n01B3h\n01B4h Flash Identification Register (2) FIDR XXXXXX00b\n01B5h Flash Memory Control Register 1 (2) FMR1 0X00XX0Xb\n01B6h\n01B7h Flash Memory Control Register 0 (2) FMR0 00000001b\n01B8h Address Match Interrupt Register 2 RMAD2 00h\n01B9h 00h\n01BAh XXh\n01BBh Address Match Interrupt Enable Register 2 AIER2 XXXXXX00b\n01BCh Address Match Interrupt Register 3 RMAD3 00h\n01BDh 00h\n01BEh XXh\n01C0h\n  to\n024Fh\n0250h\n0251h\n0252h\n0253h\n0254h\n0255h\n0256h\n0257h\n0258h\n0259h\n025Ah\n025Bh\n025Ch\n025Dh\n025Eh Peripheral Clock Select Register PCLKR 00000011b\n025Fh\n0260h\n  to\n032Fh\n0330h\n0331h\n0332h\n0333h\n0334h\n0335h\n0336h\n0337h\n0338h\n0339h\n033Ah\n033Bh\n033Ch\n033Dh\n033Eh\n033Fh\nM16C/62P Group (M16C/62P, M16C/62PT) 4.  Special Function Register (SFR) \nRev.2.41 Jan 10, 2006 Page 37 of 96\nREJ03B0001-0241NOTES:\n1. The blank areas are reserved an d cannot be accessed by users.\nX : Nothing is mapped to this bitTable 4.4 SFR Information (4) (1)\nAddress Register Symbol After Reset\n0340h Timer B3, 4, 5 Count Start Flag TBSR 000XXXXXb\n0341h\n0342h Timer A1-1 Register TA11 XXh\n0343h XXh\n0344h Timer A2-1 Register TA21 XXh\n0345h XXh\n0346h Timer A4-1 Register TA41 XXh\n0347h XXh\n0348h Three-Phase PWM Control Register 0 INVC0 00h\n0349h Three-Phase PWM Control Register 1 INVC1 00h\n034Ah Three-Phase Output Buffer Register 0 IDB0 00h\n034Bh Three-Phase Output Buffer Register 1 IDB1 00h\n034Ch Dead Time Timer DTT XXh\n034Dh Timer B2 Interrupt Occurrence Frequency Set Counter ICTB2 XXh\n034Eh\n034Fh\n0350h Timer B3 Register TB3 XXh\n0351h XXh\n0352h Timer B4 Register TB4 XXh\n0353h XXh\n0354h Timer B5 Register TB5 XXh\n0355h XXh\n0356h\n0357h\n0358h\n0359h\n035Ah\n035Bh Timer B3 Mode Register TB3MR 00XX0000b\n035Ch Timer B4 Mode Register TB4MR 00XX0000b\n035Dh Timer B5 Mode Register TB5MR 00XX0000b\n035Eh Interrupt Factor Select Register 2 IFSR2A 00XXXXXXb\n035Fh Interrupt Factor Select Register IFSR 00h\n0360h SI/O3 Transmit/Receive Register S3TRR XXh\n0361h\n0362h SI/O3 Control Register S3C 01000000b\n0363h SI/O3 Bit Rate Generator S3BRG XXh\n0364h SI/O4 Transmit/Receive Register S4TRR XXh\n0365h\n0366h SI/O4 Control Register S4C 01000000b\n0367h SI/O4 Bit Rate Generator S4BRG XXh\n0368h\n0369h\n036Ah\n036Bh\n036Ch UART0 Special Mode Register 4 U0SMR4 00h\n036Dh UART0 Special Mode Register 3 U0SMR3 000X0X0Xb\n036Eh UART0 Special Mode Register 2 U0SMR2 X0000000b\n036Fh UART0 Special Mode Register U0SMR X0000000b\n0370h UART1 Special Mode Register 4 U1SMR4 00h\n0371h UART1 Special Mode Register 3 U1SMR3 000X0X0Xb\n0372h UART1 Special Mode Register 2 U1SMR2 X0000000b\n0373h UART1 Special Mode Register U1SMR X0000000b\n0374h UART2 Special Mode Register 4 U2SMR4 00h\n0375h UART2 Special Mode Register 3 U2SMR3 000X0X0Xb\n0376h UART2 Special Mode Register 2 U2SMR2 X0000000b\n0377h UART2 Special Mode Register U2SMR X0000000b\n0378h UART2 Transmit/Receive Mode Register U2MR 00h\n0379h UART2 Bit Rate Generator U2BRG XXh\n037Ah UART2 Transmit Buffer Register U2TB XXh\n037Bh XXh\n037Ch UART2 Transmit/Receive Control Register 0 U2C0 00001000b\n037Dh UART2 Transmit/Receive Control Register 1 U2C1 00000010b\n037Eh UART2 Receive Buffer Register U2RB XXh\n037Fh XXh\nM16C/62P Group (M16C/62P, M16C/62PT) 4.  Special Function Register (SFR) \nRev.2.41 Jan 10, 2006 Page 38 of 96\nREJ03B0001-0241NOTES:\n1. The blank areas are reserved an d cannot be accessed by users.\n2. Bit 5 in the Up-down flag is “0” by reset. However, The values in these bits when read are indeterminate.\nX : Nothing is mapped to this bitTable 4.5 SFR Information (5) (1)\nAddress Register Symbol After Reset\n0380h Count Start Flag TABSR 00h\n0381h Clock Prescaler Reset Fag CPSRF 0XXXXXXXb\n0382h One-Shot Start Flag ONSF 00h\n0383h Trigger Select Register TRGSR 00h\n0384h Up-Down Flag UDF 00h (2)\n0385h\n0386h Timer A0 Register TA0 XXh\n0387h XXh\n0388h Timer A1 Register TA1 XXh\n0389h XXh\n038Ah Timer A2 Register TA2 XXh\n038Bh XXh\n038Ch Timer A3 Register TA3 XXh\n038Dh XXh\n038Eh Timer A4 Register TA4 XXh\n038Fh XXh\n0390h Timer B0 Register TB0 XXh\n0391h XXh\n0392h Timer B1 Register TB1 XXh\n0393h XXh\n0394h Timer B2 Register TB2 XXh\n0395h XXh\n0396h Timer A0 Mode Register TA0MR 00h\n0397h Timer A1 Mode Register TA1MR 00h\n0398h Timer A2 Mode Register TA2MR 00h\n0399h Timer A3 Mode Register TA3MR 00h\n039Ah Timer A4 Mode Register TA4MR 00h\n039Bh Timer B0 Mode Register TB0MR 00XX0000b\n039Ch Timer B1 Mode Register TB1MR 00XX0000b\n039Dh Timer B2 Mode Register TB2MR 00XX0000b\n039Eh Timer B2 Special Mode Register TB2SC XXXXXX00b\n039Fh\n03A0h UART0 Transmit/Receive Mode Register U0MR 00h\n03A1h UART0 Bit Rate Generator U0BRG XXh\n03A2h UART0 Transmit Buffer Register U0TB XXh\n03A3h XXh\n03A4h UART0 Transmit/Receive Control Register 0 U0C0 00001000b\n03A5h UART0 Transmit/Receive Control Register 1 U0C1 00XX0010b\n03A6h UART0 Receive Buffer Register U0RB XXh\n03A7h XXh\n03A8h UART1 Transmit/Receive Mode Register U1MR 00h\n03A9h UART1 Bit Rate Generator U1BRG XXh\n03AAh UART1 Transmit Buffer Register U1TB XXh\n03ABh XXh\n03ACh UART1 Transmit/Receive Control Register 0 U1C0 00001000b\n03ADh UART1 Transmit/Receive Control Register 1 U1C1 00XX0010b\n03AEh UART1 Receive Buffer Register U1RB XXh\n03AFh XXh\n03B0h UART Transmit/Receive Control Register 2 UCON X0000000b\n03B1h\n03B2h\n03B3h\n03B4h\n03B5h\n03B6h\n03B7h\n03B8h DMA0 Request Factor Select Register DM0SL 00h\n03B9h\n03BAh DMA1 Request Factor Select Register DM1SL 00h\n03BBh\n03BCh CRC Data Register CRCD XXh\n03BDh XXh\n03BEh CRC Input Register CRCIN XXh\n03BFh\nM16C/62P Group (M16C/62P, M16C/62PT) 4.  Special Function Register (SFR) \nRev.2.41 Jan 10, 2006 Page 39 of 96\nREJ03B0001-0241NOTES:\n1. The blank areas are reserved an d cannot be accessed by users.\n2. At hardware reset 1 or hardware reset 2, the register is as follows:\n• “00000000b” where  “L” is inputted to the CNVSS pin\n• “00000010b” where  “H” is inputted to the CNVSS pin\nAt software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:\n• “00000000b” where the PM01 to PM00 bits in the PM0 register are “00b” (single-chip mode).\n• “00000010b” where the PM01 to PM00 bits in the PM0 register are  “01b” (memory expansion mode) or  “11b” (microprocessor mode) .\n3.  These registers do not exist in M16C/62P ( 80-pin version), and M16C/62PT (80-pin version).\nX : Nothing is mapped to this bitTable 4.6 SFR Information (6) (1)\nAddress Register Symbol After Reset\n03C0h A/D Register 0 AD0 XXh\n03C1h XXh\n03C2h A/D Register 1 AD1 XXh\n03C3h XXh\n03C4h A/D Register 2 AD2 XXh\n03C5h XXh\n03C6h A/D Register 3 AD3 XXh\n03C7h XXh\n03C8h A/D Register 4 AD4 XXh\n03C9h XXh\n03CAh A/D Register 5 AD5 XXh\n03CBh XXh\n03CCh A/D Register 6 AD6 XXh\n03CDh XXh\n03CEh A/D Register 7 AD7 XXh\n03CFh XXh\n03D0h\n03D1h\n03D2h\n03D3h\n03D4h A/D Control Register 2 ADCON2 00h\n03D5h\n03D6h A/D Control Register 0 ADCON0 00000XXXb\n03D7h A/D Control Register 1 ADCON1 00h\n03D8h D/A Register 0 DA0 00h\n03D9h\n03DAh D/A Register 1 DA1 00h\n03DBh\n03DCh D/A Control Register DACON 00h\n03DDh\n03DEh Port P14 Control Register (3) PC14 XX00XXXXb\n03DFh Pull-Up Control Register 3 (3) PUR3 00h\n03E0h Port P0 Register P0 XXh\n03E1h Port P1 Register P1 XXh\n03E2h Port P0 Direction Register PD0 00h\n03E3h Port P1 Direction Register PD1 00h\n03E4h Port P2 Register P2 XXh\n03E5h Port P3 Register P3 XXh\n03E6h Port P2 Direction Register PD2 00h\n03E7h Port P3 Direction Register PD3 00h\n03E8h Port P4 Register P4 XXh\n03E9h Port P5 Register P5 XXh\n03EAh Port P4 Direction Register PD4 00h\n03EBh Port P5 Direction Register PD5 00h\n03ECh Port P6 Register P6 XXh\n03EDh Port P7 Register P7 XXh\n03EEh Port P6 Direction Register PD6 00h\n03EFh Port P7 Direction Register PD7 00h\n03F0h Port P8 Register P8 XXh\n03F1h Port P9 Register P9 XXh\n03F2h Port P8 Direction Register PD8 00X00000b\n03F3h Port P9 Direction Register PD9 00h\n03F4h Port P10 Register P10 XXh\n03F5h Port P11 Register (3) P11 XXh\n03F6h Port P10 Direction Register PD10 00h\n03F7h Port P11 Direction Register (3) PD11 00h\n03F8h Port P12 Register (3) P12 XXh\n03F9h Port P13 Register (3) P13 XXh\n03FAh Port P12 Direction Register (3) PD12 00h\n03FBh Port P13 Direction Register (3) PD13 00h\n03FCh Pull-Up Control Register 0 PUR0 00h\n03FDh Pull-Up Control Register 1 PUR1 00000000b (2)\n00000010b (2)\n03FEh Pull-Up Control Register 2 PUR2 00h\n03FFh Port Control Register PCR 00h\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 40 of 96\nREJ03B0001-02415. Electrical Characteristics\n5.1 Electrical Charac teristics (M16C/62P)\nNOTES:\n1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in \n80-pin version.Table 5.1 Absolute Maximum Ratings\nSymbol Parameter Condition Rated Value Unit\nVCC1, VCC2 Supply Voltage V CC1=AV CC −0.3 to 6.5 V\nVCC2 Supply Voltage V CC2 −0.3 to V CC1+0.1 V\nAVCC Analog Supply Voltage V CC1=AV CC −0.3 to 6.5 V\nVI Input Voltage RESET , CNVSS, BYTE,\nP6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7,\nP9_0 to P9_7, P10_0 to P10_7,\nP11_0 to P11_7, P14_0, P14_1,\nVREF, XIN−0.3 to V CC1+0.3 (1) V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,\nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,\nP12_0 to P12_7, P13_0 to P13_7−0.3 to V CC2+0.3 (1) V\nP7_0, P7_1 −0.3 to 6.5 V\nVO Output Voltage P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4,\nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,\nP11_0 to P11_7, P14_0, P14_1,\nXOUT−0.3 to V CC1+0.3 (1) V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,\nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,\nP12_0 to P12_7, P13_0 to P13_7−0.3 to V CC2+0.3 (1) V\nP7_0, P7_1 −0.3 to 6.5 V\nPd Power Dissipation −40°C<T opr≤85°C 300 mW\nTopr Operating \nAmbient  \nTemperatureWhen the Microcomputer is Operating\n  −20 to 85 / −40 to 85 °C\nFlash Program Erase 0 to 60\nTstg Storage Temperature −65 to 150 °C\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 41 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1 =  V CC2 = 2.7 to 5.5V at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified.\n2. The Average Output Current is the mean value within 100ms.\n3. The total I OL(peak)  for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80mA max. The total I OL(peak)  \nfor ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total I OH(peak)  for ports P0, P1, and P2 \nmust be −40mA max. The total I OH(peak)  for ports P3, P4, P5, P12, and P13 must be −40mA max. The total I OH(peak)  for ports \nP6, P7, and P8_0 to P8_4 must be −40mA max. The total I OH(peak)  for ports P8_6, P8_7, P9, P10, P14_0, and P14_1 must be \n−40mA max. Set Average Output Current to 1/2 of peak. The total I OH(peak)  for ports P8_6, P8_7, P9 , P10, P11, P14_0, and \nP14_1 must be −40mA max. \nAs for 80-pin version, the total I OL(peak)  for all ports and I OH(peak)  must be 80mA. max. due to one V CC and one V SS.\n4. There is no external connections for port P1_0 to P1_7,  P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.Table 5.2 Recommended Operating Conditions (1) (1)\nSymbol ParameterStandardUnitMin. Typ. Max.\nVCC1, VCC2 Supply Voltage (V CC1 ≥ VCC2) 2.7 5.0 5.5 V\nAVCC Analog Supply Voltage V CC1 V\nVSS Supply Voltage 0V\nAVSS Analog Supply Voltage 0 V\nVIH HIGH Input \nVoltageP3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_70.8V CC2 VCC2 V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0\n(during single-chip mode)0.8V CC2 VCC2 V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0\n(data input during memory expansion and microprocessor mode)0.5V CC2 VCC2 V\nP6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, \nP10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,\nXIN, RESET , CNVSS, BYTE0.8V CC1 VCC1 V\nP7_0, P7_1 0.8V CC1 6.5 V\nVIL LOW Input \nVoltageP3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_700 . 2 V CC2 V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0\n(during single-chip mode)00 . 2 V CC2 V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0\n(data input during memory expansion and microprocessor mode)00 . 1 6 V CC2 V\nP6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, \nP10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,\nXIN, RESET , CNVSS, BYTE00 . 2 V CC V\nIOH(peak) HIGH Peak \nOutput CurrentP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1−10.0 mA\nIOH(avg) HIGH Average \nOutput CurrentP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1−5.0 mA\nIOL(peak) LOW Peak \nOutput CurrentP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_110.0 mA\nIOL(avg) LOW Average \nOutput CurrentP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_15.0 mA\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 42 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1 =  V CC2 = 2.7 to 5.5V at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified.\n2. Relationship between main clock os cillation frequency, and supply voltage.Table 5.3 Recommended Operating Conditions (2) (1)\nSymbol ParameterStandardUnitMin. Typ. Max.\nf(XIN) Main Clock Input Oscillation Frequency (2) VCC1=3.0V to 5.5V 01 6 M H z\nVCC1=2.7V to 3.0V 0 20×V CC1\n−44MHz\nf(XCIN) Sub-Clock Oscillation Frequency 32.768 50 kHz\nf(Ring) On-chip Oscillation Frequency 0.5 1 2 MHz\nf(PLL) PLL Clock Os cillation Frequency (2) VCC1=3.0V to 5.5V 10 24 MHz\nVCC1=2.7V to 3.0V 10 46.67×V CC1\n−116MHz\nf(BCLK) CPU Operation Clock 0 24 MHz\ntSU(PLL) PLL Frequency Synthesizer Stabilization \nWait TimeVCC1=5.5V 20 ms\nVCC1=3.0V 50 ms\nMain clock input oscillation frequency\n16.0\n0.0f(XIN) operating maximum frequency [MHz]\nVCC1[V] (main clock: no division)5.5 3.010.0\n2.720 x V CC1-44MHzPLL clock oscillation frequency\n24.0\n0.0f(PLL) operating maximum frequency [MHz]\nVCC1[V] (PLL clock oscillation)5.510.0\n2.7 3.046.67 x V CC1-116MHz\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 43 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=AV CC=VREF=3.3 to 5.5V, V SS=AV SS=0V at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified.\n2. If V CC1 > V CC2, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins. \n3.φAD frequency must be 12 MHz or le ss.  And divide the fAD if V CC1 is less than  4.0V, and φAD frequency into 10 MHz or less.\n4. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 3.\nWhen sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 3.Table 5.4 A/D Conversion Characteristics (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\n− Resolution V REF=VCC1 10 Bits\nINL Integral Non-Linearity \nError10bit V REF=\nVCC1=\n5VAN0 to AN7 input, \nAN0_0 to AN0_7 input, \nAN2_0 to AN2_7 input, \nANEX0, ANEX1 input±3 LSB\nExternal operation amp \nconnection mode±7 LSB\nVREF=\nVCC1=\n3.3VAN0 to AN7 input, \nAN0_0 to AN0_7 input, \nAN2_0 to AN2_7 input, \nANEX0, ANEX1 input±5 LSB\nExternal operation amp \nconnection mode±7 LSB\n8bit V REF=VCC1=5V, 3.3V ±2 LSB\n− Absolute Accuracy 10bit V REF=\nVCC1=\n5VAN0 to AN7 input, \nAN0_0 to AN0_7 input, \nAN2_0 to AN2_7 input, \nANEX0, ANEX1 input±3 LSB\nExternal operation amp \nconnection mode±7 LSB\nVREF=\nVCC1\n=3.3VAN0 to AN7 input, \nAN0_0 to AN0_7 input, \nAN2_0 to AN2_7 input, \nANEX0, ANEX1 input±5 LSB\nExternal operation amp \nconnection mode±7 LSB\n8bit V REF=VCC1=5V, 3.3V ±2 LSB\n− Tolerance Level Impedance 3 k Ω\nDNL Differential Non-Linearity Error ±1 LSB\n− Offset Error ±3 LSB\n− Gain Error ±3 LSB\nRLADDER Ladder Resistance V REF=VCC1 10 40 k Ω\ntCONV 10-bit Conversion Time, Sample & Hold  \nAvailableVREF=VCC1=5V, φAD=12MHz 2.75 µs\ntCONV 8-bit Conversion Time, Sample & Hold \nAvailableVREF=VCC1=5V, φAD=12MHz 2.33 µs\ntSAMP Sampling Time 0.25 µs\nVREF Reference Voltage 2.0 V CC1 V\nVIA Analog Input Voltage 0 V REF V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 44 of 96\nREJ03B0001-0241NOTES:\n1.Referenced to V CC1=VREF=3.3 to 5.5V, V SS=AV SS=0V at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified.\n2. This applies when using one D/A converter, with the D/A r egister for the unused D/A converter set to “00h”. The resistor \nladder of the A/D converter is not included. Also, when D/A register contents are not “00h”, the I VREF will flow even if Vref id \ndisconnected by the A/ D control register.Table 5.5 D/A Conversion Characteristics (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\n− Resolution 8B i t s\n− Absolute Accuracy 1.0 %\ntSU Setup Time 3 µs\nRO Output Resistance 4 10 20 k Ω\nIVREF Reference Power Supply Input Current (NOTE 2) 1.5 mA\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 45 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (D3, D5, U3, U5) unless otherwise specified.\n2. n denotes the number of block erases.\n3. Program and Erase Endurance refers to the num ber of times a block erase can be performed.\nIf the program and erase endurance is n (n=100, 1, 000, or 10,000), each bloc k can be erased n times.\nFor example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as  \none program and erase endurance. Data cannot be written to t he same address more than once without erasing the block. \n(Rewrite prohibited)\n4. Maximum number of E/W cycles for which operation is guaranteed.\n5. Topr = -40 to 85 °C (D3, D7, U3, U7) / -20 to 85 °C (D5, D9, U5, U9).\n6. Referenced to V CC1 = 4.5 to 5.5V, 3.0 to 3.6V at T opr = -40 to 85 °C (D7, U7) / -20 to 85 °C (D9, U9) unless otherwise  specified.\n7. Table 5.7 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.6.\n8. To reduce the number of program and erase endurance when wo rking with systems requiring numerous rewrites, write to \nunused word addresses within the block instead of rewrite. Erase block only after all possi ble addresses are used. For \nexample, an 8-word program can be written 256 times maximum before erase becomes necessary.\nMaintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the \ntotal number of times erasure is used.\n9. Should erase error occur during block erase, attempt to ex ecute clear status register command, then block erase command \nat least three times until erase error disappears.\n10. Set the PM17 bit in the PM1 register to “1” (wait state) when executing more than 100 time s rewrites (D7, D9, U7 and U9).\n11. Customers desiring E/W failure rate information shoul d contact their Renesas tec hnical support representative.Table 5.6 Flash Memory Version Electrical Characteristics (1) for 100 cycle products (D3, D5, U3, \nU5)\nSymbol ParameterStandardUnitMin. Typ. Max.\n− Program and Erase Endurance (3) 100 cycle\n− Word Program Time (V CC1=5.0V ) 25 200 µs\n− Lock Bit Program Time 25 200 µs\n− Block Erase Time\n(VCC1=5.0V )4-Kbyte block 0.3 4 s\n− 8-Kbyte block 0.3 4 s\n− 32-Kbyte block 0.5 4 s\n− 64-Kbyte block 0.8 4 s\n− Erase All Unlocked Blocks Time (2) 4×n s\ntPS Flash Memory Circuit Stabilization Wait Time 15 µs\n− Data Hold Time (5) 10 year\nTable 5.7 Flash Memory Versi on Electrical Characteristics (6) for 10,000 cycle products (D7, D9, \nU7, U9) (Block A and Block 1 (7))\nSymbol ParameterStandardUnitMin. Typ. Max.\n− Program and Erase Endurance (3, 8, 9) 10,000 (4) cycle\n− Word Program Time (V CC1=5.0V ) 25 µs\n− Lock Bit Program Time 25 µs\n− Block Erase Time\n(VCC1=5.0V )4-Kbyte block 0.3 s\ntPS Flash Memory Circuit Stabilization Wait Time 15 µs\n− Data Hold Time (5) 10 year\nTable 5.8 Flash Memory Version Program / Erase Voltage and Read Operation Voltage \nCharacteristics (at T opr = 0 to 60 °C(D3, D5, U3, U5), T opr = -40 to 85 °C(D7, U7) / T opr = \n-20 to 85 °C(D9, U9))\nFlash Program, Erase Voltage Flash Read Operation Voltage\nVCC1 = 3.3 V ± 0.3 V or 5.0 V ± 0.5 V V CC1=2.7 to 5.5 V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 46 of 96\nREJ03B0001-0241NOTES:\n1. V det4 > V det3.\n2. Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection  \nvoltage, the microcomputer operates with f(BCLK) ≤ 10MHz.\n3. V det3r > V det3 is not guaranteed.\n4. The voltage detection circuit is desi gned to use when VCC1 is set to 5V.\nNOTES:\n1. When V CC1 = 5V.Table 5.9 Low Voltage Detection Circuit Electrical Characteristics \nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nVdet4 Low Voltage Detection Voltage (1) VCC1=0.8V to 5.5V 3.3 3.8 4.4 V\nVdet3 Reset Level Detection Voltage (1, 2) 2.2 2.8 3.6 V\nVdet4-Vdet3 Electric potential diffe rence of Low Voltage \nDetection and Reset Level Detection0.3 V\nVdet3s Low Voltage Reset Retention Voltage 0.8 V\nVdet3r Low Voltage Reset Release Voltage (3) 2.2 2.9 4.0 V\nTable 5.10 Power Supply Circuit Timing Characteristics\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\ntd(P-R) Time for Internal Power Supply Stabilization \nDuring Powering-OnVCC1=2.7V to 5.5V 2 ms\ntd(R-S) STOP Release Time 150 µs\ntd(W-S) Low Power Dissipation Mode Wait Mode \nRelease Time150 µs\ntd(S-R) Brown-out Detection Reset (Hardware Reset 2) \nRelease Wait TimeVCC1=Vdet3r to 5.5V 6 (1) 20 ms\ntd(E-A) Low Voltage Detection Circuit Operation Start \nTimeVCC1=2.7V to 5.5V 20 µs\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 47 of 96\nREJ03B0001-0241Figure 5.1 Power Supply Circuit Timing Diagramtd(P-R)VCC1\nCPU clocktd(P-R)\nTime for Internal Power\nSupply Stabilization During\nPowering-On\nInterrupt for\n(a) Stop mode release\nor\n(b) Wait mode release\nCPU clock\ntd(R-S)(a)\n(b)td(W-S)td(R-S)\nSTOP Release Time\ntd(W-S)\nLow Power Dissipation Mode\nWait Mode Release Time\ntd(S-R)Vdet3r\nVCC1\nCPU clocktd(S-R)\nLow Voltage Detection\nReset (Hardware Reset 2)\nRelease Wait Time\nVC26, VC27\ntd(E-A)td(E-A)\nLow Voltage Detection Circuit\nOperation Start Time\nStop OperateRecommended\noperation voltage\nLow Voltage\nDetection Circuit\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 48 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nNOTES:\n1. Referenced to V CC1=VCC2=4.2 to 5.5V, V SS = 0V at T opr = −20 to 85 °C / −40 to 85 °C, f(BCLK)=24MHz unless otherwise \nspecified.\n2. Where the product is used at V CC1 = 5 V and V CC2 = 3 V, refer to the 3 V version value for the pin specified value on V CC2 port \nside.\n3. There is no external connections for port P1_0 to P1_7,  P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.Table 5.11 Electrical Characteristics (1) (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nVOH HIGH \nOutput \nVoltage (3)P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOH=−5mA\nVCC1−2.0 V CC1\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOH=−5mA (2)\nVCC2−2.0 V CC2\nVOH HIGH \nOutput \nVoltage (3)P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1OH=−200µA\nVCC1−0.3 V CC1\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOH=−200µA (2)\nVCC2−0.3 V CC2\nVOH HIGH Output Voltage     XOUT HIGHPOWER I OH=−1mA VCC1−2.0 V CC1VLOWPOWER I OH=−0.5mA VCC1−2.0 V CC1\nHIGH Output Voltage     XCOUT HIGHPOWER With no load applied 2.5VLOWPOWER With no load applied 1.6\nVOL LOW \nOutput \nVoltage (3)P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOL=5mA\n2.0\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOL=5mA (2)\n2.0\nVOL LOW \nOutput \nVoltage (3)P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOL=200 µA\n0.45\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOL=200 µA (2)\n0.45\nVOL LOW Output Voltage     XOUT HIGHPOWER I OL=1mA 2.0VLOWPOWER I OL=0.5mA 2.0\nLOW Output Voltage     XCOUT HIGHPOWER With no load applied 0VLOWPOWER With no load applied 0\nVT+-VT- Hysteresis HOLD , RDY , TA0IN to TA4IN, TB0IN to TB5IN, \nINT0  to INT5 , NMI , ADTRG , CTS0  to CTS2 , CLK0 to CLK4, \nTA0OUT to TA4OUT, KI0  to KI3 , RXD0 to RXD2, \nSCL0 to SCL2, SDA0 to SDA2, SIN3, SIN40.2 1.0 V\nVT+-VT- Hysteresis RESET 0.2 2.5 V\nIIH HIGH Input \nCurrent (3)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7,   P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_7,  P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, \nP14_0, P14_1, XIN, RESET , CNVSS, BYTEVI=5V\n5.0 µA\nIIL LOW Input \nCurrent (3)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7,  P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7,P12_0 to P12_7, P13_0 to P13_7,\n P14_0, P14_1, XIN, RESET , CNVSS, BYTEVI=0V\n−5.0 µA\nRPULLUP Pull-Up\nResistance \n(3)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, \nP8_0 to P8_4, P8_6, P8_7,  P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7,P12_0 to P12_7, P13_0 to P13_7,\nP14_0, P14_1VI=0V\n30 50 170 k Ω\nRfXIN Feedback Resistance   XIN 1.5 M Ω\nRfXCIN Feedback Resistance   XCIN 15 M Ω\nVRAM RAM Retention Voltage At stop mode 2.0 V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 49 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=VCC2=4.2 to 5.5V, V SS = 0V at T opr = −20 to 85 °C / −40 to 85 °C, f(BCLK)=24MHz unless otherwise \nspecified.\n2. With one timer operated using fC32.\n3. This indicates the memory in whic h the program to be executed exists.\n4. I det is dissipation current when the following bi t is set to “1” (detection circuit enabled).\nIdet4: VC27 bit in the VCR2 register\nIdet3: VC26 bit in the VCR2 registerTable 5.12 Electrical Characteristics (2) (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nICC Power Supply Current\n(VCC1=VCC2=4.0V to 5.5V)In single-chip \nmode, the output \npins are open and \nother pins are V SSMask ROM f(BCLK)=24MHz\nNo division, PLL operation14 20 mA\nNo division, \nOn-chip oscillation1m A\nFlash \nMemoryf(BCLK)=24MHz, \nNo division, PLL operation18 27 mA\nNo division, \nOn-chip oscillation1.8 mA\nFlash Memory \nProgramf(BCLK)=10MHz, \nVCC1=5.0V 15 mA\nFlash Memory \nErasef(BCLK)=10MHz, \nVCC1=5.0V 25 mA\nMask ROM f(XCIN)=32kHz\nLow power dissipation \nmode, ROM (3)25 µA\nFlash Memory f(BCLK)=32kHz\nLow power dissipation \nmode, RAM (3)25 µA\nf(BCLK)=32kHz\nLow power dissipation \nmode, Flash Memory (3)420 µA\nOn-chip oscillation, \nWait mode50 µA\nMask ROM\nFlash Memoryf(BCLK)=32kHz\nWait mode (2), \nOscillation capability High7.5 µA\nf(BCLK)=32kHz\nWait mode (2), \nOscillation capability Low2.0 µA\nStop mode\n Topr =25 °C0.8 3.0 µA\nIdet4 Low Voltage Detection Dissipation Current (4) 0.7 4 µA\nIdet3 Reset Area Detection Dissipation Current (4) 1.2 8 µA\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 50 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nTiming Requirements\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. The condition is V CC1=VCC2=3.0 to 5.0V.\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\n2. Calculated according to the BCLK frequency as follows:\nn is ”2” for 1-wait setting, “3” for 2- wait setting and “4” for 3-wait setting.\n3. Calculated according to the BCLK frequency as follows:\nn is “2” for 2-wait setting, “3” for 3-wait setting.Table 5.13 External Clock Input (XIN input) (1)\nSymbol ParameterStandardUnitMin. Max.\ntc External Clock Input  Cycle Time 62.5 ns\ntw(H) External Clock Input HIGH Pulse Width 25 ns\ntw(L) External Clock Input LOW Pulse Width 25 ns\ntr External Clock Rise Time 15 ns\ntf External Clock Fall Time 15 ns\nTable 5.14 Memory Expansion Mode and Microprocessor Mode\nSymbol ParameterStandardUnitMin. Max.\ntac1(RD-DB) Data Input Access Time (for setting with no wait) (NOTE 1) ns\ntac2(RD-DB) Data Input Access Time (for setting with wait) (NOTE 2) ns\ntac3(RD-DB) Data Input Access Time (when accessing multiplex bus area) (NOTE 3) ns\ntsu(DB-RD) Data Input Setup Time 40 ns\ntsu(RDY-BCLK) RDY  Input Setup Time 30 ns\ntsu(HOLD-BCLK) HOLD  Input Setup Time 40 ns\nth(RD-DB) Data Input Hold Time 0 ns\nth(BCLK-RDY) RDY  Input Hold Time 0 ns\nth(BCLK-HOLD) HOLD  Input Hold Time 0 ns\n0.5x109\nfB C L K()----------------------- -4 5 n s [] –\nn0 . 5–() x109\nfB C L K()------------------------------------ -4 5 n s [] –\nn0 . 5–() x109\nfB C L K()------------------------------------ -4 5 n s [] –\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 51 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nTiming Requirements\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nTable 5.15 Timer A Input (Counter Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 100 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 40 ns\ntw(TAL) TAiIN Input LOW Pulse Width 40 ns\nTable 5.16 Timer A Input (Gating Input in Timer Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 400 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 200 ns\ntw(TAL) TAiIN Input LOW Pulse Width 200 ns\nTable 5.17 Timer A Input (External Trigger Input in One-shot Timer Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 200 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 100 ns\ntw(TAL) TAiIN Input LOW Pulse Width 100 ns\nTable 5.18 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)\nSymbol ParameterStandardUnitMin. Max.\ntw(TAH) TAiIN Input HIGH Pulse Width 100 ns\ntw(TAL) TAiIN Input LOW Pulse Width 100 ns\nTable 5.19 Timer A Input (Counter Increment/ Decrement Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(UP) TAiOUT Input Cycle Time 2000 ns\ntw(UPH) TAiOUT Input HIGH Pulse Width 1000 ns\ntw(UPL) TAiOUT Input LOW Pulse Width 1000 ns\ntsu(UP-TIN) TAiOUT Input Setup Time 400 ns\nth(TIN-UP) TAiOUT Input Hold Time 400 ns\nTable 5.20 Timer A Input (Two-phase Pulse Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 800 ns\ntsu(TAIN-TAOUT) TAiOUT Input Setup Time 200 ns\ntsu(TAOUT-TAIN) TAiIN Input Setup Time 200 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 52 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nTiming Requirements\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nTable 5.21 Timer B Input (Counter Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time (counted on one edge) 100 ns\ntw(TBH) TBiIN Input HIGH Pulse Width (counted on one edge) 40 ns\ntw(TBL) TBiIN Input LOW Pulse Width (counted on one edge) 40 ns\ntc(TB) TBiIN Input Cycle Time (counted on both edges) 200 ns\ntw(TBH) TBiIN Input HIGH Pulse Width (counted on both edges) 80 ns\ntw(TBL) TBiIN Input LOW Pulse Width (counted on both edges) 80 ns\nTable 5.22 Timer B Input (Pulse Period Measurement Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time 400 ns\ntw(TBH) TBiIN Input HIGH Pulse Width 200 ns\ntw(TBL) TBiIN Input LOW Pulse Width 200 ns\nTable 5.23 Timer B Input (Pulse Width Measurement Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time 400 ns\ntw(TBH) TBiIN Input HIGH Pulse Width 200 ns\ntw(TBL) TBiIN Input LOW Pulse Width 200 ns\nTable 5.24 A/D Trigger Input\nSymbol ParameterStandardUnitMin. Max.\ntc(AD) ADTRG  Input Cycle Time 1000 ns\ntw(ADL) ADTRG  input LOW Pulse Width 125 ns\nTable 5.25 Serial Interface\nSymbol ParameterStandardUnitMin. Max.\ntc(CK) CLKi Input Cycle Time 200 ns\ntw(CKH) CLKi Input HIGH Pulse Width 100 ns\ntw(CKL) CLKi Input LOW Pulse Width 100 ns\ntd(C-Q) TXDi Output Delay Time 80 ns\nth(C-Q) TXDi Hold Time 0 ns\ntsu(D-C) RXDi Input Setup Time 70 ns\nth(C-D) RXDi Input Hold Time 90 ns\nTable 5.26 External Interrupt INTi  Input\nSymbol ParameterStandardUnitMin. Max.\ntw(INH) INTi Input HIGH Pulse Width 250 ns\ntw(INL) INTi Input LOW Pulse Width 250 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 53 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nSwitching Characteristics\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\nf(BCLK) is 12.5MHz or less.\n2. Calculated according to the BCLK frequency as follows:\n3. This standard value shows the timing when the output is off, and \ndoes not show hold time of data bus.\nHold time of data bus varies with capacitor volume and pull-up \n(pull-down) resistance value.\nHold time of data bus is expressed in\nt = −CR X ln (1 −VOL / VCC2)\nby a circuit of the right figure.\nFor example, when V OL = 0.2V CC2, C = 30pF, R = 1k Ω, hold time \nof output ”L” level is\nt = −30pF X 1k Ω X In(1 −0.2V CC2 / VCC2)\n= 6.7ns.\nFigure 5.2 Ports P0 to P14 Measurement CircuitTable 5.27 Memory Expansion and Micropro cessor Modes (for setting with no wait)\nSymbol ParameterStandardUnitMin. Max.\ntd(BCLK-AD) Address Output Delay Time\nSee \nFigure 5.225 ns\nth(BCLK-AD) Address Output Hold Time (in relation to BCLK) 4 ns\nth(RD-AD) Address Output Hold Time (in relation to RD) 0 ns\nth(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 2) ns\ntd(BCLK-CS) Chip Select Output Delay Time 25 ns\nth(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 4 ns\ntd(BCLK-ALE) ALE Signal Output Delay Time 15 ns\nth(BCLK-ALE) ALE Signal Output Hold Time −4n s\ntd(BCLK-RD) RD Signal Output Delay Time 25 ns\nth(BCLK-RD) RD Signal Output Hold Time 0 ns\ntd(BCLK-WR) WR Signal Output Delay Time 25 ns\nth(BCLK-WR) WR Signal Output Hold Time 0 ns\ntd(BCLK-DB) Data Output Delay Time (in relation to BCLK) 40 ns\nth(BCLK-DB) Data Output Hold Time (in relation to BCLK) (3) 4n s\ntd(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 1) ns\nth(WR-DB) Data Output Hold Time (in relation to WR) (3) (NOTE 2) ns\ntd(BCLK-HLDA) HLDA Output Delay Time 40 ns\n0.5x109\nfB C L K()----------------------- -4 0 n s [] –\n0.5x109\nfB C L K()----------------------- -1 0 n s [] –\nDBiR\nC\nP6\nP7\nP8\nP10P9P0\nP1\nP2\nP3\nP4\nP530pF\nP11\nP12\nP13\nP14\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 54 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nSwitching Characteristics\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\n2. Calculated according to the BCLK frequency as follows:\n3. This standard value shows the timing when the output is off, and \ndoes not show hold time of data bus.\nHold time of data bus varies with capacitor volume and pull-up \n(pull-down) resistance value.\nHold time of data bus is expressed in\nt = −CR X ln (1 −VOL / VCC2)\nby a circuit of the right figure.\nFor example, when V OL = 0.2V CC2, C = 30pF, R = 1k Ω, hold time \nof output ”L” level is\nt = −30pF X 1k Ω X In(1 −0.2V CC2 / VCC2)\n= 6.7ns.Table 5.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external \narea access)\nSymbol ParameterStandardUnitMin. Max.\ntd(BCLK-AD) Address Output Delay Time\nSee \nFigure 5.225 ns\nth(BCLK-AD) Address Output Hold Time (in relation to BCLK) 4 ns\nth(RD-AD) Address Output Hold Time (in relation to RD) 0 ns\nth(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 2) ns\ntd(BCLK-CS) Chip Select Output Delay Time 25 ns\nth(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 4 ns\ntd(BCLK-ALE) ALE Signal Output Delay Time 15 ns\nth(BCLK-ALE) ALE Signal Output Hold Time -4 ns\ntd(BCLK-RD) RD Signal Output Delay Time 25 ns\nth(BCLK-RD) RD Signal Output Hold Time 0 ns\ntd(BCLK-WR) WR Signal Output Delay Time 25 ns\nth(BCLK-WR) WR Signal Output Hold Time 0 ns\ntd(BCLK-DB) Data Output Delay Time (in relation to BCLK) 40 ns\nth(BCLK-DB) Data Output Hold Time (in relation to BCLK) (3) 4n s\ntd(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 1) ns\nth(WR-DB) Data Output Hold Time (in relation to WR)(3) (NOTE 2) ns\ntd(BCLK-HLDA) HLDA Output Delay Time 40 ns\nn0 . 5–() x109\nfB C L K()------------------------------------ 4 0 n s [] –\n0.5x109\nfB C L K()----------------------- -1 0 n s [] –\nDBiR\nCn is “1” for 1-wait setting, “2” for 2-wait setting \nand “3” for 3-wait setting.\n(BCLK) is 12.5MHz or less.\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 55 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nSwitching Characteristics\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\n2. Calculated according to the BCLK frequency as follows:\nn is “2” for 2-wait setting, “3” for 3-wait setting.\n3. Calculated according to the BCLK frequency as follows:\n4. Calculated according to the BCLK frequency as follows:Table 5.29 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area \naccess and multiplex bus selection)\nSymbol ParameterStandardUnitMin. Max.\ntd(BCLK-AD) Address Output Delay Time\nSee \nFigure 5.225 ns\nth(BCLK-AD) Address Output Hold Time (in relation to BCLK) 4 ns\nth(RD-AD) Address Output Hold Time (in relation to RD) (NOTE 1) ns\nth(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 1) ns\ntd(BCLK-CS) Chip Select Output Delay Time 25 ns\nth(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 4 ns\nth(RD-CS) Chip Select Output Hold Time (in relation to RD) (NOTE 1) ns\nth(WR-CS) Chip Select Output Hold Time (in relation to WR) (NOTE 1) ns\ntd(BCLK-RD) RD Signal Output Delay Time 25 ns\nth(BCLK-RD) RD Signal Output Hold Time 0 ns\ntd(BCLK-WR) WR Signal Output Delay Time 25 ns\nth(BCLK-WR) WR Signal Output Hold Time 0 ns\ntd(BCLK-DB) Data Output Delay Time (in relation to BCLK) 40 ns\nth(BCLK-DB) Data Output Hold Time (in relation to BCLK) 4 ns\ntd(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 2) ns\nth(WR-DB) Data Output Hold Time (in relation to WR) (NOTE 1) ns\ntd(BCLK-HLDA) HLDA Output Delay Time 40 ns\ntd(BCLK-ALE) ALE Signal Output Delay Time (in relation to BCLK) 15 ns\nth(BCLK-ALE) ALE Signal Output Hold Time (in relation to BCLK) −4n s\ntd(AD-ALE) ALE Signal Output Delay Time (in relation to Address) (NOTE 3) ns\nth(AD-ALE) ALE Signal Output Hold Time (i n relation to Address) (NOTE 4) ns\ntd(AD-RD) RD Signal Output Delay From the End of Address 0 ns\ntd(AD-WR) WR Signal Output Delay From the End of Address 0 ns\ntdz(RD-AD) Address Output Floating Start Time 8 ns\n0.5x109\nfB C L K()----------------------- -1 0 n s [] –\nn0 . 5–() x109\nfB C L K()------------------------------------ 4 0 n s [] –\n0.5x109\nfB C L K()----------------------- -2 5 n s [] –\n0.5x109\nfB C L K()----------------------- -1 5 n s [] –\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 56 of 96\nREJ03B0001-0241Figure 5.3 Timing Diagram (1)TAiIN input\nTAiOUT input\nDuring event counter mode\nTBiIN input\nADTRG inputtc(TA)\ntw(TAH)\ntw(TAL)\ntc(UP)\ntw(UPH)\ntw(UPL)\ntc(TB)\ntw(TBH)\ntw(TBL)\ntc(AD)\ntw(ADL)th(TIN-UP) tsu(UP-TIN)TAiIN input\n(When count  on fa lling\nedge is selected)\nTAiIN input\n(When count on rising\nedge is selected)TAiOUT input\n(Up/down input)\nTAiIN inputTwo-phase pulse input in\nevent counter modetc(TA)\ntsu(TAIN-TAOUT)\ntsu(TAOUT-TAIN)tsu(TAIN-TAOUT)\ntsu(TAOUT-TAIN)\nTAiOUT inputXIN input\ntw(H) tw(L) trtf\ntcVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 57 of 96\nREJ03B0001-0241Figure 5.4 Timing Diagram (2)tsu(D-C)CLK i\nTXDi\nRXDitc(CK)\ntw(CKH)\ntw(CKL)\ntw(INL)\ntw(INH)INTi inputtd(C-Q)th(C-D)th(C-Q)VCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 58 of 96\nREJ03B0001-0241Figure 5.5 Timing Diagram (3)Memory Expansion Mo de, Microprocessor Mode\n(Effective for setting with wait )\nBCLK\nHOLD input\nHLDA input\n· Measuring conditions :\n· VCC1=VCC2=5V\n· Input timing voltage : Determined with V IL=1.0V, V IH=4.0V\n· Output timing voltage : Determined with V OL=2.5V, V OH=2.5VP0, P1, P2,\nP3, P4,\nP5_0 to P5_2\n(1)(Common to setting with wait and setting without wait )\nNOTES:\n1. These pins are set to high-impedance regardless of the input level of the\nBYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register.th(BCLK −HOLD) tsu(HOLD −BCLK)\ntd(BCLK −HLDA) td(BCLK −HLDA)\nHi−ZRDY input\ntsu(RDY −BCLK) th(BCLK −RDY)RDBCLK\n(Separate bus)\n(Multiplexed bus)WR, WRL, WRH\nRD(Separate bus)\nWR, WRL, WRH(Multiplexed bus)VCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 59 of 96\nREJ03B0001-0241Figure 5.6 Timing Diagram (4)BCLK\nCSitd(BCLK-CS)\n25ns.max\nADi25ns.max\nALE25ns.max -4ns.min\nRD25ns.maxth(BCLK-RD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\nHi-ZDBi\nth(RD-DB)\n0ns.min0ns.minth(RD-AD)BHEtcycRead timing\ntd(BCLK-AD)\ntd(BCLK-ALE) th(BCLK-ALE)\ntsu(DB-RD)td(BCLK-RD)\n40ns.mintac1(RD-DB)Memory Expansion Mode, Microprocessor Mode\n(For setting with no wait )\nMeasuring conditions\n · VCC1=VCC2=5V\n · Input timing voltage : V IL=0.8V, V IH=2.0V\n · Output timing voltage : V OL=0.4V, V OH=2.4VWR, WRL,\nWRH25ns.maxth(BCLK-WR)\n0ns.minBCLK\nCSitd(BCLK-CS)\n25ns.max\nADitd(BCLK-AD)\n25ns.max\nALE25ns.maxtd(BCLK-ALE) th(BCLK-ALE)\n-4ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntcyc\nth(WR-AD)BHE\ntd(BCLK-DB)\n40ns.max 4ns.minth(BCLK-DB)\ntd(DB-WR)\n(0.5 × tcyc-40)ns.minth(WR-DB)DBiWrite timing\ntd(BCLK-WR)\nHi-Z(0.5 × tcyc-45)ns.max\ntcyc=1\nf(BCLK)(0.5 × tcyc-10)ns.min(0.5 × tcyc-10)ns.minVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 60 of 96\nREJ03B0001-0241Figure 5.7 Timing Diagram (5)BCLK\nCSitd(BCLK-CS)\n25ns.max\nADitd(BCLK-AD)\n25ns.max\nALE25ns.maxth(BCLK-ALE)\n-4ns.min\nRD25ns.maxth(BCLK-RD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\nHi-Z\nDBi\ntsu(DB-RD)\n40ns.minth(RD-DB)\n0ns.mintcyc\nBHERead timing\nWR, WRL,\nWRH25ns.maxth(BCLK-WR)\n0ns.minBCLK\nCSitd(BCLK-CS)\n25ns.max\nADitd(BCLK-AD)\n25ns.max\nALE25ns.maxtd(BCLK-ALE) th(BCLK-ALE)\n-4ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntcyc\nth(WR-AD)BHE\ntd(BCLK-DB)\n40ns.max 4ns.minth(BCLK-DB)\ntd(DB-WR)\n(0.5 × tcyc-40)ns.min (0.5 × tcyc-10)ns.minth(WR-DB)DBiWrite timingtd(BCLK-ALE)\ntd(BCLK-RD)\ntd(BCLK-WR)0ns.minth(RD-AD)\ntac2(RD-DB)\nHi-ZMemory Expansion Mode, Microprocessor Mode\n(for 1-wait setting and external area access )\nMeasuring conditions\n · VCC1=VCC2=5V\n · Input timing voltage : V IL=0.8V, V IH=2.0V\n · Output timing voltage : V OL=0.4V, V OH=2.4V(1.5 × tcyc-45)ns.max\ntcyc=\nf(BCLK)1(0.5 × tcyc-10)ns.minVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 61 of 96\nREJ03B0001-0241Figure 5.8 Timing Diagram (6)Read timing\nWrite timing\nBCLK\nCSi\nALE\nDBiADi\nBHE\nWR, WRL\nWRHMemory Expansion Mode, Microprocessor Mode\n(for 2-wait setting and external area access )\nBCLK\nCSi\nALE\nDBiADi\nBHE\nRDtcyc\ntd(BCLK-CS)\n25ns.max\ntd(BCLK-AD)\n25ns.max\ntd(BCLK-ALE)\n25ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-RD)\n25ns.max\nHi-Z\ntsu(DB-RD)\n40ns.minth(RD-DB)\n0ns.minth(BCLK-RD)\n0ns.minth(RD-AD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntcyc\nHi-Ztd(BCLK-CS)\n25ns.max\ntd(BCLK-AD)\n25ns.max\ntd(BCLK-ALE)\n25ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-WR)\n25ns.maxth(BCLK-CS)\n4ns.min\nth(BCLK-AD)\n4ns.min\nth(WR-AD)\n(0.5×tcyc-10)ns.min\nth(BCLK-WR)\n0ns.min\ntd(BCLK-DB)\n40ns.max\ntd(DB-WR)\n(1.5×tcyc-40)ns.minth(BCLK-DB)\n4ns.min\nth(WR-DB)\n(0.5×tcyc-10)ns.min\nMeasuring conditions\n· VCC1=VCC2=5V\n· Input timing voltage : V IL=0.8V, V IH=2.0V\n· Output timing voltage : V OL=0.4V, V OH=2.4Vtac2(RD-DB)\n(2.5×tcyc-45)ns.max\nTcyc=1\nf(BCLK)VCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 62 of 96\nREJ03B0001-0241Figure 5.9 Timing Diagram (7)Read timing\nWrite timing\nBCLK\nCSi\nALE\nDBiADi\nBHE\nWR, WRL\nWRHMemory Expansion Mode, Microprocessor Mode\n(for 3-wait setting and external area access )\nBCLK\nCSi\nALE\nDBiADi\nBHE\nRDtcyc\ntd(BCLK-CS)\n25ns.max\ntd(BCLK-AD)\n25ns.max\ntd(BCLK-ALE)\n25ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-RD)\n25ns.max\nHi-Z\ntsu(DB-RD)\n40ns.minth(RD-DB)\n0ns.minth(BCLK-RD)\n0ns.minth(RD-AD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\nHi-Ztd(BCLK-CS)\n25ns.max\ntd(BCLK-AD)\n25ns.max\ntd(BCLK-ALE)\n25ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-WR)\n25ns.maxth(BCLK-CS)\n4ns.min\nth(BCLK-AD)\n4ns.min\nth(WR-AD)\n(0.5×tcyc-10)ns.min\nth(BCLK-WR)\n0ns.min\ntd(BCLK-DB)\n40ns.max\ntd(DB-WR)\n(2.5×tcyc-40)ns.minth(BCLK-DB)\n4ns.min\nth(WR-DB)\n(0.5×tcyc-10)ns.min\nMeasuring conditions\n· VCC1=VCC2=5V\n· Input timing voltage : V IL=0.8V, V IH=2.0V\n· Output timing voltage : V OL=0.4V, V OH=2.4Vtac2(RD-DB)\n(3.5×tcyc-45)ns.max\ntcyc=1\nf(BCLK)tcycVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 63 of 96\nREJ03B0001-0241Figure 5.10 Timing Diagram (8)Memory Expansion Mode, Microprocessor Mode\n(For 1- or 2-wait setting, external area access and multiplex bus selection )\nBCLK\nCSitd(BCLK-CS)\n25ns.max\nADitd(BCLK-AD)\n25ns.max\nALEth(BCLK-ALE)\n−4ns.min\nRD25ns.maxth(BCLK-RD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min tcycth(RD-CS)\nth(RD-AD)BHEADi\n/DBi\nth(RD-DB)\n0ns.mintd(AD-ALE)Read timing\ntd(BCLK-WR)\n25ns.maxth(BCLK-WR)\n0ns.minBCLK\nCSitd(BCLK-CS)\n25ns.max\nADitd(BCLK-AD)\n25ns.max\nALE25ns.maxth(BCLK-ALE)\n−4ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.mintcyc\nth(WR-AD)BHEtd(BCLK-DB)\n40ns.max 4ns.minth(BCLK-DB)\ntd(DB-WR) th(WR-DB)ADi\n/DBiData output\nWR,WRL,\nWRHWrite timing\nAddress(0.5×tcyc-10)ns.min\nAddress Data input\n40ns.min\n(0.5×tcyc-10)ns.mintd(BCLK-ALE)\ntd(BCLK-RD)\n(0.5×tcyc-10)ns.minth(WR-CS)\nAddress\ntd(AD-ALE)\n(0.5×tcyc-25)ns.min(1.5×tcyc-40)ns.min\n(0.5×tcyc-10)ns.mintd(BCLK-ALE)(0.5×tcyc-25)ns.min\nAddress\n25ns.maxtsu(DB-RD) tac3(RD-DB)\n(0.5×tcyc-10)ns.mintd(AD-RD)\n0ns.mintdZ(RD-AD)\n8ns.max\ntd(AD-WR)\n0ns.min\nMeasuring conditions\n· VCC1=VCC2=5V\n· Input timing voltage : V IL=0.8V, V IH=2.0V\n· Output timing voltage : V OL=0.4V, V OH=2.4Vth(ALE-AD)\n(1.5×tcyc-45)ns.max(0.5×tcyc-15)ns.minVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 64 of 96\nREJ03B0001-0241Figure 5.11 Timing Diagram (9)Read timing\nWrite timingMemory Expansion Mode, Microprocessor Mode\n(For 3-wait setting, external area access and multiplex bus selection )\nBCLK\nCSi\nALE\nRDADi\n/DBi\nADi\nBHE\n(no multiplex)\nBCLK\nCSi\nALEADi\n/DBitcyc\ntd(BCLK-AD)\n25ns.max\ntcyc\nData outputth(BCLK-CS)\n4ns.min td(BCLK-CS)\n25ns.max\ntd(BCLK-ALE)\n25ns.maxth(BCLK-ALE)\n-4ns.min\ntd(BCLK-RD)\n25ns.maxth(BCLK-RD)\n0ns.mintsu(DB-RD)\n40ns.minth(RD-DB)\n0ns.min\nth(RD-AD)\n(0.5×tcyc-10)ns.minth(BCLK-AD)\n4ns.min\ntd(BCLK-CS)\n25ns.max\ntd(BCLK-AD)\n25ns.maxth(BCLK-DB)\n4ns.min\nth(BCLK-WR)\n0ns.minth(WR-AD)\n (0.5 ×tcyc-10)ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntd(BCLK-ALE)\n25ns.max\ntd(BCLK-WR)\n25ns.maxth(WR-DB)\n(0.5×tcyc-10)ns.minData input Address\nAddress\nADi\nBHE\n(no multiplex)\nWR, WRL\nWRH\nMeasuring conditions\n· VCC1=VCC2=5V\n· Input timing voltage : V IL=0.8V, V IH=2.0V\n· Output timing voltage : V OL=0.4V, V OH=2.4Vtd(AD-ALE)\n(0.5×tcyc-25)ns.min\ntd(AD-RD)\n0ns.mintdZ(RD-AD)\n8ns.maxtac3(RD-DB)\ntd(BCLK-DB)\n40ns.max(0.5×tcyc-10)ns.minth(WR-CS)\ntd(DB-WR)\n(2.5×tcyc-40)ns.min\ntd(AD-WR)\n0ns.minth(RD-CS)\n(0.5×tcyc-10)ns.min\ntd(AD-ALE)\n(0.5×tcyc-25)ns.minth(ALE-AD)\n(2.5×tcyc-45)ns.max\ntcyc=1\nf(BCLK)(0.5×tcyc-15)ns.min\nth(BCLK-ALE)\n-4ns.minVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 65 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nNOTES:\n1. Referenced to V CC1 = V CC2 = 2.7 to 3.3V, V SS = 0V at Topr = −20 to 85 °C / −40 to 85 °C, f(XIN)=10MHz no wait unless \notherwise specified.\n2. V CC1 for the port P6 to P11 and P14, and V CC2 for the port P0 to P5 and P12 to P13\n3. There is no external connections for port P1_0 to P1_7,  P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.Table 5.30 Electrical Characteristics (1) (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nVOH HIGH Output \nVoltage (3)P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOH=−1mA\nVCC1−0.5 V CC1\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,\nP12_0 to P12_7, P13_0 to P13_7IOH=−1mA (2)\nVCC2−0.5 V CC2\nVOH HIGH Output Voltage     XOUT HIGHPOWER I OH=−0.1mA VCC1−0.5 V CC1VLOWPOWER I OH=−50µA VCC1−0.5 V CC1\nHIGH Output Voltage     XC OUT HIGHPOWER With no load applied 2.5VLOWPOWER With no load applied 1.6\nVOL LOW Output \nVoltage (3)P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,\nP11_0 to P11_7, P14_0, P14_1IOL=1mA\n0.5\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,\nP12_0 to P12_7, P13_0 to P13_7IOL=1mA (2)\n0.5\nVOL LOW Output Voltage     XOUT HIGHPOWER I OL=0.1mA 0.5VLOWPOWER I OL=50µA 0.5\nLOW Output Voltage     XCOUT HIGHPOWER With no load applied 0VLOWPOWER With no load applied 0\nVT+-VT- Hysteresis HOLD , RDY , TA0IN to TA4IN, \nTB0IN to TB5IN, INT0  to INT5 , NMI , \nADTRG , CTS0  to CTS2 , CLK0 to CLK4, \nTA0OUT to TA4OUT, KI0  to KI3 , RXD0 to RXD2, \nSCL0 to SCL2, SDA0 to SDA2, SIN3, SIN40.2 0.8 V\nVT+-VT- Hysteresis RESET 0.2 (0.7) 1.8 V\nIIH HIGH Input \nCurrent (3)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,  \nP6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, \nP9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7,\nP12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1,\nXIN, RESET , CNVSS, BYTEVI=3V\n4.0 µA\nIIL LOW Input \nCurrent (3)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,  \nP6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7,  \nP9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7,\nP12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1,\nXIN, RESET , CNVSS, BYTEVI=0V\n−4.0 µA\nRPULLUP Pull-Up\nResistance \n(3)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 \nto P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to \nP6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7,  \nP9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7,P12_0 to P12_7, P13_0 to P13_7,\nP14_0, P14_1VI=0V\n50 100 500 k Ω\nRfXIN Feedback Resistance   XIN 3.0 M Ω\nRfXCIN Feedback Resistance   XCIN 25 M Ω\nVRAM RAM Retention Voltage At stop mode 2.0 V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 66 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=VCC2=2.7 to 3.3V, V SS = 0V at T opr = −20 to 85 °C / −40 to 85 °C, f(BCLK)=10MHz unless otherwise \nspecified.\n2. With one timer operated using fC32.\n3. This indicates the memory in whic h the program to be executed exists.\n4. I det is dissipation current when the following bi t is set to “1” (detection circuit enabled).\nIdet4: VC27 bit in the VCR2 register\nIdet3: VC26 bit in the VCR2 registerTable 5.31 Electrical Characteristics (2) (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nICC Power Supply Current\n(VCC1=VCC2=2.7V to 3.6V)In single-chip \nmode, the output \npins are open and \nother pins are V SSMask ROM f(BCLK)=10MHz\nNo division81 1 m A\nNo division, \nOn-chip oscillation1m A\nFlash \nMemoryf(BCLK)=10MHz, \nNo division81 3 m A\nNo division, \nOn-chip oscillation1.8 mA\nFlash Memory \nProgramf(BCLK)=10MHz, \nVCC1=3.0V 12 mA\nFlash Memory \nErasef(BCLK)=10MHz, \nVCC1=3.0V 22 mA\nMask ROM f(XCIN)=32kHz\nLow power dissipation \nmode, ROM (3)25 µA\nFlash Memory f(BCLK)=32kHz\nLow power dissipation \nmode, RAM (3)25 µA\nf(BCLK)=32kHz\nLow power dissipation \nmode, Flash Memory (3)420 µA\nOn-chip oscillation, \nWait mode45 µA\nMask ROM\nFlash Memoryf(BCLK)=32kHz\nWait mode (2), \nOscillation capability High6.0 µA\nf(BCLK)=32kHz\nWait mode (2), \nOscillation capability Low1.8 µA\nStop mode\n Topr =25 °C0.7 3.0 µA\nIdet4 Low Voltage Detection Dissipation Current (4) 0.6 4 µA\nIdet3 Reset Area Detection Dissipation Current (4) 0.4 2 µA\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 67 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nTiming Requirements\n(VCC1 = V CC2 = 3V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. The condition is V CC1=VCC2=2.7 to 3.0V.\n2. Calculated according to the V CC1 voltage as follows:\n[ns]\n3. Calculated according to the V CC1 voltage as follows:\n[ns]\n4. Calculated according to the V CC1 voltage as follows:\n[ns]\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\n2. Calculated according to the BCLK frequency as follows:\nn is ”2” for 1-wait setting, “3” for 2- wait setting and “4” for 3-wait setting.\n3. Calculated according to the BCLK frequency as follows:\nn is “2” for 2-wait setting, “3” for 3-wait setting.Table 5.32 External Clock Input (XIN input)(1)\nSymbol ParameterStandardUnitMin. Max.\ntc External Clock Input Cycle Time (NOTE 2) ns\ntw(H) External Clock Input HIGH Pulse Width (NOTE 3) ns\ntw(L) External Clock Input LOW Pulse Width (NOTE 3) ns\ntr External Clock Rise Time (NOTE 4) ns\ntf External Clock Fall Time (NOTE 4) ns\nTable 5.33 Memory Expansion Mode and Microprocessor Mode\nSymbol ParameterStandardUnitMin. Max.\ntac1(RD-DB) Data Input Access Time (for setting with no wait) (NOTE 1) ns\ntac2(RD-DB) Data Input Access Time (for setting with wait) (NOTE 2) ns\ntac3(RD-DB) Data Input Access Time (when accessing multiplex bus area) (NOTE 3) ns\ntsu(DB-RD) Data Input Setup Time 50 ns\ntsu(RDY-BCLK) RDY  Input Setup Time 40 ns\ntsu(HOLD-BCLK) HOLD  Input Setup Time 50 ns\nth(RD-DB) Data Input Hold Time 0 ns\nth(BCLK-RDY) RDY  Input Hold Time 0 ns\nth(BCLK-HOLD) HOLD  Input Hold Time 0 ns106–\n20 V CC2 44– ×--------------------------------------- -\n106–\n20 V CC1 44– ×--------------------------------------- -0.4×\n10– VCC1 45+ ×\n0.5x109\nfB C L K()----------------------- -6 0 n s [] –\nn0 . 5–() x109\nfB C L K()------------------------------------ 6 0 n s [] –\nn0 . 5–() x109\nfB C L K()------------------------------------ 6 0 n s [] –\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 68 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nTiming Requirements\n(VCC1 = V CC2 = 3V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nTable 5.34 Timer A Input (Counter Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 150 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 60 ns\ntw(TAL) TAiIN Input LOW Pulse Width 60 ns\nTable 5.35 Timer A Input (Gating Input in Timer Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 600 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 300 ns\ntw(TAL) TAiIN Input LOW Pulse Width 300 ns\nTable 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 300 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 150 ns\ntw(TAL) TAiIN Input LOW Pulse Width 150 ns\nTable 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)\nSymbol ParameterStandardUnitMin. Max.\ntw(TAH) TAiIN Input HIGH Pulse Width 150 ns\ntw(TAL) TAiIN Input LOW Pulse Width 150 ns\nTable 5.38 Timer A Input (Counter Increment/ Decrement Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(UP) TAiOUT Input Cycle Time 3000 ns\ntw(UPH) TAiOUT Input HIGH Pulse Width 1500 ns\ntw(UPL) TAiOUT Input LOW Pulse Width 1500 ns\ntsu(UP-TIN) TAiOUT Input Setup Time 600 ns\nth(TIN-UP) TAiOUT Input Hold Time 600 ns\nTable 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 2 µs\ntsu(TAIN-TAOUT) TAiOUT Input Setup Time 500 ns\ntsu(TAOUT-TAIN) TAiIN Input Setup Time 500 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 69 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nTiming Requirements\n(VCC1 = V CC2 = 3V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nTable 5.40 Timer B Input (Counter Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time (counted on one edge) 150 ns\ntw(TBH) TBiIN Input HIGH Pulse Width (counted on one edge) 60 ns\ntw(TBL) TBiIN Input LOW Pulse Width (counted on one edge) 60 ns\ntc(TB) TBiIN Input Cycle Time (counted on both edges) 300 ns\ntw(TBH) TBiIN Input HIGH Pulse Width (counted on both edges) 120 ns\ntw(TBL) TBiIN Input LOW Pulse Width (counted on both edges) 120 ns\nTable 5.41 Timer B Input (Pulse Period Measurement Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time 600 ns\ntw(TBH) TBiIN Input HIGH Pulse Width 300 ns\ntw(TBL) TBiIN Input LOW Pulse Width 300 ns\nTable 5.42 Timer B Input (Pulse Width Measurement Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time 600 ns\ntw(TBH) TBiIN Input HIGH Pulse Width 300 ns\ntw(TBL) TBiIN Input LOW Pulse Width 300 ns\nTable 5.43 A/D Trigger Input\nSymbol ParameterStandardUnitMin. Max.\ntc(AD) ADTRG  Input Cycle Time 1500 ns\ntw(ADL) ADTRG  Input LOW Pulse Width 200 ns\nTable 5.44 Serial Interface\nSymbol ParameterStandardUnitMin. Max.\ntc(CK) CLKi Input Cycle Time 300 ns\ntw(CKH) CLKi Input HIGH Pulse Width 150 ns\ntw(CKL) CLKi Input LOW Pulse Width 150 ns\ntd(C-Q) TXDi Output Delay Time 160 ns\nth(C-Q) TXDi Hold Time 0 ns\ntsu(D-C) RXDi Input Setup Time 100 ns\nth(C-D) RXDi Input Hold Time 90 ns\nTable 5.45 External Interrupt INTi  Input\nSymbol ParameterStandardUnitMin. Max.\ntw(INH) INTi Input HIGH Pulse Width 380 ns\ntw(INL) INTi Input LOW Pulse Width 380 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 70 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nSwitching Characteristics\n(VCC1 = V CC2 = 3V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\nf(BCLK) is 12.5MHz or less.\n2. Calculated according to the BCLK frequency as follows:\n3. This standard value shows the timing when the output is off, and \ndoes not show hold time of data bus.\nHold time of data bus varies with capacitor volume and pull-up \n(pull-down) resistance value.\nHold time of data bus is expressed in\nt = −CR X ln (1 −VOL / VCC2)\nby a circuit of the right figure.\nFor example, when V OL = 0.2V CC2, C = 30pF, R = 1k Ω, hold time \nof output ”L” level is\nt = −30pF X 1k Ω X In(1 −0.2V CC2 / VCC2)\n= 6.7ns.\nFigure 5.12 Ports P0 to P14 Measurement CircuitTable 5.46 Memory Expansion and Micropro cessor Modes (for setting with no wait)\nSymbol ParameterStandardUnitMin. Max.\ntd(BCLK-AD) Address Output Delay Time\nSee \nFigure 5.1230 ns\nth(BCLK-AD) Address Output Hold Time (in relation to BCLK) 4 ns\nth(RD-AD) Address Output Hold Time (in relation to RD) 0 ns\nth(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 2) ns\ntd(BCLK-CS) Chip Select Output Delay Time 30 ns\nth(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 4 ns\ntd(BCLK-ALE) ALE Signal Output Delay Time 25 ns\nth(BCLK-ALE) ALE Signal Output Hold Time −4n s\ntd(BCLK-RD) RD Signal Output Delay Time 30 ns\nth(BCLK-RD) RD Signal Output Hold Time 0 ns\ntd(BCLK-WR) WR Signal Output Delay Time 30 ns\nth(BCLK-WR) WR Signal Output Hold Time 0 ns\ntd(BCLK-DB) Data Output Delay Time (in relation to BCLK) 40 ns\nth(BCLK-DB) Data Output Hold Time (in relation to BCLK) (3) 4n s\ntd(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 1) ns\nth(WR-DB) Data Output Hold Time (in relation to WR) (3) (NOTE 2) ns\ntd(BCLK-HLDA) HLDA Output Delay Time 40 ns\n0.5x109\nfB C L K()----------------------- -4 0 n s [] –\n0.5x109\nfB C L K()----------------------- -1 0 n s [] –\nDBiR\nC\nP6\nP7\nP8\nP10P9P0\nP1\nP2\nP3\nP4\nP530pF\nP11\nP12\nP13\nP14\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 71 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nSwitching Characteristics\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\n2. Calculated according to the BCLK frequency as follows:\n3. This standard value shows the timing when the output is off, and \ndoes not show hold time of data bus.\nHold time of data bus varies with capacitor volume and pull-up \n(pull-down) resistance value.\nHold time of data bus is expressed in\nt = −CR X ln (1 −VOL / VCC2)\nby a circuit of the right figure.\nFor example, when V OL = 0.2V CC2, C = 30pF, R = 1k Ω, hold time \nof output ”L” level is\nt = −30pF X 1k Ω X In(1 −0.2V CC2 / VCC2)\n= 6.7ns.Table 5.47 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external \narea access)\nSymbol ParameterStandardUnitMin. Max.\ntd(BCLK-AD) Address Output Delay Time\nSee \nFigure 5.1230 ns\nth(BCLK-AD) Address Output Hold Time (in relation to BCLK) 4 ns\nth(RD-AD) Address Output Hold Time (in relation to RD) 0 ns\nth(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 2) ns\ntd(BCLK-CS) Chip Select Output Delay Time 30 ns\nth(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 4 ns\ntd(BCLK-ALE) ALE Signal Output Delay Time 25 ns\nth(BCLK-ALE) ALE Signal Output Hold Time -4 ns\ntd(BCLK-RD) RD Signal Output Delay Time 30 ns\nth(BCLK-RD) RD Signal Output Hold Time 0 ns\ntd(BCLK-WR) WR Signal Output Delay Time 30 ns\nth(BCLK-WR) WR Signal Output Hold Time 0 ns\ntd(BCLK-DB) Data Output Delay Time (in relation to BCLK) 40 ns\nth(BCLK-DB) Data Output Hold Time (in relation to BCLK) (3) 4n s\ntd(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 1) ns\nth(WR-DB) Data Output Hold Time (in relation to WR)(3) (NOTE 2) ns\ntd(BCLK-HLDA) HLDA Output Delay Time 40 ns\nn0 . 5–() x109\nfB C L K()------------------------------------ 4 0 n s [] –\n0.5x109\nfB C L K()----------------------- -1 0 n s [] –\nDBiR\nCn is “1” for 1-wait setting, “2” for 2-wait setting \nand “3” for 3-wait setting.\n(BCLK) is 12.5MHz or less.\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 72 of 96\nREJ03B0001-0241VCC1=VCC2=3V\nSwitching Characteristics\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −20 to 85 °C / −40 to 85 °C unless otherwise specified)\nNOTES:\n1. Calculated according to the BCLK frequency as follows:\n2. Calculated according to the BCLK frequency as follows:\nn is “2” for 2-wait setting, “3” for 3-wait setting.\n3. Calculated according to the BCLK frequency as follows:\n4. Calculated according to the BCLK frequency as follows:Table 5.48 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area \naccess and multiplex bus selection)\nSymbol ParameterStandardUnitMin. Max.\ntd(BCLK-AD) Address Output Delay Time\nSee \nFigure 5.1250 ns\nth(BCLK-AD) Address Output Hold Time (in relation to BCLK) 4 ns\nth(RD-AD) Address Output Hold Time (in relation to RD) (NOTE 1) ns\nth(WR-AD) Address Output Hold Time (in relation to WR) (NOTE 1) ns\ntd(BCLK-CS) Chip Select Output Delay Time 50 ns\nth(BCLK-CS) Chip Select Output Hold Time (in relation to BCLK) 4 ns\nth(RD-CS) Chip Select Output Hold Time (in relation to RD) (NOTE 1) ns\nth(WR-CS) Chip Select Output Hold Time (in relation to WR) (NOTE 1) ns\ntd(BCLK-RD) RD Signal Output Delay Time 40 ns\nth(BCLK-RD) RD Signal Output Hold Time 0 ns\ntd(BCLK-WR) WR Signal Output Delay Time 40 ns\nth(BCLK-WR) WR Signal Output Hold Time 0 ns\ntd(BCLK-DB) Data Output Delay Time (in relation to BCLK) 50 ns\nth(BCLK-DB) Data Output Hold Time (in relation to BCLK) 4 ns\ntd(DB-WR) Data Output Delay Time (in relation to WR) (NOTE 2) ns\nth(WR-DB) Data Output Hold Time (in relation to WR) (NOTE 1) ns\ntd(BCLK-HLDA) HLDA Output Delay Time 40 ns\ntd(BCLK-ALE) ALE Signal Output Delay Time (in relation to BCLK) 25 ns\nth(BCLK-ALE) ALE Signal Output Hold Time (in relation to BCLK) −4n s\ntd(AD-ALE) ALE Signal Output Delay Time (in relation to Address) (NOTE 3) ns\nth(AD-ALE) ALE Signal Output Hold Time (i n relation to Address) (NOTE 4) ns\ntd(AD-RD) RD Signal Output Delay From the End of Address 0 ns\ntd(AD-WR) WR Signal Output Delay From the End of Address 0 ns\ntdz(RD-AD) Address Output Floating Start Time 8 ns\n0.5x109\nfB C L K()----------------------- -1 0 n s [] –\n0.5x109\nfB C L K()----------------------- -50ns[] –\n0.5x109\nfB C L K()----------------------- -40ns[] –\n0.5x109\nfB C L K()----------------------- -1 5 n s [] –\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 73 of 96\nREJ03B0001-0241Figure 5.13 Timing Diagram (1)TAiIN input\nTAiOUT input\nDuring Event Counter Mode\nTBiIN input\nADTRG inputtc(TA)\ntw(TAH)\ntw(TAL)\ntc(UP)\ntw(UPH)\ntw(UPL)\ntc(TB)\ntw(TBH)\ntw(TBL)\ntc(AD)\ntw(ADL)th(TIN-UP) tsu(UP-TIN)TAiIN input\n(When count on falling\nedge is selected)\nTAiIN input\n(When count on rising\nedge is selected)TAiOUT input\n(Up/down input)\nTAiIN inputTwo-Phase Pulse Input in\nEvent Counter Mode tc(TA)\ntsu(TAIN-TAOUT)\ntsu(TAOUT-TAIN)tsu(TAIN-TAOUT)\ntsu(TAOUT-TAIN)\nTAiOUT inputXIN input\ntw(H) tw(L) trtf\ntcVCC1=VCC2=3V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 74 of 96\nREJ03B0001-0241Figure 5.14 Timing Diagram (2)tsu(D-C)CLKi\nTXDi\nRXDitc(CK)\ntw(CKH)\ntw(CKL)\ntw(INL)\ntw(INH)INTi inputtd(C-Q)th(C-D)th(C-Q)VCC1=VCC2=3V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 75 of 96\nREJ03B0001-0241Figure 5.15 Timing Diagram (3)Memory Expansion Mode, Microprocessor Mode\n(Effective for setting with wait)\nBCLK\nHOLD input\nHLDA output\nMeasuring conditions :\n· VCC1=VCC2=3V\n· Input timing voltage : Determined with V IL=0.6V, V IH=2.4V\n· Output timing voltage : Determined with V OL=1.5V, V OH=1.5VP0, P1, P2,\nP3, P4,\nP5_0 to P5_2 (1)(Common to setting with wait and setting without wait)\nNOTES:\n1. These pins are set to high-impedance regardless of the input level of the\nBYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register.th(BCLK −HOLD) tsu(HOLD −BCLK)\ntd(BCLK −HLDA) td(BCLK −HLDA)\nHi−ZRDY input\ntsu(RDY −BCLK) th(BCLK −RDY)RDBCLK\n(Separate bus)\n(Multiplexed bus)WR, WRL, WRH\nRD(Separate bus)\nWR, WRL, WRH(Multiplexed bus)VCC1=VCC2=3V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 76 of 96\nREJ03B0001-0241Figure 5.16 Timing Diagram (4)BCLK\nCSitd(BCLK-CS)\n30ns.max\nADi30ns.max\nALE30ns.max -4ns.min\nRD30ns.maxth(BCLK-RD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\nHi-ZDBi\nth(RD-DB)\n0ns.min0ns.minth(RD-AD)BHEtcycRead timing\ntd(BCLK-AD)\ntd(BCLK-ALE) th(BCLK-ALE)\ntsu(DB-RD)td(BCLK-RD)\n50ns.mintac1(RD-DB)Memory Expansion Mode , Microprocessor Mode\n(for setting with no wait )\nMeasuring conditions\n · VCC1=VCC2=3V\n · Input timing voltage : V IL=0.6V, V IH=2.4V\n · Output timing voltage : V OL=1.5V, V OH=1.5VWR, WRL,\nWRH30ns.maxth(BCLK-WR)\n0ns.minBCLK\nCSitd(BCLK-CS)\n30ns.max\nADitd(BCLK-AD)\n30ns.max\nALE30ns.maxtd(BCLK-ALE) th(BCLK-ALE)\n-4ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntcyc\nth(WR-AD)BHE\ntd(BCLK-DB)\n40ns.max 4ns.minth(BCLK-DB)\ntd(DB-WR)\n(0.5 × tcyc-40)ns.minth(WR-DB)DBiWrite timing\ntd(BCLK-WR)\nHi-Z(0.5 × tcyc-60)ns.max\ntcyc=1\nf(BCLK)(0.5 × tcyc-10)ns.min(0.5 × tcyc-10)ns.minVCC1=VCC2=3V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 77 of 96\nREJ03B0001-0241Figure 5.17 Timing Diagram (5)BCLK\nCSitd(BCLK −CS)\n30ns.max\nADitd(BCLK −AD)\n30ns.max\nALE30ns.maxth(BCLK −ALE)\n−4ns.min\nRD30ns.maxth(BCLK −RD)\n0ns.minth(BCLK −AD)\n4ns.minth(BCLK −CS)\n4ns.min\nHi−ZDBi\ntsu(DB −RD)\n50ns.minth(RD −DB)\n0ns.mintcyc\nBHERead timing\nWR,WRL,\nWRH30ns.maxth(BCLK −WR)\n0ns.minBCLK\nCSitd(BCLK −CS)\n30ns.max\nADitd(BCLK −AD)\n30ns.max\nALE30ns.maxtd(BCLK −ALE) th(BCLK −ALE)\n−4ns.minth(BCLK −AD)\n4ns.minth(BCLK −CS)\n4ns.min\ntcyc\nth(WR −AD)BHE\ntd(BCLK −DB)\n40ns.max 4ns.minth(BCLK −DB)\ntd(DB −WR)\n(0.5 × tcyc−40)ns.min (0.5 × tcyc−10)ns.minth(WR −DB)DBiWrite timingtd(BCLK −ALE)\ntd(BCLK −RD)\n(0.5 × tcyc−10)ns.min\ntd(BCLK −WR)0ns.minth(RD −AD)\ntac2(RD −DB)\nHi−ZMemory Expansion Mode, Microprocessor Mode\n(for 1-wait setting and external area access )\n(1.5 × tcyc−60)ns.max\ntcyc=1\nf(BCLK)VCC1=VCC2=3V\nMeasuring conditions\n · VCC1=VCC2=3V\n · Input timing voltage : V IL=0.6V, V IH=2.4V\n · Output timing voltage : V OL=1.5V, V OH=1.5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 78 of 96\nREJ03B0001-0241Figure 5.18 Timing Diagram (6)Read timing\nWrite timing\nBCLK\nCSi\nALE\nDBiADi\nBHE\nWR, WRL\nWRHMemory Expansion Mode, Microprocessor Mode\n(for 2-wait setting and external area access )\nBCLK\nCSi\nALE\nDBiADi\nBHE\nRDtcyc\ntd(BCLK-CS)\n30ns.max\ntd(BCLK-AD)\n30ns.max\ntd(BCLK-ALE)\n30ns.maxth(BCLK-ALE)\n-4ns.min\ntd(BCLK-RD)\n30ns.max\nHi-Z\ntsu(DB-RD)\n50ns.minth(RD-DB)\n0ns.minth(BCLK-RD)\n0ns.minth(RD-AD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntcyc\nHi-Ztd(BCLK-CS)\n30ns.max\ntd(BCLK-AD)\n30ns.max\ntd(BCLK-ALE)\n30ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-WR)\n30ns.maxth(BCLK-CS)\n4ns.min\nth(BCLK-AD)\n4ns.min\nth(WR-AD)\n(0.5 × tcyc-10)ns.min\nth(BCLK-WR)\n0ns.min\ntd(BCLK-DB)\n40ns.max\ntd(DB-WR)\n(1.5 × tcyc-40)ns.minth(BCLK-DB)\n4ns.min\nth(WR-DB)\n(0.5 × tcyc-10)ns.mintac2(RD-DB)\n(2.5 × tcyc-60)ns.max\ntcyc=1\nf(BCLK)VCC1=VCC2=3V\nMeasuring conditions\n · VCC1=VCC2=3V\n · Input timing voltage : V IL=0.6V, V IH=2.4V\n · Output timing voltage : V OL=1.5V, V OH=1.5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 79 of 96\nREJ03B0001-0241Figure 5.19 Timing Diagram (7)Read timing\nWrite timing\nBCLK\nCSi\nALE\nDBiADi\nBHE\nWR, WRL\nWRHMemory Expansion Mode, Microprocessor Mode\n(for 3-wait setting and external area access )\nBCLK\nCSi\nALE\nDBiADi\nBHE\nRDtcyc\ntd(BCLK-CS)\n30ns.max\ntd(BCLK-AD)\n30ns.max\ntd(BCLK-ALE)\n30ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-RD)\n30ns.max\nHi-Z\ntsu(DB-RD)\n50ns.minth(RD-DB)\n0ns.minth(BCLK-RD)\n0ns.minth(RD-AD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntcyc\nHi-Ztd(BCLK-CS)\n30ns.max\ntd(BCLK-AD)\n30ns.max\ntd(BCLK-ALE)\n30ns.max th(BCLK-ALE)\n-4ns.min\ntd(BCLK-WR)\n30ns.maxth(BCLK-CS)\n4ns.min\nth(BCLK-AD)\n4ns.min\nth(WR-AD)\n(0.5 × tcyc-10)ns.min\nth(BCLK-WR)\n0ns.min\ntd(BCLK-DB)\n40ns.max\ntd(DB-WR)\n(2.5 × tcyc-40)ns.minth(BCLK-DB)\n4ns.min\nth(WR-DB)\n(0.5 × tcyc-10)ns.mintac2(RD-DB)\n(3.5 × tcyc-60)ns.max\ntcyc=1\nf(BCLK)VCC1 = V CC2  = 3V\nMeasuring conditions\n · VCC1=VCC2=3V\n · Input timing voltage : V IL=0.6V, V IH=2.4V\n · Output timing voltage : V OL=1.5V, V OH=1.5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 80 of 96\nREJ03B0001-0241Figure 5.20 Timing Diagram (8)Memory Expansion Mode, Microprocessor Mode\n(For 2-wait setting, external area access and multiplex bus selection )\nBCLK\nCSitd(BCLK-CS)\n40ns.max\nADitd(BCLK-AD)\n40ns.max\nALEth(BCLK-ALE)\n-4ns.min\nRD40ns.maxth(BCLK-RD)\n0ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min tcycth(RD-CS)\nth(RD-AD)BHEADi\n/DBi\nth(RD-DB)\n0ns.mintd(AD-ALE)Read timing\ntd(BCLK-WR)\n40ns.maxth(BCLK-WR)\n0ns.minBCLK\nCSitd(BCLK-CS)\n40ns.max\nADitd(BCLK-AD)\n40ns.max\nALE40ns.maxth(BCLK-ALE)\n-4ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.mintcyc\nth(WR-AD)BHEtd(BCLK-DB)\n50ns.max 4ns.minth(BCLK-DB)\ntd(DB-WR) th(WR-DB)ADi\n/DBiData output\nWR,WRL,\nWRHWrite timing\nAddress(0.5×tcyc-10)ns.min\nAddress Data input\n50ns.min\n(0.5×tcyc-10)ns.mintd(BCLK-ALE)\ntd(BCLK-RD)\n(0.5×tcyc-10)ns.minth(WR-CS)\nAddress\ntd(AD-ALE)\n(0.5×tcyc-40)ns.min(1.5×tcyc-50)ns.min\n(0.5×tcyc-10)ns.mintd(BCLK-ALE)(0.5×tcyc-40)ns.min\nAddress\n40ns.maxtsu(DB-RD) tac3(RD-DB)\n(0.5×tcyc-10)ns.minth(ALE-AD)\ntd(AD-RD)\n0ns.mintdZ(RD-AD)\n8ns.max\ntd(AD-WR)\n0ns.min(1.5×tcyc-60)ns.max\ntcyc=1\nf(BCLK)(0.5×tcyc-15)ns.minVCC1=VCC2=3V\nMeasuring conditions\n · VCC1=VCC2=3V\n · Input timing voltage : V IL=0.6V, V IH=2.4V\n · Output timing voltage : V OL=1.5V, V OH=1.5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 81 of 96\nREJ03B0001-0241Figure 5.21 Timing Diagram (9)Read timing\nWrite timingMemory Expansion Mode, Microprocessor Mode\n(For 3-wait setting, external area access and multiplex bus selection )\nBCLK\nCSi\nALE\nRDADi\n/DBi\nADi\nBHE\n(No multiplex)\nBCLK\nCSi\nALEADi\n/DBitcyc\ntd(BCLK-AD)\n40ns.max\ntcyc\nData outputth(BCLK-CS)\n6ns.min td(BCLK-CS)\n40ns.max\ntd(BCLK-ALE)\n40ns.maxth(BCLK-ALE)\n-4ns.min\ntd(BCLK-RD)\n40ns.maxth(BCLK-RD)\n0ns.mintsu(DB-RD)\n50ns.minth(RD-DB)\n0ns.min\nth(RD-AD)\n(0.5×tcyc-10)ns.minth(BCLK-AD)\n4ns.min\ntd(BCLK-CS)\n40ns.max\ntd(BCLK-AD)\n40ns.maxth(BCLK-DB)\n4ns.min\nth(BCLK-WR)\n0ns.minth(WR-AD)\n(0.5×tcyc-10)ns.minth(BCLK-AD)\n4ns.minth(BCLK-CS)\n4ns.min\ntd(BCLK-ALE)\n40ns.max\ntd(BCLK-WR)\n40ns.maxth(WR-DB)\n(0.5×tcyc-10)ns.minData input Address\nAddress\nADi\nBHE\n(No multiplex)\nWR, WRL\nWRHth(ALE-AD)td(AD-ALE)\n(0.5×tcyc-40)ns.min\ntd(AD-RD)\n0ns.mintdZ(RD-AD)\n8ns.max tac3(RD-DB)\ntd(BCLK-DB)\n50ns.max(0.5×tcyc-10)ns.minth(WR-CS)\ntd(DB-WR)\n(2.5×tcyc-50)ns.min\ntd(AD-WR)\n0ns.minth(RD-CS)\n(0.5×tcyc-10)ns.min\ntd(AD-ALE)\n(0.5×tcyc-40)ns.min(2.5×tcyc-60)ns.max\ntcyc=1\nf(BCLK)th(BCLK-ALE)\n-4ns.min(0.5×tcyc-15)ns.minVCC1=VCC2=3V\nMeasuring conditions\n · VCC1=VCC2=3V\n · Input timing voltage : V IL=0.6V, V IH=2.4V\n · Output timing voltage : V OL=1.5V, V OH=1.5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 82 of 96\nREJ03B0001-02415.2 Electrical Charac teristics (M16C/62PT)\nNOTES:\n1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in \n80-pin version.\n2. T version = −40 to 85 °C, V version=  −40 to 125 °C.Table 5.49 Absolute Maximum Ratings\nSymbol Parameter Condition Rated Value Unit\nVCC1, VCC2 Supply Voltage V CC1=VCC2=AVCC −0.3 to 6.5 V\nAVCC Analog Supply Voltage V CC1=VCC2=AVCC −0.3 to 6.5 V\nVI Input Voltage RESET , CNVSS, BYTE,\nP6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7,\nP9_0 to P9_7, P10_0 to P10_7,\nP11_0 to P11_7, P14_0, P14_1,\nVREF, XIN−0.3 to V CC1+0.3 (1) V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,\nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,\nP12_0 to P12_7, P13_0 to P13_7−0.3 to V CC2+0.3 (1) V\nP7_0, P7_1 −0.3 to 6.5 V\nVO Output Voltage P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4,\nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,\nP11_0 to P11_7, P14_0, P14_1,\nXOUT−0.3 to V CC1+0.3 (1) V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,\nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,\nP12_0 to P12_7, P13_0 to P13_7−0.3 to V CC2+0.3 (1) V\nP7_0, P7_1 −0.3 to 6.5 V\nPd Power Dissipation −40°C<T opr≤85°C 300mW85°C<T opr≤125°C 200\nTopr Operating \nAmbient  \nTemperatureWhen the Microcomputer is Operating\n  −40 to 85 / −40 to 125 \n(2)°C\nFlash Program Erase 0 to 60\nTstg Storage Temperature −65 to 150 °C\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 83 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1 =  V CC2 = 4.7 to 5.5V at T opr = −40 to 85 °C / −40 to 125 °C unless otherwise specified.\nT version = −40 to 85 °C, V version=  −40 to 125 °C.\n2. The Average Output Current is the mean value within 100ms.\n3. The total I OL(peak)  for ports P0, P1, P2, P8_6, P8_7, P9, P10 P1, P14_0 and P14_1 must be 80mA max. The total I OL(peak)  for \nports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total I OH(peak)  for ports P0, P1, and P2 must \nbe −40mA max. The total I OH(peak)  for ports P3, P4, P5, P12, and P13 must be −40mA max. The total I OH(peak)  for ports P6, \nP7, and P8_0 to P8_4 must be −40mA max. The total I OH(peak)  for ports P8_6, P8_7, P9 , P10, P11, P14_0, and P14_1 must \nbe −40mA max. \nAs for 80-pin version, the total I OL(peak)  for all ports and I OH(peak)  must be 80mA. max. due to one V CC and one V SS.\n4. There is no external connections for port P1_0 to P1_7,  P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.Table 5.50 Recommended Operating Conditions (1) (1)\nSymbol ParameterStandardUnitMin. Typ. Max.\nVCC1, VCC2 Supply Voltage (V CC1 = VCC2) 4.0 5.0 5.5 V\nAVCC Analog Supply Voltage V CC1 V\nVSS Supply Voltage 0V\nAVSS Analog Supply Voltage 0 V\nVIH HIGH Input \nVoltage (4)P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_70.8V CC2 VCC2 V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0\n(during single-chip mode)0.8V CC2 VCC2 V\nP6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, \nP10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,\nXIN, RESET , CNVSS, BYTE0.8V CC1 VCC1 V\nP7_0, P7_1 0.8V CC1 6.5 V\nVIL LOW Input \nVoltage (4)P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_700 . 2 V CC2 V\nP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0\n(during single-chip mode)00 . 2 V CC2 V\nP6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, \nP10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,\nXIN, RESET , CNVSS, BYTE00 . 2 V CC V\nIOH(peak) HIGH Peak \nOutput Current \n(4)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1−10.0 mA\nIOH(avg) HIGH Average \nOutput Current \n(4)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1−5.0 mA\nIOL(peak) LOW Peak \nOutput Current \n(4)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_110.0 mA\nIOL(avg) LOW Average \nOutput Current \n(4)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_15.0 mA\nf(XIN) Main Clock Input Oscillation Frequency VCC1=4.0V to 5.5V 01 6 M H z\nf(XCIN) Sub-Clock Oscillation Frequency 32.768 50 kHz\nf(Ring) On-chip Oscillation Frequency 0.5 1 2 MHz\nf(PLL) PLL Clock Os cillation Frequency VCC1=4.0V to 5.5V 10 24 MHz\nf(BCLK) CPU Operation Clock 0 24 MHz\ntSU(PLL) PLL Frequency Synthesizer Stabilization \nWait TimeVCC1=5.5V 20 ms\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 84 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=AV CC=VREF=4.0 to 5.5V, V SS=AV SS=0V at T opr = −40 to 85 °C / −40 to 125 °C unless otherwise specified. \nT version = −40 to 85 °C, V version = −40 to 125 °C\n2.φAD frequency must be 12 MHz or less.\n3. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 2.\nWhen sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.\nNOTES:\n1. Referenced to V CC1=VREF=4.0 to 5.5V, V SS=AV SS=0V at T opr = −40 to 85 °C / −40 to 125 °C unless otherwise specified. T \nversion = −40 to 85 °C, V version = −40 to 125 °C\n2. This applies when using one D/A converter, with the D/A r egister for the unused D/A converter set to “00h”. The resistor \nladder of the A/D converter is not included. Also, when D/A register contents are not “00h”, the I VREF will flow even if Vref id \ndisconnected by the A/ D control register.Table 5.51 A/D Conversion Characteristics (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\n− Resolution V REF=VCC1 10 Bits\nINL Integral Non-Linearity \nError10bit V REF=\nVCC1=\n5VAN0 to AN7 input, \nAN0_0 to AN0_7 input, \nAN2_0 to AN2_7 input, \nANEX0, ANEX1 input±3 LSB\nExternal operation amp \nconnection mode±7 LSB\n8bit V REF=VCC1=5V ±2 LSB\n− Absolute Accuracy 10bit V REF=\nVCC1=\n5VAN0 to AN7 input, \nAN0_0 to AN0_7 input, \nAN2_0 to AN2_7 input, \nANEX0, ANEX1 input±3 LSB\nExternal operation amp \nconnection mode±7 LSB\n8bit V REF=VCC1=5V ±2 LSB\n− Tolerance Level Impedance 3 k Ω\nDNL Differential Non-Linearity Error ±1 LSB\n− Offset Error ±3 LSB\n− Gain Error ±3 LSB\nRLADDER Ladder Resistance V REF=VCC1 10 40 k Ω\ntCONV 10-bit Conversion Time, Sample & Hold \nFunction AvailableVREF=VCC1=5V, φAD=12MHz 2.75 µs\ntCONV 8-bit Conversion Time, Sample & Hold \nFunction AvailableVREF=VCC1=5V, φAD=12MHz 2.33 µs\ntSAMP Sampling Time 0.25 µs\nVREF Reference Voltage 2.0 V CC1 V\nVIA Analog Input Voltage 0 V REF V\nTable 5.52 D/A Conversion Characteristics (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\n− Resolution 8B i t s\n− Absolute Accuracy 1.0 %\ntSU Setup Time 3 µs\nRO Output Resistance 4 10 20 k Ω\nIVREF Reference Power Supply Input Current (NOTE 2) 1.5 mA\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 85 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=4.5 to 5.5V at T opr = 0 to 60 °C unless otherwise specified.\n2. n denotes the number of block erases.\n3. Program and Erase Endurance refers to the num ber of times a block erase can be performed.\nIf the program and erase endurance is n (n=100, 1, 000, or 10,000), each bloc k can be erased n times.\nFor example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as  \none program and erase endurance. Data cannot be written to t he same address more than once without erasing the block. \n(Rewrite prohibited)\n4. Maximum number of E/W cycles for which operation is guaranteed.\n5. Ta (ambient temperature)=55 °C. As to the data hold time except Ta=55 °C, please contact Renesas  Technology Corp. or an \nauthorized Renesas Technology  Corp. product distributor.\n6. Referenced to V CC1 = 4.5 to 5.5V at T opr = −40 to 85 °C (B7, U7 (T version)) / −40 to 125 °C (B7, U7 (V version)) unless \notherwise specified.\n7. Table 5.54 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.53.\n8. To reduce the number of program and erase endurance when wo rking with systems requiring numerous rewrites, write to \nunused word addresses within the block instead of rewrite. Erase block only after all possi ble addresses are used. For \nexample, an 8-word program can be written 256 times maximum before erase becomes necessary.\nMaintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the \ntotal number of times erasure is used.\n9. Should erase error occur during block erase, attempt to ex ecute clear status register command, then block erase command \nat least three times until erase error disappears.\n10. Set the PM17 bit in the PM1 register to “1” (wait stat e) when executing more than 100 times rewrites (B7 and U7).\n11. Customers desiring E/W failure rate information shoul d contact their Renesas tec hnical support representative.Table 5.53 Flash Memory Version Electrical Characteristics (1) for 100 cycle products (B, U)\nSymbol ParameterStandardUnitMin. Typ. Max.\n− Program and Erase Endurance (3) 100 cycle\n− Word Program Time (V CC1=5.0V ) 25 200 µs\n− Lock Bit Program Time 25 200 µs\n− Block Erase Time\n(VCC1=5.0V )4-Kbyte block 4 0.3 4 s\n− 8-Kbyte block 0.3 4 s\n− 32-Kbyte block 0.5 4 s\n− 64-Kbyte block 0.8 4 s\n− Erase All Unlocked Blocks Time (2) 4×n s\ntPS Flash Memory Circuit Stabilization Wait Time 15 µs\n− Data Hold Time (5) 20 year\nTable 5.54 Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (B7, U7) \n(Block A and Block 1 (7))\nSymbol ParameterStandardUnitMin. Typ. Max.\n− Program and Erase Endurance (3, 8, 9) 10,000 (4) cycle\n− Word Program Time (V CC1=5.0V ) 25 µs\n− Lock Bit Program Time 25 µs\n− Block Erase Time\n(VCC1=5.0V )4-Kbyte block 4 0.3 s\ntPS Flash Memory Circuit Stabilization Wait Time 15 µs\n− Data Hold Time (5) 20 year\nTable 5.55 Flash Memory Version Program/Erase Voltage and Read Operation Voltage \nCharacteristics (at T opr = 0 to 60 °C(B, U), Topr = −40 to 85 °C (B7, U7 (T version)) / −40 \nto 125 °C (B7, U7 (V version))\nFlash Program, Erase Voltage Flash Read Operation Voltage\nVCC1 = 5.0 V ± 0.5 V V CC1=4.0 to 5.5 V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 86 of 96\nREJ03B0001-0241Figure 5.22 Power Supply Circuit Timing DiagramTable 5.56 Power Supply Circuit Timing Characteristics\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\ntd(P-R) Time for Internal Power Supply Stabilization \nDuring Powering-OnVCC1=4.0V to 5.5V 2 ms\ntd(R-S) STOP Release Time 150 µs\ntd(W-S) Low Power Dissipation Mode Wait Mode \nRelease Time150 µs\ntd(P-R)VCC1\nCPU clock\nCPU clock\ntd(R-S)(a)\n(b)td(W-S)td(P-R)\nTime for Internal Power\nSupply Stabilization During\nPowering-On\nInterrupt for\n(a) Stop mode release\nor\n(b)Wait mode releasetd(R-S)\nSTOP Release Time\ntd(W-S)\nLow Power Dissipation\nMode Wait Mode Release\nTimeRecommended\noperation voltage\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 87 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nNOTES:\n1. Referenced to V CC1=VCC2=4.0 to 5.5V, V SS = 0V at T opr = −40 to 85 °C / −40 to 125 °C, f(BCLK)=24MHz unless otherwise \nspecified. T version = −40 to 85 °C, V version = −40 to 125 °C.\n2. There is no external connections for port P1_0 to P1_7,  P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.Table 5.57 Electrical Characteristics (1) (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nVOH HIGH \nOutput \nVoltage (2)P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOH=−5mA\nVCC1−2.0 V CC1\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOH=−5mA \nVCC2−2.0 V CC2\nVOH HIGH \nOutput \nVoltage (2)P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1OH=−200µA\nVCC1−0.3 V CC1\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOH=−200µA \nVCC2−0.3 V CC2\nVOH HIGH Output Voltage     XOUT HIGHPOWER I OH=−1mA VCC1−2.0 V CC1VLOWPOWER I OH=−0.5mA VCC1−2.0 V CC1\nHIGH Output Voltage     XC OUT HIGHPOWER With no load applied 2.5VLOWPOWER With no load applied 1.6\nVOL LOW \nOutput \nVoltage (2)P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOL=5mA\n2.0\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOL=5mA \n2.0\nVOL LOW \nOutput \nVoltage (2)P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, \nP8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P14_0, P14_1IOL=200 µA\n0.45\nVP0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, \nP3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, \nP12_0 to P12_7, P13_0 to P13_7IOL=200 µA \n0.45\nVOL LOW Output Voltage     XOUT HIGHPOWER I OL=1mA 2.0VLOWPOWER I OL=0.5mA 2.0\nLOW Output Voltage     XCOUT HIGHPOWER With no load applied 0VLOWPOWER With no load applied 0\nVT+-VT- Hysteresis HOLD , RDY , TA0IN to TA4IN, TB0IN to TB5IN, \nINT0  to INT5 , NMI , ADTRG , CTS0  to CTS2 , CLK0 to CLK4, \nTA0OUT to TA4OUT, KI0  to KI3 , RXD0 to RXD2, \nSCL0 to SCL2, SDA0 to SDA2, SIN3, SIN40.2 1.0 V\nVT+-VT- Hysteresis RESET 0.2 2.5 V\nIIH HIGH Input \nCurrent (2)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7,   P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_7,  P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, \nP14_0, P14_1, XIN, RESET , CNVSS, BYTEVI=5V\n5.0 µA\nIIL LOW Input \nCurrent (2)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7,  P6_0 to P6_7, P7_0 to P7_7, \nP8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7,P12_0 to P12_7, P13_0 to P13_7,\n P14_0, P14_1, XIN, RESET , CNVSS, BYTEVI=0V\n−5.0 µA\nRPULLUP Pull-Up\nResistance \n(2)P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,  P3_0 to P3_7, \nP4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, \nP8_0 to P8_4, P8_6, P8_7,  P9_0 to P9_7, P10_0 to P10_7, \nP11_0 to P11_7,P12_0 to P12_7, P13_0 to P13_7,\nP14_0, P14_1VI=0V\n30 50 170 k Ω\nRfXIN Feedback Resistance   XIN 1.5 M Ω\nRfXCIN Feedback Resistance   XCIN 15 M Ω\nVRAM RAM Retention Voltage At stop mode 2.0 V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 88 of 96\nREJ03B0001-0241NOTES:\n1. Referenced to V CC1=VCC2=4.0 to 5.5V, V SS = 0V at T opr = −40 to 85 °C / −40 to 125 °C, f(BCLK)=24MHz unless otherwise \nspecified. T version = −40 to 85 °C, V version = −40 to 125 °C.\n2. With one timer operated using fC32.\n3. This indicates the memory in whic h the program to be executed exists.Table 5.58 Electrical Characteristics (2) (1)\nSymbol Parameter Measuring ConditionStandardUnitMin. Typ. Max.\nICC Power Supply Current\n(VCC1=VCC2=4.0V to 5.5V)In single-chip \nmode, the output \npins are open and \nother pins are V SSMask ROM f(BCLK)=24MHz\nNo division, PLL operation14 20 mA\nNo division, \nOn-chip oscillation1m A\nFlash \nMemoryf(BCLK)=24MHz, \nNo division, PLL operation18 27 mA\nNo division, \nOn-chip oscillation1.8 mA\nFlash Memory \nProgramf(BCLK)=10MHz, \nVCC1=5.0V 15 mA\nFlash Memory \nErasef(BCLK)=10MHz, \nVCC1=5.0V 25 mA\nMask ROM f(XCIN)=32kHz\nLow power dissipation \nmode, ROM (3)25 µA\nFlash Memory f(BCLK)=32kHz\nLow power dissipation \nmode, RAM (3)25 µA\nf(BCLK)=32kHz\nLow power dissipation \nmode, Flash Memory (3)420 µA\nOn-chip oscillation, \nWait mode50 µA\nMask ROM\nFlash Memoryf(BCLK)=32kHz\nWait mode (2), \nOscillation capability High7.5 µA\nf(BCLK)=32kHz\nWait mode (2), \nOscillation capability Low2.0 µA\nStop mode\n Topr =25 °C2.0 6.0 µA\nStop mode\n Topr =85 °C20 µA\nStop mode\n Topr =125 °CTBD µA\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 89 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nTiming Requirements\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −40 to 85 °C (T version) / −40 to 125 °C (V version) unless otherwise \nspecified)\nTable 5.59 External Clock Input (XIN input)\nSymbol ParameterStandardUnitMin. Max.\ntc External Clock Input  Cycle Time 62.5 ns\ntw(H) External Clock Input HIGH Pulse Width 25 ns\ntw(L) External Clock Input LOW Pulse Width 25 ns\ntr External Clock Rise Time 15 ns\ntf External Clock Fall Time 15 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 90 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nTiming Requirements\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −40 to 85 °C (T version) / −40 to 125 °C (V version) unless otherwise \nspecified)\nTable 5.60 Timer A Input (Counter Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 100 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 40 ns\ntw(TAL) TAiIN Input LOW Pulse Width 40 ns\nTable 5.61 Timer A Input (Gating Input in Timer Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 400 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 200 ns\ntw(TAL) TAiIN Input LOW Pulse Width 200 ns\nTable 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 200 ns\ntw(TAH) TAiIN Input HIGH Pulse Width 100 ns\ntw(TAL) TAiIN Input LOW Pulse Width 100 ns\nTable 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)\nSymbol ParameterStandardUnitMin. Max.\ntw(TAH) TAiIN Input HIGH Pulse Width 100 ns\ntw(TAL) TAiIN Input LOW Pulse Width 100 ns\nTable 5.64 Timer A Input (Counter Increment/ Decrement Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(UP) TAiOUT Input Cycle Time 2000 ns\ntw(UPH) TAiOUT Input HIGH Pulse Width 1000 ns\ntw(UPL) TAiOUT Input LOW Pulse Width 1000 ns\ntsu(UP-TIN) TAiOUT Input Setup Time 400 ns\nth(TIN-UP) TAiOUT Input Hold Time 400 ns\nTable 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TA) TAiIN Input Cycle Time 800 ns\ntsu(TAIN-TAOUT) TAiOUT Input Setup Time 200 ns\ntsu(TAOUT-TAIN) TAiIN Input Setup Time 200 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 91 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nTiming Requirements\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −40 to 85 °C (T version) / −40 to 125 °C (V version) unless otherwise \nspecified)\nTable 5.66 Timer B Input (Counter Input in Event Counter Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time (counted on one edge) 100 ns\ntw(TBH) TBiIN Input HIGH Pulse Width (counted on one edge) 40 ns\ntw(TBL) TBiIN Input LOW Pulse Width (counted on one edge) 40 ns\ntc(TB) TBiIN Input Cycle Time (counted on both edges) 200 ns\ntw(TBH) TBiIN Input HIGH Pulse Width (counted on both edges) 80 ns\ntw(TBL) TBiIN Input LOW Pulse Width (counted on both edges) 80 ns\nTable 5.67 Timer B Input (Pulse Period Measurement Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time 400 ns\ntw(TBH) TBiIN Input HIGH Pulse Width 200 ns\ntw(TBL) TBiIN Input LOW Pulse Width 200 ns\nTable 5.68 Timer B Input (Pulse Width Measurement Mode)\nSymbol ParameterStandardUnitMin. Max.\ntc(TB) TBiIN Input Cycle Time 400 ns\ntw(TBH) TBiIN Input HIGH Pulse Width 200 ns\ntw(TBL) TBiIN Input LOW Pulse Width 200 ns\nTable 5.69 A/D Trigger Input\nSymbol ParameterStandardUnitMin. Max.\ntc(AD) ADTRG  Input Cycle Time 1000 ns\ntw(ADL) ADTRG  input LOW Pulse Width 125 ns\nTable 5.70 Serial Interface\nSymbol ParameterStandardUnitMin. Max.\ntc(CK) CLKi Input Cycle Time 200 ns\ntw(CKH) CLKi Input HIGH Pulse Width 100 ns\ntw(CKL) CLKi Input LOW Pulse Width 100 ns\ntd(C-Q) TXDi Output Delay Time 80 ns\nth(C-Q) TXDi Hold Time 0 ns\ntsu(D-C) RXDi Input Setup Time 70 ns\nth(C-D) RXDi Input Hold Time 90 ns\nTable 5.71 External Interrupt INTi  Input\nSymbol ParameterStandardUnitMin. Max.\ntw(INH) INTi Input HIGH Pulse Width 250 ns\ntw(INL) INTi Input LOW Pulse Width 250 ns\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 92 of 96\nREJ03B0001-0241VCC1=VCC2=5V\nSwitching Characteristics\n(VCC1 = V CC2 = 5V, V SS = 0V, at T opr = −40 to 85 °C (T version) / −40 to 125 °C (V version) unless otherwise \nspecified)\nFigure 5.23 Ports P0 to P10 Measurement CircuitP6\nP7\nP8\nP10P9P0\nP1\nP2\nP3\nP4\nP530pF\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 93 of 96\nREJ03B0001-0241Figure 5.24 Timing Diagram (1)TAiIN input\nTAiOUT input\nDuring event counter mode\nTBiIN input\nADTRG inputtc(TA)\ntw(TAH)\ntw(TAL)\ntc(UP)\ntw(UPH)\ntw(UPL)\ntc(TB)\ntw(TBH)\ntw(TBL)\ntc(AD)\ntw(ADL)th(TIN-UP) tsu(UP-TIN)TAiIN input\n(When count on falling\nedge is selected)\nTAiIN input\n(When count on rising\nedge is selected)TAiOUT input\n(Up/down input)\nTAiIN inputTwo-phase pulse input in\nevent counter modetc(TA)\ntsu(TAIN-TAOUT)\ntsu(TAOUT-TAIN)tsu(TAIN-TAOUT)\ntsu(TAOUT-TAIN)\nTAiOUT inputXIN input\ntw(H) tw(L) trtf\ntcVCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T) 5. Electrical Characteristics \nRev.2.41 Jan 10, 2006 Page 94 of 96\nREJ03B0001-0241Figure 5.25 Timing Diagram (2)tsu(D-C)CLK i\nTXDi\nRXDitc(CK)\ntw(CKH)\ntw(CKL)\ntw(INL)\ntw(INH)INTi inputtd(C-Q)th(C-D)th(C-Q)VCC1=VCC2=5V\nM16C/62P Group (M16C/62P, M16C/62P T)  Appendix 1. Package Dimensions \nRev.2.41 Jan 10, 2006 Page 95 of 96\nREJ03B0001-0241Appendix 1.Package Dimensions\n2.1. DIMENSIONS " *1" AND " *2"\nDO NOT INCLUDE MOLD FLASH.NOTE)\nDIMENSION " *3" DOES NOT\nINCLUDE TRIM OFFSET.\nDetailFL1cA\nA1 A2\nLIndex mark\ny\nxF1 38396465 102\n103\n128*1\n*3\n*2ZE\nZDDHD\nE\nHE\nbp\nL1ZEZDc1b1bpA1HEHD\ny 0.10e0 . 5c\n0° 8°\nx\nL 0.35 0.5 0.650.05 0.125 0.2A 1.715.8 16.0 16.221.8 22.0 22.2A2 1.4E 13.9 14.0 14.1D 19.9 20.0 20.1Reference\nSymbolDimension in Millimeters\nMin Nom Max\n0.17 0.22 0.27\n0.09 0.145 0.20\n0.10\n0.750.750.20\n0.125\n1.0P-LQFP128-14x20-0.50 0.9gMASS[Typ.]\n128P6Q-A PLQP0128KB-ARENESAS Code JEITA Package Code Previous Code\nTerminal cross section\ncbp\nc1b1\ne\n0.8 0.5\n0.8250.575\nZEZDbpA1HEHD\ny 0.10e 0.65c\n0° 10°\nL 0.4 0.6 0.80 0.1 0.2A 3.0516.5 16.8 17.122.5 22.8 23.1A2 2.8E 1 3 . 81 4 . 01 4 . 2D 19.8 20.0 20.2Reference\nSymbolDimension in Millimeters\nMin Nom Max\n0.25 0.3 0.4\n0.13 0.15 0.2P-QFP100-14x20-0.65 1.6gMASS[Typ.]\n100P6S-A PRQP0100JB-ARENESAS Code JEITA Package Code Previous Code\nyIndex mark1008180 51\n50\n31\n30 1\nF\n*2*1\n*3\nZE\nZD\nebpAHD\nD\nE\nHE\nc\nDetail FA1 A2\nLINCLUDE TRIM OFFSET.DIMENSION " *3" DOES NOTNOTE)\nDO NOT INCLUDE MOLD FLASH.DIMENSIONS " *1" AND " *2" 1.\n2.\nM16C/62P Group (M16C/62P, M16C/62P T)  Appendix 1. Package Dimensions \nRev.2.41 Jan 10, 2006 Page 96 of 96\nREJ03B0001-0241Terminal cross sectionb1\nc1bp\nc2.1. DIMENSIONS " *1" AND " *2"\nDO NOT INCLUDE MOLD FLASH.NOTE)\nDIMENSION " *3" DOES NOT\nINCLUDE TRIM OFFSET.\nyIndex mark\nx12 5265051 75\n76\n100\nF*1\n*3\n*2ZE\nZD\nEDHD\nHE\nbp\nDetail FL1A2 A1LA\nc\nL1ZEZDc1b1bpA1HEHD\ny0 . 0 8e0 . 5c\n0° 8°\nx\nL 0.35 0.5 0.650.05 0.1 0.15A1 . 715.8 16.0 16.215.8 16.0 16.2A2 1.4E 1 3 . 91 4 . 01 4 . 1D 1 3 . 91 4 . 01 4 . 1Reference\nSymbolDimension in Millimeters\nMin Nom Max\n0.15 0.20 0.25\n0.09 0.145 0.20\n0.08\n1.01.00.18\n0.125\n1.0Previous Code JEITA Package Code RENESAS Code\nPLQP0100KB-A 100P6Q-A / FP-100U / FP-100UVMASS[Typ.]\n0.6g P-LQFP100-14x14-0.50\ne\n*3\n*2*1\n806160 41\n40\n21\n20 1\nFIndex mark\ny\nZE\nZDc\nbp eA\nE\nHEDHD\nDetail FLA2 A1INCLUDE TRIM OFFSET.DIMENSION " *3" DOES NOTNOTE)\nDO NOT INCLUDE MOLD FLASH.DIMENSIONS " *1" AND " *2" 1.\n2.\n0.8 0.5\n0.8250.825\nZEZDPrevious Code JEITA Package Code RENESAS Code\nPRQP0080JA-A 80P6S-AMASS[Typ.]\n1.1g P-QFP80-14x14-0.65\n0.2 0.15 0.130.4 0.3 0.25Max Nom MinDimension in Millimeters\nSymbolReference\n14.2 14.0 13.8 D\n14.2 14.0 13.8 E\n2.8 A2\n17.1 16.8 16.5\n17.1 16.8 16.5\n3.05 A\n0.2 0.1 0\n0.8 0.6 0.4 L10° 0°c\n0.65 e\n0.10 yHD\nHE\nA1\nbp\nC - 1REVISION HISTORY M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual\nRev. DateDescription\nPage Summary\n1.10 May 28, 2003 1 Applications are partly revised.\n2 Table 1.1.1 is partly revised.\n4-5 Table 1.1.2 and 1.1.3 is partly revised.\n“Note 1” is partly revised.\n22\n23Table 1.5.3 is partly revised.Table 1.5.5 is partly revised.\nTable 1.5.6 is added.\n243031Table 1.5.9 is partly revised.\nNotes 1 and 2 in Table 1.5.26 is partly revised.Notes 1 in Table 1.5.27 is partly revised.\n30-31Note 3 is added to “Data output hold ti me (refers to BCLK)” in Table 1.5.26 \nand 1.5.27.\n32 Note 4 is added to “th(ALE-AD)” in Table 1.5.28.\n30-32\n36-39\n40-41\n42Switching Characteristi cs is partly revised.\nth(WR-AD) and th(WR-DB) in Figure 1.5.5 to 1.5.8 is partly revised.\nth(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.9 to \n1.5.10 is partly revised.\nNote 2 is added to Table 1.5.29.\n47\n48\n47-48Notes 1 and 2 in Table 1. 5.45 is partly revised.\nNotes 1 in Table 1.5.46 is partly revised.\nNote 3 is added to “Data output hold time (refers to BCLK)” in Table \n1.5.45 and 1.5.46.\n49\n47-48\n53-56\n57-58Note 4 is added to “th(ALE-AD)” in Table 1.5.47.\nSwitching Characteristi cs is partly revised.\nth(WR-AD) and th(WR-DB) in Figure 1. 5.15 to 1.5.18 is partly revised.\nth(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.19 to 1.5.20 is partly revised.\n2.00 Oct 29, 2003 -Since high reliability version is added, a group name is revised.\nM16C/62 Group (M16C/62P) → M16C/62 Group (M16C/62P, M16C/62PT)\n2-4 Table 1.1 to 1.3 are revised.\nNote 3 is partly revised.\n2-4\n6\n7-9\n11\n12-15\n17,19\n18,20\n30\n31-32Table 1.1 to 1.3 are revised.\nNote 3 is partly revised.\nFigure 1.2 Note5 is deleted.\nTable 1.4 to 1.7 Product List is partly revised.Table 1.8 and Figure 1.4 are added.\nFigure 1.5 to 1.9 ZP is added.\nTable 1.10 and 1.12 ZP is added to timer A.\nTable 1.11 and 1.13 VCC1 is added to VREF.\nTable 5.1 is revised.Table 5.2 and 5.3 are revised.\nC - 2REVISION HISTORY M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual\n33\n34,74\n36\n38,55\n41\n41-43,\n58-60\n44Table 5.4 A-D Conversion Ch aracteristics is revised.\nTable 5.5 D-A Conversion Characteristics revised.\nTable 5.6 to 5.7 and table 5.54 to 5.55 are revised.\nTable 5.11 is revised.Table 5.14 and 5.33 HLDA output deley time is deleted.\nFigure 5.1 is partly revised.\nTable 5.27 to 5.29 and table 5.46 to 48 HLDA output deley time is added.\nFigure 5.2 Timing Diagram (1) XIN input is added.\n47-48\n49-50\n52\n53\n58\n61\n64-65\n66-67\n69\n70-85Figure 5.5 to 5.6 Read timing DB → DBi\nFigure 5.7 to 5.8 Write timing DB → DBi\nFigure 5.10 DB → DBi\nTable 5.30 is revised.Figure 5.11 is partly revised.\nFigure 5.12 Timing Diagram (1) XIN input is added.Figure 5.15 to 5.16 Read timing DB → DBi\nFigure 5.17 to 5.18 Write timing DB → DBi\nFigure 5.20 DB → DBi\nElectrical Characteristics (M16C/62PT) is added.\n2.10 Nov 07, 20038-9\n23Table 1.5 to 1.7 Product List is pa rtly revised. Note 1 is deleted.\nTable 3.1 is revised.\n71\n72Table 5.50 is revised.Table 5.51 is deleted.\n2.11 Jan 06, 200416\n17-18Table 1.9 NOTE 3 VCC1  VCC2 → VCC1 > VCC2\nTable 1.10 to 1.11 NOTE 1 VCC1  VCC2 → VCC1 > VCC2\n31 Table 5.2 Power Supply Ripple Allowable Frequency Unit MHz → kHz\n2.30 Sep 01, 200412\n18, 20\n19,21\n24Table 1.9 and Figure 1.5 are added.\nTable 1.11 to 1.13 are revised.\nTable 1.12 to 1.14 are revised.\nFigure 3.1 is partly revised.\n2533\n34\n35\n37Note 3 is added.\nNote 6 is added.Table 5.3 is revised.\nNote 2 in Table 5.4 is added.\nTable 5.5 to 5.6 is partly revised.Table 5.8 is revised.\nTable 5.9 is revised.\nTable 5.11 is revised.Rev. DateDescription\nPage Summary\nC - 3REVISION HISTORY M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual\n40\n57\n70\n7273\n74\n7679Table 5.24 is partly revised.Table 5.43 is partly revised.\nTable 5.48 is partly revised.\nTable 5.50 is partly revised.Table 5.53 is partly revised.\nTable 5.55 is revised.\nTable 5.57 is partly revised.Table 5.69 is partly revised.\n2.41 Jan 01, 2006 - voltage down detection reset  -> brown-out detection Reset\n2-4 Tables 1.1 to 1.3  Performance outline of M16C/62P group are partly \nrevised.\n7 Table 1.4 Product List (1) is partly revised.\nNote 1 is added.\n8 Table 1.5 Product List (2) is partly revised.\nNote 1, 2 and 3 are added.\n9 Table 1.6 Product List (3) is partly revised.\nNote 1 and 2 are added.\n10 Table 1.7 Product List (4) is partly revised.\nNote 1 and 2 are added.\n11 Figure 1.3 Type No., Memory Size, Shows RAM capacity, and Package is \npartly revised\n12 Table 1.8 Product Code of Flash Memory version and ROMless version for \nM16C/62P is partly revised.\n13 Table 1.9 Product Code of Flash Memo ry version for M16C/62P is partly \nrevised.\n14 Figure 1.6 Pin Configuration (Top View) is partly revised.\n15-17 Tables 1.10 to 1.12 Pin Characteristics for 128-Pin Package are added.\n18-19 Figure 1.7 and 1.8 Pin Configur ation (Top View) are partly revised.\n20-21 Tables 1.13 to 1.14 Pin Characteristics for 100-Pin Package are added.\n22 Figure 1.9 Pin Configuration (Top View) is partly revised.\n23-24 Tables 1.15 to 1.16 Pin Characteristics for 80-Pin Package are added.\n25-29 Tables 1.17 to 1.21 are partly revised.\n34 Note 4 of Table 4.1 SFR Information is partly revised.\n43 Table 5.4 A/D Conversion Char acteristics is partly revised.\n45 Table 5.6 Flash Memory Version Elec trical Characteristics for 100 cycle \nproducts is partly revised.Table 5.7 Flash Memory Version Electrical Characteristics for 10,000 cycle \nproducts is partly revised.\nTable 5.8 Flash Memory Version Pr ogram / Erase Voltage and Read \nOperation Voltage Characteri stics is partly revised.\n46 Table 5.9 Low Voltage Detection Circuit Electrical Characteristics is partly \nrevised.Rev. DateDescription\nPage Summary\nC - 4REVISION HISTORY M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual\nRev. DateDescription\nPage Summary\n47 Figure 5.1 Power Supply Circuit Ti ming Diagram is partly revised.\n48 Table 5.11 Electrical Characte ristics (1)  is partly deleted.\n49 Table 5.12 Electrical Characte ristics (2) is partly revised.\n50 Note 1 of Table 5.13 External Clock Input (XIN input) is added.\n67 Notes 1 to 4 of Table 5.32 External Clock Input (XIN input) are added.\n85 Table 5.53 Flash Memory Version Elec trical Characteristics for 100 cycle \nproducts is partly revised. St andard (Min.) is partly revised.\nTable 5.54 Flash Memory Version Elec trical Characteristics for 10,000 \ncycle products is partly revised. St andard (Min.) is partly revised.\nNote 5 is revised.\nTable 23.55 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteri stics is partly revised.\n87 Table 5.57 Electrical Characte ristics (1)  is partly deleted.\n88 Table 5.58 Electrical Charac teristics is partly revised.\nKeep safety first in your circuit designs!\n1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is a lways the possibility that trouble \nmay occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.\n   Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placeme nt of substitutive, auxiliary \n   circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.\nNotes regarding these materials\n1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product  best suited to the customer\'s \napplication; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas T echnology Corp. or a third party.\n2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party\'s rights, originating in the use of any product data, \ndiagrams, charts, programs, algorithms, or circuit application examples contained in these materials.\n3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents i nformation on products at the time of \npublication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvement s or other reasons.  It is \ntherefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distrib utor for the latest product \ninformation before purchasing a product listed herein.\n   The information described here may contain technical inaccuracies or typographical errors.\n   Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies o r errors.\n   Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Techn ology Corp. Semiconductor \nhome page (http://www.renesas.com).\n4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, a nd algorithms, please be sure to \nevaluate all information as a total system before making a final decision on the applicability of the information and products.   Renesas Technology Corp. assumes \nno responsibility for any damage, liability or other loss resulting from the information contained herein.\n5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under ci rcumstances in which human life \nis potentially at stake.  Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor  when considering the use of a \nproduct contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp ace, nuclear, or undersea repeater \nuse.\n6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materi als.\n7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a lic ense from the Japanese government and \ncannot be  imported into a country other than the approved destination.\n   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.\n8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.Sales Strategic Planning Div.    Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan\nhttp://www.renesas.com\nRefer to " http://www.renesas.com/en/network " for the latest and detailed information.\nRenesas Technology America, Inc.\n450 Holger  Way, San Jose, CA 95134-1368, U.S.A\nTel: <1> (408)  382-7500, Fax: <1> (408)  382-7501 \nRenesas Technology Europe Limited\nDukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.\nTel: <44> (1628)  585-100, Fax: <44> (1628)  585-900 \nRenesas Technology Hong Kong Ltd. \n7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong   \nTel: <852> 2265-6688, Fax: <852> 2730-6071\n \nRenesas Technology Taiwan Co., Ltd.\n10th Floor, No.99, Fushing North Road, Taipei, Taiwan\nTel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 \nRenesas Technology (Shanghai) Co., Ltd.\nUnit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China\nTel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 \nRenesas Technology Singapore Pte. Ltd.\n1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 \nTel: <65> 6213-0200, Fax: <65> 6278-8001\nRenesas Technology Korea Co., Ltd.\nKukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea\nTel: <82> 2-796-3115, Fax: <82> 2-796-2145\nRenesas Technology Malaysia Sdn. Bhd.\nUnit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan,  Malaysia\nTel: <603> 7955-9390, Fax: <603> 7955-9510RENESAS SALES OFFICES\n \n© 20 06. Renesas Technology  Corp., All rights rese rved.  Printed  in Japan. \nColophon .3.0  \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Renesas Electronics:   \n\xa0 M30621FCPGP#U5C\xa0 M30622F8PFP#U5C\xa0 M30622F8PGP#U3C\xa0 M30624SPFP#U3C\xa0 M30620SPFP#U5C\xa0\nM30626FJPFP#U3C\xa0 M30626FJPFP#U7C\xa0 M30626SPFP#U3C\xa0 M30627FJPGP#U9C\xa0 M30626FHPGP#U9C\xa0\nM30626FHPFP#U5C\xa0 M30626FHPFP#U9C\xa0 M30627FHPGP#U7C\xa0 M30626FJPFP#U5C\xa0 M30622SPFP#U3C\xa0\nM30622F8PGP#U5C\xa0 M30626FJPGP#U7C\xa0 M30626SPFP#U5C\xa0 M30627FJPGP#U5C\xa0 M30624FGPGP#U9C\xa0\nM30622F8PFP#U3C\xa0 M30623F8PGP#U5C\xa0 M30626SPGP#U3C\xa0 M30621FCPGP#U9C\xa0 M30620FCPGP#U7C\xa0\nM30620SPGP#U3C\xa0 M30624FGPFP#U5C\xa0 M30626FJPGP#U3C\xa0 M30620SPFP#U3C\xa0 M30620FCPFP#U3C\xa0\nM30622F8PFP#U9C\xa0 M30624FGPGP#U7C\xa0 M30620SPGP#U5C\xa0 M30626FHPGP#U3C\xa0 M30624SPGP#U3C\xa0\nM30622SPGP#U3C\xa0 M30624FGPGP#U3C\xa0 M30624FGPGP#U5C\xa0 M30625FGPGP#U7C\xa0 M30622SPGP#U5C\xa0\nM30626SPGP#U5C\xa0 M30626FHPFP#U3C\xa0 M30627FHPGP#U5C\xa0 M30620FCPFP#U5C\xa0 M30620FCPGP#U3C\xa0\nM30620FCPGP#U5C\xa0 M30627FHPGP#U9C\xa0 M30622SPFP#U5C\xa0 M30624FGPFP#U9C\xa0 M30620FCPFP#U7C\xa0\nM30624FGPFP#U3C\xa0 M30624SPFP#U5C\xa0 M30626FHPGP#U5C\xa0 M30624SPGP#U5C\xa0 M30624FGPFP#U7C\xa0\nM30626FHPFP#U7C\xa0 M30626FHPGP#U7C\xa0 M30626FJPGP#U5C\xa0 M30625FGPGP#U5C\xa0 M30620FCPGP#U9C\xa0\nM30627FHPGP#U3C\xa0 M30627FJPGP#U7C\xa0 M30620FCPFP#U9C\xa0 M30622F8PGP#U7C\xa0 M30625FGPGP#U3C\xa0\nM30622F8PFP#U7C\xa0 M30625FGPGP#U9C\xa0 M30627FJPGP#U3C\xa0 M30621FCPGP#U3C\xa0 M3062LFGPGP#U3C\xa0\nM3062LFGPGP#U9C\xa0 M3062LFGPGP#U5C\xa0 M3062LFGPGP#U7C\xa0 M3062LFGPFP#U5C\xa0 M3062LFGPFP#U7C\xa0\nM3062LFGPFP#U3C\xa0 M3062LFGPFP#U9C\n'}]
!==============================================================================!
### Component Summary: M30624FGPGP#U9C (Renesas)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC1): 3.0 to 5.5 V
  - Supply Voltage (VCC2): 2.7 to VCC1
- **Current Ratings**: 
  - Power Consumption: 
    - 14 mA (VCC1=5V, f(BCLK)=24MHz)
    - 8 mA (VCC1=3V, f(BCLK)=10MHz)
    - 1.8 µA (Wait mode)
    - 0.7 µA (Stop mode)
- **Power Consumption**: 
  - Typical: 14 mA at 5V, 24 MHz
- **Operating Temperature Range**: 
  - -20 to 85 °C (Standard)
  - -40 to 85 °C (Extended)
- **Package Type**: 
  - 100-pin plastic mold QFP (PRQP0100JB-A)
- **Special Features**: 
  - 16-bit CPU core with 1M byte address space
  - Integrated A/D and D/A converters
  - Multiple serial interfaces (UART, I2C)
  - DMAC (Direct Memory Access Controller)
  - Watchdog timer
  - Flash memory version with program/erase endurance of 100 to 10,000 cycles depending on the block
- **Moisture Sensitive Level**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **M30624FGPGP#U9C** is a single-chip 16-bit CMOS microcontroller from the M16C/62P group developed by Renesas Electronics. It is built on a high-performance silicon gate CMOS process and features a sophisticated instruction set that allows for efficient execution of commands. The microcontroller is designed for applications requiring high-speed arithmetic and logic operations, making it suitable for various control applications in office automation, communication, and industrial equipment.

#### Typical Applications:
- **Control Systems**: Used in devices that require precise control and monitoring, such as industrial automation systems.
- **Consumer Electronics**: Found in audio equipment, cameras, televisions, and home appliances.
- **Automotive Applications**: Utilized in automotive electronics for various control functions.
- **Communication Equipment**: Employed in devices that require data processing and communication capabilities.
- **Embedded Systems**: Ideal for embedded applications due to its low power consumption and integrated peripherals.

This microcontroller is particularly advantageous for applications that demand a combination of processing power, flexibility, and energy efficiency.