<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_1\hub75\impl\gwsynthesis\hub75.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_1\hub75\constraints\pinning_TankPrimer9K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_1\hub75\constraints\timing_TankPrimer9K.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep  6 22:57:14 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>30</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_master</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv/counter_11_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>452.342(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_master</td>
<td>50.000(MHz)</td>
<td>197.181(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_master</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_master</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.531</td>
<td>clkdiv/n8_s/I1</td>
<td>clkdiv/counter_11_s0/D</td>
<td>clk_master:[F]</td>
<td>clk:[F]</td>
<td>0.368</td>
<td>-2.509</td>
<td>2.019</td>
</tr>
<tr>
<td>2</td>
<td>14.929</td>
<td>counter_3_s0/Q</td>
<td>LATCH_s3/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.775</td>
</tr>
<tr>
<td>3</td>
<td>15.535</td>
<td>counter_5_s0/Q</td>
<td>LATCH_s3/CE</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.433</td>
</tr>
<tr>
<td>4</td>
<td>15.886</td>
<td>counter_6_s0/Q</td>
<td>oe_ctrl/OE_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.818</td>
</tr>
<tr>
<td>5</td>
<td>16.553</td>
<td>counter_5_s0/Q</td>
<td>counter_1_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.415</td>
</tr>
<tr>
<td>6</td>
<td>16.553</td>
<td>counter_5_s0/Q</td>
<td>counter_2_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.415</td>
</tr>
<tr>
<td>7</td>
<td>16.553</td>
<td>counter_5_s0/Q</td>
<td>counter_3_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.415</td>
</tr>
<tr>
<td>8</td>
<td>16.553</td>
<td>counter_5_s0/Q</td>
<td>counter_4_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.415</td>
</tr>
<tr>
<td>9</td>
<td>16.553</td>
<td>counter_5_s0/Q</td>
<td>counter_5_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.415</td>
</tr>
<tr>
<td>10</td>
<td>16.621</td>
<td>counter_5_s0/Q</td>
<td>counter_6_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.347</td>
</tr>
<tr>
<td>11</td>
<td>16.893</td>
<td>counter_5_s0/Q</td>
<td>counter_0_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.075</td>
</tr>
<tr>
<td>12</td>
<td>16.896</td>
<td>counter_5_s0/Q</td>
<td>LAT_EN_s0/CE</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.072</td>
</tr>
<tr>
<td>13</td>
<td>17.747</td>
<td>counter_0_s0/Q</td>
<td>counter_6_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.956</td>
</tr>
<tr>
<td>14</td>
<td>17.789</td>
<td>counter_0_s0/Q</td>
<td>counter_5_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.914</td>
</tr>
<tr>
<td>15</td>
<td>17.832</td>
<td>counter_0_s0/Q</td>
<td>counter_4_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.872</td>
</tr>
<tr>
<td>16</td>
<td>17.874</td>
<td>counter_0_s0/Q</td>
<td>counter_3_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.830</td>
</tr>
<tr>
<td>17</td>
<td>17.916</td>
<td>counter_0_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.788</td>
</tr>
<tr>
<td>18</td>
<td>18.221</td>
<td>counter_0_s0/Q</td>
<td>counter_1_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.482</td>
</tr>
<tr>
<td>19</td>
<td>18.894</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>0.810</td>
</tr>
<tr>
<td>20</td>
<td>34.869</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_10_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.872</td>
</tr>
<tr>
<td>21</td>
<td>34.911</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_9_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.830</td>
</tr>
<tr>
<td>22</td>
<td>34.953</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_8_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.788</td>
</tr>
<tr>
<td>23</td>
<td>34.995</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_7_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.745</td>
</tr>
<tr>
<td>24</td>
<td>35.037</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_6_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.703</td>
</tr>
<tr>
<td>25</td>
<td>35.080</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_5_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.661</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.430</td>
<td>clkdiv/n8_s/I1</td>
<td>clkdiv/counter_11_s0/D</td>
<td>clk_master:[R]</td>
<td>clk:[F]</td>
<td>-0.001</td>
<td>-1.687</td>
<td>1.286</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>clkdiv/counter_0_s0/Q</td>
<td>clkdiv/counter_0_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.540</td>
<td>clkdiv/counter_2_s0/Q</td>
<td>clkdiv/counter_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.540</td>
</tr>
<tr>
<td>5</td>
<td>0.540</td>
<td>clkdiv/counter_6_s0/Q</td>
<td>clkdiv/counter_6_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.540</td>
</tr>
<tr>
<td>6</td>
<td>0.540</td>
<td>clkdiv/counter_8_s0/Q</td>
<td>clkdiv/counter_8_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.540</td>
</tr>
<tr>
<td>7</td>
<td>0.542</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>8</td>
<td>0.542</td>
<td>counter_6_s0/Q</td>
<td>counter_6_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>9</td>
<td>0.631</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_1_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.631</td>
</tr>
<tr>
<td>10</td>
<td>0.634</td>
<td>counter_1_s0/Q</td>
<td>counter_1_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.634</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>clkdiv/counter_5_s0/Q</td>
<td>clkdiv/counter_5_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>clkdiv/counter_9_s0/Q</td>
<td>clkdiv/counter_9_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.714</td>
<td>clkdiv/counter_3_s0/Q</td>
<td>clkdiv/counter_3_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.714</td>
<td>clkdiv/counter_4_s0/Q</td>
<td>clkdiv/counter_4_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>15</td>
<td>0.714</td>
<td>clkdiv/counter_7_s0/Q</td>
<td>clkdiv/counter_7_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>16</td>
<td>0.714</td>
<td>clkdiv/counter_10_s0/Q</td>
<td>clkdiv/counter_10_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>17</td>
<td>0.715</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>18</td>
<td>0.715</td>
<td>counter_5_s0/Q</td>
<td>counter_5_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>19</td>
<td>0.720</td>
<td>counter_4_s0/Q</td>
<td>counter_4_s0/D</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.720</td>
</tr>
<tr>
<td>20</td>
<td>1.468</td>
<td>counter_0_s0/Q</td>
<td>LAT_EN_s0/CE</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.477</td>
</tr>
<tr>
<td>21</td>
<td>1.470</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.479</td>
</tr>
<tr>
<td>22</td>
<td>1.665</td>
<td>counter_0_s0/Q</td>
<td>counter_6_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.675</td>
</tr>
<tr>
<td>23</td>
<td>1.723</td>
<td>counter_0_s0/Q</td>
<td>counter_1_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.732</td>
</tr>
<tr>
<td>24</td>
<td>1.723</td>
<td>counter_0_s0/Q</td>
<td>counter_2_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.732</td>
</tr>
<tr>
<td>25</td>
<td>1.723</td>
<td>counter_0_s0/Q</td>
<td>counter_3_s0/RESET</td>
<td>clk_master:[F]</td>
<td>clk_master:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.732</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>LAT_EN_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>oe_ctrl/OE_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>LATCH_s3</td>
</tr>
<tr>
<td>8</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.575</td>
<td>9.501</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1872.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1872.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/n8_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1870.000</td>
<td>1870.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1870.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>1870.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>1871.499</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">clkdiv/n8_s/I1</td>
</tr>
<tr>
<td>1872.019</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n8_s/SUM</td>
</tr>
<tr>
<td>1872.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1870.368</td>
<td>1870.368</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1870.368</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1870.368</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1872.682</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1872.876</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/CLK</td>
</tr>
<tr>
<td>1872.846</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1872.550</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.519, 25.731%; route: 0.000, 0.000%; tC2Q: 1.499, 74.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LATCH_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>11.926</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>n39_s1/I1</td>
</tr>
<tr>
<td>12.740</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>12.990</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>n39_s0/I3</td>
</tr>
<tr>
<td>13.754</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">n39_s0/F</td>
</tr>
<tr>
<td>16.041</td>
<td>2.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[B]</td>
<td style=" font-weight:bold;">LATCH_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[B]</td>
<td>LATCH_s3/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[B]</td>
<td>LATCH_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.579, 33.069%; route: 2.856, 59.818%; tC2Q: 0.340, 7.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LATCH_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.326</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>LATCH_s6/I3</td>
</tr>
<tr>
<td>13.920</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">LATCH_s6/F</td>
</tr>
<tr>
<td>15.699</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[B]</td>
<td style=" font-weight:bold;">LATCH_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[B]</td>
<td>LATCH_s3/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[B]</td>
<td>LATCH_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.380, 31.144%; route: 2.712, 61.194%; tC2Q: 0.340, 7.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oe_ctrl/OE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/Q</td>
</tr>
<tr>
<td>11.921</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>oe_ctrl/n9_s2/I2</td>
</tr>
<tr>
<td>12.686</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">oe_ctrl/n9_s2/F</td>
</tr>
<tr>
<td>15.084</td>
<td>2.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">oe_ctrl/OE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td>oe_ctrl/OE_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>oe_ctrl/OE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 20.030%; route: 2.713, 71.074%; tC2Q: 0.340, 8.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.682</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 45.281%; route: 1.529, 44.775%; tC2Q: 0.340, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.682</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 45.281%; route: 1.529, 44.775%; tC2Q: 0.340, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.682</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 45.281%; route: 1.529, 44.775%; tC2Q: 0.340, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.682</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 45.281%; route: 1.529, 44.775%; tC2Q: 0.340, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.682</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 45.281%; route: 1.529, 44.775%; tC2Q: 0.340, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.614</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 46.201%; route: 1.461, 43.653%; tC2Q: 0.340, 10.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I1</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>14.341</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 50.293%; route: 1.189, 38.662%; tC2Q: 0.340, 11.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LAT_EN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>12.227</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>n90_s2/I1</td>
</tr>
<tr>
<td>13.013</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>13.329</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n90_s1/I0</td>
</tr>
<tr>
<td>14.089</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">LAT_EN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>LAT_EN_s0/CLK</td>
</tr>
<tr>
<td>31.234</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>LAT_EN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 50.340%; route: 1.186, 38.605%; tC2Q: 0.340, 11.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>12.229</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>12.637</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>12.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>12.679</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>12.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>12.721</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>12.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>12.763</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>12.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>12.806</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>12.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>13.223</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>13.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.994, 50.789%; route: 0.623, 31.852%; tC2Q: 0.340, 17.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>12.229</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>12.637</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>12.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>12.679</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>12.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>12.721</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>12.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>12.763</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>12.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>13.181</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>13.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.951, 49.703%; route: 0.623, 32.555%; tC2Q: 0.340, 17.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>12.229</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>12.637</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>12.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>12.679</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>12.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>12.721</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>12.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>13.138</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>13.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.909, 48.569%; route: 0.623, 33.289%; tC2Q: 0.340, 18.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>12.229</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>12.637</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>12.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>12.679</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>12.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>13.096</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>13.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.867, 47.381%; route: 0.623, 34.058%; tC2Q: 0.340, 18.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>12.229</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>12.637</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>12.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.825, 46.138%; route: 0.623, 34.862%; tC2Q: 0.340, 19.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>12.229</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>12.749</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>12.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.519, 35.044%; route: 0.623, 42.043%; tC2Q: 0.340, 22.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.606</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.612</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>12.076</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>12.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>31.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>30.970</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 57.298%; route: 0.006, 0.750%; tC2Q: 0.340, 41.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.026</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>21.369</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>22.144</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/COUT</td>
</tr>
<tr>
<td>22.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/CIN</td>
</tr>
<tr>
<td>22.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/COUT</td>
</tr>
<tr>
<td>22.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/CIN</td>
</tr>
<tr>
<td>22.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/COUT</td>
</tr>
<tr>
<td>22.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/CIN</td>
</tr>
<tr>
<td>22.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/COUT</td>
</tr>
<tr>
<td>22.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/CIN</td>
</tr>
<tr>
<td>22.312</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/COUT</td>
</tr>
<tr>
<td>22.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>clkdiv/n13_s/CIN</td>
</tr>
<tr>
<td>22.355</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n13_s/COUT</td>
</tr>
<tr>
<td>22.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>clkdiv/n12_s/CIN</td>
</tr>
<tr>
<td>22.397</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n12_s/COUT</td>
</tr>
<tr>
<td>22.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td>clkdiv/n11_s/CIN</td>
</tr>
<tr>
<td>22.439</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n11_s/COUT</td>
</tr>
<tr>
<td>22.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][B]</td>
<td>clkdiv/n10_s/CIN</td>
</tr>
<tr>
<td>22.481</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n10_s/COUT</td>
</tr>
<tr>
<td>22.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][A]</td>
<td>clkdiv/n9_s/CIN</td>
</tr>
<tr>
<td>22.899</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n9_s/SUM</td>
</tr>
<tr>
<td>22.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.555</td>
<td>55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.869</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.063</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>clkdiv/counter_10_s0/CLK</td>
</tr>
<tr>
<td>57.767</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>clkdiv/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.529, 81.696%; route: 0.003, 0.162%; tC2Q: 0.340, 18.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.026</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>21.369</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>22.144</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/COUT</td>
</tr>
<tr>
<td>22.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/CIN</td>
</tr>
<tr>
<td>22.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/COUT</td>
</tr>
<tr>
<td>22.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/CIN</td>
</tr>
<tr>
<td>22.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/COUT</td>
</tr>
<tr>
<td>22.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/CIN</td>
</tr>
<tr>
<td>22.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/COUT</td>
</tr>
<tr>
<td>22.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/CIN</td>
</tr>
<tr>
<td>22.312</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/COUT</td>
</tr>
<tr>
<td>22.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>clkdiv/n13_s/CIN</td>
</tr>
<tr>
<td>22.355</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n13_s/COUT</td>
</tr>
<tr>
<td>22.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>clkdiv/n12_s/CIN</td>
</tr>
<tr>
<td>22.397</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n12_s/COUT</td>
</tr>
<tr>
<td>22.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td>clkdiv/n11_s/CIN</td>
</tr>
<tr>
<td>22.439</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n11_s/COUT</td>
</tr>
<tr>
<td>22.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][B]</td>
<td>clkdiv/n10_s/CIN</td>
</tr>
<tr>
<td>22.856</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n10_s/SUM</td>
</tr>
<tr>
<td>22.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.555</td>
<td>55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.869</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.063</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>clkdiv/counter_9_s0/CLK</td>
</tr>
<tr>
<td>57.767</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>clkdiv/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.487, 81.274%; route: 0.003, 0.166%; tC2Q: 0.340, 18.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.026</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>21.369</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>22.144</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/COUT</td>
</tr>
<tr>
<td>22.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/CIN</td>
</tr>
<tr>
<td>22.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/COUT</td>
</tr>
<tr>
<td>22.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/CIN</td>
</tr>
<tr>
<td>22.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/COUT</td>
</tr>
<tr>
<td>22.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/CIN</td>
</tr>
<tr>
<td>22.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/COUT</td>
</tr>
<tr>
<td>22.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/CIN</td>
</tr>
<tr>
<td>22.312</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/COUT</td>
</tr>
<tr>
<td>22.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>clkdiv/n13_s/CIN</td>
</tr>
<tr>
<td>22.355</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n13_s/COUT</td>
</tr>
<tr>
<td>22.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>clkdiv/n12_s/CIN</td>
</tr>
<tr>
<td>22.397</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n12_s/COUT</td>
</tr>
<tr>
<td>22.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td>clkdiv/n11_s/CIN</td>
</tr>
<tr>
<td>22.814</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n11_s/SUM</td>
</tr>
<tr>
<td>22.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.555</td>
<td>55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.869</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.063</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>clkdiv/counter_8_s0/CLK</td>
</tr>
<tr>
<td>57.767</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>clkdiv/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.445, 80.831%; route: 0.003, 0.170%; tC2Q: 0.340, 18.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.026</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>21.369</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>22.144</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/COUT</td>
</tr>
<tr>
<td>22.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/CIN</td>
</tr>
<tr>
<td>22.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/COUT</td>
</tr>
<tr>
<td>22.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/CIN</td>
</tr>
<tr>
<td>22.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/COUT</td>
</tr>
<tr>
<td>22.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/CIN</td>
</tr>
<tr>
<td>22.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/COUT</td>
</tr>
<tr>
<td>22.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/CIN</td>
</tr>
<tr>
<td>22.312</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/COUT</td>
</tr>
<tr>
<td>22.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>clkdiv/n13_s/CIN</td>
</tr>
<tr>
<td>22.355</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n13_s/COUT</td>
</tr>
<tr>
<td>22.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>clkdiv/n12_s/CIN</td>
</tr>
<tr>
<td>22.772</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n12_s/SUM</td>
</tr>
<tr>
<td>22.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.555</td>
<td>55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.869</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.063</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clkdiv/counter_7_s0/CLK</td>
</tr>
<tr>
<td>57.767</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clkdiv/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.403, 80.367%; route: 0.003, 0.174%; tC2Q: 0.340, 19.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.026</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>21.369</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>22.144</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/COUT</td>
</tr>
<tr>
<td>22.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/CIN</td>
</tr>
<tr>
<td>22.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/COUT</td>
</tr>
<tr>
<td>22.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/CIN</td>
</tr>
<tr>
<td>22.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/COUT</td>
</tr>
<tr>
<td>22.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/CIN</td>
</tr>
<tr>
<td>22.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/COUT</td>
</tr>
<tr>
<td>22.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/CIN</td>
</tr>
<tr>
<td>22.312</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/COUT</td>
</tr>
<tr>
<td>22.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>clkdiv/n13_s/CIN</td>
</tr>
<tr>
<td>22.730</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n13_s/SUM</td>
</tr>
<tr>
<td>22.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.555</td>
<td>55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.869</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.063</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clkdiv/counter_6_s0/CLK</td>
</tr>
<tr>
<td>57.767</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clkdiv/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.360, 79.881%; route: 0.003, 0.178%; tC2Q: 0.340, 19.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>57.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.026</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>21.366</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>21.369</td>
<td>0.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>22.144</td>
<td>0.774</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/COUT</td>
</tr>
<tr>
<td>22.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/CIN</td>
</tr>
<tr>
<td>22.186</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/COUT</td>
</tr>
<tr>
<td>22.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/CIN</td>
</tr>
<tr>
<td>22.228</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/COUT</td>
</tr>
<tr>
<td>22.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/CIN</td>
</tr>
<tr>
<td>22.270</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/COUT</td>
</tr>
<tr>
<td>22.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/CIN</td>
</tr>
<tr>
<td>22.687</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/SUM</td>
</tr>
<tr>
<td>22.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.555</td>
<td>55.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.555</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>57.869</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>58.063</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>clkdiv/counter_5_s0/CLK</td>
</tr>
<tr>
<td>57.767</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>clkdiv/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.318, 79.369%; route: 0.003, 0.183%; tC2Q: 0.340, 20.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 92.246%; route: 0.195, 7.754%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>501.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/n8_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>500.994</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">clkdiv/n8_s/I1</td>
</tr>
<tr>
<td>501.286</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n8_s/SUM</td>
</tr>
<tr>
<td>501.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>499.999</td>
<td>499.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>499.999</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>501.541</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>501.686</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/CLK</td>
</tr>
<tr>
<td>501.716</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>501.716</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 22.700%; route: 0.000, 0.000%; tC2Q: 0.994, 77.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clkdiv/counter_0_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_0_s0/Q</td>
</tr>
<tr>
<td>20.454</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clkdiv/n19_s2/I0</td>
</tr>
<tr>
<td>20.729</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n19_s2/F</td>
</tr>
<tr>
<td>20.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clkdiv/counter_0_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clkdiv/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.136</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>n36_s2/I0</td>
</tr>
<tr>
<td>11.412</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>11.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>clkdiv/counter_2_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_2_s0/Q</td>
</tr>
<tr>
<td>20.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C22[1][A]</td>
<td>clkdiv/n17_s/I1</td>
</tr>
<tr>
<td>20.745</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n17_s/SUM</td>
</tr>
<tr>
<td>20.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>clkdiv/counter_2_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>clkdiv/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 54.083%; route: 0.001, 0.162%; tC2Q: 0.247, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clkdiv/counter_6_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_6_s0/Q</td>
</tr>
<tr>
<td>20.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>clkdiv/n13_s/I1</td>
</tr>
<tr>
<td>20.745</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n13_s/SUM</td>
</tr>
<tr>
<td>20.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clkdiv/counter_6_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clkdiv/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 54.083%; route: 0.001, 0.162%; tC2Q: 0.247, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>clkdiv/counter_8_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_8_s0/Q</td>
</tr>
<tr>
<td>20.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td>clkdiv/n11_s/I1</td>
</tr>
<tr>
<td>20.745</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n11_s/SUM</td>
</tr>
<tr>
<td>20.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>clkdiv/counter_8_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>clkdiv/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 54.083%; route: 0.001, 0.162%; tC2Q: 0.247, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>11.137</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][A]</td>
<td>n34_s/I1</td>
</tr>
<tr>
<td>11.429</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>11.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/Q</td>
</tr>
<tr>
<td>11.137</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>11.429</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>11.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>20.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C22[0][B]</td>
<td>clkdiv/n18_s/I0</td>
</tr>
<tr>
<td>20.836</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n18_s/SUM</td>
</tr>
<tr>
<td>20.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>clkdiv/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.715%; route: 0.001, 0.139%; tC2Q: 0.247, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/Q</td>
</tr>
<tr>
<td>11.138</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[0][B]</td>
<td>n35_s/I0</td>
</tr>
<tr>
<td>11.521</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>11.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.464%; route: 0.003, 0.552%; tC2Q: 0.247, 38.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>clkdiv/counter_5_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_5_s0/Q</td>
</tr>
<tr>
<td>20.623</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td>clkdiv/n14_s/I1</td>
</tr>
<tr>
<td>20.915</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">clkdiv/n14_s/SUM</td>
</tr>
<tr>
<td>20.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>clkdiv/counter_5_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>clkdiv/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 41.102%; route: 0.171, 24.124%; tC2Q: 0.247, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>clkdiv/counter_9_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_9_s0/Q</td>
</tr>
<tr>
<td>20.623</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][B]</td>
<td>clkdiv/n10_s/I1</td>
</tr>
<tr>
<td>20.915</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n10_s/SUM</td>
</tr>
<tr>
<td>20.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>clkdiv/counter_9_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>clkdiv/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 41.102%; route: 0.171, 24.124%; tC2Q: 0.247, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>clkdiv/counter_3_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.627</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td>clkdiv/n16_s/I1</td>
</tr>
<tr>
<td>20.919</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n16_s/SUM</td>
</tr>
<tr>
<td>20.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>clkdiv/counter_3_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>clkdiv/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.883%; route: 0.175, 24.529%; tC2Q: 0.247, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>clkdiv/counter_4_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_4_s0/Q</td>
</tr>
<tr>
<td>20.627</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td>clkdiv/n15_s/I1</td>
</tr>
<tr>
<td>20.919</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n15_s/SUM</td>
</tr>
<tr>
<td>20.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>clkdiv/counter_4_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>clkdiv/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.883%; route: 0.175, 24.529%; tC2Q: 0.247, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clkdiv/counter_7_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_7_s0/Q</td>
</tr>
<tr>
<td>20.627</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>clkdiv/n12_s/I1</td>
</tr>
<tr>
<td>20.919</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n12_s/SUM</td>
</tr>
<tr>
<td>20.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clkdiv/counter_7_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clkdiv/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.883%; route: 0.175, 24.529%; tC2Q: 0.247, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>clkdiv/counter_10_s0/CLK</td>
</tr>
<tr>
<td>20.452</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_10_s0/Q</td>
</tr>
<tr>
<td>20.627</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[2][A]</td>
<td>clkdiv/n9_s/I1</td>
</tr>
<tr>
<td>20.919</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">clkdiv/n9_s/SUM</td>
</tr>
<tr>
<td>20.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.060</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.205</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>clkdiv/counter_10_s0/CLK</td>
</tr>
<tr>
<td>20.205</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>clkdiv/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.883%; route: 0.175, 24.529%; tC2Q: 0.247, 34.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 91.417%; route: 0.145, 8.583%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>11.310</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[1][B]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>11.602</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>11.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>11.310</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>11.602</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>11.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.827%; route: 0.176, 24.632%; tC2Q: 0.247, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/Q</td>
</tr>
<tr>
<td>11.316</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C24[2][A]</td>
<td>n32_s/I1</td>
</tr>
<tr>
<td>11.608</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>11.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>10.887</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.523%; route: 0.182, 25.194%; tC2Q: 0.247, 34.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LAT_EN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.324</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>n90_s3/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>n90_s1/I1</td>
</tr>
<tr>
<td>12.189</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>12.364</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">LAT_EN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>LAT_EN_s0/CLK</td>
</tr>
<tr>
<td>10.896</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>LAT_EN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 46.560%; route: 0.542, 36.715%; tC2Q: 0.247, 16.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.324</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>n90_s3/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I0</td>
</tr>
<tr>
<td>12.189</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>10.896</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 46.486%; route: 0.545, 36.816%; tC2Q: 0.247, 16.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.324</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>n90_s3/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I0</td>
</tr>
<tr>
<td>12.189</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>12.562</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>10.896</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 41.061%; route: 0.740, 44.190%; tC2Q: 0.247, 14.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.324</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>n90_s3/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I0</td>
</tr>
<tr>
<td>12.189</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>12.620</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>10.896</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 39.696%; route: 0.798, 46.046%; tC2Q: 0.247, 14.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.324</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>n90_s3/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I0</td>
</tr>
<tr>
<td>12.189</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>12.620</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>10.896</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 39.696%; route: 0.798, 46.046%; tC2Q: 0.247, 14.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.134</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>11.324</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>n90_s3/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>11.777</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>n105_s0/I0</td>
</tr>
<tr>
<td>12.189</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n105_s0/F</td>
</tr>
<tr>
<td>12.620</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>12</td>
<td>R15C23[2][B]</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>10.887</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>10.896</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.688, 39.696%; route: 0.798, 46.046%; tC2Q: 0.247, 14.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.887, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>LAT_EN_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>LAT_EN_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>LAT_EN_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>oe_ctrl/OE_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>oe_ctrl/OE_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>oe_ctrl/OE_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>LATCH_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>LATCH_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>LATCH_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.575</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.501</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>11.266</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_11_s0/Q</td>
</tr>
<tr>
<td>20.768</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>12</td>
<td>clk_master</td>
<td>0.531</td>
<td>1.499</td>
</tr>
<tr>
<td>7</td>
<td>n105_3</td>
<td>16.553</td>
<td>0.616</td>
</tr>
<tr>
<td>5</td>
<td>counter[0]</td>
<td>16.293</td>
<td>0.623</td>
</tr>
<tr>
<td>5</td>
<td>counter[1]</td>
<td>15.891</td>
<td>0.371</td>
</tr>
<tr>
<td>5</td>
<td>counter[6]</td>
<td>15.429</td>
<td>0.609</td>
</tr>
<tr>
<td>5</td>
<td>counter[2]</td>
<td>14.980</td>
<td>0.318</td>
</tr>
<tr>
<td>5</td>
<td>counter[3]</td>
<td>14.929</td>
<td>0.320</td>
</tr>
<tr>
<td>4</td>
<td>counter[4]</td>
<td>15.679</td>
<td>0.368</td>
</tr>
<tr>
<td>4</td>
<td>counter[5]</td>
<td>15.021</td>
<td>0.621</td>
</tr>
<tr>
<td>4</td>
<td>n90_6</td>
<td>15.021</td>
<td>0.316</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C22</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
