###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       115456   # Number of WRITE/WRITEP commands
num_reads_done                 =       583310   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       441370   # Number of read row buffer hits
num_read_cmds                  =       583312   # Number of READ/READP commands
num_writes_done                =       115517   # Number of read requests issued
num_write_row_hits             =        85934   # Number of write row buffer hits
num_act_cmds                   =       172127   # Number of ACT commands
num_pre_cmds                   =       172097   # Number of PRE commands
num_ondemand_pres              =       149890   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9303573   # Cyles of rank active rank.0
rank_active_cycles.1           =      9006058   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       696427   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       993942   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       660729   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6716   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2307   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2762   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          747   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          428   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          599   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          723   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          744   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          808   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22316   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          168   # Write cmd latency (cycles)
write_latency[40-59]           =          239   # Write cmd latency (cycles)
write_latency[60-79]           =          434   # Write cmd latency (cycles)
write_latency[80-99]           =          914   # Write cmd latency (cycles)
write_latency[100-119]         =         1708   # Write cmd latency (cycles)
write_latency[120-139]         =         3143   # Write cmd latency (cycles)
write_latency[140-159]         =         4582   # Write cmd latency (cycles)
write_latency[160-179]         =         5313   # Write cmd latency (cycles)
write_latency[180-199]         =         5769   # Write cmd latency (cycles)
write_latency[200-]            =        93181   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       220868   # Read request latency (cycles)
read_latency[40-59]            =        73102   # Read request latency (cycles)
read_latency[60-79]            =        90999   # Read request latency (cycles)
read_latency[80-99]            =        37813   # Read request latency (cycles)
read_latency[100-119]          =        28053   # Read request latency (cycles)
read_latency[120-139]          =        21823   # Read request latency (cycles)
read_latency[140-159]          =        13105   # Read request latency (cycles)
read_latency[160-179]          =         9883   # Read request latency (cycles)
read_latency[180-199]          =         7857   # Read request latency (cycles)
read_latency[200-]             =        79804   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.76356e+08   # Write energy
read_energy                    =  2.35191e+09   # Read energy
act_energy                     =  4.70939e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.34285e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.77092e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80543e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61978e+09   # Active standby energy rank.1
average_read_latency           =       118.03   # Average read request latency (cycles)
average_interarrival           =      14.3086   # Average request interarrival latency (cycles)
total_energy                   =  1.63404e+10   # Total energy (pJ)
average_power                  =      1634.04   # Average power (mW)
average_bandwidth              =      5.96332   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       124731   # Number of WRITE/WRITEP commands
num_reads_done                 =       584926   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       425788   # Number of read row buffer hits
num_read_cmds                  =       584932   # Number of READ/READP commands
num_writes_done                =       124778   # Number of read requests issued
num_write_row_hits             =        87256   # Number of write row buffer hits
num_act_cmds                   =       197298   # Number of ACT commands
num_pre_cmds                   =       197271   # Number of PRE commands
num_ondemand_pres              =       175568   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9174467   # Cyles of rank active rank.0
rank_active_cycles.1           =      9138665   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       825533   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       861335   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       671395   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7001   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2344   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2729   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          686   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          465   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          580   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          694   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          752   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          863   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22218   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          199   # Write cmd latency (cycles)
write_latency[40-59]           =          251   # Write cmd latency (cycles)
write_latency[60-79]           =          423   # Write cmd latency (cycles)
write_latency[80-99]           =          909   # Write cmd latency (cycles)
write_latency[100-119]         =         1708   # Write cmd latency (cycles)
write_latency[120-139]         =         3311   # Write cmd latency (cycles)
write_latency[140-159]         =         4845   # Write cmd latency (cycles)
write_latency[160-179]         =         6136   # Write cmd latency (cycles)
write_latency[180-199]         =         6885   # Write cmd latency (cycles)
write_latency[200-]            =       100055   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       211820   # Read request latency (cycles)
read_latency[40-59]            =        70911   # Read request latency (cycles)
read_latency[60-79]            =        99958   # Read request latency (cycles)
read_latency[80-99]            =        39863   # Read request latency (cycles)
read_latency[100-119]          =        30454   # Read request latency (cycles)
read_latency[120-139]          =        23696   # Read request latency (cycles)
read_latency[140-159]          =        13435   # Read request latency (cycles)
read_latency[160-179]          =        10122   # Read request latency (cycles)
read_latency[180-199]          =         7695   # Read request latency (cycles)
read_latency[200-]             =        76972   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.22657e+08   # Write energy
read_energy                    =  2.35845e+09   # Read energy
act_energy                     =  5.39807e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.96256e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.13441e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72487e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70253e+09   # Active standby energy rank.1
average_read_latency           =      114.446   # Average read request latency (cycles)
average_interarrival           =      14.0899   # Average request interarrival latency (cycles)
total_energy                   =  1.64627e+10   # Total energy (pJ)
average_power                  =      1646.27   # Average power (mW)
average_bandwidth              =      6.05614   # Average bandwidth
