V3 21
FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd 2011/12/29.03:47:30 O.87xd
EN plbv46_slave_single_v1_01_a/plbv46_slave_single 1333421167 \
      FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/STD_LOGIC_UNSIGNED 1325952875 \
      PB ieee/NUMERIC_STD 1325952877 PB ieee/std_logic_misc 1325952874 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1333421150 \
      PB proc_common_v3_00_a/family_support 1333421154 \
      PB proc_common_v3_00_a/ipif_pkg 1333421162 \
      EN proc_common_v3_00_a/or_gate128 1333421159 LB unisim PH unisim/VCOMPONENTS 1325952880 \
      LB plbv46_slave_single_v1_01_a
AR plbv46_slave_single_v1_01_a/plbv46_slave_single/implementation 1333421168 \
      FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd \
      EN plbv46_slave_single_v1_01_a/plbv46_slave_single 1333421167 \
      CP std_logic_vector CP plbv46_slave_single_v1_01_a/plb_slave_attachment
FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd 2011/12/29.03:47:30 O.87xd
EN plbv46_slave_single_v1_01_a/plb_address_decoder 1333421163 \
      FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1333421150 \
      EN proc_common_v3_00_a/pselect_f 1333421157 \
      EN proc_common_v3_00_a/or_gate128 1333421159 \
      PB proc_common_v3_00_a/ipif_pkg 1333421162 \
      PB proc_common_v3_00_a/family_support 1333421154 LB unisim \
      PH unisim/VCOMPONENTS 1325952880
AR plbv46_slave_single_v1_01_a/plb_address_decoder/IMP 1333421164 \
      FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd \
      EN plbv46_slave_single_v1_01_a/plb_address_decoder 1333421163 CP integer \
      CP std_logic_vector CP proc_common_v3_00_a/pselect_f \
      CP proc_common_v3_00_a/or_gate128
FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd 2011/12/29.03:47:30 O.87xd
EN plbv46_slave_single_v1_01_a/plb_slave_attachment 1333421165 \
      FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd \
      PB ieee/std_logic_1164 1325952872 PB ieee/NUMERIC_STD 1325952877 \
      PB ieee/STD_LOGIC_UNSIGNED 1325952875 PB ieee/std_logic_misc 1325952874 \
      LB proc_common_v3_00_a PB proc_common_v3_00_a/proc_common_pkg 1333421150 \
      PB proc_common_v3_00_a/ipif_pkg 1333421162 \
      PB proc_common_v3_00_a/family_support 1333421154 \
      EN proc_common_v3_00_a/counter_f 1333421155 LB unisim PH unisim/VCOMPONENTS 1325952880 \
      LB plbv46_slave_single_v1_01_a
AR plbv46_slave_single_v1_01_a/plb_slave_attachment/implementation 1333421166 \
      FL C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd \
      EN plbv46_slave_single_v1_01_a/plb_slave_attachment 1333421165 CP std_logic \
      CP std_logic_vector CP plbv46_slave_single_v1_01_a/plb_address_decoder \
      CP PLB_ADDR_CNTRL_STATES CP integer CP proc_common_v3_00_a/counter_f
