 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: tri_level_sync_generator            Date:  1-15-2004,  3:01PM
Device Used: XC95144XV-5-TQ100
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
135/144 ( 93%) 497 /720  ( 69%) 115/144 ( 79%) 25 /81  ( 30%) 238/432 ( 55%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :   12          12    |  I/O              :    22       51
Output        :   11          11    |  GCK/IO           :     2        1
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    2           2    |  GSR/IO           :     1        0
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     25          25

MACROCELL RESOURCES:

Total Macrocells Available                   144
Registered Macrocells                        115
Non-registered Macrocell driving I/O           4

GLOBAL RESOURCES:

Signal 'f27m' mapped onto global clock net GCK1.
Signal 'N159' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 135 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 135 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'gy<9>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<7>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<6>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<5>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<4>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<3>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gy<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:824 - Signal 'tltimer/div<3>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<2>.SETF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:824 - Signal 'tltimer/div<1>.SETF' has been minimized to 'GND'.
     The signal is removed.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total Signals Loc     Pwr  Slew Pin  Pin     Pin   Output    
Name                Pt    Used            Mode Rate #    Type    Use   Bank      
$OpTx$FX_DC$101     1     3       FB8_3   STD            (b)     (b)           
$OpTx$FX_DC$110     1     8       FB6_1   STD            (b)     (b)           
$OpTx$FX_DC$270     2     2       FB5_12  STD       42   I/O     (b)           
$OpTx$FX_DC$271     2     2       FB5_11  STD       41   I/O     (b)           
$OpTx$FX_DC$272     2     2       FB5_10  STD            (b)     (b)           
$OpTx$FX_DC$94      1     4       FB4_1   STD            (b)     (b)           
$OpTx$FX_DC$95      2     5       FB8_4   STD            (b)     (b)           
$OpTx$FX_DC$97      1     3       FB8_2   STD       63   I/O     (b)           
$OpTx$FX_DC$99      1     3       FB8_7   STD            (b)     (b)           
$OpTx$INV$244       16    16      FB3_15  STD       33   I/O     (b)           
$OpTx$INV$245       16    16      FB3_18  STD            (b)     (b)           
$OpTx$INV$246       12    12      FB2_18  STD            (b)     (b)           
BUF_tltimer/statemachine/state_FFD1                    2     3       FB6_4   STD            (b)     (b)           
BUF_tltimer/statemachine/state_FFD2                    2     3       FB6_3   STD            (b)     (b)           
BUF_tltimer/statemachine/state_FFD3                    3     6       FB6_11  STD       80   I/O     (b)           
N139                4     10      FB1_18  STD            (b)     (b)           
N159                2     3       FB3_2   STD  FAST 23   GCK/I/O GCK/O         
N172                5     7       FB4_18  STD            (b)     (b)           
N179                4     10      FB1_17  STD       22   GCK/I/O GCK           
N180                4     10      FB1_16  STD            (b)     (b)           
N181                4     10      FB1_13  STD            (b)     (b)           
N182                4     10      FB1_12  STD       18   I/O     I             
N183                4     10      FB1_11  STD       17   I/O     I             
N184                4     10      FB1_10  STD            (b)     (b)           
N185                4     10      FB1_8   STD       15   I/O     I             
N186                4     10      FB1_7   STD            (b)     (b)           
N187                4     10      FB1_5   STD       13   I/O     I             
N188                4     10      FB1_4   STD            (b)     (b)           
N189                4     10      FB1_3   STD       12   I/O     (b)           
N190                4     10      FB1_2   STD       11   I/O     (b)           
N191                4     10      FB1_1   STD            (b)     (b)           
N192                4     10      FB2_16  STD            (b)     (b)           
N193                4     10      FB2_15  STD       9    I/O     (b)           
N194                4     10      FB2_1   STD            (b)     (b)           
N195                4     10      FB2_14  STD       8    I/O     (b)           
N196                4     10      FB2_13  STD            (b)     (b)           
N197                4     10      FB2_12  STD       7    I/O     (b)           
N198                4     10      FB2_11  STD       6    I/O     (b)           
N199                4     10      FB2_10  STD            (b)     (b)           
N200                4     10      FB2_9   STD       4    GTS/I/O (b)           
N201                4     10      FB2_8   STD       3    GTS/I/O (b)           
N202                4     10      FB2_7   STD            (b)     (b)           
N203                4     10      FB2_6   STD       2    GTS/I/O (b)           
N204                4     10      FB2_5   STD       1    GTS/I/O (b)           
N207                4     10      FB2_4   STD            (b)     (b)           
N208                4     10      FB2_3   STD            (b)     (b)           
N209                4     10      FB2_2   STD       99   GSR/I/O I             
N210                4     10      FB4_17  STD       97   I/O     (b)           
N211                4     10      FB4_16  STD            (b)     (b)           
N212                4     10      FB4_15  STD       96   I/O     (b)           
N213                4     10      FB4_14  STD       95   I/O     (b)           
N214                4     10      FB4_13  STD            (b)     (b)           
N215                4     10      FB4_12  STD       94   I/O     (b)           
N216                4     10      FB4_11  STD       93   I/O     (b)           
N220                3     6       FB8_1   STD            (b)     (b)           
N221                6     9       FB6_17  STD       86   I/O     (b)           
N222                4     6       FB6_14  STD       82   I/O     (b)           
N223                6     8       FB6_16  STD            (b)     (b)           
N224                6     7       FB8_5   STD       64   I/O     (b)           
N225                6     6       FB8_18  STD            (b)     (b)           
N226                6     7       FB8_16  STD            (b)     (b)           
N227                6     6       FB8_14  STD       71   I/O     (b)           
N228                6     7       FB8_13  STD            (b)     (b)           
N229                6     6       FB8_12  STD       70   I/O     (b)           
N230                6     7       FB8_11  STD       68   I/O     (b)           
N231                6     6       FB8_10  STD            (b)     (b)           
N232                5     5       FB8_8   STD       66   I/O     (b)           
bcb_l<0>            3     5       FB8_15  STD  SLOW 72   I/O     O     LVTTL   
bcb_l<1>            3     4       FB8_17  STD  SLOW 73   I/O     O     LVTTL   
bcb_l<2>            3     4       FB6_2   STD  SLOW 74   I/O     O     LVTTL   
bcb_l<3>            3     5       FB6_5   STD  SLOW 76   I/O     O     LVTTL   
dac/f74             1     1       FB5_7   STD            (b)     (b)           
dac/state_FFD1      4     7       FB6_13  STD            (b)     (b)           
dac/state_FFD2      5     7       FB6_15  STD       85   I/O     (b)           
dac/state_FFD3      4     7       FB6_12  STD       81   I/O     (b)           
genlock/delay_cnt/counter_active                    2     2       FB3_3   STD            (b)     (b)           
genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE                    2     8       FB7_1   STD            (b)     (b)           
genlock/delay_cnt/delay_count<0>                    2     3       FB3_16  STD            (b)     (b)           
genlock/delay_cnt/delay_count<10>                    3     12      FB3_13  STD            (b)     (b)           
genlock/delay_cnt/delay_count<11>                    3     13      FB7_18  STD            (b)     (b)           
genlock/delay_cnt/delay_count<12>                    3     14      FB7_17  STD       61   I/O     (b)           
genlock/delay_cnt/delay_count<13>                    3     15      FB7_16  STD            (b)     (b)           
genlock/delay_cnt/delay_count<14>                    3     16      FB7_15  STD       60   I/O     (b)           
genlock/delay_cnt/delay_count<15>                    3     17      FB7_14  STD       59   I/O     (b)           
genlock/delay_cnt/delay_count<16>                    3     18      FB7_13  STD            (b)     (b)           
genlock/delay_cnt/delay_count<17>                    3     19      FB7_10  STD            (b)     (b)           
genlock/delay_cnt/delay_count<18>                    3     20      FB7_9   STD       55   I/O     (b)           
genlock/delay_cnt/delay_count<19>                    3     21      FB7_8   STD       54   I/O     (b)           
genlock/delay_cnt/delay_count<1>                    3     3       FB3_12  STD       30   I/O     (b)           
genlock/delay_cnt/delay_count<20>                    3     22      FB7_7   STD            (b)     (b)           
genlock/delay_cnt/delay_count<21>                    3     23      FB7_6   STD       53   I/O     (b)           
genlock/delay_cnt/delay_count<22>                    3     24      FB7_5   STD       52   I/O     (b)           
genlock/delay_cnt/delay_count<23>                    3     25      FB7_4   STD            (b)     (b)           
genlock/delay_cnt/delay_count<24>                    3     26      FB7_3   STD            (b)     (b)           
genlock/delay_cnt/delay_count<25>                    3     27      FB7_2   STD       50   I/O     (b)           
genlock/delay_cnt/delay_count<2>                    3     4       FB3_11  STD       29   I/O     (b)           
genlock/delay_cnt/delay_count<3>                    3     5       FB3_10  STD            (b)     (b)           
genlock/delay_cnt/delay_count<4>                    3     6       FB3_9   STD       28   I/O     (b)           
genlock/delay_cnt/delay_count<5>                    3     7       FB3_8   STD       27   GCK/I/O (b)           
genlock/delay_cnt/delay_count<6>                    3     8       FB3_7   STD            (b)     (b)           
genlock/delay_cnt/delay_count<7>                    3     9       FB3_6   STD       25   I/O     I             
genlock/delay_cnt/delay_count<8>                    3     10      FB3_5   STD       24   I/O     I             
genlock/delay_cnt/delay_count<9>                    3     11      FB3_4   STD            (b)     (b)           
genlock/intern_sync 1     1       FB5_6   STD       37   I/O     I             
genlock/start_counter                    3     4       FB4_8   STD       91   I/O     I             
genlock/state_FFD1  3     4       FB5_16  STD            (b)     (b)           
genlock/state_FFD2  2     4       FB5_9   STD       40   I/O     (b)           
genlock/temp_sync   3     4       FB4_7   STD            (b)     (b)           
gpbus1              4     10      FB1_6   STD  FAST 14   I/O     O     LVTTL   
gpbus3              4     8       FB1_9   STD  FAST 16   I/O     O     LVTTL   
gpbus6              3     6       FB1_14  STD  FAST 19   I/O     O     LVTTL   
gpbus7              4     5       FB1_15  STD  FAST 20   I/O     O     LVTTL   
sif/bitptr<0>       3     3       FB4_6   STD       90   I/O     I             
sif/bitptr<1>       3     3       FB4_5   STD       89   I/O     (b)           
sif/bitptr<2>       3     4       FB4_4   STD            (b)     (b)           
sif/bitptr<3>       3     5       FB4_3   STD            (b)     (b)           
sif/bitptr<4>       4     8       FB4_10  STD            (b)     (b)           
sif/bitptr<5>       3     4       FB4_2   STD       87   I/O     I             
sif/sm_tmp<1>       4     10      FB4_9   STD       92   I/O     (b)           
sync_in             0     0       FB5_8   STD  FAST 39   I/O     O     LVTTL   
sync_t_tp           3     9       FB7_11  STD  FAST 56   I/O     O     LVTTL   
sync_tp             1     2       FB7_12  STD  FAST 58   I/O     O     LVTTL   
tltimer/div<0>      5     6       FB8_6   STD       65   I/O     (b)           
tltimer/div<1>      4     5       FB8_9   STD       67   I/O     (b)           
tltimer/div<2>      3     4       FB5_15  STD       46   I/O     (b)           
tltimer/div<3>      4     5       FB5_18  STD            (b)     (b)           
tltimer/line_begin  3     10      FB6_10  STD            (b)     (b)           
tltimer/line_mid    4     8       FB6_18  STD            (b)     (b)           
tltimer/statemachine/clk_sync                    3     12      FB6_9   STD       79   I/O     (b)           
tltimer/statemachine/div<0>                    3     3       FB5_14  STD       43   I/O     (b)           
tltimer/statemachine/div<1>                    3     3       FB5_13  STD            (b)     (b)           
tltimer/statemachine/sm_clk                    4     5       FB5_17  STD       49   I/O     (b)           
tltimer/statemachine/state_FFD1                    3     3       FB6_8   STD       78   I/O     (b)           
tltimer/statemachine/state_FFD2                    3     3       FB6_7   STD            (b)     (b)           
tltimer/statemachine/state_FFD3                    3     3       FB6_6   STD       77   I/O     (b)           

** INPUTS **
Signal                            Loc               Pin  Pin     Pin
Name                                                #    Type    Use
cs                                FB4_8             91   I/O     I
f14835                            FB3_5             24   I/O     I
f1485                             FB3_6             25   I/O     I
f27m                              FB1_17            22   GCK/I/O GCK
f4m                               FB5_6             37   I/O     I
f8g                               FB3_17            34   I/O     I
gpbus0                            FB1_5             13   I/O     I
gpbus2                            FB1_8             15   I/O     I
gpbus4                            FB1_11            17   I/O     I
gpbus5                            FB1_12            18   I/O     I
mosi                              FB4_6             90   I/O     I
mreset                            FB2_2             99   GSR/I/O I
sck                               FB4_2             87   I/O     I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1          18          25          25           71         4/0       11   
FB2          17          22          22           76         0/0       10   
FB3          15          42          42           68         0/1       10   
FB4          18          22          22           63         0/0       10   
FB5          13          22          22           30         1/0       10   
FB6          18          35          35           62         2/0       10   
FB7          18          36          36           51         2/0       10   
FB8          18          34          34           76         2/0       10   
            ----                                -----       -----     ----- 
            135                                  497        11/1       81   
*********************************** FB1 ************************************
Number of function block inputs used/remaining:               25/29
Number of signals used by logic mapping into function block:  25
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
N191                  4    0    0    1   FB1_1   STD       (b)     (b)          
N190                  4    0    0    1   FB1_2   STD  11   I/O     (b)          
N189                  4    0    0    1   FB1_3   STD  12   I/O     (b)          
N188                  4    0    0    1   FB1_4   STD       (b)     (b)          
N187                  4    0    0    1   FB1_5   STD  13   I/O     I            
gpbus1                4    0    0    1   FB1_6   STD  14   I/O     O     LVTTL  
N186                  4    0    0    1   FB1_7   STD       (b)     (b)          
N185                  4    0    0    1   FB1_8   STD  15   I/O     I            
gpbus3                4    0    0    1   FB1_9   STD  16   I/O     O     LVTTL  
N184                  4    0    0    1   FB1_10  STD       (b)     (b)          
N183                  4    0    0    1   FB1_11  STD  17   I/O     I            
N182                  4    0    0    1   FB1_12  STD  18   I/O     I            
N181                  4    0    0    1   FB1_13  STD       (b)     (b)          
gpbus6                3    0    0    2   FB1_14  STD  19   I/O     O     LVTTL  
gpbus7                4    0    0    1   FB1_15  STD  20   I/O     O     LVTTL  
N180                  4    0    0    1   FB1_16  STD       (b)     (b)          
N179                  4    0    0    1   FB1_17  STD  22   GCK/I/O GCK          
N139                  4    0    0    1   FB1_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "$OpTx$FX_DC$101" 10: mosi              18: "sif/bitptr<3>" 
  2: "$OpTx$FX_DC$110" 11: gpbus1            19: "sif/bitptr<4>" 
  3: mreset            12: gpbus3            20: "sif/bitptr<5>" 
  4: cs                13: gpbus6            21: "sif/sm_tmp<1>" 
  5: N172              14: gpbus7            22: "tltimer/div<0>" 
  6: N223              15: "sif/bitptr<0>"   23: "tltimer/div<1>" 
  7: N224              16: "sif/bitptr<1>"   24: "tltimer/div<2>" 
  8: N225              17: "sif/bitptr<2>"   25: "tltimer/div<3>" 
  9: sck              

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
N191                 ..XX....XX....XXXXXX.................... 10      10
N190                 ..XX....XX....XXXXXX.................... 10      10
N189                 ..XX....XX....XXXXXX.................... 10      10
N188                 ..XX....XX....XXXXXX.................... 10      10
N187                 ..XX....XX....XXXXXX.................... 10      10
gpbus1               ..XX....XX....XXXXXX.................... 10      10
N186                 ..XX....XX....XXXXXX.................... 10      10
N185                 ..XX....XX....XXXXXX.................... 10      10
gpbus3               XX...XXX...XXX.......................... 8       8
N184                 ..XX....XX....XXXXXX.................... 10      10
N183                 ..XX....XX....XXXXXX.................... 10      10
N182                 ..XX....XX....XXXXXX.................... 10      10
N181                 ..XX....XX....XXXXXX.................... 10      10
gpbus6               ............XX.......XXXX............... 6       6
gpbus7               ..XXX.....X.........X................... 5       5
N180                 ..XX....XX....XXXXXX.................... 10      10
N179                 ..XX....XX....XXXXXX.................... 10      10
N139                 ..XX....XX....XXXXXX.................... 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ************************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
N194                  4    0  /\1    0   FB2_1   STD       (b)     (b)          
N209                  4    0    0    1   FB2_2   STD  99   GSR/I/O I            
N208                  4    0    0    1   FB2_3   STD       (b)     (b)          
N207                  4    0    0    1   FB2_4   STD       (b)     (b)          
N204                  4    0    0    1   FB2_5   STD  1    GTS/I/O (b)          
N203                  4    0    0    1   FB2_6   STD  2    GTS/I/O (b)          
N202                  4    0    0    1   FB2_7   STD       (b)     (b)          
N201                  4    0    0    1   FB2_8   STD  3    GTS/I/O (b)          
N200                  4    0    0    1   FB2_9   STD  4    GTS/I/O (b)          
N199                  4    0    0    1   FB2_10  STD       (b)     (b)          
N198                  4    0    0    1   FB2_11  STD  6    I/O     (b)          
N197                  4    0    0    1   FB2_12  STD  7    I/O     (b)          
N196                  4    0    0    1   FB2_13  STD       (b)     (b)          
N195                  4    0    0    1   FB2_14  STD  8    I/O     (b)          
N193                  4    0    0    1   FB2_15  STD  9    I/O     (b)          
N192                  4    0  \/1    0   FB2_16  STD       (b)     (b)          
(unused)              0    0  \/5    0   FB2_17       10   I/O     (b)          
$OpTx$INV$246        12    7<-  0    0   FB2_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: mreset             9: sck               16: "genlock/delay_cnt/delay_count<3>" 
  2: cs                10: mosi              17: "sif/bitptr<0>" 
  3: N179              11: "genlock/delay_cnt/delay_count<0>" 
                                             18: "sif/bitptr<1>" 
  4: N190              12: "genlock/delay_cnt/delay_count<1>" 
                                             19: "sif/bitptr<2>" 
  5: N195              13: "genlock/delay_cnt/delay_count<24>" 
                                             20: "sif/bitptr<3>" 
  6: N196              14: "genlock/delay_cnt/delay_count<25>" 
                                             21: "sif/bitptr<4>" 
  7: N197              15: "genlock/delay_cnt/delay_count<2>" 
                                             22: "sif/bitptr<5>" 
  8: N198             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
N194                 XX......XX......XXXXXX.................. 10      10
N209                 XX......XX......XXXXXX.................. 10      10
N208                 XX......XX......XXXXXX.................. 10      10
N207                 XX......XX......XXXXXX.................. 10      10
N204                 XX......XX......XXXXXX.................. 10      10
N203                 XX......XX......XXXXXX.................. 10      10
N202                 XX......XX......XXXXXX.................. 10      10
N201                 XX......XX......XXXXXX.................. 10      10
N200                 XX......XX......XXXXXX.................. 10      10
N199                 XX......XX......XXXXXX.................. 10      10
N198                 XX......XX......XXXXXX.................. 10      10
N197                 XX......XX......XXXXXX.................. 10      10
N196                 XX......XX......XXXXXX.................. 10      10
N195                 XX......XX......XXXXXX.................. 10      10
N193                 XX......XX......XXXXXX.................. 10      10
N192                 XX......XX......XXXXXX.................. 10      10
$OpTx$INV$246        ..XXXXXX..XXXXXX........................ 12      12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ************************************
Number of function block inputs used/remaining:               42/12
Number of signals used by logic mapping into function block:  42
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0  /\5    0   FB3_1             (b)     (b)          
N159                  2    0  /\1    2   FB3_2   STD  23   GCK/I/O GCK/O LVTTL  
genlock/delay_cnt/counter_active
                      2    0    0    3   FB3_3   STD       (b)     (b)          
genlock/delay_cnt/delay_count<9>
                      3    0    0    2   FB3_4   STD       (b)     (b)          
genlock/delay_cnt/delay_count<8>
                      3    0    0    2   FB3_5   STD  24   I/O     I            
genlock/delay_cnt/delay_count<7>
                      3    0    0    2   FB3_6   STD  25   I/O     I            
genlock/delay_cnt/delay_count<6>
                      3    0    0    2   FB3_7   STD       (b)     (b)          
genlock/delay_cnt/delay_count<5>
                      3    0    0    2   FB3_8   STD  27   GCK/I/O (b)          
genlock/delay_cnt/delay_count<4>
                      3    0    0    2   FB3_9   STD  28   I/O     (b)          
genlock/delay_cnt/delay_count<3>
                      3    0    0    2   FB3_10  STD       (b)     (b)          
genlock/delay_cnt/delay_count<2>
                      3    0    0    2   FB3_11  STD  29   I/O     (b)          
genlock/delay_cnt/delay_count<1>
                      3    0  \/1    1   FB3_12  STD  30   I/O     (b)          
genlock/delay_cnt/delay_count<10>
                      3    1<-\/3    0   FB3_13  STD       (b)     (b)          
(unused)              0    0  \/5    0   FB3_14       32   I/O     (b)          
$OpTx$INV$244        16   11<-  0    0   FB3_15  STD  33   I/O     (b)          
genlock/delay_cnt/delay_count<0>
                      2    0  /\3    0   FB3_16  STD       (b)     (b)          
(unused)              0    0  \/5    0   FB3_17       34   I/O     I            
$OpTx$INV$245        16   11<-  0    0   FB3_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: N139              15: N200              29: "genlock/delay_cnt/delay_count<16>" 
  2: f1485             16: N201              30: "genlock/delay_cnt/delay_count<17>" 
  3: f14835            17: N202              31: "genlock/delay_cnt/delay_count<18>" 
  4: N180              18: N203              32: "genlock/delay_cnt/delay_count<19>" 
  5: N181              19: N204              33: "genlock/delay_cnt/delay_count<1>" 
  6: N182              20: "genlock/delay_cnt/counter_active" 
                                             34: "genlock/delay_cnt/delay_count<2>" 
  7: N183              21: "genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE" 
                                             35: "genlock/delay_cnt/delay_count<3>" 
  8: N184              22: "genlock/delay_cnt/delay_count<0>" 
                                             36: "genlock/delay_cnt/delay_count<4>" 
  9: N185              23: "genlock/delay_cnt/delay_count<10>" 
                                             37: "genlock/delay_cnt/delay_count<5>" 
 10: N186              24: "genlock/delay_cnt/delay_count<11>" 
                                             38: "genlock/delay_cnt/delay_count<6>" 
 11: N187              25: "genlock/delay_cnt/delay_count<12>" 
                                             39: "genlock/delay_cnt/delay_count<7>" 
 12: N188              26: "genlock/delay_cnt/delay_count<13>" 
                                             40: "genlock/delay_cnt/delay_count<8>" 
 13: N189              27: "genlock/delay_cnt/delay_count<14>" 
                                             41: "genlock/delay_cnt/delay_count<9>" 
 14: N199              28: "genlock/delay_cnt/delay_count<15>" 
                                             42: "genlock/start_counter" 

Signal                        1         2         3         4         5 Signals FB
Name                0----+----0----+----0----+----0----+----0----+----0 Used    Inputs
N159                 XXX............................................... 3       3
genlock/delay_cnt/counter_active 
                     ....................X....................X........ 2       2
genlock/delay_cnt/delay_count<9> 
                     .....................X..........XXXXXXXXXX........ 11      11
genlock/delay_cnt/delay_count<8> 
                     .....................X..........XXXXXXXX.X........ 10      10
genlock/delay_cnt/delay_count<7> 
                     .....................X..........XXXXXXX..X........ 9       9
genlock/delay_cnt/delay_count<6> 
                     .....................X..........XXXXXX...X........ 8       8
genlock/delay_cnt/delay_count<5> 
                     .....................X..........XXXXX....X........ 7       7
genlock/delay_cnt/delay_count<4> 
                     .....................X..........XXXX.....X........ 6       6
genlock/delay_cnt/delay_count<3> 
                     .....................X..........XXX......X........ 5       5
genlock/delay_cnt/delay_count<2> 
                     .....................X..........XX.......X........ 4       4
genlock/delay_cnt/delay_count<1> 
                     .....................X..........X........X........ 3       3
genlock/delay_cnt/delay_count<10> 
                     .....................XX.........XXXXXXXXXX........ 12      12
$OpTx$INV$244        .....XXXXXXXX...........XXXXXXXX.................. 16      16
genlock/delay_cnt/delay_count<0> 
                     ...................X.X...................X........ 3       3
$OpTx$INV$245        ...XX........XXXXXX...XX...........XXXXXX......... 16      16
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ************************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
$OpTx$FX_DC$94        1    0    0    4   FB4_1   STD       (b)     (b)          
sif/bitptr<5>         3    0    0    2   FB4_2   STD  87   I/O     I            
sif/bitptr<3>         3    0    0    2   FB4_3   STD       (b)     (b)          
sif/bitptr<2>         3    0    0    2   FB4_4   STD       (b)     (b)          
sif/bitptr<1>         3    0    0    2   FB4_5   STD  89   I/O     (b)          
sif/bitptr<0>         3    0    0    2   FB4_6   STD  90   I/O     I            
genlock/temp_sync     3    0    0    2   FB4_7   STD       (b)     (b)          
genlock/start_counter
                      3    0    0    2   FB4_8   STD  91   I/O     I            
sif/sm_tmp<1>         4    0    0    1   FB4_9   STD  92   I/O     (b)          
sif/bitptr<4>         4    0    0    1   FB4_10  STD       (b)     (b)          
N216                  4    0    0    1   FB4_11  STD  93   I/O     (b)          
N215                  4    0    0    1   FB4_12  STD  94   I/O     (b)          
N214                  4    0    0    1   FB4_13  STD       (b)     (b)          
N213                  4    0    0    1   FB4_14  STD  95   I/O     (b)          
N212                  4    0    0    1   FB4_15  STD  96   I/O     (b)          
N211                  4    0    0    1   FB4_16  STD       (b)     (b)          
N210                  4    0    0    1   FB4_17  STD  97   I/O     (b)          
N172                  5    0    0    0   FB4_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "$OpTx$FX_DC$94"   9: f4m               16: "sif/bitptr<1>" 
  2: mreset            10: f8g               17: "sif/bitptr<2>" 
  3: cs                11: "genlock/start_counter" 
                                             18: "sif/bitptr<3>" 
  4: N172              12: "genlock/state_FFD1" 
                                             19: "sif/bitptr<4>" 
  5: gpbus2            13: "genlock/state_FFD2" 
                                             20: "sif/bitptr<5>" 
  6: N220              14: gpbus1            21: "sif/sm_tmp<1>" 
  7: sck               15: "sif/bitptr<0>"   22: sync_t_tp 
  8: mosi             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
$OpTx$FX_DC$94       ..............XXXX...................... 4       4
sif/bitptr<5>        X.X...X...........X..................... 4       4
sif/bitptr<3>        ..X...X.......XXX....................... 5       5
sif/bitptr<2>        ..X...X.......XX........................ 4       4
sif/bitptr<1>        ..X...X.......X......................... 3       3
sif/bitptr<0>        ..X...X.......X......................... 3       3
genlock/temp_sync    .X......XX...X.......................... 4       4
genlock/start_counter 
                     .X........XXX........................... 4       4
sif/sm_tmp<1>        .XX...XX......XXXXXX.................... 10      10
sif/bitptr<4>        X.X...X.......XXXXX..................... 8       8
N216                 .XX...XX......XXXXXX.................... 10      10
N215                 .XX...XX......XXXXXX.................... 10      10
N214                 .XX...XX......XXXXXX.................... 10      10
N213                 .XX...XX......XXXXXX.................... 10      10
N212                 .XX...XX......XXXXXX.................... 10      10
N211                 .XX...XX......XXXXXX.................... 10      10
N210                 .XX...XX......XXXXXX.................... 10      10
N172                 .X.XXX.......X......XX.................. 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ************************************
Number of function block inputs used/remaining:               22/32
Number of signals used by logic mapping into function block:  22
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
(unused)              0    0    0    5   FB5_1             (b)                  
(unused)              0    0    0    5   FB5_2        35   I/O                  
(unused)              0    0    0    5   FB5_3             (b)                  
(unused)              0    0    0    5   FB5_4             (b)                  
(unused)              0    0    0    5   FB5_5        36   I/O                  
genlock/intern_sync   1    0    0    4   FB5_6   STD  37   I/O     I            
dac/f74               1    0    0    4   FB5_7   STD       (b)     (b)          
sync_in               0    0    0    5   FB5_8   STD  39   I/O     O     LVTTL  
genlock/state_FFD2    2    0    0    3   FB5_9   STD  40   I/O     (b)          
$OpTx$FX_DC$272       2    0    0    3   FB5_10  STD       (b)     (b)          
$OpTx$FX_DC$271       2    0    0    3   FB5_11  STD  41   I/O     (b)          
$OpTx$FX_DC$270       2    0    0    3   FB5_12  STD  42   I/O     (b)          
tltimer/statemachine/div<1>
                      3    0    0    2   FB5_13  STD       (b)     (b)          
tltimer/statemachine/div<0>
                      3    0    0    2   FB5_14  STD  43   I/O     (b)          
tltimer/div<2>        3    0    0    2   FB5_15  STD  46   I/O     (b)          
genlock/state_FFD1    3    0    0    2   FB5_16  STD       (b)     (b)          
tltimer/statemachine/sm_clk
                      4    0    0    1   FB5_17  STD  49   I/O     (b)          
tltimer/div<3>        4    0    0    1   FB5_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: mreset             9: "genlock/intern_sync" 
                                             16: "tltimer/div<1>" 
  2: N192              10: "genlock/state_FFD1" 
                                             17: "tltimer/div<2>" 
  3: N193              11: "genlock/state_FFD2" 
                                             18: "tltimer/div<3>" 
  4: N194              12: "genlock/temp_sync" 
                                             19: "tltimer/statemachine/clk_sync" 
  5: "dac/f74"         13: gpbus6            20: "tltimer/statemachine/div<0>" 
  6: "genlock/delay_cnt/delay_count<21>" 
                       14: gpbus7            21: "tltimer/statemachine/div<1>" 
  7: "genlock/delay_cnt/delay_count<22>" 
                       15: "tltimer/div<0>"  22: "tltimer/statemachine/sm_clk" 
  8: "genlock/delay_cnt/delay_count<23>" 
                      

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
genlock/intern_sync  ...........X............................ 1       1
dac/f74              ....X................................... 1       1
sync_in              ........................................ 0       0
genlock/state_FFD2   X.......XXX............................. 4       4
$OpTx$FX_DC$272      ...X...X................................ 2       2
$OpTx$FX_DC$271      ..X...X................................. 2       2
$OpTx$FX_DC$270      .X...X.................................. 2       2
tltimer/statemachine/div<1> 
                     ............X.....XX.................... 3       3
tltimer/statemachine/div<0> 
                     ............X.....XX.................... 3       3
tltimer/div<2>       .............XXXX....................... 4       4
genlock/state_FFD1   X.......XXX............................. 4       4
tltimer/statemachine/sm_clk 
                     ............X.....XXXX.................. 5       5
tltimer/div<3>       .............XXXXX...................... 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ************************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
$OpTx$FX_DC$110       1    0    0    4   FB6_1   STD       (b)     (b)          
bcb_l<2>              3    0    0    2   FB6_2   STD  74   I/O     O     LVTTL  
BUF_tltimer/statemachine/state_FFD2
                      2    0    0    3   FB6_3   STD       (b)     (b)          
BUF_tltimer/statemachine/state_FFD1
                      2    0    0    3   FB6_4   STD       (b)     (b)          
bcb_l<3>              3    0    0    2   FB6_5   STD  76   I/O     O     LVTTL  
tltimer/statemachine/state_FFD3
                      3    0    0    2   FB6_6   STD  77   I/O     (b)          
tltimer/statemachine/state_FFD2
                      3    0    0    2   FB6_7   STD       (b)     (b)          
tltimer/statemachine/state_FFD1
                      3    0    0    2   FB6_8   STD  78   I/O     (b)          
tltimer/statemachine/clk_sync
                      3    0    0    2   FB6_9   STD  79   I/O     (b)          
tltimer/line_begin    3    0    0    2   FB6_10  STD       (b)     (b)          
BUF_tltimer/statemachine/state_FFD3
                      3    0    0    2   FB6_11  STD  80   I/O     (b)          
dac/state_FFD3        4    0    0    1   FB6_12  STD  81   I/O     (b)          
dac/state_FFD1        4    0    0    1   FB6_13  STD       (b)     (b)          
N222                  4    0  \/1    0   FB6_14  STD  82   I/O     (b)          
dac/state_FFD2        5    1<-\/1    0   FB6_15  STD  85   I/O     (b)          
N223                  6    1<-  0    0   FB6_16  STD       (b)     (b)          
N221                  6    1<-  0    0   FB6_17  STD  86   I/O     (b)          
tltimer/line_mid      4    0  /\1    0   FB6_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "$OpTx$FX_DC$101" 13: N222              25: "dac/state_FFD1" 
  2: "$OpTx$FX_DC$110" 14: N223              26: "dac/state_FFD2" 
  3: "$OpTx$FX_DC$95"  15: N224              27: "dac/state_FFD3" 
  4: "$OpTx$FX_DC$97"  16: N225              28: gpbus6 
  5: "BUF_tltimer/statemachine/state_FFD1" 
                       17: N226              29: gpbus7 
  6: "BUF_tltimer/statemachine/state_FFD2" 
                       18: N227              30: "tltimer/line_begin" 
  7: "BUF_tltimer/statemachine/state_FFD3" 
                       19: N228              31: "tltimer/line_mid" 
  8: gpbus5            20: N229              32: "tltimer/statemachine/sm_clk" 
  9: gpbus4            21: N230              33: "tltimer/statemachine/state_FFD1" 
 10: N211              22: N231              34: "tltimer/statemachine/state_FFD2" 
 11: N216              23: N232              35: "tltimer/statemachine/state_FFD3" 
 12: N221              24: "dac/f74"        

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
$OpTx$FX_DC$110      ...X.........XXXXXXX.................... 8       8
bcb_l<2>             .......................XX.X.X........... 4       4
BUF_tltimer/statemachine/state_FFD2 
                     ................................XXX..... 3       3
BUF_tltimer/statemachine/state_FFD1 
                     .....X...........................XX..... 3       3
bcb_l<3>             .......................XXXX.X........... 5       5
tltimer/statemachine/state_FFD3 
                     ......X.....................X..X........ 3       3
tltimer/statemachine/state_FFD2 
                     .....X......................X..X........ 3       3
tltimer/statemachine/state_FFD1 
                     ....X.......................X..X........ 3       3
tltimer/statemachine/clk_sync 
                     .............XXXXXXXXXX....XX........... 12      12
tltimer/line_begin   ...X.........XXXXXXX.......XX........... 10      10
BUF_tltimer/statemachine/state_FFD3 
                     .....X.X.....................XX.X.X..... 6       6
dac/state_FFD3       ...........XX..........XXXX.X........... 7       7
dac/state_FFD1       ...........XX..........XXXX.X........... 7       7
N222                 .....X......X...............X..X.XX..... 6       6
dac/state_FFD2       ...........XX..........XXXX.X........... 7       7
N223                 X.X.......X..XXX...........XX........... 8       8
N221                 ....XXX.X..X................X..XXX...... 9       9
tltimer/line_mid     XX.......X...XXX...........XX........... 8       8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ************************************
Number of function block inputs used/remaining:               36/18
Number of signals used by logic mapping into function block:  36
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE
                      2    0    0    3   FB7_1   STD       (b)     (b)          
genlock/delay_cnt/delay_count<25>
                      3    0    0    2   FB7_2   STD  50   I/O     (b)          
genlock/delay_cnt/delay_count<24>
                      3    0    0    2   FB7_3   STD       (b)     (b)          
genlock/delay_cnt/delay_count<23>
                      3    0    0    2   FB7_4   STD       (b)     (b)          
genlock/delay_cnt/delay_count<22>
                      3    0    0    2   FB7_5   STD  52   I/O     (b)          
genlock/delay_cnt/delay_count<21>
                      3    0    0    2   FB7_6   STD  53   I/O     (b)          
genlock/delay_cnt/delay_count<20>
                      3    0    0    2   FB7_7   STD       (b)     (b)          
genlock/delay_cnt/delay_count<19>
                      3    0    0    2   FB7_8   STD  54   I/O     (b)          
genlock/delay_cnt/delay_count<18>
                      3    0    0    2   FB7_9   STD  55   I/O     (b)          
genlock/delay_cnt/delay_count<17>
                      3    0    0    2   FB7_10  STD       (b)     (b)          
sync_t_tp             3    0    0    2   FB7_11  STD  56   I/O     O     LVTTL  
sync_tp               1    0    0    4   FB7_12  STD  58   I/O     O     LVTTL  
genlock/delay_cnt/delay_count<16>
                      3    0    0    2   FB7_13  STD       (b)     (b)          
genlock/delay_cnt/delay_count<15>
                      3    0    0    2   FB7_14  STD  59   I/O     (b)          
genlock/delay_cnt/delay_count<14>
                      3    0    0    2   FB7_15  STD  60   I/O     (b)          
genlock/delay_cnt/delay_count<13>
                      3    0    0    2   FB7_16  STD       (b)     (b)          
genlock/delay_cnt/delay_count<12>
                      3    0    0    2   FB7_17  STD  61   I/O     (b)          
genlock/delay_cnt/delay_count<11>
                      3    0    0    2   FB7_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "$OpTx$FX_DC$270" 13: "genlock/delay_cnt/delay_count<12>" 
                                             25: "genlock/delay_cnt/delay_count<23>" 
  2: "$OpTx$FX_DC$271" 14: "genlock/delay_cnt/delay_count<13>" 
                                             26: "genlock/delay_cnt/delay_count<24>" 
  3: "$OpTx$FX_DC$272" 15: "genlock/delay_cnt/delay_count<14>" 
                                             27: "genlock/delay_cnt/delay_count<25>" 
  4: "$OpTx$INV$244"   16: "genlock/delay_cnt/delay_count<15>" 
                                             28: "genlock/delay_cnt/delay_count<2>" 
  5: "$OpTx$INV$245"   17: "genlock/delay_cnt/delay_count<16>" 
                                             29: "genlock/delay_cnt/delay_count<3>" 
  6: "$OpTx$INV$246"   18: "genlock/delay_cnt/delay_count<17>" 
                                             30: "genlock/delay_cnt/delay_count<4>" 
  7: gpbus2            19: "genlock/delay_cnt/delay_count<18>" 
                                             31: "genlock/delay_cnt/delay_count<5>" 
  8: N191              20: "genlock/delay_cnt/delay_count<19>" 
                                             32: "genlock/delay_cnt/delay_count<6>" 
  9: N220              21: "genlock/delay_cnt/delay_count<1>" 
                                             33: "genlock/delay_cnt/delay_count<7>" 
 10: "genlock/delay_cnt/delay_count<0>" 
                       22: "genlock/delay_cnt/delay_count<20>" 
                                             34: "genlock/delay_cnt/delay_count<8>" 
 11: "genlock/delay_cnt/delay_count<10>" 
                       23: "genlock/delay_cnt/delay_count<21>" 
                                             35: "genlock/delay_cnt/delay_count<9>" 
 12: "genlock/delay_cnt/delay_count<11>" 
                       24: "genlock/delay_cnt/delay_count<22>" 
                                             36: "genlock/start_counter" 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE 
                     XXXXXX.X.............X.................. 8       8
genlock/delay_cnt/delay_count<25> 
                     .........XXXXXXXXXXXXXXXXXXXXXXXXXXX.... 27      27
genlock/delay_cnt/delay_count<24> 
                     .........XXXXXXXXXXXXXXXXX.XXXXXXXXX.... 26      26
genlock/delay_cnt/delay_count<23> 
                     .........XXXXXXXXXXXXXXXX..XXXXXXXXX.... 25      25
genlock/delay_cnt/delay_count<22> 
                     .........XXXXXXXXXXXXXXX...XXXXXXXXX.... 24      24
genlock/delay_cnt/delay_count<21> 
                     .........XXXXXXXXXXXXXX....XXXXXXXXX.... 23      23
genlock/delay_cnt/delay_count<20> 
                     .........XXXXXXXXXXXXX.....XXXXXXXXX.... 22      22
genlock/delay_cnt/delay_count<19> 
                     .........XXXXXXXXXXXX......XXXXXXXXX.... 21      21
genlock/delay_cnt/delay_count<18> 
                     .........XXXXXXXXXX.X......XXXXXXXXX.... 20      20
genlock/delay_cnt/delay_count<17> 
                     .........XXXXXXXXX..X......XXXXXXXXX.... 19      19
sync_t_tp            XXXXXX.X.............X.............X.... 9       9
sync_tp              ......X.X............................... 2       2
genlock/delay_cnt/delay_count<16> 
                     .........XXXXXXXX...X......XXXXXXXXX.... 18      18
genlock/delay_cnt/delay_count<15> 
                     .........XXXXXXX....X......XXXXXXXXX.... 17      17
genlock/delay_cnt/delay_count<14> 
                     .........XXXXXX.....X......XXXXXXXXX.... 16      16
genlock/delay_cnt/delay_count<13> 
                     .........XXXXX......X......XXXXXXXXX.... 15      15
genlock/delay_cnt/delay_count<12> 
                     .........XXXX.......X......XXXXXXXXX.... 14      14
genlock/delay_cnt/delay_count<11> 
                     .........XXX........X......XXXXXXXXX.... 13      13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ************************************
Number of function block inputs used/remaining:               34/20
Number of signals used by logic mapping into function block:  34
Signal              Total Imp Exp Unused Loc     Pwr  Pin  Pin     Pin   Output 
Name                Pt    Pt  Pt  Pt             Mode #    Type    Use   Bank   
N220                  3    0  /\1    1   FB8_1   STD       (b)     (b)          
$OpTx$FX_DC$97        1    0    0    4   FB8_2   STD  63   I/O     (b)          
$OpTx$FX_DC$101       1    0    0    4   FB8_3   STD       (b)     (b)          
$OpTx$FX_DC$95        2    0  \/1    2   FB8_4   STD       (b)     (b)          
N224                  6    1<-  0    0   FB8_5   STD  64   I/O     (b)          
tltimer/div<0>        5    0    0    0   FB8_6   STD  65   I/O     (b)          
$OpTx$FX_DC$99        1    0  \/2    2   FB8_7   STD       (b)     (b)          
N232                  5    2<-\/2    0   FB8_8   STD  66   I/O     (b)          
tltimer/div<1>        4    2<-\/3    0   FB8_9   STD  67   I/O     (b)          
N231                  6    3<-\/2    0   FB8_10  STD       (b)     (b)          
N230                  6    2<-\/1    0   FB8_11  STD  68   I/O     (b)          
N229                  6    1<-  0    0   FB8_12  STD  70   I/O     (b)          
N228                  6    1<-  0    0   FB8_13  STD       (b)     (b)          
N227                  6    2<-/\1    0   FB8_14  STD  71   I/O     (b)          
bcb_l<0>              3    0  /\2    0   FB8_15  STD  72   I/O     O     LVTTL  
N226                  6    1<-  0    0   FB8_16  STD       (b)     (b)          
bcb_l<1>              3    0  /\1    1   FB8_17  STD  73   I/O     O     LVTTL  
N225                  6    1<-  0    0   FB8_18  STD       (b)     (b)          

Signals Used by Logic in Function Block
  1: "$OpTx$FX_DC$101" 13: N214              24: N232 
  2: "$OpTx$FX_DC$95"  14: N215              25: "dac/f74" 
  3: "$OpTx$FX_DC$97"  15: N223              26: "dac/state_FFD1" 
  4: "$OpTx$FX_DC$99"  16: N224              27: "dac/state_FFD2" 
  5: gpbus0            17: N225              28: "dac/state_FFD3" 
  6: N207              18: N226              29: gpbus6 
  7: N208              19: N227              30: gpbus7 
  8: N209              20: N228              31: "tltimer/div<0>" 
  9: N210              21: N229              32: "tltimer/div<1>" 
 10: N211              22: N230              33: "tltimer/div<2>" 
 11: N212              23: N231              34: "tltimer/div<3>" 
 12: N213             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
N220                 X.............XXX...........XX.......... 6       6
$OpTx$FX_DC$97       .....................XXX................ 3       3
$OpTx$FX_DC$101      ...X.............XX..................... 3       3
$OpTx$FX_DC$95       X.............XXX............X.......... 5       5
N224                 XX...........X.XX...........XX.......... 7       7
tltimer/div<0>       ....X........................XXXXX...... 6       6
$OpTx$FX_DC$99       ..X................XX................... 3       3
N232                 .X...X.................X....XX.......... 5       5
tltimer/div<1>       .............................XXXXX...... 5       5
N231                 .X....X...............XX....XX.......... 6       6
N230                 .X.....X.............XXX....XX.......... 7       7
N229                 .XX.....X...........X.......XX.......... 6       6
N228                 .XX......X.........XX.......XX.......... 7       7
N227                 .X.X......X.......X.........XX.......... 6       6
bcb_l<0>             ........................XXXX.X.......... 5       5
N226                 .X.X.......X.....XX.........XX.......... 7       7
bcb_l<1>             ........................XXX..X.......... 4       4
N225                 XX..........X...X...........XX.......... 6       6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
Output Bank  - Output pad voltage standard
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

 "$OpTx$FX_DC$101"  =  /N227 * /N226 * "$OpTx$FX_DC$99"    

 "$OpTx$FX_DC$110"  =  N229 * N228 * /N227 * N226 * N225 * /N224 * 
	/N223 * "$OpTx$FX_DC$97"    

 "$OpTx$FX_DC$270"  =  "genlock/delay_cnt/delay_count<21>"
	Xor N192    

 "$OpTx$FX_DC$271"  =  "genlock/delay_cnt/delay_count<22>"
	Xor N193    

 "$OpTx$FX_DC$272"  =  "genlock/delay_cnt/delay_count<23>"
	Xor N194    

 "$OpTx$FX_DC$94"  =  "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>"    

 "$OpTx$FX_DC$95"  =  /gpbus7
	+ /N225 * /N224 * /N223 * "$OpTx$FX_DC$101"    

 "$OpTx$FX_DC$97"  =  /N232 * /N231 * /N230    

 "$OpTx$FX_DC$99"  =  /N229 * /N228 * "$OpTx$FX_DC$97"    

 "$OpTx$INV$244"  =  "genlock/delay_cnt/delay_count<14>" * /N184
	+ /"genlock/delay_cnt/delay_count<14>" * N184
	+ /"genlock/delay_cnt/delay_count<16>" * N186
	+ "genlock/delay_cnt/delay_count<17>" * /N187
	+ /"genlock/delay_cnt/delay_count<17>" * N187
;Imported pterms FB3_14
	+ "genlock/delay_cnt/delay_count<13>" * /N183
	+ /"genlock/delay_cnt/delay_count<13>" * N183
	+ "genlock/delay_cnt/delay_count<16>" * /N186
	+ "genlock/delay_cnt/delay_count<18>" * /N188
	+ /"genlock/delay_cnt/delay_count<18>" * N188
;Imported pterms FB3_13
	+ "genlock/delay_cnt/delay_count<12>" * /N182
	+ "genlock/delay_cnt/delay_count<15>" * /N185
	+ /"genlock/delay_cnt/delay_count<15>" * N185
;Imported pterms FB3_16
	+ /"genlock/delay_cnt/delay_count<12>" * N182
	+ "genlock/delay_cnt/delay_count<19>" * /N189
	+ /"genlock/delay_cnt/delay_count<19>" * N189    

 "$OpTx$INV$245"  =  "genlock/delay_cnt/delay_count<4>" * /N199
	+ /"genlock/delay_cnt/delay_count<4>" * N199
	+ /"genlock/delay_cnt/delay_count<7>" * N202
	+ "genlock/delay_cnt/delay_count<10>" * /N180
	+ /"genlock/delay_cnt/delay_count<10>" * N180
;Imported pterms FB3_1
	+ "genlock/delay_cnt/delay_count<5>" * /N200
	+ /"genlock/delay_cnt/delay_count<5>" * N200
	+ /"genlock/delay_cnt/delay_count<8>" * N203
	+ "genlock/delay_cnt/delay_count<11>" * /N181
	+ /"genlock/delay_cnt/delay_count<11>" * N181
;Imported pterms FB3_2
	+ "genlock/delay_cnt/delay_count<8>" * /N203
;Imported pterms FB3_17
	+ "genlock/delay_cnt/delay_count<6>" * /N201
	+ /"genlock/delay_cnt/delay_count<6>" * N201
	+ "genlock/delay_cnt/delay_count<7>" * /N202
	+ "genlock/delay_cnt/delay_count<9>" * /N204
	+ /"genlock/delay_cnt/delay_count<9>" * N204    

 "$OpTx$INV$246"  =  /"genlock/delay_cnt/delay_count<3>" * N198
	+ "genlock/delay_cnt/delay_count<25>" * /N196
	+ /"genlock/delay_cnt/delay_count<25>" * N196
	+ N179 * /"genlock/delay_cnt/delay_count<0>"
	+ /N179 * "genlock/delay_cnt/delay_count<0>"
;Imported pterms FB2_1
	+ /"genlock/delay_cnt/delay_count<1>" * N190
;Imported pterms FB2_17
	+ "genlock/delay_cnt/delay_count<2>" * /N197
	+ /"genlock/delay_cnt/delay_count<2>" * N197
	+ "genlock/delay_cnt/delay_count<3>" * /N198
	+ "genlock/delay_cnt/delay_count<24>" * /N195
	+ /"genlock/delay_cnt/delay_count<24>" * N195
;Imported pterms FB2_16
	+ "genlock/delay_cnt/delay_count<1>" * /N190    

 "BUF_tltimer/statemachine/state_FFD1"  =  /"tltimer/statemachine/state_FFD2" * 
	/"tltimer/statemachine/state_FFD3"
	+ "tltimer/statemachine/state_FFD3" * 
	"BUF_tltimer/statemachine/state_FFD2"    

 "BUF_tltimer/statemachine/state_FFD2"  =  "tltimer/statemachine/state_FFD1" * 
	/"tltimer/statemachine/state_FFD3"
	+ /"tltimer/statemachine/state_FFD1" * 
	"tltimer/statemachine/state_FFD2"    

 "BUF_tltimer/statemachine/state_FFD3"  =  "tltimer/statemachine/state_FFD3" * 
	"BUF_tltimer/statemachine/state_FFD2"
	+ /"tltimer/statemachine/state_FFD1" * 
	"tltimer/line_begin" * "BUF_tltimer/statemachine/state_FFD2"
	+ gpbus5 * /"tltimer/statemachine/state_FFD1" * 
	"tltimer/line_mid" * "BUF_tltimer/statemachine/state_FFD2"    

 N139  :=  mosi
    N139.CLKF  =  /sck
    N139.RSTF  =  /mreset
    N139.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N139.PRLD  =  GND    

/"bcb_l<0>"  :=  /"dac/state_FFD1" * "dac/state_FFD2" * 
	"dac/state_FFD3"
    "bcb_l<0>".CLKF  =  /"dac/f74"
    "bcb_l<0>".SETF  =  /gpbus7
    "bcb_l<0>".PRLD  =  GND    

/"bcb_l<1>"  :=  /"dac/state_FFD1" * "dac/state_FFD2"
    "bcb_l<1>".CLKF  =  /"dac/f74"
    "bcb_l<1>".SETF  =  /gpbus7
    "bcb_l<1>".PRLD  =  GND    

 "bcb_l<2>"  :=  "dac/state_FFD1" * /"dac/state_FFD3"
    "bcb_l<2>".CLKF  =  /"dac/f74"
    "bcb_l<2>".RSTF  =  /gpbus7
    "bcb_l<2>".PRLD  =  GND    

 "bcb_l<3>"  :=  "dac/state_FFD1" * "dac/state_FFD2" * 
	/"dac/state_FFD3"
    "bcb_l<3>".CLKF  =  /"dac/f74"
    "bcb_l<3>".RSTF  =  /gpbus7
    "bcb_l<3>".PRLD  =  GND    

 N159  =  N139 * f14835
	+ /N139 * f1485    

 gpbus1  :=  mosi
    gpbus1.CLKF  =  /sck
    gpbus1.RSTF  =  /mreset
    gpbus1.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    gpbus1.PRLD  =  GND    

/gpbus3  :=  /gpbus3 * /"$OpTx$FX_DC$110"
	+ /N225 * /N224 * /N223 * "$OpTx$FX_DC$101"
    gpbus3.CLKF  =  /gpbus6
    gpbus3.RSTF  =  /gpbus7
    gpbus3.PRLD  =  GND    

 gpbus6.T  =  gpbus6 * /"tltimer/div<0>" * "tltimer/div<1>" * 
	/"tltimer/div<2>" * "tltimer/div<3>"
	+ /gpbus6 * "tltimer/div<0>" * /"tltimer/div<1>" * 
	"tltimer/div<2>" * /"tltimer/div<3>"
    gpbus6.CLKF  =  /N159	;FCLK/GCK
    gpbus6.RSTF  =  /gpbus7
    gpbus6.PRLD  =  GND    

 N172  :=  gpbus1 * /N172 * "sif/sm_tmp<1>"
	+ /gpbus1 * /N172 * /"sif/sm_tmp<1>"
	+ N172 * N220 * gpbus2
    N172.CLKF  =  sync_t_tp
    N172.RSTF  =  /mreset
    N172.PRLD  =  GND    

 gpbus7  =  cs * mreset * gpbus1 * /"sif/sm_tmp<1>"
	+ cs * mreset * /gpbus1 * "sif/sm_tmp<1>"
	+ cs * gpbus1 * N172 * "sif/sm_tmp<1>"
	+ cs * /gpbus1 * N172 * /"sif/sm_tmp<1>"    

 N179  :=  mosi
    N179.CLKF  =  /sck
    N179.RSTF  =  /mreset
    N179.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N179.PRLD  =  GND    

 N180  :=  mosi
    N180.CLKF  =  /sck
    N180.SETF  =  /mreset
    N180.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N180.PRLD  =  GND    

 N181  :=  mosi
    N181.CLKF  =  /sck
    N181.SETF  =  /mreset
    N181.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N181.PRLD  =  GND    

 N182  :=  mosi
    N182.CLKF  =  /sck
    N182.RSTF  =  /mreset
    N182.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N182.PRLD  =  GND    

 N183  :=  mosi
    N183.CLKF  =  /sck
    N183.RSTF  =  /mreset
    N183.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N183.PRLD  =  GND    

 N184  :=  mosi
    N184.CLKF  =  /sck
    N184.RSTF  =  /mreset
    N184.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N184.PRLD  =  GND    

 N185  :=  mosi
    N185.CLKF  =  /sck
    N185.RSTF  =  /mreset
    N185.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N185.PRLD  =  GND    

 N186  :=  mosi
    N186.CLKF  =  /sck
    N186.SETF  =  /mreset
    N186.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N186.PRLD  =  GND    

 N187  :=  mosi
    N187.CLKF  =  /sck
    N187.SETF  =  /mreset
    N187.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N187.PRLD  =  GND    

 N188  :=  mosi
    N188.CLKF  =  /sck
    N188.SETF  =  /mreset
    N188.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N188.PRLD  =  GND    

 N189  :=  mosi
    N189.CLKF  =  /sck
    N189.RSTF  =  /mreset
    N189.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N189.PRLD  =  GND    

 N190  :=  mosi
    N190.CLKF  =  /sck
    N190.RSTF  =  /mreset
    N190.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N190.PRLD  =  GND    

 N191  :=  mosi
    N191.CLKF  =  /sck
    N191.SETF  =  /mreset
    N191.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N191.PRLD  =  GND    

 N192  :=  mosi
    N192.CLKF  =  /sck
    N192.RSTF  =  /mreset
    N192.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N192.PRLD  =  GND    

 N193  :=  mosi
    N193.CLKF  =  /sck
    N193.RSTF  =  /mreset
    N193.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N193.PRLD  =  GND    

 N194  :=  mosi
    N194.CLKF  =  /sck
    N194.SETF  =  /mreset
    N194.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N194.PRLD  =  GND    

 N195  :=  mosi
    N195.CLKF  =  /sck
    N195.RSTF  =  /mreset
    N195.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N195.PRLD  =  GND    

 N196  :=  mosi
    N196.CLKF  =  /sck
    N196.RSTF  =  /mreset
    N196.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N196.PRLD  =  GND    

 N197  :=  mosi
    N197.CLKF  =  /sck
    N197.SETF  =  /mreset
    N197.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N197.PRLD  =  GND    

 N198  :=  mosi
    N198.CLKF  =  /sck
    N198.SETF  =  /mreset
    N198.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N198.PRLD  =  GND    

 N199  :=  mosi
    N199.CLKF  =  /sck
    N199.RSTF  =  /mreset
    N199.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N199.PRLD  =  GND    

 N200  :=  mosi
    N200.CLKF  =  /sck
    N200.RSTF  =  /mreset
    N200.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N200.PRLD  =  GND    

 N201  :=  mosi
    N201.CLKF  =  /sck
    N201.SETF  =  /mreset
    N201.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N201.PRLD  =  GND    

 N202  :=  mosi
    N202.CLKF  =  /sck
    N202.SETF  =  /mreset
    N202.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N202.PRLD  =  GND    

 N203  :=  mosi
    N203.CLKF  =  /sck
    N203.SETF  =  /mreset
    N203.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N203.PRLD  =  GND    

 N204  :=  mosi
    N204.CLKF  =  /sck
    N204.SETF  =  /mreset
    N204.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	/"sif/bitptr<5>"
    N204.PRLD  =  GND    

 N207  :=  mosi
    N207.CLKF  =  /sck
    N207.SETF  =  /mreset
    N207.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * "sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N207.PRLD  =  GND    

 N208  :=  mosi
    N208.CLKF  =  /sck
    N208.SETF  =  /mreset
    N208.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N208.PRLD  =  GND    

 N209  :=  mosi
    N209.CLKF  =  /sck
    N209.SETF  =  /mreset
    N209.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N209.PRLD  =  GND    

 N210  :=  mosi
    N210.CLKF  =  /sck
    N210.SETF  =  /mreset
    N210.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N210.PRLD  =  GND    

 N211  :=  mosi
    N211.CLKF  =  /sck
    N211.RSTF  =  /mreset
    N211.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N211.PRLD  =  GND    

 N212  :=  mosi
    N212.CLKF  =  /sck
    N212.RSTF  =  /mreset
    N212.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N212.PRLD  =  GND    

 N213  :=  mosi
    N213.CLKF  =  /sck
    N213.RSTF  =  /mreset
    N213.CE =  /cs * /"sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N213.PRLD  =  GND    

 N214  :=  mosi
    N214.CLKF  =  /sck
    N214.SETF  =  /mreset
    N214.CE =  /cs * "sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N214.PRLD  =  GND    

 N215  :=  mosi
    N215.CLKF  =  /sck
    N215.SETF  =  /mreset
    N215.CE =  /cs * /"sif/bitptr<0>" * /"sif/bitptr<1>" * 
	/"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N215.PRLD  =  GND    

 N216  :=  mosi
    N216.CLKF  =  /sck
    N216.RSTF  =  /mreset
    N216.CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    N216.PRLD  =  GND    

 sync_in  =  Gnd    

 sync_t_tp  :=  "genlock/delay_cnt/delay_count<20>" * N191 * 
	/"$OpTx$FX_DC$270" * /"$OpTx$FX_DC$272" * /"$OpTx$FX_DC$271" * 
	/"$OpTx$INV$246" * /"$OpTx$INV$245" * /"$OpTx$INV$244"
	+ /"genlock/delay_cnt/delay_count<20>" * /N191 * 
	/"$OpTx$FX_DC$270" * /"$OpTx$FX_DC$272" * /"$OpTx$FX_DC$271" * 
	/"$OpTx$INV$246" * /"$OpTx$INV$245" * /"$OpTx$INV$244"
    sync_t_tp.CLKF  =  N159	;FCLK/GCK
    sync_t_tp.RSTF  =  "genlock/start_counter"
    sync_t_tp.PRLD  =  GND    

/sync_tp  =  N220 * gpbus2    

 N220  :=  /N225 * /N224 * /N223 * "$OpTx$FX_DC$101"
    N220.CLKF  =  gpbus6
    N220.RSTF  =  /gpbus7
    N220.PRLD  =  GND    

/N221  :=  "tltimer/statemachine/state_FFD2" * 
	"BUF_tltimer/statemachine/state_FFD1" * "BUF_tltimer/statemachine/state_FFD2"
	+ /N221 * "BUF_tltimer/statemachine/state_FFD1" * 
	"BUF_tltimer/statemachine/state_FFD2"
	+ /N221 * /"BUF_tltimer/statemachine/state_FFD1" * 
	/"BUF_tltimer/statemachine/state_FFD3"
;Imported pterms FB6_18
	+ "tltimer/statemachine/state_FFD1" * 
	"tltimer/statemachine/state_FFD2" * /gpbus4 * "BUF_tltimer/statemachine/state_FFD2" * 
	/"BUF_tltimer/statemachine/state_FFD3"
    N221.CLKF  =  "tltimer/statemachine/sm_clk"
    N221.SETF  =  /gpbus7
    N221.PRLD  =  GND    

 N222.T  =  "tltimer/statemachine/state_FFD2" * /N222 * 
	/"BUF_tltimer/statemachine/state_FFD2"
	+ /"tltimer/statemachine/state_FFD2" * 
	/"tltimer/statemachine/state_FFD3" * N222 * "BUF_tltimer/statemachine/state_FFD2"
    N222.CLKF  =  "tltimer/statemachine/sm_clk"
    N222.RSTF  =  /gpbus7
    N222.PRLD  =  GND    

 N223.T  =  /N223 * N216 * "$OpTx$FX_DC$95"
	+ /N225 * /N224 * /"$OpTx$FX_DC$95" * 
	"$OpTx$FX_DC$101"
;Imported pterms FB6_15
	+ N223 * /N216 * "$OpTx$FX_DC$95"
    N223.CLKF  =  /gpbus6
    N223.SETF  =  N216 * /gpbus7
    N223.RSTF  =  /N216 * /gpbus7
    N223.PRLD  =  GND    

 N224.T  =  /N225 * /"$OpTx$FX_DC$95" * "$OpTx$FX_DC$101"
	+ /N224 * N215 * "$OpTx$FX_DC$95"
;Imported pterms FB8_4
	+ N224 * /N215 * "$OpTx$FX_DC$95"
    N224.CLKF  =  /gpbus6
    N224.SETF  =  N215 * /gpbus7
    N224.RSTF  =  /N215 * /gpbus7
    N224.PRLD  =  GND    

 N225  :=  N214 * "$OpTx$FX_DC$95"
	+ N225 * /"$OpTx$FX_DC$95" * /"$OpTx$FX_DC$101"
;Imported pterms FB8_1
	+ /N225 * /"$OpTx$FX_DC$95" * "$OpTx$FX_DC$101"
    N225.CLKF  =  /gpbus6
    N225.SETF  =  N214 * /gpbus7
    N225.RSTF  =  /N214 * /gpbus7
    N225.PRLD  =  GND    

 N226.T  =  /N227 * /"$OpTx$FX_DC$95" * "$OpTx$FX_DC$99"
	+ /N226 * N213 * "$OpTx$FX_DC$95"
;Imported pterms FB8_17
	+ N226 * /N213 * "$OpTx$FX_DC$95"
    N226.CLKF  =  /gpbus6
    N226.SETF  =  N213 * /gpbus7
    N226.RSTF  =  /N213 * /gpbus7
    N226.PRLD  =  GND    

 N227  :=  N212 * "$OpTx$FX_DC$95"
;Imported pterms FB8_15
	+ N227 * /"$OpTx$FX_DC$95" * /"$OpTx$FX_DC$99"
	+ /N227 * /"$OpTx$FX_DC$95" * "$OpTx$FX_DC$99"
    N227.CLKF  =  /gpbus6
    N227.SETF  =  N212 * /gpbus7
    N227.RSTF  =  /N212 * /gpbus7
    N227.PRLD  =  GND    

 N228.T  =  /N229 * /"$OpTx$FX_DC$95" * "$OpTx$FX_DC$97"
	+ /N228 * N211 * "$OpTx$FX_DC$95"
;Imported pterms FB8_14
	+ N228 * /N211 * "$OpTx$FX_DC$95"
    N228.CLKF  =  /gpbus6
    N228.SETF  =  N211 * /gpbus7
    N228.RSTF  =  /N211 * /gpbus7
    N228.PRLD  =  GND    

 N229  :=  N210 * "$OpTx$FX_DC$95"
	+ N229 * /"$OpTx$FX_DC$95" * /"$OpTx$FX_DC$97"
;Imported pterms FB8_11
	+ /N229 * /"$OpTx$FX_DC$95" * "$OpTx$FX_DC$97"
    N229.CLKF  =  /gpbus6
    N229.SETF  =  N210 * /gpbus7
    N229.RSTF  =  /N210 * /gpbus7
    N229.PRLD  =  GND    

 N230.T  =  /N232 * /N231 * /"$OpTx$FX_DC$95"
;Imported pterms FB8_10
	+ N230 * /N209 * "$OpTx$FX_DC$95"
	+ /N230 * N209 * "$OpTx$FX_DC$95"
    N230.CLKF  =  /gpbus6
    N230.SETF  =  N209 * /gpbus7
    N230.RSTF  =  /N209 * /gpbus7
    N230.PRLD  =  GND    

 N231  :=  ;Imported pterms FB8_9
	  N208 * "$OpTx$FX_DC$95"
	+ N232 * N231 * /"$OpTx$FX_DC$95"
	+ /N232 * /N231 * /"$OpTx$FX_DC$95"
    N231.CLKF  =  /gpbus6
    N231.SETF  =  N208 * /gpbus7
    N231.RSTF  =  /N208 * /gpbus7
    N231.PRLD  =  GND    

 N232  :=  ;Imported pterms FB8_7
	  /N232 * /"$OpTx$FX_DC$95"
	+ N207 * "$OpTx$FX_DC$95"
    N232.CLKF  =  /gpbus6
    N232.SETF  =  N207 * /gpbus7
    N232.RSTF  =  /N207 * /gpbus7
    N232.PRLD  =  GND    

 "dac/f74"  :=  /"dac/f74"
    "dac/f74".CLKF  =  N159	;FCLK/GCK
    "dac/f74".PRLD  =  GND    

 "dac/state_FFD1"  :=  "dac/state_FFD1" * "dac/state_FFD2" * 
	/"dac/state_FFD3"
	+ /N221 * /"dac/state_FFD2" * /"dac/state_FFD3" * 
	/N222
    "dac/state_FFD1".CLKF  =  "dac/f74"
    "dac/state_FFD1".RSTF  =  /gpbus7
    "dac/state_FFD1".PRLD  =  GND    

 "dac/state_FFD2"  :=  /"dac/state_FFD1" * "dac/state_FFD2" * 
	"dac/state_FFD3"
	+ /N221 * /"dac/state_FFD1" * /"dac/state_FFD3" * 
	N222
;Imported pterms FB6_14
	+ /N221 * "dac/state_FFD1" * /"dac/state_FFD3" * 
	/N222
    "dac/state_FFD2".CLKF  =  "dac/f74"
    "dac/state_FFD2".RSTF  =  /gpbus7
    "dac/state_FFD2".PRLD  =  GND    

 "dac/state_FFD3"  :=  /N221 * /"dac/state_FFD1" * "dac/state_FFD2" * 
	"dac/state_FFD3"
	+ /N221 * /"dac/state_FFD1" * "dac/state_FFD2" * 
	N222
    "dac/state_FFD3".CLKF  =  "dac/f74"
    "dac/state_FFD3".RSTF  =  /gpbus7
    "dac/state_FFD3".PRLD  =  GND    

 "genlock/delay_cnt/counter_active"  :=  Gnd
    "genlock/delay_cnt/counter_active".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/counter_active".SETF  =  "genlock/start_counter"
    "genlock/delay_cnt/counter_active".CE =  
	"genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE"
    "genlock/delay_cnt/counter_active".PRLD  =  GND    

 "genlock/delay_cnt/counter_active/genlock/delay_cnt/counter_active_CE"  =  "genlock/delay_cnt/delay_count<20>" * N191 * 
	/"$OpTx$FX_DC$270" * /"$OpTx$FX_DC$272" * /"$OpTx$FX_DC$271" * 
	/"$OpTx$INV$246" * /"$OpTx$INV$245" * /"$OpTx$INV$244"
	+ /"genlock/delay_cnt/delay_count<20>" * /N191 * 
	/"$OpTx$FX_DC$270" * /"$OpTx$FX_DC$272" * /"$OpTx$FX_DC$271" * 
	/"$OpTx$INV$246" * /"$OpTx$INV$245" * /"$OpTx$INV$244"    

 "genlock/delay_cnt/delay_count<0>"  :=  /"genlock/delay_cnt/delay_count<0>" * 
	"genlock/delay_cnt/counter_active"
    "genlock/delay_cnt/delay_count<0>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<0>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<0>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<10>"  :=  ;Imported pterms FB3_12
	  /"genlock/delay_cnt/delay_count<10>"
    "genlock/delay_cnt/delay_count<10>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<10>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<10>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<10>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<11>"  :=  /"genlock/delay_cnt/delay_count<11>"
    "genlock/delay_cnt/delay_count<11>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<11>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<11>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<11>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<12>"  :=  /"genlock/delay_cnt/delay_count<12>"
    "genlock/delay_cnt/delay_count<12>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<12>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<12>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<12>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<13>"  :=  /"genlock/delay_cnt/delay_count<13>"
    "genlock/delay_cnt/delay_count<13>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<13>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<13>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<13>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<14>"  :=  /"genlock/delay_cnt/delay_count<14>"
    "genlock/delay_cnt/delay_count<14>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<14>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<14>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<14>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<15>"  :=  /"genlock/delay_cnt/delay_count<15>"
    "genlock/delay_cnt/delay_count<15>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<15>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<15>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<15>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<16>"  :=  /"genlock/delay_cnt/delay_count<16>"
    "genlock/delay_cnt/delay_count<16>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<16>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<16>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<16>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<17>"  :=  /"genlock/delay_cnt/delay_count<17>"
    "genlock/delay_cnt/delay_count<17>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<17>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<17>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<17>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<18>"  :=  /"genlock/delay_cnt/delay_count<18>"
    "genlock/delay_cnt/delay_count<18>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<18>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<18>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<18>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<19>"  :=  /"genlock/delay_cnt/delay_count<19>"
    "genlock/delay_cnt/delay_count<19>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<19>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<19>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<19>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<1>"  :=  /"genlock/delay_cnt/delay_count<1>"
    "genlock/delay_cnt/delay_count<1>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<1>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<1>".CE =  "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<1>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<20>"  :=  /"genlock/delay_cnt/delay_count<20>"
    "genlock/delay_cnt/delay_count<20>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<20>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<20>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<20>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<21>"  :=  /"genlock/delay_cnt/delay_count<21>"
    "genlock/delay_cnt/delay_count<21>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<21>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<21>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<21>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<22>"  :=  /"genlock/delay_cnt/delay_count<22>"
    "genlock/delay_cnt/delay_count<22>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<22>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<22>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<21>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<22>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<23>"  :=  /"genlock/delay_cnt/delay_count<23>"
    "genlock/delay_cnt/delay_count<23>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<23>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<23>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<21>" * 
	"genlock/delay_cnt/delay_count<22>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<23>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<24>"  :=  /"genlock/delay_cnt/delay_count<24>"
    "genlock/delay_cnt/delay_count<24>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<24>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<24>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<21>" * 
	"genlock/delay_cnt/delay_count<22>" * "genlock/delay_cnt/delay_count<23>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<24>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<25>"  :=  /"genlock/delay_cnt/delay_count<25>"
    "genlock/delay_cnt/delay_count<25>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<25>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<25>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<9>" * 
	"genlock/delay_cnt/delay_count<10>" * "genlock/delay_cnt/delay_count<11>" * 
	"genlock/delay_cnt/delay_count<12>" * "genlock/delay_cnt/delay_count<13>" * 
	"genlock/delay_cnt/delay_count<14>" * "genlock/delay_cnt/delay_count<15>" * 
	"genlock/delay_cnt/delay_count<16>" * "genlock/delay_cnt/delay_count<17>" * 
	"genlock/delay_cnt/delay_count<18>" * "genlock/delay_cnt/delay_count<19>" * 
	"genlock/delay_cnt/delay_count<20>" * "genlock/delay_cnt/delay_count<21>" * 
	"genlock/delay_cnt/delay_count<22>" * "genlock/delay_cnt/delay_count<23>" * 
	"genlock/delay_cnt/delay_count<24>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<25>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<2>"  :=  /"genlock/delay_cnt/delay_count<2>"
    "genlock/delay_cnt/delay_count<2>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<2>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<2>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<2>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<3>"  :=  /"genlock/delay_cnt/delay_count<3>"
    "genlock/delay_cnt/delay_count<3>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<3>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<3>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<3>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<4>"  :=  /"genlock/delay_cnt/delay_count<4>"
    "genlock/delay_cnt/delay_count<4>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<4>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<4>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<4>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<5>"  :=  /"genlock/delay_cnt/delay_count<5>"
    "genlock/delay_cnt/delay_count<5>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<5>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<5>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<5>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<6>"  :=  /"genlock/delay_cnt/delay_count<6>"
    "genlock/delay_cnt/delay_count<6>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<6>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<6>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<6>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<7>"  :=  /"genlock/delay_cnt/delay_count<7>"
    "genlock/delay_cnt/delay_count<7>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<7>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<7>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<7>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<8>"  :=  /"genlock/delay_cnt/delay_count<8>"
    "genlock/delay_cnt/delay_count<8>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<8>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<8>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<8>".PRLD  =  GND    

 "genlock/delay_cnt/delay_count<9>"  :=  /"genlock/delay_cnt/delay_count<9>"
    "genlock/delay_cnt/delay_count<9>".CLKF  =  N159	;FCLK/GCK
    "genlock/delay_cnt/delay_count<9>".RSTF  =  "genlock/start_counter"
    "genlock/delay_cnt/delay_count<9>".CE =  "genlock/delay_cnt/delay_count<1>" * 
	"genlock/delay_cnt/delay_count<2>" * "genlock/delay_cnt/delay_count<3>" * 
	"genlock/delay_cnt/delay_count<4>" * "genlock/delay_cnt/delay_count<5>" * 
	"genlock/delay_cnt/delay_count<6>" * "genlock/delay_cnt/delay_count<7>" * 
	"genlock/delay_cnt/delay_count<8>" * "genlock/delay_cnt/delay_count<0>"
    "genlock/delay_cnt/delay_count<9>".PRLD  =  GND    

 "genlock/intern_sync"  :=  "genlock/temp_sync"
    "genlock/intern_sync".CLKF  =  N159	;FCLK/GCK
    "genlock/intern_sync".PRLD  =  GND    

 "genlock/start_counter"  :=  "genlock/start_counter" * /"genlock/state_FFD1"
	+ /"genlock/state_FFD1" * "genlock/state_FFD2"
    "genlock/start_counter".CLKF  =  /N159	;FCLK/GCK
    "genlock/start_counter".RSTF  =  /mreset
    "genlock/start_counter".PRLD  =  GND    

 "genlock/state_FFD1"  :=  /"genlock/state_FFD1" * "genlock/state_FFD2"
	+ "genlock/state_FFD1" * /"genlock/state_FFD2" * 
	"genlock/intern_sync"
    "genlock/state_FFD1".CLKF  =  /N159	;FCLK/GCK
    "genlock/state_FFD1".RSTF  =  /mreset
    "genlock/state_FFD1".PRLD  =  GND    

 "genlock/state_FFD2"  :=  /"genlock/state_FFD1" * /"genlock/state_FFD2" * 
	"genlock/intern_sync"
    "genlock/state_FFD2".CLKF  =  /N159	;FCLK/GCK
    "genlock/state_FFD2".RSTF  =  /mreset
    "genlock/state_FFD2".PRLD  =  GND    

 "genlock/temp_sync"  :=  gpbus1 * f8g
	+ /gpbus1 * f4m
    "genlock/temp_sync".CLKF  =  /f27m	;FCLK/GCK
    "genlock/temp_sync".RSTF  =  /mreset
    "genlock/temp_sync".PRLD  =  GND    

 "sif/bitptr<0>"  :=  /"sif/bitptr<0>"
    "sif/bitptr<0>".CLKF  =  sck
    "sif/bitptr<0>".RSTF  =  cs
    "sif/bitptr<0>".PRLD  =  GND    

 "sif/bitptr<1>".T  =  "sif/bitptr<0>"
    "sif/bitptr<1>".CLKF  =  sck
    "sif/bitptr<1>".RSTF  =  cs
    "sif/bitptr<1>".PRLD  =  GND    

 "sif/bitptr<2>".T  =  "sif/bitptr<0>" * "sif/bitptr<1>"
    "sif/bitptr<2>".CLKF  =  sck
    "sif/bitptr<2>".RSTF  =  cs
    "sif/bitptr<2>".PRLD  =  GND    

 "sif/bitptr<3>".T  =  "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>"
    "sif/bitptr<3>".CLKF  =  sck
    "sif/bitptr<3>".RSTF  =  cs
    "sif/bitptr<3>".PRLD  =  GND    

 "sif/bitptr<4>"  :=  "sif/bitptr<4>" * /"$OpTx$FX_DC$94"
	+ "sif/bitptr<0>" * "sif/bitptr<1>" * 
	"sif/bitptr<2>" * "sif/bitptr<3>" * /"sif/bitptr<4>"
    "sif/bitptr<4>".CLKF  =  sck
    "sif/bitptr<4>".RSTF  =  cs
    "sif/bitptr<4>".PRLD  =  GND    

 "sif/bitptr<5>".T  =  "sif/bitptr<4>" * "$OpTx$FX_DC$94"
    "sif/bitptr<5>".CLKF  =  sck
    "sif/bitptr<5>".RSTF  =  cs
    "sif/bitptr<5>".PRLD  =  GND    

 "sif/sm_tmp<1>"  :=  mosi
    "sif/sm_tmp<1>".CLKF  =  /sck
    "sif/sm_tmp<1>".SETF  =  /mreset
    "sif/sm_tmp<1>".CE =  /cs * "sif/bitptr<0>" * "sif/bitptr<1>" * 
	/"sif/bitptr<2>" * /"sif/bitptr<3>" * /"sif/bitptr<4>" * 
	"sif/bitptr<5>"
    "sif/sm_tmp<1>".PRLD  =  GND    

/"tltimer/div<0>"  :=  "tltimer/div<0>" * gpbus7
	+ /gpbus7 * gpbus0
	+ "tltimer/div<1>" * /"tltimer/div<2>" * 
	"tltimer/div<3>" * gpbus0
    "tltimer/div<0>".CLKF  =  /N159	;FCLK/GCK
    "tltimer/div<0>".SETF  =  /gpbus7 * /gpbus0
    "tltimer/div<0>".RSTF  =  /gpbus7 * gpbus0
    "tltimer/div<0>".PRLD  =  GND    

 "tltimer/div<1>"  :=  "tltimer/div<0>" * /"tltimer/div<1>" * gpbus7
;Imported pterms FB8_8
	+ /"tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * gpbus7
	+ /"tltimer/div<0>" * "tltimer/div<1>" * 
	/"tltimer/div<3>" * gpbus7
    "tltimer/div<1>".CLKF  =  /N159	;FCLK/GCK
    "tltimer/div<1>".RSTF  =  /gpbus7
    "tltimer/div<1>".PRLD  =  GND    

 "tltimer/div<2>".T  =  "tltimer/div<2>" * /gpbus7
	+ "tltimer/div<0>" * "tltimer/div<1>" * gpbus7
    "tltimer/div<2>".CLKF  =  /N159	;FCLK/GCK
    "tltimer/div<2>".RSTF  =  /gpbus7
    "tltimer/div<2>".PRLD  =  GND    

 "tltimer/div<3>".T  =  "tltimer/div<3>" * /gpbus7
	+ "tltimer/div<0>" * "tltimer/div<1>" * 
	"tltimer/div<2>" * gpbus7
	+ /"tltimer/div<0>" * "tltimer/div<1>" * 
	/"tltimer/div<2>" * "tltimer/div<3>"
    "tltimer/div<3>".CLKF  =  /N159	;FCLK/GCK
    "tltimer/div<3>".RSTF  =  /gpbus7
    "tltimer/div<3>".PRLD  =  GND    

 "tltimer/line_begin"  :=  /N229 * N228 * /N227 * /N226 * /N225 * /N224 * 
	/N223 * "$OpTx$FX_DC$97"
    "tltimer/line_begin".CLKF  =  gpbus6
    "tltimer/line_begin".RSTF  =  /gpbus7
    "tltimer/line_begin".PRLD  =  GND    

 "tltimer/line_mid"  :=  /N211 * "$OpTx$FX_DC$110"
	+ /N225 * N224 * /N223 * N211 * "$OpTx$FX_DC$101"
    "tltimer/line_mid".CLKF  =  gpbus6
    "tltimer/line_mid".RSTF  =  /gpbus7
    "tltimer/line_mid".PRLD  =  GND    

 "tltimer/statemachine/clk_sync"  :=  /N232 * /N231 * N230 * N229 * N228 * /N227 * 
	N226 * N225 * /N224 * /N223
    "tltimer/statemachine/clk_sync".CLKF  =  gpbus6
    "tltimer/statemachine/clk_sync".RSTF  =  /gpbus7
    "tltimer/statemachine/clk_sync".PRLD  =  GND    

 "tltimer/statemachine/div<0>"  :=  /"tltimer/statemachine/div<0>"
    "tltimer/statemachine/div<0>".CLKF  =  /gpbus6
    "tltimer/statemachine/div<0>".RSTF  =  "tltimer/statemachine/clk_sync"
    "tltimer/statemachine/div<0>".PRLD  =  GND    

 "tltimer/statemachine/div<1>".T  =  "tltimer/statemachine/div<0>"
    "tltimer/statemachine/div<1>".CLKF  =  /gpbus6
    "tltimer/statemachine/div<1>".RSTF  =  "tltimer/statemachine/clk_sync"
    "tltimer/statemachine/div<1>".PRLD  =  GND    

 "tltimer/statemachine/sm_clk"  :=  /"tltimer/statemachine/sm_clk"
    "tltimer/statemachine/sm_clk".CLKF  =  /gpbus6
    "tltimer/statemachine/sm_clk".RSTF  =  "tltimer/statemachine/clk_sync"
    "tltimer/statemachine/sm_clk".CE =  "tltimer/statemachine/div<0>" * 
	"tltimer/statemachine/div<1>"
    "tltimer/statemachine/sm_clk".PRLD  =  GND    

 "tltimer/statemachine/state_FFD1"  :=  "BUF_tltimer/statemachine/state_FFD1"
    "tltimer/statemachine/state_FFD1".CLKF  =  "tltimer/statemachine/sm_clk"
    "tltimer/statemachine/state_FFD1".RSTF  =  /gpbus7
    "tltimer/statemachine/state_FFD1".PRLD  =  GND    

 "tltimer/statemachine/state_FFD2"  :=  "BUF_tltimer/statemachine/state_FFD2"
    "tltimer/statemachine/state_FFD2".CLKF  =  "tltimer/statemachine/sm_clk"
    "tltimer/statemachine/state_FFD2".RSTF  =  /gpbus7
    "tltimer/statemachine/state_FFD2".PRLD  =  GND    

 "tltimer/statemachine/state_FFD3"  :=  "BUF_tltimer/statemachine/state_FFD3"
    "tltimer/statemachine/state_FFD3".CLKF  =  "tltimer/statemachine/sm_clk"
    "tltimer/statemachine/state_FFD3".RSTF  =  /gpbus7
    "tltimer/statemachine/state_FFD3".PRLD  =  GND    

****************************  Device Pin Out ****************************

Device : XC95144XV-5-TQ100


                                 V                         
                                 C                         
                                 C                       b 
                                 O                       c 
           m                     -                       b 
           r                     L                       _ 
           e                 m   V                       l 
         G s V T T T T T T   o T T s T T G T T T T T T T < 
         N e C I I I I I I c s I T c I I N D I I I I I I 3 
         D t C E E E E E E s i E L k E E D O E E E E E E > 
         --------------------------------------------------  
        /100 98  96  94  92  90  88  86  84  82  80  78  76  \
       |   99  97  95  93  91  89  87  85  83  81  79  77    |
   TIE | 1                                                75 | GND
   TIE | 2                                                74 | bcb_l<2>
   TIE | 3                                                73 | bcb_l<1>
   TIE | 4                                                72 | bcb_l<0>
   VCC | 5                                                71 | TIE
   TIE | 6                                                70 | TIE
   TIE | 7                                                69 | GND
   TIE | 8                                                68 | TIE
   TIE | 9                                                67 | TIE
   TIE | 10                                               66 | TIE
   TIE | 11                                               65 | TIE
   TIE | 12                                               64 | TIE
gpbus0 | 13               XC95144XV-5-TQ100               63 | TIE
gpbus1 | 14                                               62 | GND
gpbus2 | 15                                               61 | TIE
gpbus3 | 16                                               60 | TIE
gpbus4 | 17                                               59 | TIE
gpbus5 | 18                                               58 | sync_tp
gpbus6 | 19                                               57 | VCC
gpbus7 | 20                                               56 | sync_t_tp
   GND | 21                                               55 | TIE
  f27m | 22                                               54 | TIE
  N159 | 23                                               53 | TIE
f14835 | 24                                               52 | TIE
 f1485 | 25                                               51 | VCCO-LVTTL
       |   27  29  31  33  35  37  39  41  43  45  47  49    |
        \26  28  30  32  34  36  38  40  42  44  46  48  50  /
         --------------------------------------------------  
         V T T T T G T T f T T f V s T T T T G T T T T T T 
         C I I I I N I I 8 I I 4 C y I I I I N D I M C I I 
         C E E E E D E E g E E m C n E E E E D I E S K E E 
         O                       O c                       
         -                       - _                       
         L                       L i                       
         V                       V n                       
         T                       T                         
         T                       T                         
         L                       L                         


Legend :         NC = Not Connected, unbonded pin
                TIE = Tie pin to GND or board trace driven to valid logic level
                VCC = Dedicated Power Pin
                GND = Dedicated Ground Pin
                TDI = Test Data In, JTAG pin
                TDO = Test Data Out, JTAG pin
                TCK = Test Clock, JTAG pin
                TMS = Test Mode Select, JTAG pin
         PROHIBITED = User reserved pin
 VCCO-<voltage_std> = Dedicated output power pin and output bank voltage standard
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XV-5-TQ100
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : FAST
Multi Level Logic Optimization              : ON
Timing Optimization                         : OFF
Power/Slew Optimization                     : OFF
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : OFF
Global Set/Reset(GSR) Optimization          : OFF
Global Output Enable(GTS) Optimization      : OFF
Collapsing pterm limit                      : 90
Collapsing input limit                      : 50
