
*** Running vivado
    with args -log dual_port_AXI_Native_bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_port_AXI_Native_bram.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dual_port_AXI_Native_bram.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top dual_port_AXI_Native_bram -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 824.227 ; gain = 234.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dual_port_AXI_Native_bram' [C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
INFO: [Synth 8-6157] synthesizing module 'DP_PL_PS_BRAM_wrapper' [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/bd/DP_PL_PS_BRAM/hdl/DP_PL_PS_BRAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'DP_PL_PS_BRAM' [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/bd/DP_PL_PS_BRAM/synth/DP_PL_PS_BRAM.v:13]
INFO: [Synth 8-6157] synthesizing module 'DP_PL_PS_BRAM_axi_bram_ctrl_0_0' [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/.Xil/Vivado-14444-DESKTOP-L93G0Q0/realtime/DP_PL_PS_BRAM_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DP_PL_PS_BRAM_axi_bram_ctrl_0_0' (1#1) [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/.Xil/Vivado-14444-DESKTOP-L93G0Q0/realtime/DP_PL_PS_BRAM_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DP_PL_PS_BRAM' (2#1) [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/bd/DP_PL_PS_BRAM/synth/DP_PL_PS_BRAM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DP_PL_PS_BRAM_wrapper' (3#1) [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/bd/DP_PL_PS_BRAM/hdl/DP_PL_PS_BRAM_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/.Xil/Vivado-14444-DESKTOP-L93G0Q0/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (4#1) [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/.Xil/Vivado-14444-DESKTOP-L93G0Q0/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'wea' does not match port width (1) of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:116]
WARNING: [Synth 8-689] width (4) of port connection 'web' does not match port width (1) of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:123]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_AXI_Native_bram' (5#1) [C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_rst
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_we[3]
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_we[2]
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_we[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 899.520 ; gain = 309.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 899.520 ; gain = 309.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 899.520 ; gain = 309.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 899.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/bd/DP_PL_PS_BRAM/ip/DP_PL_PS_BRAM_axi_bram_ctrl_0_0/DP_PL_PS_BRAM_axi_bram_ctrl_0_0/DP_PL_PS_BRAM_axi_bram_ctrl_0_0_in_context.xdc] for cell 'BRAM_CONTROLLER/DP_PL_PS_BRAM_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/bd/DP_PL_PS_BRAM/ip/DP_PL_PS_BRAM_axi_bram_ctrl_0_0/DP_PL_PS_BRAM_axi_bram_ctrl_0_0/DP_PL_PS_BRAM_axi_bram_ctrl_0_0_in_context.xdc] for cell 'BRAM_CONTROLLER/DP_PL_PS_BRAM_i/axi_bram_ctrl_0'
Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [c:/git_repos/mnist_neuralnet/fpga/9_18/9_18.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 912.570 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 924.926 ; gain = 335.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 924.926 ; gain = 335.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BRAM_CONTROLLER/DP_PL_PS_BRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BRAM_CONTROLLER/DP_PL_PS_BRAM_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 924.926 ; gain = 335.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 924.926 ; gain = 335.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_rst
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_we[3]
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_we[2]
WARNING: [Synth 8-3331] design dual_port_AXI_Native_bram has unconnected port BRAM_PORTB_we[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 924.926 ; gain = 335.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 966.422 ; gain = 376.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 966.422 ; gain = 376.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 976.074 ; gain = 386.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |blk_mem_gen_0                   |         1|
|2     |DP_PL_PS_BRAM_axi_bram_ctrl_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |DP_PL_PS_BRAM_axi_bram_ctrl_0_0 |     1|
|2     |blk_mem_gen_0                   |     1|
|3     |IBUF                            |   117|
|4     |OBUF                            |    73|
+------+--------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------------+------+
|      |Instance            |Module                |Cells |
+------+--------------------+----------------------+------+
|1     |top                 |                      |   346|
|2     |  BRAM_CONTROLLER   |DP_PL_PS_BRAM_wrapper |    92|
|3     |    DP_PL_PS_BRAM_i |DP_PL_PS_BRAM         |    92|
+------+--------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 991.871 ; gain = 376.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 991.871 ; gain = 401.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1003.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 1003.914 ; gain = 691.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git_repos/mnist_neuralnet/fpga/9_18/9_18.runs/synth_1/dual_port_AXI_Native_bram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dual_port_AXI_Native_bram_utilization_synth.rpt -pb dual_port_AXI_Native_bram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 09:28:53 2024...
