#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jan  7 18:13:32 2024
# Process ID: 183500
# Current directory: D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent167776 D:\Facultate\AN 3\SSC\PROIECT\Proiect_Final\Proiect_filtre\Proiect_filtre.xpr
# Log file: D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/vivado.log
# Journal file: D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre\vivado.jou
# Running On: DESKTOP-UPGRJVK, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16936 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.xpr}
update_compile_order -fileset sources_1
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
close_sim
file mkdir D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new
file mkdir D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new
file mkdir D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new
file mkdir D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new
file mkdir D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new
file mkdir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new}
close [ open {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new/se_simu.vhd} w ]
add_files -fileset sim_1 {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sim_1/new/se_simu.vhd}}
update_compile_order -fileset sim_1
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
close_sim
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
close_sim
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
set_property -name {xsim.simulate.runtime} -value {1200ns} -objects [get_filesets sim_1]
relaunch_sim
close_sim
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
relaunch_sim
close_sim
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top se_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source se_simu.tcl
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [get_filesets sim_1]
relaunch_sim
close_sim
launch_simulation
source se_simu.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sat_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sat_simu.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sst_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sst_simu.tcl
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top f1_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source f1_simu.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top f2_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source f2_simu.tcl
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sst_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source sst_simu.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top f3_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source f3_simu.tcl
relaunch_sim
close_sim
launch_simulation
launch_simulation
source f3_simu.tcl
close_sim
launch_simulation
source f3_simu.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sst_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source sst_simu.tcl
relaunch_sim
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_stimulus_file [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {1200ns} -objects [get_filesets sim_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sat_simu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source sat_simu.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_stimulus_file [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
generate_target all [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}]
export_ip_user_files -of_objects [get_files {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/sources_1/ip/fifo64x64/fifo64x64.xci}}] -directory {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files} -ipstatic_source_dir {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/modelsim} {questa=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/questa} {riviera=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/riviera} {activehdl=D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_stimulus_file.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}}
file delete -force {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.runs/impl_1/nexys4.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.runs/impl_1/nexys4.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}}
file delete -force {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.runs/impl_1/nexys4.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.runs/impl_1/nexys4.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}}
file delete -force {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.srcs/utils_1/imports/synth_1/nexys4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.runs/impl_1/nexys4.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Facultate/AN 3/SSC/PROIECT/Proiect_Final/Proiect_filtre/Proiect_filtre.runs/impl_1/nexys4.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
