
006_Sine_Wave_PWM_LED_Pulse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005548  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  080056d8  080056d8  000066d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005950  08005950  00007088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005950  08005950  00006950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005958  08005958  00007088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005958  08005958  00006958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800595c  0800595c  0000695c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08005960  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007088  2**0
                  CONTENTS
 10 .bss          000001cc  20000088  20000088  00007088  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000254  20000254  00007088  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY
 13 .debug_info   000096cc  00000000  00000000  000070b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000195f  00000000  00000000  00010784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a50  00000000  00000000  000120e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007e8  00000000  00000000  00012b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021789  00000000  00000000  00013320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000adc0  00000000  00000000  00034aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb02b  00000000  00000000  0003f869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010a894  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000363c  00000000  00000000  0010a8d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  0010df14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080056c0 	.word	0x080056c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080056c0 	.word	0x080056c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_d2iz>:
 800094c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000950:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000954:	d215      	bcs.n	8000982 <__aeabi_d2iz+0x36>
 8000956:	d511      	bpl.n	800097c <__aeabi_d2iz+0x30>
 8000958:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800095c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000960:	d912      	bls.n	8000988 <__aeabi_d2iz+0x3c>
 8000962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000966:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800096a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800096e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000972:	fa23 f002 	lsr.w	r0, r3, r2
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	4770      	bx	lr
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	4770      	bx	lr
 8000982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000986:	d105      	bne.n	8000994 <__aeabi_d2iz+0x48>
 8000988:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800098c:	bf08      	it	eq
 800098e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_d2uiz>:
 800099c:	004a      	lsls	r2, r1, #1
 800099e:	d211      	bcs.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009a4:	d211      	bcs.n	80009ca <__aeabi_d2uiz+0x2e>
 80009a6:	d50d      	bpl.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b0:	d40e      	bmi.n	80009d0 <__aeabi_d2uiz+0x34>
 80009b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009be:	fa23 f002 	lsr.w	r0, r3, r2
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ce:	d102      	bne.n	80009d6 <__aeabi_d2uiz+0x3a>
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009d4:	4770      	bx	lr
 80009d6:	f04f 0000 	mov.w	r0, #0
 80009da:	4770      	bx	lr

080009dc <__aeabi_d2f>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009e4:	bf24      	itt	cs
 80009e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ee:	d90d      	bls.n	8000a0c <__aeabi_d2f+0x30>
 80009f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a04:	bf08      	it	eq
 8000a06:	f020 0001 	biceq.w	r0, r0, #1
 8000a0a:	4770      	bx	lr
 8000a0c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a10:	d121      	bne.n	8000a56 <__aeabi_d2f+0x7a>
 8000a12:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a16:	bfbc      	itt	lt
 8000a18:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a1c:	4770      	bxlt	lr
 8000a1e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a26:	f1c2 0218 	rsb	r2, r2, #24
 8000a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a32:	fa20 f002 	lsr.w	r0, r0, r2
 8000a36:	bf18      	it	ne
 8000a38:	f040 0001 	orrne.w	r0, r0, #1
 8000a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a48:	ea40 000c 	orr.w	r0, r0, ip
 8000a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a54:	e7cc      	b.n	80009f0 <__aeabi_d2f+0x14>
 8000a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a5a:	d107      	bne.n	8000a6c <__aeabi_d2f+0x90>
 8000a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a60:	bf1e      	ittt	ne
 8000a62:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a66:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a6a:	4770      	bxne	lr
 8000a6c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a74:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a90:	f000 b988 	b.w	8000da4 <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	468e      	mov	lr, r1
 8000ab4:	4604      	mov	r4, r0
 8000ab6:	4688      	mov	r8, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d14a      	bne.n	8000b52 <__udivmoddi4+0xa6>
 8000abc:	428a      	cmp	r2, r1
 8000abe:	4617      	mov	r7, r2
 8000ac0:	d962      	bls.n	8000b88 <__udivmoddi4+0xdc>
 8000ac2:	fab2 f682 	clz	r6, r2
 8000ac6:	b14e      	cbz	r6, 8000adc <__udivmoddi4+0x30>
 8000ac8:	f1c6 0320 	rsb	r3, r6, #32
 8000acc:	fa01 f806 	lsl.w	r8, r1, r6
 8000ad0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ad4:	40b7      	lsls	r7, r6
 8000ad6:	ea43 0808 	orr.w	r8, r3, r8
 8000ada:	40b4      	lsls	r4, r6
 8000adc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ae0:	fa1f fc87 	uxth.w	ip, r7
 8000ae4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ae8:	0c23      	lsrs	r3, r4, #16
 8000aea:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000af2:	fb01 f20c 	mul.w	r2, r1, ip
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d909      	bls.n	8000b0e <__udivmoddi4+0x62>
 8000afa:	18fb      	adds	r3, r7, r3
 8000afc:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b00:	f080 80ea 	bcs.w	8000cd8 <__udivmoddi4+0x22c>
 8000b04:	429a      	cmp	r2, r3
 8000b06:	f240 80e7 	bls.w	8000cd8 <__udivmoddi4+0x22c>
 8000b0a:	3902      	subs	r1, #2
 8000b0c:	443b      	add	r3, r7
 8000b0e:	1a9a      	subs	r2, r3, r2
 8000b10:	b2a3      	uxth	r3, r4
 8000b12:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b16:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b1e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b22:	459c      	cmp	ip, r3
 8000b24:	d909      	bls.n	8000b3a <__udivmoddi4+0x8e>
 8000b26:	18fb      	adds	r3, r7, r3
 8000b28:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b2c:	f080 80d6 	bcs.w	8000cdc <__udivmoddi4+0x230>
 8000b30:	459c      	cmp	ip, r3
 8000b32:	f240 80d3 	bls.w	8000cdc <__udivmoddi4+0x230>
 8000b36:	443b      	add	r3, r7
 8000b38:	3802      	subs	r0, #2
 8000b3a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b3e:	eba3 030c 	sub.w	r3, r3, ip
 8000b42:	2100      	movs	r1, #0
 8000b44:	b11d      	cbz	r5, 8000b4e <__udivmoddi4+0xa2>
 8000b46:	40f3      	lsrs	r3, r6
 8000b48:	2200      	movs	r2, #0
 8000b4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d905      	bls.n	8000b62 <__udivmoddi4+0xb6>
 8000b56:	b10d      	cbz	r5, 8000b5c <__udivmoddi4+0xb0>
 8000b58:	e9c5 0100 	strd	r0, r1, [r5]
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4608      	mov	r0, r1
 8000b60:	e7f5      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b62:	fab3 f183 	clz	r1, r3
 8000b66:	2900      	cmp	r1, #0
 8000b68:	d146      	bne.n	8000bf8 <__udivmoddi4+0x14c>
 8000b6a:	4573      	cmp	r3, lr
 8000b6c:	d302      	bcc.n	8000b74 <__udivmoddi4+0xc8>
 8000b6e:	4282      	cmp	r2, r0
 8000b70:	f200 8105 	bhi.w	8000d7e <__udivmoddi4+0x2d2>
 8000b74:	1a84      	subs	r4, r0, r2
 8000b76:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	4690      	mov	r8, r2
 8000b7e:	2d00      	cmp	r5, #0
 8000b80:	d0e5      	beq.n	8000b4e <__udivmoddi4+0xa2>
 8000b82:	e9c5 4800 	strd	r4, r8, [r5]
 8000b86:	e7e2      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	f000 8090 	beq.w	8000cae <__udivmoddi4+0x202>
 8000b8e:	fab2 f682 	clz	r6, r2
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	f040 80a4 	bne.w	8000ce0 <__udivmoddi4+0x234>
 8000b98:	1a8a      	subs	r2, r1, r2
 8000b9a:	0c03      	lsrs	r3, r0, #16
 8000b9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba0:	b280      	uxth	r0, r0
 8000ba2:	b2bc      	uxth	r4, r7
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000baa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bb2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d907      	bls.n	8000bca <__udivmoddi4+0x11e>
 8000bba:	18fb      	adds	r3, r7, r3
 8000bbc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000bc0:	d202      	bcs.n	8000bc8 <__udivmoddi4+0x11c>
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	f200 80e0 	bhi.w	8000d88 <__udivmoddi4+0x2dc>
 8000bc8:	46c4      	mov	ip, r8
 8000bca:	1a9b      	subs	r3, r3, r2
 8000bcc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bd0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bd4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bd8:	fb02 f404 	mul.w	r4, r2, r4
 8000bdc:	429c      	cmp	r4, r3
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x144>
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x142>
 8000be8:	429c      	cmp	r4, r3
 8000bea:	f200 80ca 	bhi.w	8000d82 <__udivmoddi4+0x2d6>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	1b1b      	subs	r3, r3, r4
 8000bf2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bf6:	e7a5      	b.n	8000b44 <__udivmoddi4+0x98>
 8000bf8:	f1c1 0620 	rsb	r6, r1, #32
 8000bfc:	408b      	lsls	r3, r1
 8000bfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000c02:	431f      	orrs	r7, r3
 8000c04:	fa0e f401 	lsl.w	r4, lr, r1
 8000c08:	fa20 f306 	lsr.w	r3, r0, r6
 8000c0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c14:	4323      	orrs	r3, r4
 8000c16:	fa00 f801 	lsl.w	r8, r0, r1
 8000c1a:	fa1f fc87 	uxth.w	ip, r7
 8000c1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c22:	0c1c      	lsrs	r4, r3, #16
 8000c24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c30:	45a6      	cmp	lr, r4
 8000c32:	fa02 f201 	lsl.w	r2, r2, r1
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x1a0>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000c3e:	f080 809c 	bcs.w	8000d7a <__udivmoddi4+0x2ce>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8099 	bls.w	8000d7a <__udivmoddi4+0x2ce>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	eba4 040e 	sub.w	r4, r4, lr
 8000c50:	fa1f fe83 	uxth.w	lr, r3
 8000c54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c58:	fb09 4413 	mls	r4, r9, r3, r4
 8000c5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c64:	45a4      	cmp	ip, r4
 8000c66:	d908      	bls.n	8000c7a <__udivmoddi4+0x1ce>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c6e:	f080 8082 	bcs.w	8000d76 <__udivmoddi4+0x2ca>
 8000c72:	45a4      	cmp	ip, r4
 8000c74:	d97f      	bls.n	8000d76 <__udivmoddi4+0x2ca>
 8000c76:	3b02      	subs	r3, #2
 8000c78:	443c      	add	r4, r7
 8000c7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c7e:	eba4 040c 	sub.w	r4, r4, ip
 8000c82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c86:	4564      	cmp	r4, ip
 8000c88:	4673      	mov	r3, lr
 8000c8a:	46e1      	mov	r9, ip
 8000c8c:	d362      	bcc.n	8000d54 <__udivmoddi4+0x2a8>
 8000c8e:	d05f      	beq.n	8000d50 <__udivmoddi4+0x2a4>
 8000c90:	b15d      	cbz	r5, 8000caa <__udivmoddi4+0x1fe>
 8000c92:	ebb8 0203 	subs.w	r2, r8, r3
 8000c96:	eb64 0409 	sbc.w	r4, r4, r9
 8000c9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000ca2:	431e      	orrs	r6, r3
 8000ca4:	40cc      	lsrs	r4, r1
 8000ca6:	e9c5 6400 	strd	r6, r4, [r5]
 8000caa:	2100      	movs	r1, #0
 8000cac:	e74f      	b.n	8000b4e <__udivmoddi4+0xa2>
 8000cae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cb2:	0c01      	lsrs	r1, r0, #16
 8000cb4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cb8:	b280      	uxth	r0, r0
 8000cba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	4638      	mov	r0, r7
 8000cc2:	463c      	mov	r4, r7
 8000cc4:	46b8      	mov	r8, r7
 8000cc6:	46be      	mov	lr, r7
 8000cc8:	2620      	movs	r6, #32
 8000cca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cce:	eba2 0208 	sub.w	r2, r2, r8
 8000cd2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cd6:	e766      	b.n	8000ba6 <__udivmoddi4+0xfa>
 8000cd8:	4601      	mov	r1, r0
 8000cda:	e718      	b.n	8000b0e <__udivmoddi4+0x62>
 8000cdc:	4610      	mov	r0, r2
 8000cde:	e72c      	b.n	8000b3a <__udivmoddi4+0x8e>
 8000ce0:	f1c6 0220 	rsb	r2, r6, #32
 8000ce4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ce8:	40b7      	lsls	r7, r6
 8000cea:	40b1      	lsls	r1, r6
 8000cec:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cfa:	b2bc      	uxth	r4, r7
 8000cfc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d00:	0c11      	lsrs	r1, r2, #16
 8000d02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d06:	fb08 f904 	mul.w	r9, r8, r4
 8000d0a:	40b0      	lsls	r0, r6
 8000d0c:	4589      	cmp	r9, r1
 8000d0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d12:	b280      	uxth	r0, r0
 8000d14:	d93e      	bls.n	8000d94 <__udivmoddi4+0x2e8>
 8000d16:	1879      	adds	r1, r7, r1
 8000d18:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000d1c:	d201      	bcs.n	8000d22 <__udivmoddi4+0x276>
 8000d1e:	4589      	cmp	r9, r1
 8000d20:	d81f      	bhi.n	8000d62 <__udivmoddi4+0x2b6>
 8000d22:	eba1 0109 	sub.w	r1, r1, r9
 8000d26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2a:	fb09 f804 	mul.w	r8, r9, r4
 8000d2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d32:	b292      	uxth	r2, r2
 8000d34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d38:	4542      	cmp	r2, r8
 8000d3a:	d229      	bcs.n	8000d90 <__udivmoddi4+0x2e4>
 8000d3c:	18ba      	adds	r2, r7, r2
 8000d3e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000d42:	d2c4      	bcs.n	8000cce <__udivmoddi4+0x222>
 8000d44:	4542      	cmp	r2, r8
 8000d46:	d2c2      	bcs.n	8000cce <__udivmoddi4+0x222>
 8000d48:	f1a9 0102 	sub.w	r1, r9, #2
 8000d4c:	443a      	add	r2, r7
 8000d4e:	e7be      	b.n	8000cce <__udivmoddi4+0x222>
 8000d50:	45f0      	cmp	r8, lr
 8000d52:	d29d      	bcs.n	8000c90 <__udivmoddi4+0x1e4>
 8000d54:	ebbe 0302 	subs.w	r3, lr, r2
 8000d58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d5c:	3801      	subs	r0, #1
 8000d5e:	46e1      	mov	r9, ip
 8000d60:	e796      	b.n	8000c90 <__udivmoddi4+0x1e4>
 8000d62:	eba7 0909 	sub.w	r9, r7, r9
 8000d66:	4449      	add	r1, r9
 8000d68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d70:	fb09 f804 	mul.w	r8, r9, r4
 8000d74:	e7db      	b.n	8000d2e <__udivmoddi4+0x282>
 8000d76:	4673      	mov	r3, lr
 8000d78:	e77f      	b.n	8000c7a <__udivmoddi4+0x1ce>
 8000d7a:	4650      	mov	r0, sl
 8000d7c:	e766      	b.n	8000c4c <__udivmoddi4+0x1a0>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e6fd      	b.n	8000b7e <__udivmoddi4+0xd2>
 8000d82:	443b      	add	r3, r7
 8000d84:	3a02      	subs	r2, #2
 8000d86:	e733      	b.n	8000bf0 <__udivmoddi4+0x144>
 8000d88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d8c:	443b      	add	r3, r7
 8000d8e:	e71c      	b.n	8000bca <__udivmoddi4+0x11e>
 8000d90:	4649      	mov	r1, r9
 8000d92:	e79c      	b.n	8000cce <__udivmoddi4+0x222>
 8000d94:	eba1 0109 	sub.w	r1, r1, r9
 8000d98:	46c4      	mov	ip, r8
 8000d9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9e:	fb09 f804 	mul.w	r8, r9, r4
 8000da2:	e7c4      	b.n	8000d2e <__udivmoddi4+0x282>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000db0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000db4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000db8:	f003 0301 	and.w	r3, r3, #1
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d013      	beq.n	8000de8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000dc0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dc4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000dc8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d00b      	beq.n	8000de8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000dd0:	e000      	b.n	8000dd4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000dd2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000dd4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d0f9      	beq.n	8000dd2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000dde:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000de8:	687b      	ldr	r3, [r7, #4]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < len; i++) {
 8000e02:	2300      	movs	r3, #0
 8000e04:	617b      	str	r3, [r7, #20]
 8000e06:	e009      	b.n	8000e1c <_write+0x26>
    ITM_SendChar(*ptr++);
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	1c5a      	adds	r2, r3, #1
 8000e0c:	60ba      	str	r2, [r7, #8]
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ffc9 	bl	8000da8 <ITM_SendChar>
  for (int i = 0; i < len; i++) {
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	617b      	str	r3, [r7, #20]
 8000e1c:	697a      	ldr	r2, [r7, #20]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	dbf1      	blt.n	8000e08 <_write+0x12>
  }
  return len;
 8000e24:	687b      	ldr	r3, [r7, #4]
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3718      	adds	r7, #24
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <HAL_GetTick>:

inline uint32_t HAL_GetTick() {
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return uwTick;
 8000e34:	4b03      	ldr	r3, [pc, #12]	@ (8000e44 <HAL_GetTick+0x14>)
 8000e36:	681b      	ldr	r3, [r3, #0]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000104 	.word	0x20000104

08000e48 <HAL_TIM_PWM_PulseFinishedCallback>:

inline void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000e48:	b590      	push	{r4, r7, lr}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  if (htim -> Instance == TIM4) {
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a82      	ldr	r2, [pc, #520]	@ (8001060 <HAL_TIM_PWM_PulseFinishedCallback+0x218>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	f040 80f9 	bne.w	800104e <HAL_TIM_PWM_PulseFinishedCallback+0x206>
    for (int i = 0; i < sizeof(angles) / sizeof(angles[0]); i++) {
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60fb      	str	r3, [r7, #12]
 8000e60:	e0ec      	b.n	800103c <HAL_TIM_PWM_PulseFinishedCallback+0x1f4>
        angles[i] += angle_change[i];
 8000e62:	4a80      	ldr	r2, [pc, #512]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	4413      	add	r3, r2
 8000e6a:	ed93 7a00 	vldr	s14, [r3]
 8000e6e:	4a7e      	ldr	r2, [pc, #504]	@ (8001068 <HAL_TIM_PWM_PulseFinishedCallback+0x220>)
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e7e:	4a79      	ldr	r2, [pc, #484]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4413      	add	r3, r2
 8000e86:	edc3 7a00 	vstr	s15, [r3]
        if (angles[i] >= 2 * M_PI) {
 8000e8a:	4a76      	ldr	r2, [pc, #472]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	4413      	add	r3, r2
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fc79 	bl	800078c <__aeabi_f2d>
 8000e9a:	a36f      	add	r3, pc, #444	@ (adr r3, 8001058 <HAL_TIM_PWM_PulseFinishedCallback+0x210>)
 8000e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ea0:	f7ff fd40 	bl	8000924 <__aeabi_dcmpge>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d018      	beq.n	8000edc <HAL_TIM_PWM_PulseFinishedCallback+0x94>
          angles[i] -= 2 * M_PI;
 8000eaa:	4a6e      	ldr	r2, [pc, #440]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fc69 	bl	800078c <__aeabi_f2d>
 8000eba:	a367      	add	r3, pc, #412	@ (adr r3, 8001058 <HAL_TIM_PWM_PulseFinishedCallback+0x210>)
 8000ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec0:	f7ff fb04 	bl	80004cc <__aeabi_dsub>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	460b      	mov	r3, r1
 8000ec8:	4610      	mov	r0, r2
 8000eca:	4619      	mov	r1, r3
 8000ecc:	f7ff fd86 	bl	80009dc <__aeabi_d2f>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	4964      	ldr	r1, [pc, #400]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	440b      	add	r3, r1
 8000eda:	601a      	str	r2, [r3, #0]
        }

        __HAL_TIM_SET_COMPARE(&htim4, led_channel[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i])));
 8000edc:	4a63      	ldr	r2, [pc, #396]	@ (800106c <HAL_TIM_PWM_PulseFinishedCallback+0x224>)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d126      	bne.n	8000f36 <HAL_TIM_PWM_PulseFinishedCallback+0xee>
 8000ee8:	4a5e      	ldr	r2, [pc, #376]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	4413      	add	r3, r2
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fc4a 	bl	800078c <__aeabi_f2d>
 8000ef8:	4602      	mov	r2, r0
 8000efa:	460b      	mov	r3, r1
 8000efc:	ec43 2b10 	vmov	d0, r2, r3
 8000f00:	f003 fbba 	bl	8004678 <sin>
 8000f04:	ec51 0b10 	vmov	r0, r1, d0
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	4b58      	ldr	r3, [pc, #352]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8000f0e:	f7ff f9af 	bl	8000270 <__aeabi_dmul>
 8000f12:	4602      	mov	r2, r0
 8000f14:	460b      	mov	r3, r1
 8000f16:	f04f 0000 	mov.w	r0, #0
 8000f1a:	4955      	ldr	r1, [pc, #340]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8000f1c:	f7ff fad6 	bl	80004cc <__aeabi_dsub>
 8000f20:	4602      	mov	r2, r0
 8000f22:	460b      	mov	r3, r1
 8000f24:	4953      	ldr	r1, [pc, #332]	@ (8001074 <HAL_TIM_PWM_PulseFinishedCallback+0x22c>)
 8000f26:	680c      	ldr	r4, [r1, #0]
 8000f28:	4610      	mov	r0, r2
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f7ff fd36 	bl	800099c <__aeabi_d2uiz>
 8000f30:	4603      	mov	r3, r0
 8000f32:	6363      	str	r3, [r4, #52]	@ 0x34
 8000f34:	e07f      	b.n	8001036 <HAL_TIM_PWM_PulseFinishedCallback+0x1ee>
 8000f36:	4a4d      	ldr	r2, [pc, #308]	@ (800106c <HAL_TIM_PWM_PulseFinishedCallback+0x224>)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	d126      	bne.n	8000f90 <HAL_TIM_PWM_PulseFinishedCallback+0x148>
 8000f42:	4a48      	ldr	r2, [pc, #288]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fc1d 	bl	800078c <__aeabi_f2d>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	ec43 2b10 	vmov	d0, r2, r3
 8000f5a:	f003 fb8d 	bl	8004678 <sin>
 8000f5e:	ec51 0b10 	vmov	r0, r1, d0
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	4b42      	ldr	r3, [pc, #264]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8000f68:	f7ff f982 	bl	8000270 <__aeabi_dmul>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	460b      	mov	r3, r1
 8000f70:	f04f 0000 	mov.w	r0, #0
 8000f74:	493e      	ldr	r1, [pc, #248]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8000f76:	f7ff faa9 	bl	80004cc <__aeabi_dsub>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	493d      	ldr	r1, [pc, #244]	@ (8001074 <HAL_TIM_PWM_PulseFinishedCallback+0x22c>)
 8000f80:	680c      	ldr	r4, [r1, #0]
 8000f82:	4610      	mov	r0, r2
 8000f84:	4619      	mov	r1, r3
 8000f86:	f7ff fd09 	bl	800099c <__aeabi_d2uiz>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000f8e:	e052      	b.n	8001036 <HAL_TIM_PWM_PulseFinishedCallback+0x1ee>
 8000f90:	4a36      	ldr	r2, [pc, #216]	@ (800106c <HAL_TIM_PWM_PulseFinishedCallback+0x224>)
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f98:	2b08      	cmp	r3, #8
 8000f9a:	d126      	bne.n	8000fea <HAL_TIM_PWM_PulseFinishedCallback+0x1a2>
 8000f9c:	4a31      	ldr	r2, [pc, #196]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	4413      	add	r3, r2
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff fbf0 	bl	800078c <__aeabi_f2d>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	ec43 2b10 	vmov	d0, r2, r3
 8000fb4:	f003 fb60 	bl	8004678 <sin>
 8000fb8:	ec51 0b10 	vmov	r0, r1, d0
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8000fc2:	f7ff f955 	bl	8000270 <__aeabi_dmul>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	4928      	ldr	r1, [pc, #160]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8000fd0:	f7ff fa7c 	bl	80004cc <__aeabi_dsub>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4926      	ldr	r1, [pc, #152]	@ (8001074 <HAL_TIM_PWM_PulseFinishedCallback+0x22c>)
 8000fda:	680c      	ldr	r4, [r1, #0]
 8000fdc:	4610      	mov	r0, r2
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f7ff fcdc 	bl	800099c <__aeabi_d2uiz>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8000fe8:	e025      	b.n	8001036 <HAL_TIM_PWM_PulseFinishedCallback+0x1ee>
 8000fea:	4a1e      	ldr	r2, [pc, #120]	@ (8001064 <HAL_TIM_PWM_PulseFinishedCallback+0x21c>)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	4413      	add	r3, r2
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fbc9 	bl	800078c <__aeabi_f2d>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	ec43 2b10 	vmov	d0, r2, r3
 8001002:	f003 fb39 	bl	8004678 <sin>
 8001006:	ec51 0b10 	vmov	r0, r1, d0
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	4b18      	ldr	r3, [pc, #96]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 8001010:	f7ff f92e 	bl	8000270 <__aeabi_dmul>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	f04f 0000 	mov.w	r0, #0
 800101c:	4914      	ldr	r1, [pc, #80]	@ (8001070 <HAL_TIM_PWM_PulseFinishedCallback+0x228>)
 800101e:	f7ff fa55 	bl	80004cc <__aeabi_dsub>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4913      	ldr	r1, [pc, #76]	@ (8001074 <HAL_TIM_PWM_PulseFinishedCallback+0x22c>)
 8001028:	680c      	ldr	r4, [r1, #0]
 800102a:	4610      	mov	r0, r2
 800102c:	4619      	mov	r1, r3
 800102e:	f7ff fcb5 	bl	800099c <__aeabi_d2uiz>
 8001032:	4603      	mov	r3, r0
 8001034:	6423      	str	r3, [r4, #64]	@ 0x40
    for (int i = 0; i < sizeof(angles) / sizeof(angles[0]); i++) {
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	3301      	adds	r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2b03      	cmp	r3, #3
 8001040:	f67f af0f 	bls.w	8000e62 <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
      }
    
    ++cb_cnt;
 8001044:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <HAL_TIM_PWM_PulseFinishedCallback+0x230>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	3301      	adds	r3, #1
 800104a:	4a0b      	ldr	r2, [pc, #44]	@ (8001078 <HAL_TIM_PWM_PulseFinishedCallback+0x230>)
 800104c:	6013      	str	r3, [r2, #0]
  }
}
 800104e:	bf00      	nop
 8001050:	3714      	adds	r7, #20
 8001052:	46bd      	mov	sp, r7
 8001054:	bd90      	pop	{r4, r7, pc}
 8001056:	bf00      	nop
 8001058:	54442d18 	.word	0x54442d18
 800105c:	401921fb 	.word	0x401921fb
 8001060:	40000800 	.word	0x40000800
 8001064:	200000f0 	.word	0x200000f0
 8001068:	20000010 	.word	0x20000010
 800106c:	20000000 	.word	0x20000000
 8001070:	407f4000 	.word	0x407f4000
 8001074:	200000a4 	.word	0x200000a4
 8001078:	200000ec 	.word	0x200000ec

0800107c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001082:	f000 fb27 	bl	80016d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001086:	f000 f851 	bl	800112c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108a:	f000 f951 	bl	8001330 <MX_GPIO_Init>
  MX_TIM4_Init();
 800108e:	f000 f8b7 	bl	8001200 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  printf("\n\n\n\n------------\nStarting pwm2\n");
 8001092:	4820      	ldr	r0, [pc, #128]	@ (8001114 <main+0x98>)
 8001094:	f002 fc8e 	bl	80039b4 <puts>

  printf("Starting timer channels\n");
 8001098:	481f      	ldr	r0, [pc, #124]	@ (8001118 <main+0x9c>)
 800109a:	f002 fc8b 	bl	80039b4 <puts>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1);
 800109e:	2100      	movs	r1, #0
 80010a0:	481e      	ldr	r0, [pc, #120]	@ (800111c <main+0xa0>)
 80010a2:	f001 fbff 	bl	80028a4 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80010a6:	2104      	movs	r1, #4
 80010a8:	481c      	ldr	r0, [pc, #112]	@ (800111c <main+0xa0>)
 80010aa:	f001 fb33 	bl	8002714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80010ae:	2108      	movs	r1, #8
 80010b0:	481a      	ldr	r0, [pc, #104]	@ (800111c <main+0xa0>)
 80010b2:	f001 fb2f 	bl	8002714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80010b6:	210c      	movs	r1, #12
 80010b8:	4818      	ldr	r0, [pc, #96]	@ (800111c <main+0xa0>)
 80010ba:	f001 fb2b 	bl	8002714 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint16_t pwm_value = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	81fb      	strh	r3, [r7, #14]
  int8_t pwm_change = 1;
 80010c2:	2301      	movs	r3, #1
 80010c4:	737b      	strb	r3, [r7, #13]

  uint32_t now = 0, loop_cnt = 0, next_tick = 1000, next_change = 0, next_sample = SAMPLE_DELAY;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
 80010ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010d2:	613b      	str	r3, [r7, #16]
 80010d4:	2300      	movs	r3, #0
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	230a      	movs	r3, #10
 80010da:	603b      	str	r3, [r7, #0]

  while (1)
  {

    now = HAL_GetTick();
 80010dc:	f7ff fea8 	bl	8000e30 <HAL_GetTick>
 80010e0:	60b8      	str	r0, [r7, #8]

    if (now >= next_tick) {
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d310      	bcc.n	800110c <main+0x90>
      printf("Tick %lu (loop = %lu cb = %lu)\n", now / 1000, loop_cnt, cb_cnt);
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <main+0xa4>)
 80010ee:	fba2 2303 	umull	r2, r3, r2, r3
 80010f2:	0999      	lsrs	r1, r3, #6
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <main+0xa8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	480b      	ldr	r0, [pc, #44]	@ (8001128 <main+0xac>)
 80010fc:	f002 fbf2 	bl	80038e4 <iprintf>

      loop_cnt = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
      next_tick = now + 1000;
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800110a:	613b      	str	r3, [r7, #16]
    //     __HAL_TIM_SET_COMPARE(&htim4, led_channel[i], SAMPLE_MID - (SAMPLE_MID * sin(angles[i])));
    //   }
    //   next_sample = now + SAMPLE_DELAY;
    // }

    ++loop_cnt;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3301      	adds	r3, #1
 8001110:	617b      	str	r3, [r7, #20]
    now = HAL_GetTick();
 8001112:	e7e3      	b.n	80010dc <main+0x60>
 8001114:	080056d8 	.word	0x080056d8
 8001118:	080056f8 	.word	0x080056f8
 800111c:	200000a4 	.word	0x200000a4
 8001120:	10624dd3 	.word	0x10624dd3
 8001124:	200000ec 	.word	0x200000ec
 8001128:	08005710 	.word	0x08005710

0800112c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b094      	sub	sp, #80	@ 0x50
 8001130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001132:	f107 0320 	add.w	r3, r7, #32
 8001136:	2230      	movs	r2, #48	@ 0x30
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f002 fc42 	bl	80039c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001150:	2300      	movs	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	4b28      	ldr	r3, [pc, #160]	@ (80011f8 <SystemClock_Config+0xcc>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001158:	4a27      	ldr	r2, [pc, #156]	@ (80011f8 <SystemClock_Config+0xcc>)
 800115a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001160:	4b25      	ldr	r3, [pc, #148]	@ (80011f8 <SystemClock_Config+0xcc>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800116c:	2300      	movs	r3, #0
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	4b22      	ldr	r3, [pc, #136]	@ (80011fc <SystemClock_Config+0xd0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a21      	ldr	r2, [pc, #132]	@ (80011fc <SystemClock_Config+0xd0>)
 8001176:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b1f      	ldr	r3, [pc, #124]	@ (80011fc <SystemClock_Config+0xd0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001188:	2301      	movs	r3, #1
 800118a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800118c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001190:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001192:	2302      	movs	r3, #2
 8001194:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001196:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800119a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800119c:	2304      	movs	r3, #4
 800119e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80011a0:	23a8      	movs	r3, #168	@ 0xa8
 80011a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a4:	2302      	movs	r3, #2
 80011a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011a8:	2304      	movs	r3, #4
 80011aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ac:	f107 0320 	add.w	r3, r7, #32
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 fda3 	bl	8001cfc <HAL_RCC_OscConfig>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011bc:	f000 f8fc 	bl	80013b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c0:	230f      	movs	r3, #15
 80011c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c4:	2302      	movs	r3, #2
 80011c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011cc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	2105      	movs	r1, #5
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 f804 	bl	80021ec <HAL_RCC_ClockConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011ea:	f000 f8e5 	bl	80013b8 <Error_Handler>
  }
}
 80011ee:	bf00      	nop
 80011f0:	3750      	adds	r7, #80	@ 0x50
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40007000 	.word	0x40007000

08001200 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08e      	sub	sp, #56	@ 0x38
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001206:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001214:	f107 0320 	add.w	r3, r7, #32
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
 800122c:	615a      	str	r2, [r3, #20]
 800122e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001230:	4b3d      	ldr	r3, [pc, #244]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001232:	4a3e      	ldr	r2, [pc, #248]	@ (800132c <MX_TIM4_Init+0x12c>)
 8001234:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 839;
 8001236:	4b3c      	ldr	r3, [pc, #240]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001238:	f240 3247 	movw	r2, #839	@ 0x347
 800123c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123e:	4b3a      	ldr	r3, [pc, #232]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = SAMPLE_RANGE - 1;
 8001244:	4b38      	ldr	r3, [pc, #224]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001246:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800124a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124c:	4b36      	ldr	r3, [pc, #216]	@ (8001328 <MX_TIM4_Init+0x128>)
 800124e:	2200      	movs	r2, #0
 8001250:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001252:	4b35      	ldr	r3, [pc, #212]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001258:	4833      	ldr	r0, [pc, #204]	@ (8001328 <MX_TIM4_Init+0x128>)
 800125a:	f001 f9b3 	bl	80025c4 <HAL_TIM_Base_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001264:	f000 f8a8 	bl	80013b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800126c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800126e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001272:	4619      	mov	r1, r3
 8001274:	482c      	ldr	r0, [pc, #176]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001276:	f001 fddd 	bl	8002e34 <HAL_TIM_ConfigClockSource>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001280:	f000 f89a 	bl	80013b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001284:	4828      	ldr	r0, [pc, #160]	@ (8001328 <MX_TIM4_Init+0x128>)
 8001286:	f001 f9ec 	bl	8002662 <HAL_TIM_PWM_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001290:	f000 f892 	bl	80013b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800129c:	f107 0320 	add.w	r3, r7, #32
 80012a0:	4619      	mov	r1, r3
 80012a2:	4821      	ldr	r0, [pc, #132]	@ (8001328 <MX_TIM4_Init+0x128>)
 80012a4:	f002 f9cc 	bl	8003640 <HAL_TIMEx_MasterConfigSynchronization>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80012ae:	f000 f883 	bl	80013b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012b2:	2360      	movs	r3, #96	@ 0x60
 80012b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012c2:	1d3b      	adds	r3, r7, #4
 80012c4:	2200      	movs	r2, #0
 80012c6:	4619      	mov	r1, r3
 80012c8:	4817      	ldr	r0, [pc, #92]	@ (8001328 <MX_TIM4_Init+0x128>)
 80012ca:	f001 fcf1 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80012d4:	f000 f870 	bl	80013b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	2204      	movs	r2, #4
 80012dc:	4619      	mov	r1, r3
 80012de:	4812      	ldr	r0, [pc, #72]	@ (8001328 <MX_TIM4_Init+0x128>)
 80012e0:	f001 fce6 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80012ea:	f000 f865 	bl	80013b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2208      	movs	r2, #8
 80012f2:	4619      	mov	r1, r3
 80012f4:	480c      	ldr	r0, [pc, #48]	@ (8001328 <MX_TIM4_Init+0x128>)
 80012f6:	f001 fcdb 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8001300:	f000 f85a 	bl	80013b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	220c      	movs	r2, #12
 8001308:	4619      	mov	r1, r3
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <MX_TIM4_Init+0x128>)
 800130c:	f001 fcd0 	bl	8002cb0 <HAL_TIM_PWM_ConfigChannel>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8001316:	f000 f84f 	bl	80013b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <MX_TIM4_Init+0x128>)
 800131c:	f000 f8a2 	bl	8001464 <HAL_TIM_MspPostInit>

}
 8001320:	bf00      	nop
 8001322:	3738      	adds	r7, #56	@ 0x38
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200000a4 	.word	0x200000a4
 800132c:	40000800 	.word	0x40000800

08001330 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <MX_GPIO_Init+0x84>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a1d      	ldr	r2, [pc, #116]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135a:	4a16      	ldr	r2, [pc, #88]	@ (80013b4 <MX_GPIO_Init+0x84>)
 800135c:	f043 0308 	orr.w	r3, r3, #8
 8001360:	6313      	str	r3, [r2, #48]	@ 0x30
 8001362:	4b14      	ldr	r3, [pc, #80]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a0f      	ldr	r2, [pc, #60]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	603b      	str	r3, [r7, #0]
 800138e:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001392:	4a08      	ldr	r2, [pc, #32]	@ (80013b4 <MX_GPIO_Init+0x84>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6313      	str	r3, [r2, #48]	@ 0x30
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <MX_GPIO_Init+0x84>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013a6:	bf00      	nop
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800

080013b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013bc:	b672      	cpsid	i
}
 80013be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <Error_Handler+0x8>

080013c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	4b10      	ldr	r3, [pc, #64]	@ (8001410 <HAL_MspInit+0x4c>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001410 <HAL_MspInit+0x4c>)
 80013d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013da:	4b0d      	ldr	r3, [pc, #52]	@ (8001410 <HAL_MspInit+0x4c>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	603b      	str	r3, [r7, #0]
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <HAL_MspInit+0x4c>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ee:	4a08      	ldr	r2, [pc, #32]	@ (8001410 <HAL_MspInit+0x4c>)
 80013f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013f6:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <HAL_MspInit+0x4c>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40023800 	.word	0x40023800

08001414 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a0e      	ldr	r2, [pc, #56]	@ (800145c <HAL_TIM_Base_MspInit+0x48>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d115      	bne.n	8001452 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <HAL_TIM_Base_MspInit+0x4c>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	4a0c      	ldr	r2, [pc, #48]	@ (8001460 <HAL_TIM_Base_MspInit+0x4c>)
 8001430:	f043 0304 	orr.w	r3, r3, #4
 8001434:	6413      	str	r3, [r2, #64]	@ 0x40
 8001436:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <HAL_TIM_Base_MspInit+0x4c>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2100      	movs	r1, #0
 8001446:	201e      	movs	r0, #30
 8001448:	f000 fa85 	bl	8001956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800144c:	201e      	movs	r0, #30
 800144e:	f000 fa9e 	bl	800198e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40000800 	.word	0x40000800
 8001460:	40023800 	.word	0x40023800

08001464 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <HAL_TIM_MspPostInit+0x68>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d11e      	bne.n	80014c4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <HAL_TIM_MspPostInit+0x6c>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a10      	ldr	r2, [pc, #64]	@ (80014d0 <HAL_TIM_MspPostInit+0x6c>)
 8001490:	f043 0308 	orr.w	r3, r3, #8
 8001494:	6313      	str	r3, [r2, #48]	@ 0x30
 8001496:	4b0e      	ldr	r3, [pc, #56]	@ (80014d0 <HAL_TIM_MspPostInit+0x6c>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149a:	f003 0308 	and.w	r3, r3, #8
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014a2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80014a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	4619      	mov	r1, r3
 80014be:	4805      	ldr	r0, [pc, #20]	@ (80014d4 <HAL_TIM_MspPostInit+0x70>)
 80014c0:	f000 fa80 	bl	80019c4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80014c4:	bf00      	nop
 80014c6:	3720      	adds	r7, #32
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40000800 	.word	0x40000800
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020c00 	.word	0x40020c00

080014d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <NMI_Handler+0x4>

080014e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014e4:	bf00      	nop
 80014e6:	e7fd      	b.n	80014e4 <HardFault_Handler+0x4>

080014e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ec:	bf00      	nop
 80014ee:	e7fd      	b.n	80014ec <MemManage_Handler+0x4>

080014f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <BusFault_Handler+0x4>

080014f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <UsageFault_Handler+0x4>

08001500 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800152e:	f000 f923 	bl	8001778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800153c:	4802      	ldr	r0, [pc, #8]	@ (8001548 <TIM4_IRQHandler+0x10>)
 800153e:	f001 fac7 	bl	8002ad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200000a4 	.word	0x200000a4

0800154c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
 800155c:	e00a      	b.n	8001574 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800155e:	f3af 8000 	nop.w
 8001562:	4601      	mov	r1, r0
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	60ba      	str	r2, [r7, #8]
 800156a:	b2ca      	uxtb	r2, r1
 800156c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	429a      	cmp	r2, r3
 800157a:	dbf0      	blt.n	800155e <_read+0x12>
  }

  return len;
 800157c:	687b      	ldr	r3, [r7, #4]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015ae:	605a      	str	r2, [r3, #4]
  return 0;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <_isatty>:

int _isatty(int file)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f8:	4a14      	ldr	r2, [pc, #80]	@ (800164c <_sbrk+0x5c>)
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <_sbrk+0x60>)
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001604:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <_sbrk+0x64>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d102      	bne.n	8001612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <_sbrk+0x64>)
 800160e:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <_sbrk+0x68>)
 8001610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	429a      	cmp	r2, r3
 800161e:	d207      	bcs.n	8001630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001620:	f002 f9d8 	bl	80039d4 <__errno>
 8001624:	4603      	mov	r3, r0
 8001626:	220c      	movs	r2, #12
 8001628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800162e:	e009      	b.n	8001644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <_sbrk+0x64>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	4a05      	ldr	r2, [pc, #20]	@ (8001654 <_sbrk+0x64>)
 8001640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001642:	68fb      	ldr	r3, [r7, #12]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20020000 	.word	0x20020000
 8001650:	00000400 	.word	0x00000400
 8001654:	20000100 	.word	0x20000100
 8001658:	20000258 	.word	0x20000258

0800165c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <SystemInit+0x20>)
 8001662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001666:	4a05      	ldr	r2, [pc, #20]	@ (800167c <SystemInit+0x20>)
 8001668:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800166c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	e000ed00 	.word	0xe000ed00

08001680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001680:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001684:	f7ff ffea 	bl	800165c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001688:	480c      	ldr	r0, [pc, #48]	@ (80016bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800168a:	490d      	ldr	r1, [pc, #52]	@ (80016c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800168c:	4a0d      	ldr	r2, [pc, #52]	@ (80016c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800168e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001690:	e002      	b.n	8001698 <LoopCopyDataInit>

08001692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001696:	3304      	adds	r3, #4

08001698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800169c:	d3f9      	bcc.n	8001692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800169e:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016a0:	4c0a      	ldr	r4, [pc, #40]	@ (80016cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a4:	e001      	b.n	80016aa <LoopFillZerobss>

080016a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a8:	3204      	adds	r2, #4

080016aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016ac:	d3fb      	bcc.n	80016a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016ae:	f002 f997 	bl	80039e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016b2:	f7ff fce3 	bl	800107c <main>
  bx  lr    
 80016b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80016c4:	08005960 	.word	0x08005960
  ldr r2, =_sbss
 80016c8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80016cc:	20000254 	.word	0x20000254

080016d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC_IRQHandler>
	...

080016d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001714 <HAL_Init+0x40>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001714 <HAL_Init+0x40>)
 80016de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <HAL_Init+0x40>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <HAL_Init+0x40>)
 80016ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f0:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <HAL_Init+0x40>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a07      	ldr	r2, [pc, #28]	@ (8001714 <HAL_Init+0x40>)
 80016f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016fc:	2003      	movs	r0, #3
 80016fe:	f000 f91f 	bl	8001940 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001702:	200f      	movs	r0, #15
 8001704:	f000 f808 	bl	8001718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001708:	f7ff fe5c 	bl	80013c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40023c00 	.word	0x40023c00

08001718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001720:	4b12      	ldr	r3, [pc, #72]	@ (800176c <HAL_InitTick+0x54>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_InitTick+0x58>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	4619      	mov	r1, r3
 800172a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800172e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001732:	fbb2 f3f3 	udiv	r3, r2, r3
 8001736:	4618      	mov	r0, r3
 8001738:	f000 f937 	bl	80019aa <HAL_SYSTICK_Config>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e00e      	b.n	8001764 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b0f      	cmp	r3, #15
 800174a:	d80a      	bhi.n	8001762 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800174c:	2200      	movs	r2, #0
 800174e:	6879      	ldr	r1, [r7, #4]
 8001750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001754:	f000 f8ff 	bl	8001956 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001758:	4a06      	ldr	r2, [pc, #24]	@ (8001774 <HAL_InitTick+0x5c>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800175e:	2300      	movs	r3, #0
 8001760:	e000      	b.n	8001764 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
}
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20000020 	.word	0x20000020
 8001770:	20000028 	.word	0x20000028
 8001774:	20000024 	.word	0x20000024

08001778 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <HAL_IncTick+0x20>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	461a      	mov	r2, r3
 8001782:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_IncTick+0x24>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4413      	add	r3, r2
 8001788:	4a04      	ldr	r2, [pc, #16]	@ (800179c <HAL_IncTick+0x24>)
 800178a:	6013      	str	r3, [r2, #0]
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20000028 	.word	0x20000028
 800179c:	20000104 	.word	0x20000104

080017a0 <__NVIC_SetPriorityGrouping>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <__NVIC_SetPriorityGrouping+0x44>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017bc:	4013      	ands	r3, r2
 80017be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017d2:	4a04      	ldr	r2, [pc, #16]	@ (80017e4 <__NVIC_SetPriorityGrouping+0x44>)
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	60d3      	str	r3, [r2, #12]
}
 80017d8:	bf00      	nop
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_GetPriorityGrouping>:
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <__NVIC_GetPriorityGrouping+0x18>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	0a1b      	lsrs	r3, r3, #8
 80017f2:	f003 0307 	and.w	r3, r3, #7
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00

08001804 <__NVIC_EnableIRQ>:
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	2b00      	cmp	r3, #0
 8001814:	db0b      	blt.n	800182e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f003 021f 	and.w	r2, r3, #31
 800181c:	4907      	ldr	r1, [pc, #28]	@ (800183c <__NVIC_EnableIRQ+0x38>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	2001      	movs	r0, #1
 8001826:	fa00 f202 	lsl.w	r2, r0, r2
 800182a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	e000e100 	.word	0xe000e100

08001840 <__NVIC_SetPriority>:
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	6039      	str	r1, [r7, #0]
 800184a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	db0a      	blt.n	800186a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	b2da      	uxtb	r2, r3
 8001858:	490c      	ldr	r1, [pc, #48]	@ (800188c <__NVIC_SetPriority+0x4c>)
 800185a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185e:	0112      	lsls	r2, r2, #4
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	440b      	add	r3, r1
 8001864:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001868:	e00a      	b.n	8001880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4908      	ldr	r1, [pc, #32]	@ (8001890 <__NVIC_SetPriority+0x50>)
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	3b04      	subs	r3, #4
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	440b      	add	r3, r1
 800187e:	761a      	strb	r2, [r3, #24]
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000e100 	.word	0xe000e100
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <NVIC_EncodePriority>:
{
 8001894:	b480      	push	{r7}
 8001896:	b089      	sub	sp, #36	@ 0x24
 8001898:	af00      	add	r7, sp, #0
 800189a:	60f8      	str	r0, [r7, #12]
 800189c:	60b9      	str	r1, [r7, #8]
 800189e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a8:	69fb      	ldr	r3, [r7, #28]
 80018aa:	f1c3 0307 	rsb	r3, r3, #7
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	bf28      	it	cs
 80018b2:	2304      	movcs	r3, #4
 80018b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3304      	adds	r3, #4
 80018ba:	2b06      	cmp	r3, #6
 80018bc:	d902      	bls.n	80018c4 <NVIC_EncodePriority+0x30>
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3b03      	subs	r3, #3
 80018c2:	e000      	b.n	80018c6 <NVIC_EncodePriority+0x32>
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43da      	mvns	r2, r3
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	401a      	ands	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	43d9      	mvns	r1, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ec:	4313      	orrs	r3, r2
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3724      	adds	r7, #36	@ 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
	...

080018fc <SysTick_Config>:
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800190c:	d301      	bcc.n	8001912 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800190e:	2301      	movs	r3, #1
 8001910:	e00f      	b.n	8001932 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001912:	4a0a      	ldr	r2, [pc, #40]	@ (800193c <SysTick_Config+0x40>)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3b01      	subs	r3, #1
 8001918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800191a:	210f      	movs	r1, #15
 800191c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001920:	f7ff ff8e 	bl	8001840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001924:	4b05      	ldr	r3, [pc, #20]	@ (800193c <SysTick_Config+0x40>)
 8001926:	2200      	movs	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800192a:	4b04      	ldr	r3, [pc, #16]	@ (800193c <SysTick_Config+0x40>)
 800192c:	2207      	movs	r2, #7
 800192e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	e000e010 	.word	0xe000e010

08001940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff ff29 	bl	80017a0 <__NVIC_SetPriorityGrouping>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001956:	b580      	push	{r7, lr}
 8001958:	b086      	sub	sp, #24
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	60b9      	str	r1, [r7, #8]
 8001960:	607a      	str	r2, [r7, #4]
 8001962:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001968:	f7ff ff3e 	bl	80017e8 <__NVIC_GetPriorityGrouping>
 800196c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	68b9      	ldr	r1, [r7, #8]
 8001972:	6978      	ldr	r0, [r7, #20]
 8001974:	f7ff ff8e 	bl	8001894 <NVIC_EncodePriority>
 8001978:	4602      	mov	r2, r0
 800197a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197e:	4611      	mov	r1, r2
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff5d 	bl	8001840 <__NVIC_SetPriority>
}
 8001986:	bf00      	nop
 8001988:	3718      	adds	r7, #24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
 8001994:	4603      	mov	r3, r0
 8001996:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff31 	bl	8001804 <__NVIC_EnableIRQ>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ffa2 	bl	80018fc <SysTick_Config>
 80019b8:	4603      	mov	r3, r0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
	...

080019c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b089      	sub	sp, #36	@ 0x24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	e16b      	b.n	8001cb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019e0:	2201      	movs	r2, #1
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	f040 815a 	bne.w	8001cb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d005      	beq.n	8001a16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d130      	bne.n	8001a78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	2203      	movs	r2, #3
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	091b      	lsrs	r3, r3, #4
 8001a62:	f003 0201 	and.w	r2, r3, #1
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 0303 	and.w	r3, r3, #3
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d017      	beq.n	8001ab4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	2203      	movs	r2, #3
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d123      	bne.n	8001b08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	08da      	lsrs	r2, r3, #3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3208      	adds	r2, #8
 8001ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	220f      	movs	r2, #15
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	691a      	ldr	r2, [r3, #16]
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	08da      	lsrs	r2, r3, #3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3208      	adds	r2, #8
 8001b02:	69b9      	ldr	r1, [r7, #24]
 8001b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	2203      	movs	r2, #3
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0203 	and.w	r2, r3, #3
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f000 80b4 	beq.w	8001cb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	4b60      	ldr	r3, [pc, #384]	@ (8001cd0 <HAL_GPIO_Init+0x30c>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	4a5f      	ldr	r2, [pc, #380]	@ (8001cd0 <HAL_GPIO_Init+0x30c>)
 8001b54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd0 <HAL_GPIO_Init+0x30c>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b66:	4a5b      	ldr	r2, [pc, #364]	@ (8001cd4 <HAL_GPIO_Init+0x310>)
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	3302      	adds	r3, #2
 8001b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	f003 0303 	and.w	r3, r3, #3
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	220f      	movs	r2, #15
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43db      	mvns	r3, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4013      	ands	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a52      	ldr	r2, [pc, #328]	@ (8001cd8 <HAL_GPIO_Init+0x314>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d02b      	beq.n	8001bea <HAL_GPIO_Init+0x226>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a51      	ldr	r2, [pc, #324]	@ (8001cdc <HAL_GPIO_Init+0x318>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d025      	beq.n	8001be6 <HAL_GPIO_Init+0x222>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a50      	ldr	r2, [pc, #320]	@ (8001ce0 <HAL_GPIO_Init+0x31c>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d01f      	beq.n	8001be2 <HAL_GPIO_Init+0x21e>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a4f      	ldr	r2, [pc, #316]	@ (8001ce4 <HAL_GPIO_Init+0x320>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d019      	beq.n	8001bde <HAL_GPIO_Init+0x21a>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a4e      	ldr	r2, [pc, #312]	@ (8001ce8 <HAL_GPIO_Init+0x324>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d013      	beq.n	8001bda <HAL_GPIO_Init+0x216>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a4d      	ldr	r2, [pc, #308]	@ (8001cec <HAL_GPIO_Init+0x328>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d00d      	beq.n	8001bd6 <HAL_GPIO_Init+0x212>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a4c      	ldr	r2, [pc, #304]	@ (8001cf0 <HAL_GPIO_Init+0x32c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d007      	beq.n	8001bd2 <HAL_GPIO_Init+0x20e>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a4b      	ldr	r2, [pc, #300]	@ (8001cf4 <HAL_GPIO_Init+0x330>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d101      	bne.n	8001bce <HAL_GPIO_Init+0x20a>
 8001bca:	2307      	movs	r3, #7
 8001bcc:	e00e      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001bce:	2308      	movs	r3, #8
 8001bd0:	e00c      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001bd2:	2306      	movs	r3, #6
 8001bd4:	e00a      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	e008      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001bda:	2304      	movs	r3, #4
 8001bdc:	e006      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001bde:	2303      	movs	r3, #3
 8001be0:	e004      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e002      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <HAL_GPIO_Init+0x228>
 8001bea:	2300      	movs	r3, #0
 8001bec:	69fa      	ldr	r2, [r7, #28]
 8001bee:	f002 0203 	and.w	r2, r2, #3
 8001bf2:	0092      	lsls	r2, r2, #2
 8001bf4:	4093      	lsls	r3, r2
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bfc:	4935      	ldr	r1, [pc, #212]	@ (8001cd4 <HAL_GPIO_Init+0x310>)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	089b      	lsrs	r3, r3, #2
 8001c02:	3302      	adds	r3, #2
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	43db      	mvns	r3, r3
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	4013      	ands	r3, r2
 8001c18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c2e:	4a32      	ldr	r2, [pc, #200]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c34:	4b30      	ldr	r3, [pc, #192]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	4013      	ands	r3, r2
 8001c42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d003      	beq.n	8001c58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c58:	4a27      	ldr	r2, [pc, #156]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c5e:	4b26      	ldr	r3, [pc, #152]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	43db      	mvns	r3, r3
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001c7a:	69ba      	ldr	r2, [r7, #24]
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c82:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	43db      	mvns	r3, r3
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	4013      	ands	r3, r2
 8001c96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d003      	beq.n	8001cac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cac:	4a12      	ldr	r2, [pc, #72]	@ (8001cf8 <HAL_GPIO_Init+0x334>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	2b0f      	cmp	r3, #15
 8001cbc:	f67f ae90 	bls.w	80019e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cc0:	bf00      	nop
 8001cc2:	bf00      	nop
 8001cc4:	3724      	adds	r7, #36	@ 0x24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40013800 	.word	0x40013800
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	40020400 	.word	0x40020400
 8001ce0:	40020800 	.word	0x40020800
 8001ce4:	40020c00 	.word	0x40020c00
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40021400 	.word	0x40021400
 8001cf0:	40021800 	.word	0x40021800
 8001cf4:	40021c00 	.word	0x40021c00
 8001cf8:	40013c00 	.word	0x40013c00

08001cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e267      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d075      	beq.n	8001e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d1a:	4b88      	ldr	r3, [pc, #544]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 030c 	and.w	r3, r3, #12
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	d00c      	beq.n	8001d40 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d26:	4b85      	ldr	r3, [pc, #532]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001d2e:	2b08      	cmp	r3, #8
 8001d30:	d112      	bne.n	8001d58 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d32:	4b82      	ldr	r3, [pc, #520]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d3e:	d10b      	bne.n	8001d58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d40:	4b7e      	ldr	r3, [pc, #504]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d05b      	beq.n	8001e04 <HAL_RCC_OscConfig+0x108>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d157      	bne.n	8001e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e242      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d60:	d106      	bne.n	8001d70 <HAL_RCC_OscConfig+0x74>
 8001d62:	4b76      	ldr	r3, [pc, #472]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a75      	ldr	r2, [pc, #468]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	e01d      	b.n	8001dac <HAL_RCC_OscConfig+0xb0>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d78:	d10c      	bne.n	8001d94 <HAL_RCC_OscConfig+0x98>
 8001d7a:	4b70      	ldr	r3, [pc, #448]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a6f      	ldr	r2, [pc, #444]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b6d      	ldr	r3, [pc, #436]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a6c      	ldr	r2, [pc, #432]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0xb0>
 8001d94:	4b69      	ldr	r3, [pc, #420]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a68      	ldr	r2, [pc, #416]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d9e:	6013      	str	r3, [r2, #0]
 8001da0:	4b66      	ldr	r3, [pc, #408]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a65      	ldr	r2, [pc, #404]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d013      	beq.n	8001ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff f83c 	bl	8000e30 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7ff f838 	bl	8000e30 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	@ 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e207      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	4b5b      	ldr	r3, [pc, #364]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f0      	beq.n	8001dbc <HAL_RCC_OscConfig+0xc0>
 8001dda:	e014      	b.n	8001e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7ff f828 	bl	8000e30 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de4:	f7ff f824 	bl	8000e30 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b64      	cmp	r3, #100	@ 0x64
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e1f3      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001df6:	4b51      	ldr	r3, [pc, #324]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1f0      	bne.n	8001de4 <HAL_RCC_OscConfig+0xe8>
 8001e02:	e000      	b.n	8001e06 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d063      	beq.n	8001eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e12:	4b4a      	ldr	r3, [pc, #296]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00b      	beq.n	8001e36 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e1e:	4b47      	ldr	r3, [pc, #284]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d11c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e2a:	4b44      	ldr	r3, [pc, #272]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d116      	bne.n	8001e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	4b41      	ldr	r3, [pc, #260]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x152>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e1c7      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4937      	ldr	r1, [pc, #220]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e62:	e03a      	b.n	8001eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d020      	beq.n	8001eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6c:	4b34      	ldr	r3, [pc, #208]	@ (8001f40 <HAL_RCC_OscConfig+0x244>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e72:	f7fe ffdd 	bl	8000e30 <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7a:	f7fe ffd9 	bl	8000e30 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e1a8      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8c:	4b2b      	ldr	r3, [pc, #172]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f0      	beq.n	8001e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e98:	4b28      	ldr	r3, [pc, #160]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4925      	ldr	r1, [pc, #148]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
 8001eac:	e015      	b.n	8001eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eae:	4b24      	ldr	r3, [pc, #144]	@ (8001f40 <HAL_RCC_OscConfig+0x244>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb4:	f7fe ffbc 	bl	8000e30 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ebc:	f7fe ffb8 	bl	8000e30 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e187      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ece:	4b1b      	ldr	r3, [pc, #108]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d036      	beq.n	8001f54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d016      	beq.n	8001f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <HAL_RCC_OscConfig+0x248>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef4:	f7fe ff9c 	bl	8000e30 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001efc:	f7fe ff98 	bl	8000e30 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e167      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f3c <HAL_RCC_OscConfig+0x240>)
 8001f10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x200>
 8001f1a:	e01b      	b.n	8001f54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f1c:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <HAL_RCC_OscConfig+0x248>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f22:	f7fe ff85 	bl	8000e30 <HAL_GetTick>
 8001f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f28:	e00e      	b.n	8001f48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f2a:	f7fe ff81 	bl	8000e30 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d907      	bls.n	8001f48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e150      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
 8001f3c:	40023800 	.word	0x40023800
 8001f40:	42470000 	.word	0x42470000
 8001f44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f48:	4b88      	ldr	r3, [pc, #544]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1ea      	bne.n	8001f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 8097 	beq.w	8002090 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f62:	2300      	movs	r3, #0
 8001f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f66:	4b81      	ldr	r3, [pc, #516]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10f      	bne.n	8001f92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	4b7d      	ldr	r3, [pc, #500]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	4a7c      	ldr	r2, [pc, #496]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f82:	4b7a      	ldr	r3, [pc, #488]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f92:	4b77      	ldr	r3, [pc, #476]	@ (8002170 <HAL_RCC_OscConfig+0x474>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d118      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f9e:	4b74      	ldr	r3, [pc, #464]	@ (8002170 <HAL_RCC_OscConfig+0x474>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a73      	ldr	r2, [pc, #460]	@ (8002170 <HAL_RCC_OscConfig+0x474>)
 8001fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001faa:	f7fe ff41 	bl	8000e30 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb2:	f7fe ff3d 	bl	8000e30 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e10c      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8002170 <HAL_RCC_OscConfig+0x474>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x2ea>
 8001fd8:	4b64      	ldr	r3, [pc, #400]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fdc:	4a63      	ldr	r2, [pc, #396]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fe4:	e01c      	b.n	8002020 <HAL_RCC_OscConfig+0x324>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b05      	cmp	r3, #5
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0x30c>
 8001fee:	4b5f      	ldr	r3, [pc, #380]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff2:	4a5e      	ldr	r2, [pc, #376]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001ff4:	f043 0304 	orr.w	r3, r3, #4
 8001ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ffa:	4b5c      	ldr	r3, [pc, #368]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8001ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ffe:	4a5b      	ldr	r2, [pc, #364]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	6713      	str	r3, [r2, #112]	@ 0x70
 8002006:	e00b      	b.n	8002020 <HAL_RCC_OscConfig+0x324>
 8002008:	4b58      	ldr	r3, [pc, #352]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 800200a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200c:	4a57      	ldr	r2, [pc, #348]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 800200e:	f023 0301 	bic.w	r3, r3, #1
 8002012:	6713      	str	r3, [r2, #112]	@ 0x70
 8002014:	4b55      	ldr	r3, [pc, #340]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002018:	4a54      	ldr	r2, [pc, #336]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 800201a:	f023 0304 	bic.w	r3, r3, #4
 800201e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d015      	beq.n	8002054 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002028:	f7fe ff02 	bl	8000e30 <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800202e:	e00a      	b.n	8002046 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002030:	f7fe fefe 	bl	8000e30 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800203e:	4293      	cmp	r3, r2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e0cb      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002046:	4b49      	ldr	r3, [pc, #292]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0ee      	beq.n	8002030 <HAL_RCC_OscConfig+0x334>
 8002052:	e014      	b.n	800207e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002054:	f7fe feec 	bl	8000e30 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800205a:	e00a      	b.n	8002072 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205c:	f7fe fee8 	bl	8000e30 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800206a:	4293      	cmp	r3, r2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e0b5      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002072:	4b3e      	ldr	r3, [pc, #248]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1ee      	bne.n	800205c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800207e:	7dfb      	ldrb	r3, [r7, #23]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d105      	bne.n	8002090 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002084:	4b39      	ldr	r3, [pc, #228]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002088:	4a38      	ldr	r2, [pc, #224]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 800208a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800208e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	2b00      	cmp	r3, #0
 8002096:	f000 80a1 	beq.w	80021dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800209a:	4b34      	ldr	r3, [pc, #208]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 030c 	and.w	r3, r3, #12
 80020a2:	2b08      	cmp	r3, #8
 80020a4:	d05c      	beq.n	8002160 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d141      	bne.n	8002132 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ae:	4b31      	ldr	r3, [pc, #196]	@ (8002174 <HAL_RCC_OscConfig+0x478>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b4:	f7fe febc 	bl	8000e30 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020bc:	f7fe feb8 	bl	8000e30 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e087      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ce:	4b27      	ldr	r3, [pc, #156]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69da      	ldr	r2, [r3, #28]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	431a      	orrs	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e8:	019b      	lsls	r3, r3, #6
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	085b      	lsrs	r3, r3, #1
 80020f2:	3b01      	subs	r3, #1
 80020f4:	041b      	lsls	r3, r3, #16
 80020f6:	431a      	orrs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020fc:	061b      	lsls	r3, r3, #24
 80020fe:	491b      	ldr	r1, [pc, #108]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002100:	4313      	orrs	r3, r2
 8002102:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002104:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <HAL_RCC_OscConfig+0x478>)
 8002106:	2201      	movs	r2, #1
 8002108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7fe fe91 	bl	8000e30 <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002112:	f7fe fe8d 	bl	8000e30 <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b02      	cmp	r3, #2
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e05c      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002124:	4b11      	ldr	r3, [pc, #68]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x416>
 8002130:	e054      	b.n	80021dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <HAL_RCC_OscConfig+0x478>)
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002138:	f7fe fe7a 	bl	8000e30 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002140:	f7fe fe76 	bl	8000e30 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b02      	cmp	r3, #2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e045      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002152:	4b06      	ldr	r3, [pc, #24]	@ (800216c <HAL_RCC_OscConfig+0x470>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0x444>
 800215e:	e03d      	b.n	80021dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d107      	bne.n	8002178 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e038      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
 800216c:	40023800 	.word	0x40023800
 8002170:	40007000 	.word	0x40007000
 8002174:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002178:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <HAL_RCC_OscConfig+0x4ec>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d028      	beq.n	80021d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002190:	429a      	cmp	r2, r3
 8002192:	d121      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800219e:	429a      	cmp	r2, r3
 80021a0:	d11a      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021a2:	68fa      	ldr	r2, [r7, #12]
 80021a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80021a8:	4013      	ands	r3, r2
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d111      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021be:	085b      	lsrs	r3, r3, #1
 80021c0:	3b01      	subs	r3, #1
 80021c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d107      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d001      	beq.n	80021dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e000      	b.n	80021de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40023800 	.word	0x40023800

080021ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d101      	bne.n	8002200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0cc      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002200:	4b68      	ldr	r3, [pc, #416]	@ (80023a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0307 	and.w	r3, r3, #7
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d90c      	bls.n	8002228 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220e:	4b65      	ldr	r3, [pc, #404]	@ (80023a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002216:	4b63      	ldr	r3, [pc, #396]	@ (80023a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d001      	beq.n	8002228 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0b8      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d020      	beq.n	8002276 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	d005      	beq.n	800224c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002240:	4b59      	ldr	r3, [pc, #356]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	4a58      	ldr	r2, [pc, #352]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800224a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002258:	4b53      	ldr	r3, [pc, #332]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	4a52      	ldr	r2, [pc, #328]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 800225e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002262:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002264:	4b50      	ldr	r3, [pc, #320]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	494d      	ldr	r1, [pc, #308]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002272:	4313      	orrs	r3, r2
 8002274:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d044      	beq.n	800230c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d107      	bne.n	800229a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228a:	4b47      	ldr	r3, [pc, #284]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d119      	bne.n	80022ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e07f      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d003      	beq.n	80022aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022a6:	2b03      	cmp	r3, #3
 80022a8:	d107      	bne.n	80022ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022aa:	4b3f      	ldr	r3, [pc, #252]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d109      	bne.n	80022ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e06f      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ba:	4b3b      	ldr	r3, [pc, #236]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e067      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ca:	4b37      	ldr	r3, [pc, #220]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f023 0203 	bic.w	r2, r3, #3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	4934      	ldr	r1, [pc, #208]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022dc:	f7fe fda8 	bl	8000e30 <HAL_GetTick>
 80022e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e2:	e00a      	b.n	80022fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022e4:	f7fe fda4 	bl	8000e30 <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e04f      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022fa:	4b2b      	ldr	r3, [pc, #172]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 020c 	and.w	r2, r3, #12
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	429a      	cmp	r2, r3
 800230a:	d1eb      	bne.n	80022e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800230c:	4b25      	ldr	r3, [pc, #148]	@ (80023a4 <HAL_RCC_ClockConfig+0x1b8>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0307 	and.w	r3, r3, #7
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	429a      	cmp	r2, r3
 8002318:	d20c      	bcs.n	8002334 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800231a:	4b22      	ldr	r3, [pc, #136]	@ (80023a4 <HAL_RCC_ClockConfig+0x1b8>)
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002322:	4b20      	ldr	r3, [pc, #128]	@ (80023a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	683a      	ldr	r2, [r7, #0]
 800232c:	429a      	cmp	r2, r3
 800232e:	d001      	beq.n	8002334 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e032      	b.n	800239a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0304 	and.w	r3, r3, #4
 800233c:	2b00      	cmp	r3, #0
 800233e:	d008      	beq.n	8002352 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002340:	4b19      	ldr	r3, [pc, #100]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	4916      	ldr	r1, [pc, #88]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 800234e:	4313      	orrs	r3, r2
 8002350:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	2b00      	cmp	r3, #0
 800235c:	d009      	beq.n	8002372 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800235e:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	490e      	ldr	r1, [pc, #56]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 800236e:	4313      	orrs	r3, r2
 8002370:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002372:	f000 f821 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8002376:	4602      	mov	r2, r0
 8002378:	4b0b      	ldr	r3, [pc, #44]	@ (80023a8 <HAL_RCC_ClockConfig+0x1bc>)
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	091b      	lsrs	r3, r3, #4
 800237e:	f003 030f 	and.w	r3, r3, #15
 8002382:	490a      	ldr	r1, [pc, #40]	@ (80023ac <HAL_RCC_ClockConfig+0x1c0>)
 8002384:	5ccb      	ldrb	r3, [r1, r3]
 8002386:	fa22 f303 	lsr.w	r3, r2, r3
 800238a:	4a09      	ldr	r2, [pc, #36]	@ (80023b0 <HAL_RCC_ClockConfig+0x1c4>)
 800238c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800238e:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff f9c0 	bl	8001718 <HAL_InitTick>

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023c00 	.word	0x40023c00
 80023a8:	40023800 	.word	0x40023800
 80023ac:	08005730 	.word	0x08005730
 80023b0:	20000020 	.word	0x20000020
 80023b4:	20000024 	.word	0x20000024

080023b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023bc:	b094      	sub	sp, #80	@ 0x50
 80023be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023d0:	4b79      	ldr	r3, [pc, #484]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 030c 	and.w	r3, r3, #12
 80023d8:	2b08      	cmp	r3, #8
 80023da:	d00d      	beq.n	80023f8 <HAL_RCC_GetSysClockFreq+0x40>
 80023dc:	2b08      	cmp	r3, #8
 80023de:	f200 80e1 	bhi.w	80025a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d002      	beq.n	80023ec <HAL_RCC_GetSysClockFreq+0x34>
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d003      	beq.n	80023f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80023ea:	e0db      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023ec:	4b73      	ldr	r3, [pc, #460]	@ (80025bc <HAL_RCC_GetSysClockFreq+0x204>)
 80023ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023f0:	e0db      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023f2:	4b73      	ldr	r3, [pc, #460]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80023f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023f6:	e0d8      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023f8:	4b6f      	ldr	r3, [pc, #444]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002400:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002402:	4b6d      	ldr	r3, [pc, #436]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d063      	beq.n	80024d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800240e:	4b6a      	ldr	r3, [pc, #424]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	099b      	lsrs	r3, r3, #6
 8002414:	2200      	movs	r2, #0
 8002416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002418:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800241a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800241c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002420:	633b      	str	r3, [r7, #48]	@ 0x30
 8002422:	2300      	movs	r3, #0
 8002424:	637b      	str	r3, [r7, #52]	@ 0x34
 8002426:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800242a:	4622      	mov	r2, r4
 800242c:	462b      	mov	r3, r5
 800242e:	f04f 0000 	mov.w	r0, #0
 8002432:	f04f 0100 	mov.w	r1, #0
 8002436:	0159      	lsls	r1, r3, #5
 8002438:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800243c:	0150      	lsls	r0, r2, #5
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	4621      	mov	r1, r4
 8002444:	1a51      	subs	r1, r2, r1
 8002446:	6139      	str	r1, [r7, #16]
 8002448:	4629      	mov	r1, r5
 800244a:	eb63 0301 	sbc.w	r3, r3, r1
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	f04f 0300 	mov.w	r3, #0
 8002458:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800245c:	4659      	mov	r1, fp
 800245e:	018b      	lsls	r3, r1, #6
 8002460:	4651      	mov	r1, sl
 8002462:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002466:	4651      	mov	r1, sl
 8002468:	018a      	lsls	r2, r1, #6
 800246a:	4651      	mov	r1, sl
 800246c:	ebb2 0801 	subs.w	r8, r2, r1
 8002470:	4659      	mov	r1, fp
 8002472:	eb63 0901 	sbc.w	r9, r3, r1
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	f04f 0300 	mov.w	r3, #0
 800247e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002482:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002486:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800248a:	4690      	mov	r8, r2
 800248c:	4699      	mov	r9, r3
 800248e:	4623      	mov	r3, r4
 8002490:	eb18 0303 	adds.w	r3, r8, r3
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	462b      	mov	r3, r5
 8002498:	eb49 0303 	adc.w	r3, r9, r3
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024aa:	4629      	mov	r1, r5
 80024ac:	024b      	lsls	r3, r1, #9
 80024ae:	4621      	mov	r1, r4
 80024b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024b4:	4621      	mov	r1, r4
 80024b6:	024a      	lsls	r2, r1, #9
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024be:	2200      	movs	r2, #0
 80024c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80024c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80024c8:	f7fe fad8 	bl	8000a7c <__aeabi_uldivmod>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4613      	mov	r3, r2
 80024d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024d4:	e058      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024d6:	4b38      	ldr	r3, [pc, #224]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	099b      	lsrs	r3, r3, #6
 80024dc:	2200      	movs	r2, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	4611      	mov	r1, r2
 80024e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024e6:	623b      	str	r3, [r7, #32]
 80024e8:	2300      	movs	r3, #0
 80024ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024f0:	4642      	mov	r2, r8
 80024f2:	464b      	mov	r3, r9
 80024f4:	f04f 0000 	mov.w	r0, #0
 80024f8:	f04f 0100 	mov.w	r1, #0
 80024fc:	0159      	lsls	r1, r3, #5
 80024fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002502:	0150      	lsls	r0, r2, #5
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4641      	mov	r1, r8
 800250a:	ebb2 0a01 	subs.w	sl, r2, r1
 800250e:	4649      	mov	r1, r9
 8002510:	eb63 0b01 	sbc.w	fp, r3, r1
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	f04f 0300 	mov.w	r3, #0
 800251c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002520:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002524:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002528:	ebb2 040a 	subs.w	r4, r2, sl
 800252c:	eb63 050b 	sbc.w	r5, r3, fp
 8002530:	f04f 0200 	mov.w	r2, #0
 8002534:	f04f 0300 	mov.w	r3, #0
 8002538:	00eb      	lsls	r3, r5, #3
 800253a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800253e:	00e2      	lsls	r2, r4, #3
 8002540:	4614      	mov	r4, r2
 8002542:	461d      	mov	r5, r3
 8002544:	4643      	mov	r3, r8
 8002546:	18e3      	adds	r3, r4, r3
 8002548:	603b      	str	r3, [r7, #0]
 800254a:	464b      	mov	r3, r9
 800254c:	eb45 0303 	adc.w	r3, r5, r3
 8002550:	607b      	str	r3, [r7, #4]
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800255e:	4629      	mov	r1, r5
 8002560:	028b      	lsls	r3, r1, #10
 8002562:	4621      	mov	r1, r4
 8002564:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002568:	4621      	mov	r1, r4
 800256a:	028a      	lsls	r2, r1, #10
 800256c:	4610      	mov	r0, r2
 800256e:	4619      	mov	r1, r3
 8002570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002572:	2200      	movs	r2, #0
 8002574:	61bb      	str	r3, [r7, #24]
 8002576:	61fa      	str	r2, [r7, #28]
 8002578:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800257c:	f7fe fa7e 	bl	8000a7c <__aeabi_uldivmod>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4613      	mov	r3, r2
 8002586:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002588:	4b0b      	ldr	r3, [pc, #44]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	0c1b      	lsrs	r3, r3, #16
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	3301      	adds	r3, #1
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002598:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800259a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800259c:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025a2:	e002      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025a4:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <HAL_RCC_GetSysClockFreq+0x204>)
 80025a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3750      	adds	r7, #80	@ 0x50
 80025b0:	46bd      	mov	sp, r7
 80025b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025b6:	bf00      	nop
 80025b8:	40023800 	.word	0x40023800
 80025bc:	00f42400 	.word	0x00f42400
 80025c0:	007a1200 	.word	0x007a1200

080025c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e041      	b.n	800265a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d106      	bne.n	80025f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f7fe ff12 	bl	8001414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2202      	movs	r2, #2
 80025f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3304      	adds	r3, #4
 8002600:	4619      	mov	r1, r3
 8002602:	4610      	mov	r0, r2
 8002604:	f000 fd06 	bl	8003014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b082      	sub	sp, #8
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e041      	b.n	80026f8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	d106      	bne.n	800268e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 f839 	bl	8002700 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2202      	movs	r2, #2
 8002692:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	3304      	adds	r3, #4
 800269e:	4619      	mov	r1, r3
 80026a0:	4610      	mov	r0, r2
 80026a2:	f000 fcb7 	bl	8003014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002708:	bf00      	nop
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr

08002714 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d109      	bne.n	8002738 <HAL_TIM_PWM_Start+0x24>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b01      	cmp	r3, #1
 800272e:	bf14      	ite	ne
 8002730:	2301      	movne	r3, #1
 8002732:	2300      	moveq	r3, #0
 8002734:	b2db      	uxtb	r3, r3
 8002736:	e022      	b.n	800277e <HAL_TIM_PWM_Start+0x6a>
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	2b04      	cmp	r3, #4
 800273c:	d109      	bne.n	8002752 <HAL_TIM_PWM_Start+0x3e>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b01      	cmp	r3, #1
 8002748:	bf14      	ite	ne
 800274a:	2301      	movne	r3, #1
 800274c:	2300      	moveq	r3, #0
 800274e:	b2db      	uxtb	r3, r3
 8002750:	e015      	b.n	800277e <HAL_TIM_PWM_Start+0x6a>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	2b08      	cmp	r3, #8
 8002756:	d109      	bne.n	800276c <HAL_TIM_PWM_Start+0x58>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b01      	cmp	r3, #1
 8002762:	bf14      	ite	ne
 8002764:	2301      	movne	r3, #1
 8002766:	2300      	moveq	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	e008      	b.n	800277e <HAL_TIM_PWM_Start+0x6a>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002772:	b2db      	uxtb	r3, r3
 8002774:	2b01      	cmp	r3, #1
 8002776:	bf14      	ite	ne
 8002778:	2301      	movne	r3, #1
 800277a:	2300      	moveq	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e07c      	b.n	8002880 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d104      	bne.n	8002796 <HAL_TIM_PWM_Start+0x82>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2202      	movs	r2, #2
 8002790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002794:	e013      	b.n	80027be <HAL_TIM_PWM_Start+0xaa>
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	2b04      	cmp	r3, #4
 800279a:	d104      	bne.n	80027a6 <HAL_TIM_PWM_Start+0x92>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027a4:	e00b      	b.n	80027be <HAL_TIM_PWM_Start+0xaa>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d104      	bne.n	80027b6 <HAL_TIM_PWM_Start+0xa2>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2202      	movs	r2, #2
 80027b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027b4:	e003      	b.n	80027be <HAL_TIM_PWM_Start+0xaa>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2202      	movs	r2, #2
 80027ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2201      	movs	r2, #1
 80027c4:	6839      	ldr	r1, [r7, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f000 ff14 	bl	80035f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a2d      	ldr	r2, [pc, #180]	@ (8002888 <HAL_TIM_PWM_Start+0x174>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d004      	beq.n	80027e0 <HAL_TIM_PWM_Start+0xcc>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a2c      	ldr	r2, [pc, #176]	@ (800288c <HAL_TIM_PWM_Start+0x178>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d101      	bne.n	80027e4 <HAL_TIM_PWM_Start+0xd0>
 80027e0:	2301      	movs	r3, #1
 80027e2:	e000      	b.n	80027e6 <HAL_TIM_PWM_Start+0xd2>
 80027e4:	2300      	movs	r3, #0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a22      	ldr	r2, [pc, #136]	@ (8002888 <HAL_TIM_PWM_Start+0x174>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d022      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280c:	d01d      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a1f      	ldr	r2, [pc, #124]	@ (8002890 <HAL_TIM_PWM_Start+0x17c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d018      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a1d      	ldr	r2, [pc, #116]	@ (8002894 <HAL_TIM_PWM_Start+0x180>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d013      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a1c      	ldr	r2, [pc, #112]	@ (8002898 <HAL_TIM_PWM_Start+0x184>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d00e      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a16      	ldr	r2, [pc, #88]	@ (800288c <HAL_TIM_PWM_Start+0x178>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d009      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a18      	ldr	r2, [pc, #96]	@ (800289c <HAL_TIM_PWM_Start+0x188>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d004      	beq.n	800284a <HAL_TIM_PWM_Start+0x136>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a16      	ldr	r2, [pc, #88]	@ (80028a0 <HAL_TIM_PWM_Start+0x18c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d111      	bne.n	800286e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2b06      	cmp	r3, #6
 800285a:	d010      	beq.n	800287e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800286c:	e007      	b.n	800287e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f042 0201 	orr.w	r2, r2, #1
 800287c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40010000 	.word	0x40010000
 800288c:	40010400 	.word	0x40010400
 8002890:	40000400 	.word	0x40000400
 8002894:	40000800 	.word	0x40000800
 8002898:	40000c00 	.word	0x40000c00
 800289c:	40014000 	.word	0x40014000
 80028a0:	40001800 	.word	0x40001800

080028a4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d109      	bne.n	80028cc <HAL_TIM_PWM_Start_IT+0x28>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	bf14      	ite	ne
 80028c4:	2301      	movne	r3, #1
 80028c6:	2300      	moveq	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	e022      	b.n	8002912 <HAL_TIM_PWM_Start_IT+0x6e>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d109      	bne.n	80028e6 <HAL_TIM_PWM_Start_IT+0x42>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b01      	cmp	r3, #1
 80028dc:	bf14      	ite	ne
 80028de:	2301      	movne	r3, #1
 80028e0:	2300      	moveq	r3, #0
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	e015      	b.n	8002912 <HAL_TIM_PWM_Start_IT+0x6e>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d109      	bne.n	8002900 <HAL_TIM_PWM_Start_IT+0x5c>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	bf14      	ite	ne
 80028f8:	2301      	movne	r3, #1
 80028fa:	2300      	moveq	r3, #0
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	e008      	b.n	8002912 <HAL_TIM_PWM_Start_IT+0x6e>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	bf14      	ite	ne
 800290c:	2301      	movne	r3, #1
 800290e:	2300      	moveq	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e0c7      	b.n	8002aaa <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d104      	bne.n	800292a <HAL_TIM_PWM_Start_IT+0x86>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002928:	e013      	b.n	8002952 <HAL_TIM_PWM_Start_IT+0xae>
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2b04      	cmp	r3, #4
 800292e:	d104      	bne.n	800293a <HAL_TIM_PWM_Start_IT+0x96>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002938:	e00b      	b.n	8002952 <HAL_TIM_PWM_Start_IT+0xae>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	2b08      	cmp	r3, #8
 800293e:	d104      	bne.n	800294a <HAL_TIM_PWM_Start_IT+0xa6>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2202      	movs	r2, #2
 8002944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002948:	e003      	b.n	8002952 <HAL_TIM_PWM_Start_IT+0xae>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2202      	movs	r2, #2
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	2b0c      	cmp	r3, #12
 8002956:	d841      	bhi.n	80029dc <HAL_TIM_PWM_Start_IT+0x138>
 8002958:	a201      	add	r2, pc, #4	@ (adr r2, 8002960 <HAL_TIM_PWM_Start_IT+0xbc>)
 800295a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295e:	bf00      	nop
 8002960:	08002995 	.word	0x08002995
 8002964:	080029dd 	.word	0x080029dd
 8002968:	080029dd 	.word	0x080029dd
 800296c:	080029dd 	.word	0x080029dd
 8002970:	080029a7 	.word	0x080029a7
 8002974:	080029dd 	.word	0x080029dd
 8002978:	080029dd 	.word	0x080029dd
 800297c:	080029dd 	.word	0x080029dd
 8002980:	080029b9 	.word	0x080029b9
 8002984:	080029dd 	.word	0x080029dd
 8002988:	080029dd 	.word	0x080029dd
 800298c:	080029dd 	.word	0x080029dd
 8002990:	080029cb 	.word	0x080029cb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0202 	orr.w	r2, r2, #2
 80029a2:	60da      	str	r2, [r3, #12]
      break;
 80029a4:	e01d      	b.n	80029e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f042 0204 	orr.w	r2, r2, #4
 80029b4:	60da      	str	r2, [r3, #12]
      break;
 80029b6:	e014      	b.n	80029e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0208 	orr.w	r2, r2, #8
 80029c6:	60da      	str	r2, [r3, #12]
      break;
 80029c8:	e00b      	b.n	80029e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f042 0210 	orr.w	r2, r2, #16
 80029d8:	60da      	str	r2, [r3, #12]
      break;
 80029da:	e002      	b.n	80029e2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	73fb      	strb	r3, [r7, #15]
      break;
 80029e0:	bf00      	nop
  }

  if (status == HAL_OK)
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d15f      	bne.n	8002aa8 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2201      	movs	r2, #1
 80029ee:	6839      	ldr	r1, [r7, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f000 fdff 	bl	80035f4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a2e      	ldr	r2, [pc, #184]	@ (8002ab4 <HAL_TIM_PWM_Start_IT+0x210>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d004      	beq.n	8002a0a <HAL_TIM_PWM_Start_IT+0x166>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a2c      	ldr	r2, [pc, #176]	@ (8002ab8 <HAL_TIM_PWM_Start_IT+0x214>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d101      	bne.n	8002a0e <HAL_TIM_PWM_Start_IT+0x16a>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_TIM_PWM_Start_IT+0x16c>
 8002a0e:	2300      	movs	r3, #0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d007      	beq.n	8002a24 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a22:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a22      	ldr	r2, [pc, #136]	@ (8002ab4 <HAL_TIM_PWM_Start_IT+0x210>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d022      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a36:	d01d      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002abc <HAL_TIM_PWM_Start_IT+0x218>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d018      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1e      	ldr	r2, [pc, #120]	@ (8002ac0 <HAL_TIM_PWM_Start_IT+0x21c>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d013      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a1c      	ldr	r2, [pc, #112]	@ (8002ac4 <HAL_TIM_PWM_Start_IT+0x220>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d00e      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a17      	ldr	r2, [pc, #92]	@ (8002ab8 <HAL_TIM_PWM_Start_IT+0x214>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d009      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a18      	ldr	r2, [pc, #96]	@ (8002ac8 <HAL_TIM_PWM_Start_IT+0x224>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d004      	beq.n	8002a74 <HAL_TIM_PWM_Start_IT+0x1d0>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a17      	ldr	r2, [pc, #92]	@ (8002acc <HAL_TIM_PWM_Start_IT+0x228>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d111      	bne.n	8002a98 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	2b06      	cmp	r3, #6
 8002a84:	d010      	beq.n	8002aa8 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 0201 	orr.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a96:	e007      	b.n	8002aa8 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f042 0201 	orr.w	r2, r2, #1
 8002aa6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40010000 	.word	0x40010000
 8002ab8:	40010400 	.word	0x40010400
 8002abc:	40000400 	.word	0x40000400
 8002ac0:	40000800 	.word	0x40000800
 8002ac4:	40000c00 	.word	0x40000c00
 8002ac8:	40014000 	.word	0x40014000
 8002acc:	40001800 	.word	0x40001800

08002ad0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d020      	beq.n	8002b34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f003 0302 	and.w	r3, r3, #2
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d01b      	beq.n	8002b34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f06f 0202 	mvn.w	r2, #2
 8002b04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f000 fa65 	bl	8002fea <HAL_TIM_IC_CaptureCallback>
 8002b20:	e005      	b.n	8002b2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fa57 	bl	8002fd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f7fe f98d 	bl	8000e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d020      	beq.n	8002b80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d01b      	beq.n	8002b80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f06f 0204 	mvn.w	r2, #4
 8002b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2202      	movs	r2, #2
 8002b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 fa3f 	bl	8002fea <HAL_TIM_IC_CaptureCallback>
 8002b6c:	e005      	b.n	8002b7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 fa31 	bl	8002fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7fe f967 	bl	8000e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d020      	beq.n	8002bcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d01b      	beq.n	8002bcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0208 	mvn.w	r2, #8
 8002b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2204      	movs	r2, #4
 8002ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fa19 	bl	8002fea <HAL_TIM_IC_CaptureCallback>
 8002bb8:	e005      	b.n	8002bc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fa0b 	bl	8002fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7fe f941 	bl	8000e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d020      	beq.n	8002c18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f003 0310 	and.w	r3, r3, #16
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d01b      	beq.n	8002c18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f06f 0210 	mvn.w	r2, #16
 8002be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2208      	movs	r2, #8
 8002bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f000 f9f3 	bl	8002fea <HAL_TIM_IC_CaptureCallback>
 8002c04:	e005      	b.n	8002c12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f9e5 	bl	8002fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7fe f91b 	bl	8000e48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00c      	beq.n	8002c3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d007      	beq.n	8002c3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f06f 0201 	mvn.w	r2, #1
 8002c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 f9c3 	bl	8002fc2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00c      	beq.n	8002c60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d007      	beq.n	8002c60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 fd76 	bl	800374c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00c      	beq.n	8002c84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d007      	beq.n	8002c84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f9bd 	bl	8002ffe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	f003 0320 	and.w	r3, r3, #32
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00c      	beq.n	8002ca8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d007      	beq.n	8002ca8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f06f 0220 	mvn.w	r2, #32
 8002ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 fd48 	bl	8003738 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d101      	bne.n	8002cce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	e0ae      	b.n	8002e2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b0c      	cmp	r3, #12
 8002cda:	f200 809f 	bhi.w	8002e1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002cde:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce4:	08002d19 	.word	0x08002d19
 8002ce8:	08002e1d 	.word	0x08002e1d
 8002cec:	08002e1d 	.word	0x08002e1d
 8002cf0:	08002e1d 	.word	0x08002e1d
 8002cf4:	08002d59 	.word	0x08002d59
 8002cf8:	08002e1d 	.word	0x08002e1d
 8002cfc:	08002e1d 	.word	0x08002e1d
 8002d00:	08002e1d 	.word	0x08002e1d
 8002d04:	08002d9b 	.word	0x08002d9b
 8002d08:	08002e1d 	.word	0x08002e1d
 8002d0c:	08002e1d 	.word	0x08002e1d
 8002d10:	08002e1d 	.word	0x08002e1d
 8002d14:	08002ddb 	.word	0x08002ddb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68b9      	ldr	r1, [r7, #8]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fa1e 	bl	8003160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699a      	ldr	r2, [r3, #24]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0208 	orr.w	r2, r2, #8
 8002d32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	699a      	ldr	r2, [r3, #24]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f022 0204 	bic.w	r2, r2, #4
 8002d42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6999      	ldr	r1, [r3, #24]
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	691a      	ldr	r2, [r3, #16]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	619a      	str	r2, [r3, #24]
      break;
 8002d56:	e064      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68b9      	ldr	r1, [r7, #8]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 fa6e 	bl	8003240 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	699a      	ldr	r2, [r3, #24]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	699a      	ldr	r2, [r3, #24]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6999      	ldr	r1, [r3, #24]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	021a      	lsls	r2, r3, #8
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	619a      	str	r2, [r3, #24]
      break;
 8002d98:	e043      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68b9      	ldr	r1, [r7, #8]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 fac3 	bl	800332c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0208 	orr.w	r2, r2, #8
 8002db4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	69da      	ldr	r2, [r3, #28]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f022 0204 	bic.w	r2, r2, #4
 8002dc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69d9      	ldr	r1, [r3, #28]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	61da      	str	r2, [r3, #28]
      break;
 8002dd8:	e023      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68b9      	ldr	r1, [r7, #8]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 fb17 	bl	8003414 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	69da      	ldr	r2, [r3, #28]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002df4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	69da      	ldr	r2, [r3, #28]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	69d9      	ldr	r1, [r3, #28]
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	021a      	lsls	r2, r3, #8
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	61da      	str	r2, [r3, #28]
      break;
 8002e1a:	e002      	b.n	8002e22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	75fb      	strb	r3, [r7, #23]
      break;
 8002e20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_TIM_ConfigClockSource+0x1c>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e0b4      	b.n	8002fba <HAL_TIM_ConfigClockSource+0x186>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e88:	d03e      	beq.n	8002f08 <HAL_TIM_ConfigClockSource+0xd4>
 8002e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e8e:	f200 8087 	bhi.w	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002e92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e96:	f000 8086 	beq.w	8002fa6 <HAL_TIM_ConfigClockSource+0x172>
 8002e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e9e:	d87f      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ea0:	2b70      	cmp	r3, #112	@ 0x70
 8002ea2:	d01a      	beq.n	8002eda <HAL_TIM_ConfigClockSource+0xa6>
 8002ea4:	2b70      	cmp	r3, #112	@ 0x70
 8002ea6:	d87b      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ea8:	2b60      	cmp	r3, #96	@ 0x60
 8002eaa:	d050      	beq.n	8002f4e <HAL_TIM_ConfigClockSource+0x11a>
 8002eac:	2b60      	cmp	r3, #96	@ 0x60
 8002eae:	d877      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb0:	2b50      	cmp	r3, #80	@ 0x50
 8002eb2:	d03c      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0xfa>
 8002eb4:	2b50      	cmp	r3, #80	@ 0x50
 8002eb6:	d873      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb8:	2b40      	cmp	r3, #64	@ 0x40
 8002eba:	d058      	beq.n	8002f6e <HAL_TIM_ConfigClockSource+0x13a>
 8002ebc:	2b40      	cmp	r3, #64	@ 0x40
 8002ebe:	d86f      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec0:	2b30      	cmp	r3, #48	@ 0x30
 8002ec2:	d064      	beq.n	8002f8e <HAL_TIM_ConfigClockSource+0x15a>
 8002ec4:	2b30      	cmp	r3, #48	@ 0x30
 8002ec6:	d86b      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec8:	2b20      	cmp	r3, #32
 8002eca:	d060      	beq.n	8002f8e <HAL_TIM_ConfigClockSource+0x15a>
 8002ecc:	2b20      	cmp	r3, #32
 8002ece:	d867      	bhi.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d05c      	beq.n	8002f8e <HAL_TIM_ConfigClockSource+0x15a>
 8002ed4:	2b10      	cmp	r3, #16
 8002ed6:	d05a      	beq.n	8002f8e <HAL_TIM_ConfigClockSource+0x15a>
 8002ed8:	e062      	b.n	8002fa0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002eea:	f000 fb63 	bl	80035b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002efc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	609a      	str	r2, [r3, #8]
      break;
 8002f06:	e04f      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f18:	f000 fb4c 	bl	80035b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f2a:	609a      	str	r2, [r3, #8]
      break;
 8002f2c:	e03c      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	f000 fac0 	bl	80034c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2150      	movs	r1, #80	@ 0x50
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 fb19 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 8002f4c:	e02c      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f000 fadf 	bl	800351e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2160      	movs	r1, #96	@ 0x60
 8002f66:	4618      	mov	r0, r3
 8002f68:	f000 fb09 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 8002f6c:	e01c      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	f000 faa0 	bl	80034c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2140      	movs	r1, #64	@ 0x40
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 faf9 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 8002f8c:	e00c      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4619      	mov	r1, r3
 8002f98:	4610      	mov	r0, r2
 8002f9a:	f000 faf0 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 8002f9e:	e003      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fa4:	e000      	b.n	8002fa8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002fa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
	...

08003014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a43      	ldr	r2, [pc, #268]	@ (8003134 <TIM_Base_SetConfig+0x120>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d013      	beq.n	8003054 <TIM_Base_SetConfig+0x40>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003032:	d00f      	beq.n	8003054 <TIM_Base_SetConfig+0x40>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a40      	ldr	r2, [pc, #256]	@ (8003138 <TIM_Base_SetConfig+0x124>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d00b      	beq.n	8003054 <TIM_Base_SetConfig+0x40>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a3f      	ldr	r2, [pc, #252]	@ (800313c <TIM_Base_SetConfig+0x128>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d007      	beq.n	8003054 <TIM_Base_SetConfig+0x40>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a3e      	ldr	r2, [pc, #248]	@ (8003140 <TIM_Base_SetConfig+0x12c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d003      	beq.n	8003054 <TIM_Base_SetConfig+0x40>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a3d      	ldr	r2, [pc, #244]	@ (8003144 <TIM_Base_SetConfig+0x130>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d108      	bne.n	8003066 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800305a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	4313      	orrs	r3, r2
 8003064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a32      	ldr	r2, [pc, #200]	@ (8003134 <TIM_Base_SetConfig+0x120>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d02b      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003074:	d027      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a2f      	ldr	r2, [pc, #188]	@ (8003138 <TIM_Base_SetConfig+0x124>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d023      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a2e      	ldr	r2, [pc, #184]	@ (800313c <TIM_Base_SetConfig+0x128>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d01f      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a2d      	ldr	r2, [pc, #180]	@ (8003140 <TIM_Base_SetConfig+0x12c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01b      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a2c      	ldr	r2, [pc, #176]	@ (8003144 <TIM_Base_SetConfig+0x130>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d017      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a2b      	ldr	r2, [pc, #172]	@ (8003148 <TIM_Base_SetConfig+0x134>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d013      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a2a      	ldr	r2, [pc, #168]	@ (800314c <TIM_Base_SetConfig+0x138>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d00f      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a29      	ldr	r2, [pc, #164]	@ (8003150 <TIM_Base_SetConfig+0x13c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d00b      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a28      	ldr	r2, [pc, #160]	@ (8003154 <TIM_Base_SetConfig+0x140>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d007      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a27      	ldr	r2, [pc, #156]	@ (8003158 <TIM_Base_SetConfig+0x144>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d003      	beq.n	80030c6 <TIM_Base_SetConfig+0xb2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a26      	ldr	r2, [pc, #152]	@ (800315c <TIM_Base_SetConfig+0x148>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d108      	bne.n	80030d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	689a      	ldr	r2, [r3, #8]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a0e      	ldr	r2, [pc, #56]	@ (8003134 <TIM_Base_SetConfig+0x120>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d003      	beq.n	8003106 <TIM_Base_SetConfig+0xf2>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a10      	ldr	r2, [pc, #64]	@ (8003144 <TIM_Base_SetConfig+0x130>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d103      	bne.n	800310e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	691a      	ldr	r2, [r3, #16]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f043 0204 	orr.w	r2, r3, #4
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	601a      	str	r2, [r3, #0]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40010000 	.word	0x40010000
 8003138:	40000400 	.word	0x40000400
 800313c:	40000800 	.word	0x40000800
 8003140:	40000c00 	.word	0x40000c00
 8003144:	40010400 	.word	0x40010400
 8003148:	40014000 	.word	0x40014000
 800314c:	40014400 	.word	0x40014400
 8003150:	40014800 	.word	0x40014800
 8003154:	40001800 	.word	0x40001800
 8003158:	40001c00 	.word	0x40001c00
 800315c:	40002000 	.word	0x40002000

08003160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003160:	b480      	push	{r7}
 8003162:	b087      	sub	sp, #28
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	f023 0201 	bic.w	r2, r3, #1
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800318e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0303 	bic.w	r3, r3, #3
 8003196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f023 0302 	bic.w	r3, r3, #2
 80031a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a20      	ldr	r2, [pc, #128]	@ (8003238 <TIM_OC1_SetConfig+0xd8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d003      	beq.n	80031c4 <TIM_OC1_SetConfig+0x64>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a1f      	ldr	r2, [pc, #124]	@ (800323c <TIM_OC1_SetConfig+0xdc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d10c      	bne.n	80031de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f023 0308 	bic.w	r3, r3, #8
 80031ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	f023 0304 	bic.w	r3, r3, #4
 80031dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a15      	ldr	r2, [pc, #84]	@ (8003238 <TIM_OC1_SetConfig+0xd8>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d003      	beq.n	80031ee <TIM_OC1_SetConfig+0x8e>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a14      	ldr	r2, [pc, #80]	@ (800323c <TIM_OC1_SetConfig+0xdc>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d111      	bne.n	8003212 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4313      	orrs	r3, r2
 8003206:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	621a      	str	r2, [r3, #32]
}
 800322c:	bf00      	nop
 800322e:	371c      	adds	r7, #28
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	40010000 	.word	0x40010000
 800323c:	40010400 	.word	0x40010400

08003240 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003240:	b480      	push	{r7}
 8003242:	b087      	sub	sp, #28
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a1b      	ldr	r3, [r3, #32]
 8003254:	f023 0210 	bic.w	r2, r3, #16
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800326e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003276:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	4313      	orrs	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	f023 0320 	bic.w	r3, r3, #32
 800328a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	4313      	orrs	r3, r2
 8003296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a22      	ldr	r2, [pc, #136]	@ (8003324 <TIM_OC2_SetConfig+0xe4>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d003      	beq.n	80032a8 <TIM_OC2_SetConfig+0x68>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a21      	ldr	r2, [pc, #132]	@ (8003328 <TIM_OC2_SetConfig+0xe8>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d10d      	bne.n	80032c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	697a      	ldr	r2, [r7, #20]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a17      	ldr	r2, [pc, #92]	@ (8003324 <TIM_OC2_SetConfig+0xe4>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d003      	beq.n	80032d4 <TIM_OC2_SetConfig+0x94>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a16      	ldr	r2, [pc, #88]	@ (8003328 <TIM_OC2_SetConfig+0xe8>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d113      	bne.n	80032fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68fa      	ldr	r2, [r7, #12]
 8003306:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	621a      	str	r2, [r3, #32]
}
 8003316:	bf00      	nop
 8003318:	371c      	adds	r7, #28
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	40010000 	.word	0x40010000
 8003328:	40010400 	.word	0x40010400

0800332c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0303 	bic.w	r3, r3, #3
 8003362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a21      	ldr	r2, [pc, #132]	@ (800340c <TIM_OC3_SetConfig+0xe0>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d003      	beq.n	8003392 <TIM_OC3_SetConfig+0x66>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a20      	ldr	r2, [pc, #128]	@ (8003410 <TIM_OC3_SetConfig+0xe4>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d10d      	bne.n	80033ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003398:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	021b      	lsls	r3, r3, #8
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a16      	ldr	r2, [pc, #88]	@ (800340c <TIM_OC3_SetConfig+0xe0>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d003      	beq.n	80033be <TIM_OC3_SetConfig+0x92>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a15      	ldr	r2, [pc, #84]	@ (8003410 <TIM_OC3_SetConfig+0xe4>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d113      	bne.n	80033e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80033c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	011b      	lsls	r3, r3, #4
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	621a      	str	r2, [r3, #32]
}
 8003400:	bf00      	nop
 8003402:	371c      	adds	r7, #28
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	40010000 	.word	0x40010000
 8003410:	40010400 	.word	0x40010400

08003414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003414:	b480      	push	{r7}
 8003416:	b087      	sub	sp, #28
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800344a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	021b      	lsls	r3, r3, #8
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	4313      	orrs	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800345e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	031b      	lsls	r3, r3, #12
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a12      	ldr	r2, [pc, #72]	@ (80034b8 <TIM_OC4_SetConfig+0xa4>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d003      	beq.n	800347c <TIM_OC4_SetConfig+0x68>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a11      	ldr	r2, [pc, #68]	@ (80034bc <TIM_OC4_SetConfig+0xa8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d109      	bne.n	8003490 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003482:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	019b      	lsls	r3, r3, #6
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	4313      	orrs	r3, r2
 800348e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	621a      	str	r2, [r3, #32]
}
 80034aa:	bf00      	nop
 80034ac:	371c      	adds	r7, #28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40010000 	.word	0x40010000
 80034bc:	40010400 	.word	0x40010400

080034c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	f023 0201 	bic.w	r2, r3, #1
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	f023 030a 	bic.w	r3, r3, #10
 80034fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4313      	orrs	r3, r2
 8003504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	621a      	str	r2, [r3, #32]
}
 8003512:	bf00      	nop
 8003514:	371c      	adds	r7, #28
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800351e:	b480      	push	{r7}
 8003520:	b087      	sub	sp, #28
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f023 0210 	bic.w	r2, r3, #16
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003548:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	031b      	lsls	r3, r3, #12
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800355a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	4313      	orrs	r3, r2
 8003564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	621a      	str	r2, [r3, #32]
}
 8003572:	bf00      	nop
 8003574:	371c      	adds	r7, #28
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800357e:	b480      	push	{r7}
 8003580:	b085      	sub	sp, #20
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
 8003586:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003594:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4313      	orrs	r3, r2
 800359c:	f043 0307 	orr.w	r3, r3, #7
 80035a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	609a      	str	r2, [r3, #8]
}
 80035a8:	bf00      	nop
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	021a      	lsls	r2, r3, #8
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	431a      	orrs	r2, r3
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	4313      	orrs	r3, r2
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	4313      	orrs	r3, r2
 80035e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	609a      	str	r2, [r3, #8]
}
 80035e8:	bf00      	nop
 80035ea:	371c      	adds	r7, #28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b087      	sub	sp, #28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	2201      	movs	r2, #1
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a1a      	ldr	r2, [r3, #32]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	43db      	mvns	r3, r3
 8003616:	401a      	ands	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a1a      	ldr	r2, [r3, #32]
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	f003 031f 	and.w	r3, r3, #31
 8003626:	6879      	ldr	r1, [r7, #4]
 8003628:	fa01 f303 	lsl.w	r3, r1, r3
 800362c:	431a      	orrs	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	621a      	str	r2, [r3, #32]
}
 8003632:	bf00      	nop
 8003634:	371c      	adds	r7, #28
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
	...

08003640 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003640:	b480      	push	{r7}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003654:	2302      	movs	r3, #2
 8003656:	e05a      	b.n	800370e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800367e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a21      	ldr	r2, [pc, #132]	@ (800371c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d022      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036a4:	d01d      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003720 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d018      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003724 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d013      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a1a      	ldr	r2, [pc, #104]	@ (8003728 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d00e      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a18      	ldr	r2, [pc, #96]	@ (800372c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d009      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a17      	ldr	r2, [pc, #92]	@ (8003730 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d004      	beq.n	80036e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a15      	ldr	r2, [pc, #84]	@ (8003734 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d10c      	bne.n	80036fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop
 800371c:	40010000 	.word	0x40010000
 8003720:	40000400 	.word	0x40000400
 8003724:	40000800 	.word	0x40000800
 8003728:	40000c00 	.word	0x40000c00
 800372c:	40010400 	.word	0x40010400
 8003730:	40014000 	.word	0x40014000
 8003734:	40001800 	.word	0x40001800

08003738 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <std>:
 8003760:	2300      	movs	r3, #0
 8003762:	b510      	push	{r4, lr}
 8003764:	4604      	mov	r4, r0
 8003766:	e9c0 3300 	strd	r3, r3, [r0]
 800376a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800376e:	6083      	str	r3, [r0, #8]
 8003770:	8181      	strh	r1, [r0, #12]
 8003772:	6643      	str	r3, [r0, #100]	@ 0x64
 8003774:	81c2      	strh	r2, [r0, #14]
 8003776:	6183      	str	r3, [r0, #24]
 8003778:	4619      	mov	r1, r3
 800377a:	2208      	movs	r2, #8
 800377c:	305c      	adds	r0, #92	@ 0x5c
 800377e:	f000 f921 	bl	80039c4 <memset>
 8003782:	4b0d      	ldr	r3, [pc, #52]	@ (80037b8 <std+0x58>)
 8003784:	6263      	str	r3, [r4, #36]	@ 0x24
 8003786:	4b0d      	ldr	r3, [pc, #52]	@ (80037bc <std+0x5c>)
 8003788:	62a3      	str	r3, [r4, #40]	@ 0x28
 800378a:	4b0d      	ldr	r3, [pc, #52]	@ (80037c0 <std+0x60>)
 800378c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800378e:	4b0d      	ldr	r3, [pc, #52]	@ (80037c4 <std+0x64>)
 8003790:	6323      	str	r3, [r4, #48]	@ 0x30
 8003792:	4b0d      	ldr	r3, [pc, #52]	@ (80037c8 <std+0x68>)
 8003794:	6224      	str	r4, [r4, #32]
 8003796:	429c      	cmp	r4, r3
 8003798:	d006      	beq.n	80037a8 <std+0x48>
 800379a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800379e:	4294      	cmp	r4, r2
 80037a0:	d002      	beq.n	80037a8 <std+0x48>
 80037a2:	33d0      	adds	r3, #208	@ 0xd0
 80037a4:	429c      	cmp	r4, r3
 80037a6:	d105      	bne.n	80037b4 <std+0x54>
 80037a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80037ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037b0:	f000 b93a 	b.w	8003a28 <__retarget_lock_init_recursive>
 80037b4:	bd10      	pop	{r4, pc}
 80037b6:	bf00      	nop
 80037b8:	0800427d 	.word	0x0800427d
 80037bc:	0800429f 	.word	0x0800429f
 80037c0:	080042d7 	.word	0x080042d7
 80037c4:	080042fb 	.word	0x080042fb
 80037c8:	20000108 	.word	0x20000108

080037cc <stdio_exit_handler>:
 80037cc:	4a02      	ldr	r2, [pc, #8]	@ (80037d8 <stdio_exit_handler+0xc>)
 80037ce:	4903      	ldr	r1, [pc, #12]	@ (80037dc <stdio_exit_handler+0x10>)
 80037d0:	4803      	ldr	r0, [pc, #12]	@ (80037e0 <stdio_exit_handler+0x14>)
 80037d2:	f000 b869 	b.w	80038a8 <_fwalk_sglue>
 80037d6:	bf00      	nop
 80037d8:	2000002c 	.word	0x2000002c
 80037dc:	08004215 	.word	0x08004215
 80037e0:	2000003c 	.word	0x2000003c

080037e4 <cleanup_stdio>:
 80037e4:	6841      	ldr	r1, [r0, #4]
 80037e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003818 <cleanup_stdio+0x34>)
 80037e8:	4299      	cmp	r1, r3
 80037ea:	b510      	push	{r4, lr}
 80037ec:	4604      	mov	r4, r0
 80037ee:	d001      	beq.n	80037f4 <cleanup_stdio+0x10>
 80037f0:	f000 fd10 	bl	8004214 <_fflush_r>
 80037f4:	68a1      	ldr	r1, [r4, #8]
 80037f6:	4b09      	ldr	r3, [pc, #36]	@ (800381c <cleanup_stdio+0x38>)
 80037f8:	4299      	cmp	r1, r3
 80037fa:	d002      	beq.n	8003802 <cleanup_stdio+0x1e>
 80037fc:	4620      	mov	r0, r4
 80037fe:	f000 fd09 	bl	8004214 <_fflush_r>
 8003802:	68e1      	ldr	r1, [r4, #12]
 8003804:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <cleanup_stdio+0x3c>)
 8003806:	4299      	cmp	r1, r3
 8003808:	d004      	beq.n	8003814 <cleanup_stdio+0x30>
 800380a:	4620      	mov	r0, r4
 800380c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003810:	f000 bd00 	b.w	8004214 <_fflush_r>
 8003814:	bd10      	pop	{r4, pc}
 8003816:	bf00      	nop
 8003818:	20000108 	.word	0x20000108
 800381c:	20000170 	.word	0x20000170
 8003820:	200001d8 	.word	0x200001d8

08003824 <global_stdio_init.part.0>:
 8003824:	b510      	push	{r4, lr}
 8003826:	4b0b      	ldr	r3, [pc, #44]	@ (8003854 <global_stdio_init.part.0+0x30>)
 8003828:	4c0b      	ldr	r4, [pc, #44]	@ (8003858 <global_stdio_init.part.0+0x34>)
 800382a:	4a0c      	ldr	r2, [pc, #48]	@ (800385c <global_stdio_init.part.0+0x38>)
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	4620      	mov	r0, r4
 8003830:	2200      	movs	r2, #0
 8003832:	2104      	movs	r1, #4
 8003834:	f7ff ff94 	bl	8003760 <std>
 8003838:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800383c:	2201      	movs	r2, #1
 800383e:	2109      	movs	r1, #9
 8003840:	f7ff ff8e 	bl	8003760 <std>
 8003844:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003848:	2202      	movs	r2, #2
 800384a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800384e:	2112      	movs	r1, #18
 8003850:	f7ff bf86 	b.w	8003760 <std>
 8003854:	20000240 	.word	0x20000240
 8003858:	20000108 	.word	0x20000108
 800385c:	080037cd 	.word	0x080037cd

08003860 <__sfp_lock_acquire>:
 8003860:	4801      	ldr	r0, [pc, #4]	@ (8003868 <__sfp_lock_acquire+0x8>)
 8003862:	f000 b8e2 	b.w	8003a2a <__retarget_lock_acquire_recursive>
 8003866:	bf00      	nop
 8003868:	20000245 	.word	0x20000245

0800386c <__sfp_lock_release>:
 800386c:	4801      	ldr	r0, [pc, #4]	@ (8003874 <__sfp_lock_release+0x8>)
 800386e:	f000 b8dd 	b.w	8003a2c <__retarget_lock_release_recursive>
 8003872:	bf00      	nop
 8003874:	20000245 	.word	0x20000245

08003878 <__sinit>:
 8003878:	b510      	push	{r4, lr}
 800387a:	4604      	mov	r4, r0
 800387c:	f7ff fff0 	bl	8003860 <__sfp_lock_acquire>
 8003880:	6a23      	ldr	r3, [r4, #32]
 8003882:	b11b      	cbz	r3, 800388c <__sinit+0x14>
 8003884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003888:	f7ff bff0 	b.w	800386c <__sfp_lock_release>
 800388c:	4b04      	ldr	r3, [pc, #16]	@ (80038a0 <__sinit+0x28>)
 800388e:	6223      	str	r3, [r4, #32]
 8003890:	4b04      	ldr	r3, [pc, #16]	@ (80038a4 <__sinit+0x2c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1f5      	bne.n	8003884 <__sinit+0xc>
 8003898:	f7ff ffc4 	bl	8003824 <global_stdio_init.part.0>
 800389c:	e7f2      	b.n	8003884 <__sinit+0xc>
 800389e:	bf00      	nop
 80038a0:	080037e5 	.word	0x080037e5
 80038a4:	20000240 	.word	0x20000240

080038a8 <_fwalk_sglue>:
 80038a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038ac:	4607      	mov	r7, r0
 80038ae:	4688      	mov	r8, r1
 80038b0:	4614      	mov	r4, r2
 80038b2:	2600      	movs	r6, #0
 80038b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80038b8:	f1b9 0901 	subs.w	r9, r9, #1
 80038bc:	d505      	bpl.n	80038ca <_fwalk_sglue+0x22>
 80038be:	6824      	ldr	r4, [r4, #0]
 80038c0:	2c00      	cmp	r4, #0
 80038c2:	d1f7      	bne.n	80038b4 <_fwalk_sglue+0xc>
 80038c4:	4630      	mov	r0, r6
 80038c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038ca:	89ab      	ldrh	r3, [r5, #12]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d907      	bls.n	80038e0 <_fwalk_sglue+0x38>
 80038d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80038d4:	3301      	adds	r3, #1
 80038d6:	d003      	beq.n	80038e0 <_fwalk_sglue+0x38>
 80038d8:	4629      	mov	r1, r5
 80038da:	4638      	mov	r0, r7
 80038dc:	47c0      	blx	r8
 80038de:	4306      	orrs	r6, r0
 80038e0:	3568      	adds	r5, #104	@ 0x68
 80038e2:	e7e9      	b.n	80038b8 <_fwalk_sglue+0x10>

080038e4 <iprintf>:
 80038e4:	b40f      	push	{r0, r1, r2, r3}
 80038e6:	b507      	push	{r0, r1, r2, lr}
 80038e8:	4906      	ldr	r1, [pc, #24]	@ (8003904 <iprintf+0x20>)
 80038ea:	ab04      	add	r3, sp, #16
 80038ec:	6808      	ldr	r0, [r1, #0]
 80038ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80038f2:	6881      	ldr	r1, [r0, #8]
 80038f4:	9301      	str	r3, [sp, #4]
 80038f6:	f000 f8c3 	bl	8003a80 <_vfiprintf_r>
 80038fa:	b003      	add	sp, #12
 80038fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003900:	b004      	add	sp, #16
 8003902:	4770      	bx	lr
 8003904:	20000038 	.word	0x20000038

08003908 <_puts_r>:
 8003908:	6a03      	ldr	r3, [r0, #32]
 800390a:	b570      	push	{r4, r5, r6, lr}
 800390c:	6884      	ldr	r4, [r0, #8]
 800390e:	4605      	mov	r5, r0
 8003910:	460e      	mov	r6, r1
 8003912:	b90b      	cbnz	r3, 8003918 <_puts_r+0x10>
 8003914:	f7ff ffb0 	bl	8003878 <__sinit>
 8003918:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800391a:	07db      	lsls	r3, r3, #31
 800391c:	d405      	bmi.n	800392a <_puts_r+0x22>
 800391e:	89a3      	ldrh	r3, [r4, #12]
 8003920:	0598      	lsls	r0, r3, #22
 8003922:	d402      	bmi.n	800392a <_puts_r+0x22>
 8003924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003926:	f000 f880 	bl	8003a2a <__retarget_lock_acquire_recursive>
 800392a:	89a3      	ldrh	r3, [r4, #12]
 800392c:	0719      	lsls	r1, r3, #28
 800392e:	d502      	bpl.n	8003936 <_puts_r+0x2e>
 8003930:	6923      	ldr	r3, [r4, #16]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d135      	bne.n	80039a2 <_puts_r+0x9a>
 8003936:	4621      	mov	r1, r4
 8003938:	4628      	mov	r0, r5
 800393a:	f000 fd21 	bl	8004380 <__swsetup_r>
 800393e:	b380      	cbz	r0, 80039a2 <_puts_r+0x9a>
 8003940:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003944:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003946:	07da      	lsls	r2, r3, #31
 8003948:	d405      	bmi.n	8003956 <_puts_r+0x4e>
 800394a:	89a3      	ldrh	r3, [r4, #12]
 800394c:	059b      	lsls	r3, r3, #22
 800394e:	d402      	bmi.n	8003956 <_puts_r+0x4e>
 8003950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003952:	f000 f86b 	bl	8003a2c <__retarget_lock_release_recursive>
 8003956:	4628      	mov	r0, r5
 8003958:	bd70      	pop	{r4, r5, r6, pc}
 800395a:	2b00      	cmp	r3, #0
 800395c:	da04      	bge.n	8003968 <_puts_r+0x60>
 800395e:	69a2      	ldr	r2, [r4, #24]
 8003960:	429a      	cmp	r2, r3
 8003962:	dc17      	bgt.n	8003994 <_puts_r+0x8c>
 8003964:	290a      	cmp	r1, #10
 8003966:	d015      	beq.n	8003994 <_puts_r+0x8c>
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	1c5a      	adds	r2, r3, #1
 800396c:	6022      	str	r2, [r4, #0]
 800396e:	7019      	strb	r1, [r3, #0]
 8003970:	68a3      	ldr	r3, [r4, #8]
 8003972:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003976:	3b01      	subs	r3, #1
 8003978:	60a3      	str	r3, [r4, #8]
 800397a:	2900      	cmp	r1, #0
 800397c:	d1ed      	bne.n	800395a <_puts_r+0x52>
 800397e:	2b00      	cmp	r3, #0
 8003980:	da11      	bge.n	80039a6 <_puts_r+0x9e>
 8003982:	4622      	mov	r2, r4
 8003984:	210a      	movs	r1, #10
 8003986:	4628      	mov	r0, r5
 8003988:	f000 fcbb 	bl	8004302 <__swbuf_r>
 800398c:	3001      	adds	r0, #1
 800398e:	d0d7      	beq.n	8003940 <_puts_r+0x38>
 8003990:	250a      	movs	r5, #10
 8003992:	e7d7      	b.n	8003944 <_puts_r+0x3c>
 8003994:	4622      	mov	r2, r4
 8003996:	4628      	mov	r0, r5
 8003998:	f000 fcb3 	bl	8004302 <__swbuf_r>
 800399c:	3001      	adds	r0, #1
 800399e:	d1e7      	bne.n	8003970 <_puts_r+0x68>
 80039a0:	e7ce      	b.n	8003940 <_puts_r+0x38>
 80039a2:	3e01      	subs	r6, #1
 80039a4:	e7e4      	b.n	8003970 <_puts_r+0x68>
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	1c5a      	adds	r2, r3, #1
 80039aa:	6022      	str	r2, [r4, #0]
 80039ac:	220a      	movs	r2, #10
 80039ae:	701a      	strb	r2, [r3, #0]
 80039b0:	e7ee      	b.n	8003990 <_puts_r+0x88>
	...

080039b4 <puts>:
 80039b4:	4b02      	ldr	r3, [pc, #8]	@ (80039c0 <puts+0xc>)
 80039b6:	4601      	mov	r1, r0
 80039b8:	6818      	ldr	r0, [r3, #0]
 80039ba:	f7ff bfa5 	b.w	8003908 <_puts_r>
 80039be:	bf00      	nop
 80039c0:	20000038 	.word	0x20000038

080039c4 <memset>:
 80039c4:	4402      	add	r2, r0
 80039c6:	4603      	mov	r3, r0
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d100      	bne.n	80039ce <memset+0xa>
 80039cc:	4770      	bx	lr
 80039ce:	f803 1b01 	strb.w	r1, [r3], #1
 80039d2:	e7f9      	b.n	80039c8 <memset+0x4>

080039d4 <__errno>:
 80039d4:	4b01      	ldr	r3, [pc, #4]	@ (80039dc <__errno+0x8>)
 80039d6:	6818      	ldr	r0, [r3, #0]
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	20000038 	.word	0x20000038

080039e0 <__libc_init_array>:
 80039e0:	b570      	push	{r4, r5, r6, lr}
 80039e2:	4d0d      	ldr	r5, [pc, #52]	@ (8003a18 <__libc_init_array+0x38>)
 80039e4:	4c0d      	ldr	r4, [pc, #52]	@ (8003a1c <__libc_init_array+0x3c>)
 80039e6:	1b64      	subs	r4, r4, r5
 80039e8:	10a4      	asrs	r4, r4, #2
 80039ea:	2600      	movs	r6, #0
 80039ec:	42a6      	cmp	r6, r4
 80039ee:	d109      	bne.n	8003a04 <__libc_init_array+0x24>
 80039f0:	4d0b      	ldr	r5, [pc, #44]	@ (8003a20 <__libc_init_array+0x40>)
 80039f2:	4c0c      	ldr	r4, [pc, #48]	@ (8003a24 <__libc_init_array+0x44>)
 80039f4:	f001 fe64 	bl	80056c0 <_init>
 80039f8:	1b64      	subs	r4, r4, r5
 80039fa:	10a4      	asrs	r4, r4, #2
 80039fc:	2600      	movs	r6, #0
 80039fe:	42a6      	cmp	r6, r4
 8003a00:	d105      	bne.n	8003a0e <__libc_init_array+0x2e>
 8003a02:	bd70      	pop	{r4, r5, r6, pc}
 8003a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a08:	4798      	blx	r3
 8003a0a:	3601      	adds	r6, #1
 8003a0c:	e7ee      	b.n	80039ec <__libc_init_array+0xc>
 8003a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a12:	4798      	blx	r3
 8003a14:	3601      	adds	r6, #1
 8003a16:	e7f2      	b.n	80039fe <__libc_init_array+0x1e>
 8003a18:	08005958 	.word	0x08005958
 8003a1c:	08005958 	.word	0x08005958
 8003a20:	08005958 	.word	0x08005958
 8003a24:	0800595c 	.word	0x0800595c

08003a28 <__retarget_lock_init_recursive>:
 8003a28:	4770      	bx	lr

08003a2a <__retarget_lock_acquire_recursive>:
 8003a2a:	4770      	bx	lr

08003a2c <__retarget_lock_release_recursive>:
 8003a2c:	4770      	bx	lr

08003a2e <__sfputc_r>:
 8003a2e:	6893      	ldr	r3, [r2, #8]
 8003a30:	3b01      	subs	r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	b410      	push	{r4}
 8003a36:	6093      	str	r3, [r2, #8]
 8003a38:	da08      	bge.n	8003a4c <__sfputc_r+0x1e>
 8003a3a:	6994      	ldr	r4, [r2, #24]
 8003a3c:	42a3      	cmp	r3, r4
 8003a3e:	db01      	blt.n	8003a44 <__sfputc_r+0x16>
 8003a40:	290a      	cmp	r1, #10
 8003a42:	d103      	bne.n	8003a4c <__sfputc_r+0x1e>
 8003a44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a48:	f000 bc5b 	b.w	8004302 <__swbuf_r>
 8003a4c:	6813      	ldr	r3, [r2, #0]
 8003a4e:	1c58      	adds	r0, r3, #1
 8003a50:	6010      	str	r0, [r2, #0]
 8003a52:	7019      	strb	r1, [r3, #0]
 8003a54:	4608      	mov	r0, r1
 8003a56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <__sfputs_r>:
 8003a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a5e:	4606      	mov	r6, r0
 8003a60:	460f      	mov	r7, r1
 8003a62:	4614      	mov	r4, r2
 8003a64:	18d5      	adds	r5, r2, r3
 8003a66:	42ac      	cmp	r4, r5
 8003a68:	d101      	bne.n	8003a6e <__sfputs_r+0x12>
 8003a6a:	2000      	movs	r0, #0
 8003a6c:	e007      	b.n	8003a7e <__sfputs_r+0x22>
 8003a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a72:	463a      	mov	r2, r7
 8003a74:	4630      	mov	r0, r6
 8003a76:	f7ff ffda 	bl	8003a2e <__sfputc_r>
 8003a7a:	1c43      	adds	r3, r0, #1
 8003a7c:	d1f3      	bne.n	8003a66 <__sfputs_r+0xa>
 8003a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a80 <_vfiprintf_r>:
 8003a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a84:	460d      	mov	r5, r1
 8003a86:	b09d      	sub	sp, #116	@ 0x74
 8003a88:	4614      	mov	r4, r2
 8003a8a:	4698      	mov	r8, r3
 8003a8c:	4606      	mov	r6, r0
 8003a8e:	b118      	cbz	r0, 8003a98 <_vfiprintf_r+0x18>
 8003a90:	6a03      	ldr	r3, [r0, #32]
 8003a92:	b90b      	cbnz	r3, 8003a98 <_vfiprintf_r+0x18>
 8003a94:	f7ff fef0 	bl	8003878 <__sinit>
 8003a98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a9a:	07d9      	lsls	r1, r3, #31
 8003a9c:	d405      	bmi.n	8003aaa <_vfiprintf_r+0x2a>
 8003a9e:	89ab      	ldrh	r3, [r5, #12]
 8003aa0:	059a      	lsls	r2, r3, #22
 8003aa2:	d402      	bmi.n	8003aaa <_vfiprintf_r+0x2a>
 8003aa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003aa6:	f7ff ffc0 	bl	8003a2a <__retarget_lock_acquire_recursive>
 8003aaa:	89ab      	ldrh	r3, [r5, #12]
 8003aac:	071b      	lsls	r3, r3, #28
 8003aae:	d501      	bpl.n	8003ab4 <_vfiprintf_r+0x34>
 8003ab0:	692b      	ldr	r3, [r5, #16]
 8003ab2:	b99b      	cbnz	r3, 8003adc <_vfiprintf_r+0x5c>
 8003ab4:	4629      	mov	r1, r5
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	f000 fc62 	bl	8004380 <__swsetup_r>
 8003abc:	b170      	cbz	r0, 8003adc <_vfiprintf_r+0x5c>
 8003abe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ac0:	07dc      	lsls	r4, r3, #31
 8003ac2:	d504      	bpl.n	8003ace <_vfiprintf_r+0x4e>
 8003ac4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ac8:	b01d      	add	sp, #116	@ 0x74
 8003aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ace:	89ab      	ldrh	r3, [r5, #12]
 8003ad0:	0598      	lsls	r0, r3, #22
 8003ad2:	d4f7      	bmi.n	8003ac4 <_vfiprintf_r+0x44>
 8003ad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003ad6:	f7ff ffa9 	bl	8003a2c <__retarget_lock_release_recursive>
 8003ada:	e7f3      	b.n	8003ac4 <_vfiprintf_r+0x44>
 8003adc:	2300      	movs	r3, #0
 8003ade:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ae0:	2320      	movs	r3, #32
 8003ae2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ae6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003aea:	2330      	movs	r3, #48	@ 0x30
 8003aec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003c9c <_vfiprintf_r+0x21c>
 8003af0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003af4:	f04f 0901 	mov.w	r9, #1
 8003af8:	4623      	mov	r3, r4
 8003afa:	469a      	mov	sl, r3
 8003afc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b00:	b10a      	cbz	r2, 8003b06 <_vfiprintf_r+0x86>
 8003b02:	2a25      	cmp	r2, #37	@ 0x25
 8003b04:	d1f9      	bne.n	8003afa <_vfiprintf_r+0x7a>
 8003b06:	ebba 0b04 	subs.w	fp, sl, r4
 8003b0a:	d00b      	beq.n	8003b24 <_vfiprintf_r+0xa4>
 8003b0c:	465b      	mov	r3, fp
 8003b0e:	4622      	mov	r2, r4
 8003b10:	4629      	mov	r1, r5
 8003b12:	4630      	mov	r0, r6
 8003b14:	f7ff ffa2 	bl	8003a5c <__sfputs_r>
 8003b18:	3001      	adds	r0, #1
 8003b1a:	f000 80a7 	beq.w	8003c6c <_vfiprintf_r+0x1ec>
 8003b1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b20:	445a      	add	r2, fp
 8003b22:	9209      	str	r2, [sp, #36]	@ 0x24
 8003b24:	f89a 3000 	ldrb.w	r3, [sl]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 809f 	beq.w	8003c6c <_vfiprintf_r+0x1ec>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b38:	f10a 0a01 	add.w	sl, sl, #1
 8003b3c:	9304      	str	r3, [sp, #16]
 8003b3e:	9307      	str	r3, [sp, #28]
 8003b40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b44:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b46:	4654      	mov	r4, sl
 8003b48:	2205      	movs	r2, #5
 8003b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b4e:	4853      	ldr	r0, [pc, #332]	@ (8003c9c <_vfiprintf_r+0x21c>)
 8003b50:	f7fc fb3e 	bl	80001d0 <memchr>
 8003b54:	9a04      	ldr	r2, [sp, #16]
 8003b56:	b9d8      	cbnz	r0, 8003b90 <_vfiprintf_r+0x110>
 8003b58:	06d1      	lsls	r1, r2, #27
 8003b5a:	bf44      	itt	mi
 8003b5c:	2320      	movmi	r3, #32
 8003b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b62:	0713      	lsls	r3, r2, #28
 8003b64:	bf44      	itt	mi
 8003b66:	232b      	movmi	r3, #43	@ 0x2b
 8003b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8003b70:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b72:	d015      	beq.n	8003ba0 <_vfiprintf_r+0x120>
 8003b74:	9a07      	ldr	r2, [sp, #28]
 8003b76:	4654      	mov	r4, sl
 8003b78:	2000      	movs	r0, #0
 8003b7a:	f04f 0c0a 	mov.w	ip, #10
 8003b7e:	4621      	mov	r1, r4
 8003b80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b84:	3b30      	subs	r3, #48	@ 0x30
 8003b86:	2b09      	cmp	r3, #9
 8003b88:	d94b      	bls.n	8003c22 <_vfiprintf_r+0x1a2>
 8003b8a:	b1b0      	cbz	r0, 8003bba <_vfiprintf_r+0x13a>
 8003b8c:	9207      	str	r2, [sp, #28]
 8003b8e:	e014      	b.n	8003bba <_vfiprintf_r+0x13a>
 8003b90:	eba0 0308 	sub.w	r3, r0, r8
 8003b94:	fa09 f303 	lsl.w	r3, r9, r3
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	9304      	str	r3, [sp, #16]
 8003b9c:	46a2      	mov	sl, r4
 8003b9e:	e7d2      	b.n	8003b46 <_vfiprintf_r+0xc6>
 8003ba0:	9b03      	ldr	r3, [sp, #12]
 8003ba2:	1d19      	adds	r1, r3, #4
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	9103      	str	r1, [sp, #12]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bfbb      	ittet	lt
 8003bac:	425b      	neglt	r3, r3
 8003bae:	f042 0202 	orrlt.w	r2, r2, #2
 8003bb2:	9307      	strge	r3, [sp, #28]
 8003bb4:	9307      	strlt	r3, [sp, #28]
 8003bb6:	bfb8      	it	lt
 8003bb8:	9204      	strlt	r2, [sp, #16]
 8003bba:	7823      	ldrb	r3, [r4, #0]
 8003bbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8003bbe:	d10a      	bne.n	8003bd6 <_vfiprintf_r+0x156>
 8003bc0:	7863      	ldrb	r3, [r4, #1]
 8003bc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bc4:	d132      	bne.n	8003c2c <_vfiprintf_r+0x1ac>
 8003bc6:	9b03      	ldr	r3, [sp, #12]
 8003bc8:	1d1a      	adds	r2, r3, #4
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	9203      	str	r2, [sp, #12]
 8003bce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bd2:	3402      	adds	r4, #2
 8003bd4:	9305      	str	r3, [sp, #20]
 8003bd6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003cac <_vfiprintf_r+0x22c>
 8003bda:	7821      	ldrb	r1, [r4, #0]
 8003bdc:	2203      	movs	r2, #3
 8003bde:	4650      	mov	r0, sl
 8003be0:	f7fc faf6 	bl	80001d0 <memchr>
 8003be4:	b138      	cbz	r0, 8003bf6 <_vfiprintf_r+0x176>
 8003be6:	9b04      	ldr	r3, [sp, #16]
 8003be8:	eba0 000a 	sub.w	r0, r0, sl
 8003bec:	2240      	movs	r2, #64	@ 0x40
 8003bee:	4082      	lsls	r2, r0
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	3401      	adds	r4, #1
 8003bf4:	9304      	str	r3, [sp, #16]
 8003bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bfa:	4829      	ldr	r0, [pc, #164]	@ (8003ca0 <_vfiprintf_r+0x220>)
 8003bfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003c00:	2206      	movs	r2, #6
 8003c02:	f7fc fae5 	bl	80001d0 <memchr>
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d03f      	beq.n	8003c8a <_vfiprintf_r+0x20a>
 8003c0a:	4b26      	ldr	r3, [pc, #152]	@ (8003ca4 <_vfiprintf_r+0x224>)
 8003c0c:	bb1b      	cbnz	r3, 8003c56 <_vfiprintf_r+0x1d6>
 8003c0e:	9b03      	ldr	r3, [sp, #12]
 8003c10:	3307      	adds	r3, #7
 8003c12:	f023 0307 	bic.w	r3, r3, #7
 8003c16:	3308      	adds	r3, #8
 8003c18:	9303      	str	r3, [sp, #12]
 8003c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c1c:	443b      	add	r3, r7
 8003c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c20:	e76a      	b.n	8003af8 <_vfiprintf_r+0x78>
 8003c22:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c26:	460c      	mov	r4, r1
 8003c28:	2001      	movs	r0, #1
 8003c2a:	e7a8      	b.n	8003b7e <_vfiprintf_r+0xfe>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	3401      	adds	r4, #1
 8003c30:	9305      	str	r3, [sp, #20]
 8003c32:	4619      	mov	r1, r3
 8003c34:	f04f 0c0a 	mov.w	ip, #10
 8003c38:	4620      	mov	r0, r4
 8003c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c3e:	3a30      	subs	r2, #48	@ 0x30
 8003c40:	2a09      	cmp	r2, #9
 8003c42:	d903      	bls.n	8003c4c <_vfiprintf_r+0x1cc>
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0c6      	beq.n	8003bd6 <_vfiprintf_r+0x156>
 8003c48:	9105      	str	r1, [sp, #20]
 8003c4a:	e7c4      	b.n	8003bd6 <_vfiprintf_r+0x156>
 8003c4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c50:	4604      	mov	r4, r0
 8003c52:	2301      	movs	r3, #1
 8003c54:	e7f0      	b.n	8003c38 <_vfiprintf_r+0x1b8>
 8003c56:	ab03      	add	r3, sp, #12
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	462a      	mov	r2, r5
 8003c5c:	4b12      	ldr	r3, [pc, #72]	@ (8003ca8 <_vfiprintf_r+0x228>)
 8003c5e:	a904      	add	r1, sp, #16
 8003c60:	4630      	mov	r0, r6
 8003c62:	f3af 8000 	nop.w
 8003c66:	4607      	mov	r7, r0
 8003c68:	1c78      	adds	r0, r7, #1
 8003c6a:	d1d6      	bne.n	8003c1a <_vfiprintf_r+0x19a>
 8003c6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c6e:	07d9      	lsls	r1, r3, #31
 8003c70:	d405      	bmi.n	8003c7e <_vfiprintf_r+0x1fe>
 8003c72:	89ab      	ldrh	r3, [r5, #12]
 8003c74:	059a      	lsls	r2, r3, #22
 8003c76:	d402      	bmi.n	8003c7e <_vfiprintf_r+0x1fe>
 8003c78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c7a:	f7ff fed7 	bl	8003a2c <__retarget_lock_release_recursive>
 8003c7e:	89ab      	ldrh	r3, [r5, #12]
 8003c80:	065b      	lsls	r3, r3, #25
 8003c82:	f53f af1f 	bmi.w	8003ac4 <_vfiprintf_r+0x44>
 8003c86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c88:	e71e      	b.n	8003ac8 <_vfiprintf_r+0x48>
 8003c8a:	ab03      	add	r3, sp, #12
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	462a      	mov	r2, r5
 8003c90:	4b05      	ldr	r3, [pc, #20]	@ (8003ca8 <_vfiprintf_r+0x228>)
 8003c92:	a904      	add	r1, sp, #16
 8003c94:	4630      	mov	r0, r6
 8003c96:	f000 f91b 	bl	8003ed0 <_printf_i>
 8003c9a:	e7e4      	b.n	8003c66 <_vfiprintf_r+0x1e6>
 8003c9c:	08005740 	.word	0x08005740
 8003ca0:	0800574a 	.word	0x0800574a
 8003ca4:	00000000 	.word	0x00000000
 8003ca8:	08003a5d 	.word	0x08003a5d
 8003cac:	08005746 	.word	0x08005746

08003cb0 <sbrk_aligned>:
 8003cb0:	b570      	push	{r4, r5, r6, lr}
 8003cb2:	4e0f      	ldr	r6, [pc, #60]	@ (8003cf0 <sbrk_aligned+0x40>)
 8003cb4:	460c      	mov	r4, r1
 8003cb6:	6831      	ldr	r1, [r6, #0]
 8003cb8:	4605      	mov	r5, r0
 8003cba:	b911      	cbnz	r1, 8003cc2 <sbrk_aligned+0x12>
 8003cbc:	f000 fc4c 	bl	8004558 <_sbrk_r>
 8003cc0:	6030      	str	r0, [r6, #0]
 8003cc2:	4621      	mov	r1, r4
 8003cc4:	4628      	mov	r0, r5
 8003cc6:	f000 fc47 	bl	8004558 <_sbrk_r>
 8003cca:	1c43      	adds	r3, r0, #1
 8003ccc:	d103      	bne.n	8003cd6 <sbrk_aligned+0x26>
 8003cce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003cd2:	4620      	mov	r0, r4
 8003cd4:	bd70      	pop	{r4, r5, r6, pc}
 8003cd6:	1cc4      	adds	r4, r0, #3
 8003cd8:	f024 0403 	bic.w	r4, r4, #3
 8003cdc:	42a0      	cmp	r0, r4
 8003cde:	d0f8      	beq.n	8003cd2 <sbrk_aligned+0x22>
 8003ce0:	1a21      	subs	r1, r4, r0
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	f000 fc38 	bl	8004558 <_sbrk_r>
 8003ce8:	3001      	adds	r0, #1
 8003cea:	d1f2      	bne.n	8003cd2 <sbrk_aligned+0x22>
 8003cec:	e7ef      	b.n	8003cce <sbrk_aligned+0x1e>
 8003cee:	bf00      	nop
 8003cf0:	20000248 	.word	0x20000248

08003cf4 <_malloc_r>:
 8003cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cf8:	1ccd      	adds	r5, r1, #3
 8003cfa:	f025 0503 	bic.w	r5, r5, #3
 8003cfe:	3508      	adds	r5, #8
 8003d00:	2d0c      	cmp	r5, #12
 8003d02:	bf38      	it	cc
 8003d04:	250c      	movcc	r5, #12
 8003d06:	2d00      	cmp	r5, #0
 8003d08:	4606      	mov	r6, r0
 8003d0a:	db01      	blt.n	8003d10 <_malloc_r+0x1c>
 8003d0c:	42a9      	cmp	r1, r5
 8003d0e:	d904      	bls.n	8003d1a <_malloc_r+0x26>
 8003d10:	230c      	movs	r3, #12
 8003d12:	6033      	str	r3, [r6, #0]
 8003d14:	2000      	movs	r0, #0
 8003d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003df0 <_malloc_r+0xfc>
 8003d1e:	f000 faa1 	bl	8004264 <__malloc_lock>
 8003d22:	f8d8 3000 	ldr.w	r3, [r8]
 8003d26:	461c      	mov	r4, r3
 8003d28:	bb44      	cbnz	r4, 8003d7c <_malloc_r+0x88>
 8003d2a:	4629      	mov	r1, r5
 8003d2c:	4630      	mov	r0, r6
 8003d2e:	f7ff ffbf 	bl	8003cb0 <sbrk_aligned>
 8003d32:	1c43      	adds	r3, r0, #1
 8003d34:	4604      	mov	r4, r0
 8003d36:	d158      	bne.n	8003dea <_malloc_r+0xf6>
 8003d38:	f8d8 4000 	ldr.w	r4, [r8]
 8003d3c:	4627      	mov	r7, r4
 8003d3e:	2f00      	cmp	r7, #0
 8003d40:	d143      	bne.n	8003dca <_malloc_r+0xd6>
 8003d42:	2c00      	cmp	r4, #0
 8003d44:	d04b      	beq.n	8003dde <_malloc_r+0xea>
 8003d46:	6823      	ldr	r3, [r4, #0]
 8003d48:	4639      	mov	r1, r7
 8003d4a:	4630      	mov	r0, r6
 8003d4c:	eb04 0903 	add.w	r9, r4, r3
 8003d50:	f000 fc02 	bl	8004558 <_sbrk_r>
 8003d54:	4581      	cmp	r9, r0
 8003d56:	d142      	bne.n	8003dde <_malloc_r+0xea>
 8003d58:	6821      	ldr	r1, [r4, #0]
 8003d5a:	1a6d      	subs	r5, r5, r1
 8003d5c:	4629      	mov	r1, r5
 8003d5e:	4630      	mov	r0, r6
 8003d60:	f7ff ffa6 	bl	8003cb0 <sbrk_aligned>
 8003d64:	3001      	adds	r0, #1
 8003d66:	d03a      	beq.n	8003dde <_malloc_r+0xea>
 8003d68:	6823      	ldr	r3, [r4, #0]
 8003d6a:	442b      	add	r3, r5
 8003d6c:	6023      	str	r3, [r4, #0]
 8003d6e:	f8d8 3000 	ldr.w	r3, [r8]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	bb62      	cbnz	r2, 8003dd0 <_malloc_r+0xdc>
 8003d76:	f8c8 7000 	str.w	r7, [r8]
 8003d7a:	e00f      	b.n	8003d9c <_malloc_r+0xa8>
 8003d7c:	6822      	ldr	r2, [r4, #0]
 8003d7e:	1b52      	subs	r2, r2, r5
 8003d80:	d420      	bmi.n	8003dc4 <_malloc_r+0xd0>
 8003d82:	2a0b      	cmp	r2, #11
 8003d84:	d917      	bls.n	8003db6 <_malloc_r+0xc2>
 8003d86:	1961      	adds	r1, r4, r5
 8003d88:	42a3      	cmp	r3, r4
 8003d8a:	6025      	str	r5, [r4, #0]
 8003d8c:	bf18      	it	ne
 8003d8e:	6059      	strne	r1, [r3, #4]
 8003d90:	6863      	ldr	r3, [r4, #4]
 8003d92:	bf08      	it	eq
 8003d94:	f8c8 1000 	streq.w	r1, [r8]
 8003d98:	5162      	str	r2, [r4, r5]
 8003d9a:	604b      	str	r3, [r1, #4]
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	f000 fa67 	bl	8004270 <__malloc_unlock>
 8003da2:	f104 000b 	add.w	r0, r4, #11
 8003da6:	1d23      	adds	r3, r4, #4
 8003da8:	f020 0007 	bic.w	r0, r0, #7
 8003dac:	1ac2      	subs	r2, r0, r3
 8003dae:	bf1c      	itt	ne
 8003db0:	1a1b      	subne	r3, r3, r0
 8003db2:	50a3      	strne	r3, [r4, r2]
 8003db4:	e7af      	b.n	8003d16 <_malloc_r+0x22>
 8003db6:	6862      	ldr	r2, [r4, #4]
 8003db8:	42a3      	cmp	r3, r4
 8003dba:	bf0c      	ite	eq
 8003dbc:	f8c8 2000 	streq.w	r2, [r8]
 8003dc0:	605a      	strne	r2, [r3, #4]
 8003dc2:	e7eb      	b.n	8003d9c <_malloc_r+0xa8>
 8003dc4:	4623      	mov	r3, r4
 8003dc6:	6864      	ldr	r4, [r4, #4]
 8003dc8:	e7ae      	b.n	8003d28 <_malloc_r+0x34>
 8003dca:	463c      	mov	r4, r7
 8003dcc:	687f      	ldr	r7, [r7, #4]
 8003dce:	e7b6      	b.n	8003d3e <_malloc_r+0x4a>
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	42a3      	cmp	r3, r4
 8003dd6:	d1fb      	bne.n	8003dd0 <_malloc_r+0xdc>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	6053      	str	r3, [r2, #4]
 8003ddc:	e7de      	b.n	8003d9c <_malloc_r+0xa8>
 8003dde:	230c      	movs	r3, #12
 8003de0:	6033      	str	r3, [r6, #0]
 8003de2:	4630      	mov	r0, r6
 8003de4:	f000 fa44 	bl	8004270 <__malloc_unlock>
 8003de8:	e794      	b.n	8003d14 <_malloc_r+0x20>
 8003dea:	6005      	str	r5, [r0, #0]
 8003dec:	e7d6      	b.n	8003d9c <_malloc_r+0xa8>
 8003dee:	bf00      	nop
 8003df0:	2000024c 	.word	0x2000024c

08003df4 <_printf_common>:
 8003df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003df8:	4616      	mov	r6, r2
 8003dfa:	4698      	mov	r8, r3
 8003dfc:	688a      	ldr	r2, [r1, #8]
 8003dfe:	690b      	ldr	r3, [r1, #16]
 8003e00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e04:	4293      	cmp	r3, r2
 8003e06:	bfb8      	it	lt
 8003e08:	4613      	movlt	r3, r2
 8003e0a:	6033      	str	r3, [r6, #0]
 8003e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e10:	4607      	mov	r7, r0
 8003e12:	460c      	mov	r4, r1
 8003e14:	b10a      	cbz	r2, 8003e1a <_printf_common+0x26>
 8003e16:	3301      	adds	r3, #1
 8003e18:	6033      	str	r3, [r6, #0]
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	0699      	lsls	r1, r3, #26
 8003e1e:	bf42      	ittt	mi
 8003e20:	6833      	ldrmi	r3, [r6, #0]
 8003e22:	3302      	addmi	r3, #2
 8003e24:	6033      	strmi	r3, [r6, #0]
 8003e26:	6825      	ldr	r5, [r4, #0]
 8003e28:	f015 0506 	ands.w	r5, r5, #6
 8003e2c:	d106      	bne.n	8003e3c <_printf_common+0x48>
 8003e2e:	f104 0a19 	add.w	sl, r4, #25
 8003e32:	68e3      	ldr	r3, [r4, #12]
 8003e34:	6832      	ldr	r2, [r6, #0]
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	42ab      	cmp	r3, r5
 8003e3a:	dc26      	bgt.n	8003e8a <_printf_common+0x96>
 8003e3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e40:	6822      	ldr	r2, [r4, #0]
 8003e42:	3b00      	subs	r3, #0
 8003e44:	bf18      	it	ne
 8003e46:	2301      	movne	r3, #1
 8003e48:	0692      	lsls	r2, r2, #26
 8003e4a:	d42b      	bmi.n	8003ea4 <_printf_common+0xb0>
 8003e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e50:	4641      	mov	r1, r8
 8003e52:	4638      	mov	r0, r7
 8003e54:	47c8      	blx	r9
 8003e56:	3001      	adds	r0, #1
 8003e58:	d01e      	beq.n	8003e98 <_printf_common+0xa4>
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	6922      	ldr	r2, [r4, #16]
 8003e5e:	f003 0306 	and.w	r3, r3, #6
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	bf02      	ittt	eq
 8003e66:	68e5      	ldreq	r5, [r4, #12]
 8003e68:	6833      	ldreq	r3, [r6, #0]
 8003e6a:	1aed      	subeq	r5, r5, r3
 8003e6c:	68a3      	ldr	r3, [r4, #8]
 8003e6e:	bf0c      	ite	eq
 8003e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e74:	2500      	movne	r5, #0
 8003e76:	4293      	cmp	r3, r2
 8003e78:	bfc4      	itt	gt
 8003e7a:	1a9b      	subgt	r3, r3, r2
 8003e7c:	18ed      	addgt	r5, r5, r3
 8003e7e:	2600      	movs	r6, #0
 8003e80:	341a      	adds	r4, #26
 8003e82:	42b5      	cmp	r5, r6
 8003e84:	d11a      	bne.n	8003ebc <_printf_common+0xc8>
 8003e86:	2000      	movs	r0, #0
 8003e88:	e008      	b.n	8003e9c <_printf_common+0xa8>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4652      	mov	r2, sl
 8003e8e:	4641      	mov	r1, r8
 8003e90:	4638      	mov	r0, r7
 8003e92:	47c8      	blx	r9
 8003e94:	3001      	adds	r0, #1
 8003e96:	d103      	bne.n	8003ea0 <_printf_common+0xac>
 8003e98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ea0:	3501      	adds	r5, #1
 8003ea2:	e7c6      	b.n	8003e32 <_printf_common+0x3e>
 8003ea4:	18e1      	adds	r1, r4, r3
 8003ea6:	1c5a      	adds	r2, r3, #1
 8003ea8:	2030      	movs	r0, #48	@ 0x30
 8003eaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003eae:	4422      	add	r2, r4
 8003eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003eb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003eb8:	3302      	adds	r3, #2
 8003eba:	e7c7      	b.n	8003e4c <_printf_common+0x58>
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	4622      	mov	r2, r4
 8003ec0:	4641      	mov	r1, r8
 8003ec2:	4638      	mov	r0, r7
 8003ec4:	47c8      	blx	r9
 8003ec6:	3001      	adds	r0, #1
 8003ec8:	d0e6      	beq.n	8003e98 <_printf_common+0xa4>
 8003eca:	3601      	adds	r6, #1
 8003ecc:	e7d9      	b.n	8003e82 <_printf_common+0x8e>
	...

08003ed0 <_printf_i>:
 8003ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ed4:	7e0f      	ldrb	r7, [r1, #24]
 8003ed6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ed8:	2f78      	cmp	r7, #120	@ 0x78
 8003eda:	4691      	mov	r9, r2
 8003edc:	4680      	mov	r8, r0
 8003ede:	460c      	mov	r4, r1
 8003ee0:	469a      	mov	sl, r3
 8003ee2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ee6:	d807      	bhi.n	8003ef8 <_printf_i+0x28>
 8003ee8:	2f62      	cmp	r7, #98	@ 0x62
 8003eea:	d80a      	bhi.n	8003f02 <_printf_i+0x32>
 8003eec:	2f00      	cmp	r7, #0
 8003eee:	f000 80d1 	beq.w	8004094 <_printf_i+0x1c4>
 8003ef2:	2f58      	cmp	r7, #88	@ 0x58
 8003ef4:	f000 80b8 	beq.w	8004068 <_printf_i+0x198>
 8003ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003efc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f00:	e03a      	b.n	8003f78 <_printf_i+0xa8>
 8003f02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f06:	2b15      	cmp	r3, #21
 8003f08:	d8f6      	bhi.n	8003ef8 <_printf_i+0x28>
 8003f0a:	a101      	add	r1, pc, #4	@ (adr r1, 8003f10 <_printf_i+0x40>)
 8003f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f10:	08003f69 	.word	0x08003f69
 8003f14:	08003f7d 	.word	0x08003f7d
 8003f18:	08003ef9 	.word	0x08003ef9
 8003f1c:	08003ef9 	.word	0x08003ef9
 8003f20:	08003ef9 	.word	0x08003ef9
 8003f24:	08003ef9 	.word	0x08003ef9
 8003f28:	08003f7d 	.word	0x08003f7d
 8003f2c:	08003ef9 	.word	0x08003ef9
 8003f30:	08003ef9 	.word	0x08003ef9
 8003f34:	08003ef9 	.word	0x08003ef9
 8003f38:	08003ef9 	.word	0x08003ef9
 8003f3c:	0800407b 	.word	0x0800407b
 8003f40:	08003fa7 	.word	0x08003fa7
 8003f44:	08004035 	.word	0x08004035
 8003f48:	08003ef9 	.word	0x08003ef9
 8003f4c:	08003ef9 	.word	0x08003ef9
 8003f50:	0800409d 	.word	0x0800409d
 8003f54:	08003ef9 	.word	0x08003ef9
 8003f58:	08003fa7 	.word	0x08003fa7
 8003f5c:	08003ef9 	.word	0x08003ef9
 8003f60:	08003ef9 	.word	0x08003ef9
 8003f64:	0800403d 	.word	0x0800403d
 8003f68:	6833      	ldr	r3, [r6, #0]
 8003f6a:	1d1a      	adds	r2, r3, #4
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6032      	str	r2, [r6, #0]
 8003f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e09c      	b.n	80040b6 <_printf_i+0x1e6>
 8003f7c:	6833      	ldr	r3, [r6, #0]
 8003f7e:	6820      	ldr	r0, [r4, #0]
 8003f80:	1d19      	adds	r1, r3, #4
 8003f82:	6031      	str	r1, [r6, #0]
 8003f84:	0606      	lsls	r6, r0, #24
 8003f86:	d501      	bpl.n	8003f8c <_printf_i+0xbc>
 8003f88:	681d      	ldr	r5, [r3, #0]
 8003f8a:	e003      	b.n	8003f94 <_printf_i+0xc4>
 8003f8c:	0645      	lsls	r5, r0, #25
 8003f8e:	d5fb      	bpl.n	8003f88 <_printf_i+0xb8>
 8003f90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f94:	2d00      	cmp	r5, #0
 8003f96:	da03      	bge.n	8003fa0 <_printf_i+0xd0>
 8003f98:	232d      	movs	r3, #45	@ 0x2d
 8003f9a:	426d      	negs	r5, r5
 8003f9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fa0:	4858      	ldr	r0, [pc, #352]	@ (8004104 <_printf_i+0x234>)
 8003fa2:	230a      	movs	r3, #10
 8003fa4:	e011      	b.n	8003fca <_printf_i+0xfa>
 8003fa6:	6821      	ldr	r1, [r4, #0]
 8003fa8:	6833      	ldr	r3, [r6, #0]
 8003faa:	0608      	lsls	r0, r1, #24
 8003fac:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fb0:	d402      	bmi.n	8003fb8 <_printf_i+0xe8>
 8003fb2:	0649      	lsls	r1, r1, #25
 8003fb4:	bf48      	it	mi
 8003fb6:	b2ad      	uxthmi	r5, r5
 8003fb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fba:	4852      	ldr	r0, [pc, #328]	@ (8004104 <_printf_i+0x234>)
 8003fbc:	6033      	str	r3, [r6, #0]
 8003fbe:	bf14      	ite	ne
 8003fc0:	230a      	movne	r3, #10
 8003fc2:	2308      	moveq	r3, #8
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fca:	6866      	ldr	r6, [r4, #4]
 8003fcc:	60a6      	str	r6, [r4, #8]
 8003fce:	2e00      	cmp	r6, #0
 8003fd0:	db05      	blt.n	8003fde <_printf_i+0x10e>
 8003fd2:	6821      	ldr	r1, [r4, #0]
 8003fd4:	432e      	orrs	r6, r5
 8003fd6:	f021 0104 	bic.w	r1, r1, #4
 8003fda:	6021      	str	r1, [r4, #0]
 8003fdc:	d04b      	beq.n	8004076 <_printf_i+0x1a6>
 8003fde:	4616      	mov	r6, r2
 8003fe0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fe4:	fb03 5711 	mls	r7, r3, r1, r5
 8003fe8:	5dc7      	ldrb	r7, [r0, r7]
 8003fea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fee:	462f      	mov	r7, r5
 8003ff0:	42bb      	cmp	r3, r7
 8003ff2:	460d      	mov	r5, r1
 8003ff4:	d9f4      	bls.n	8003fe0 <_printf_i+0x110>
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	d10b      	bne.n	8004012 <_printf_i+0x142>
 8003ffa:	6823      	ldr	r3, [r4, #0]
 8003ffc:	07df      	lsls	r7, r3, #31
 8003ffe:	d508      	bpl.n	8004012 <_printf_i+0x142>
 8004000:	6923      	ldr	r3, [r4, #16]
 8004002:	6861      	ldr	r1, [r4, #4]
 8004004:	4299      	cmp	r1, r3
 8004006:	bfde      	ittt	le
 8004008:	2330      	movle	r3, #48	@ 0x30
 800400a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800400e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004012:	1b92      	subs	r2, r2, r6
 8004014:	6122      	str	r2, [r4, #16]
 8004016:	f8cd a000 	str.w	sl, [sp]
 800401a:	464b      	mov	r3, r9
 800401c:	aa03      	add	r2, sp, #12
 800401e:	4621      	mov	r1, r4
 8004020:	4640      	mov	r0, r8
 8004022:	f7ff fee7 	bl	8003df4 <_printf_common>
 8004026:	3001      	adds	r0, #1
 8004028:	d14a      	bne.n	80040c0 <_printf_i+0x1f0>
 800402a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800402e:	b004      	add	sp, #16
 8004030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004034:	6823      	ldr	r3, [r4, #0]
 8004036:	f043 0320 	orr.w	r3, r3, #32
 800403a:	6023      	str	r3, [r4, #0]
 800403c:	4832      	ldr	r0, [pc, #200]	@ (8004108 <_printf_i+0x238>)
 800403e:	2778      	movs	r7, #120	@ 0x78
 8004040:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004044:	6823      	ldr	r3, [r4, #0]
 8004046:	6831      	ldr	r1, [r6, #0]
 8004048:	061f      	lsls	r7, r3, #24
 800404a:	f851 5b04 	ldr.w	r5, [r1], #4
 800404e:	d402      	bmi.n	8004056 <_printf_i+0x186>
 8004050:	065f      	lsls	r7, r3, #25
 8004052:	bf48      	it	mi
 8004054:	b2ad      	uxthmi	r5, r5
 8004056:	6031      	str	r1, [r6, #0]
 8004058:	07d9      	lsls	r1, r3, #31
 800405a:	bf44      	itt	mi
 800405c:	f043 0320 	orrmi.w	r3, r3, #32
 8004060:	6023      	strmi	r3, [r4, #0]
 8004062:	b11d      	cbz	r5, 800406c <_printf_i+0x19c>
 8004064:	2310      	movs	r3, #16
 8004066:	e7ad      	b.n	8003fc4 <_printf_i+0xf4>
 8004068:	4826      	ldr	r0, [pc, #152]	@ (8004104 <_printf_i+0x234>)
 800406a:	e7e9      	b.n	8004040 <_printf_i+0x170>
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	f023 0320 	bic.w	r3, r3, #32
 8004072:	6023      	str	r3, [r4, #0]
 8004074:	e7f6      	b.n	8004064 <_printf_i+0x194>
 8004076:	4616      	mov	r6, r2
 8004078:	e7bd      	b.n	8003ff6 <_printf_i+0x126>
 800407a:	6833      	ldr	r3, [r6, #0]
 800407c:	6825      	ldr	r5, [r4, #0]
 800407e:	6961      	ldr	r1, [r4, #20]
 8004080:	1d18      	adds	r0, r3, #4
 8004082:	6030      	str	r0, [r6, #0]
 8004084:	062e      	lsls	r6, r5, #24
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	d501      	bpl.n	800408e <_printf_i+0x1be>
 800408a:	6019      	str	r1, [r3, #0]
 800408c:	e002      	b.n	8004094 <_printf_i+0x1c4>
 800408e:	0668      	lsls	r0, r5, #25
 8004090:	d5fb      	bpl.n	800408a <_printf_i+0x1ba>
 8004092:	8019      	strh	r1, [r3, #0]
 8004094:	2300      	movs	r3, #0
 8004096:	6123      	str	r3, [r4, #16]
 8004098:	4616      	mov	r6, r2
 800409a:	e7bc      	b.n	8004016 <_printf_i+0x146>
 800409c:	6833      	ldr	r3, [r6, #0]
 800409e:	1d1a      	adds	r2, r3, #4
 80040a0:	6032      	str	r2, [r6, #0]
 80040a2:	681e      	ldr	r6, [r3, #0]
 80040a4:	6862      	ldr	r2, [r4, #4]
 80040a6:	2100      	movs	r1, #0
 80040a8:	4630      	mov	r0, r6
 80040aa:	f7fc f891 	bl	80001d0 <memchr>
 80040ae:	b108      	cbz	r0, 80040b4 <_printf_i+0x1e4>
 80040b0:	1b80      	subs	r0, r0, r6
 80040b2:	6060      	str	r0, [r4, #4]
 80040b4:	6863      	ldr	r3, [r4, #4]
 80040b6:	6123      	str	r3, [r4, #16]
 80040b8:	2300      	movs	r3, #0
 80040ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040be:	e7aa      	b.n	8004016 <_printf_i+0x146>
 80040c0:	6923      	ldr	r3, [r4, #16]
 80040c2:	4632      	mov	r2, r6
 80040c4:	4649      	mov	r1, r9
 80040c6:	4640      	mov	r0, r8
 80040c8:	47d0      	blx	sl
 80040ca:	3001      	adds	r0, #1
 80040cc:	d0ad      	beq.n	800402a <_printf_i+0x15a>
 80040ce:	6823      	ldr	r3, [r4, #0]
 80040d0:	079b      	lsls	r3, r3, #30
 80040d2:	d413      	bmi.n	80040fc <_printf_i+0x22c>
 80040d4:	68e0      	ldr	r0, [r4, #12]
 80040d6:	9b03      	ldr	r3, [sp, #12]
 80040d8:	4298      	cmp	r0, r3
 80040da:	bfb8      	it	lt
 80040dc:	4618      	movlt	r0, r3
 80040de:	e7a6      	b.n	800402e <_printf_i+0x15e>
 80040e0:	2301      	movs	r3, #1
 80040e2:	4632      	mov	r2, r6
 80040e4:	4649      	mov	r1, r9
 80040e6:	4640      	mov	r0, r8
 80040e8:	47d0      	blx	sl
 80040ea:	3001      	adds	r0, #1
 80040ec:	d09d      	beq.n	800402a <_printf_i+0x15a>
 80040ee:	3501      	adds	r5, #1
 80040f0:	68e3      	ldr	r3, [r4, #12]
 80040f2:	9903      	ldr	r1, [sp, #12]
 80040f4:	1a5b      	subs	r3, r3, r1
 80040f6:	42ab      	cmp	r3, r5
 80040f8:	dcf2      	bgt.n	80040e0 <_printf_i+0x210>
 80040fa:	e7eb      	b.n	80040d4 <_printf_i+0x204>
 80040fc:	2500      	movs	r5, #0
 80040fe:	f104 0619 	add.w	r6, r4, #25
 8004102:	e7f5      	b.n	80040f0 <_printf_i+0x220>
 8004104:	08005751 	.word	0x08005751
 8004108:	08005762 	.word	0x08005762

0800410c <__sflush_r>:
 800410c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004114:	0716      	lsls	r6, r2, #28
 8004116:	4605      	mov	r5, r0
 8004118:	460c      	mov	r4, r1
 800411a:	d454      	bmi.n	80041c6 <__sflush_r+0xba>
 800411c:	684b      	ldr	r3, [r1, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	dc02      	bgt.n	8004128 <__sflush_r+0x1c>
 8004122:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004124:	2b00      	cmp	r3, #0
 8004126:	dd48      	ble.n	80041ba <__sflush_r+0xae>
 8004128:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800412a:	2e00      	cmp	r6, #0
 800412c:	d045      	beq.n	80041ba <__sflush_r+0xae>
 800412e:	2300      	movs	r3, #0
 8004130:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004134:	682f      	ldr	r7, [r5, #0]
 8004136:	6a21      	ldr	r1, [r4, #32]
 8004138:	602b      	str	r3, [r5, #0]
 800413a:	d030      	beq.n	800419e <__sflush_r+0x92>
 800413c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800413e:	89a3      	ldrh	r3, [r4, #12]
 8004140:	0759      	lsls	r1, r3, #29
 8004142:	d505      	bpl.n	8004150 <__sflush_r+0x44>
 8004144:	6863      	ldr	r3, [r4, #4]
 8004146:	1ad2      	subs	r2, r2, r3
 8004148:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800414a:	b10b      	cbz	r3, 8004150 <__sflush_r+0x44>
 800414c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800414e:	1ad2      	subs	r2, r2, r3
 8004150:	2300      	movs	r3, #0
 8004152:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004154:	6a21      	ldr	r1, [r4, #32]
 8004156:	4628      	mov	r0, r5
 8004158:	47b0      	blx	r6
 800415a:	1c43      	adds	r3, r0, #1
 800415c:	89a3      	ldrh	r3, [r4, #12]
 800415e:	d106      	bne.n	800416e <__sflush_r+0x62>
 8004160:	6829      	ldr	r1, [r5, #0]
 8004162:	291d      	cmp	r1, #29
 8004164:	d82b      	bhi.n	80041be <__sflush_r+0xb2>
 8004166:	4a2a      	ldr	r2, [pc, #168]	@ (8004210 <__sflush_r+0x104>)
 8004168:	40ca      	lsrs	r2, r1
 800416a:	07d6      	lsls	r6, r2, #31
 800416c:	d527      	bpl.n	80041be <__sflush_r+0xb2>
 800416e:	2200      	movs	r2, #0
 8004170:	6062      	str	r2, [r4, #4]
 8004172:	04d9      	lsls	r1, r3, #19
 8004174:	6922      	ldr	r2, [r4, #16]
 8004176:	6022      	str	r2, [r4, #0]
 8004178:	d504      	bpl.n	8004184 <__sflush_r+0x78>
 800417a:	1c42      	adds	r2, r0, #1
 800417c:	d101      	bne.n	8004182 <__sflush_r+0x76>
 800417e:	682b      	ldr	r3, [r5, #0]
 8004180:	b903      	cbnz	r3, 8004184 <__sflush_r+0x78>
 8004182:	6560      	str	r0, [r4, #84]	@ 0x54
 8004184:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004186:	602f      	str	r7, [r5, #0]
 8004188:	b1b9      	cbz	r1, 80041ba <__sflush_r+0xae>
 800418a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800418e:	4299      	cmp	r1, r3
 8004190:	d002      	beq.n	8004198 <__sflush_r+0x8c>
 8004192:	4628      	mov	r0, r5
 8004194:	f000 fa24 	bl	80045e0 <_free_r>
 8004198:	2300      	movs	r3, #0
 800419a:	6363      	str	r3, [r4, #52]	@ 0x34
 800419c:	e00d      	b.n	80041ba <__sflush_r+0xae>
 800419e:	2301      	movs	r3, #1
 80041a0:	4628      	mov	r0, r5
 80041a2:	47b0      	blx	r6
 80041a4:	4602      	mov	r2, r0
 80041a6:	1c50      	adds	r0, r2, #1
 80041a8:	d1c9      	bne.n	800413e <__sflush_r+0x32>
 80041aa:	682b      	ldr	r3, [r5, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0c6      	beq.n	800413e <__sflush_r+0x32>
 80041b0:	2b1d      	cmp	r3, #29
 80041b2:	d001      	beq.n	80041b8 <__sflush_r+0xac>
 80041b4:	2b16      	cmp	r3, #22
 80041b6:	d11e      	bne.n	80041f6 <__sflush_r+0xea>
 80041b8:	602f      	str	r7, [r5, #0]
 80041ba:	2000      	movs	r0, #0
 80041bc:	e022      	b.n	8004204 <__sflush_r+0xf8>
 80041be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c2:	b21b      	sxth	r3, r3
 80041c4:	e01b      	b.n	80041fe <__sflush_r+0xf2>
 80041c6:	690f      	ldr	r7, [r1, #16]
 80041c8:	2f00      	cmp	r7, #0
 80041ca:	d0f6      	beq.n	80041ba <__sflush_r+0xae>
 80041cc:	0793      	lsls	r3, r2, #30
 80041ce:	680e      	ldr	r6, [r1, #0]
 80041d0:	bf08      	it	eq
 80041d2:	694b      	ldreq	r3, [r1, #20]
 80041d4:	600f      	str	r7, [r1, #0]
 80041d6:	bf18      	it	ne
 80041d8:	2300      	movne	r3, #0
 80041da:	eba6 0807 	sub.w	r8, r6, r7
 80041de:	608b      	str	r3, [r1, #8]
 80041e0:	f1b8 0f00 	cmp.w	r8, #0
 80041e4:	dde9      	ble.n	80041ba <__sflush_r+0xae>
 80041e6:	6a21      	ldr	r1, [r4, #32]
 80041e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80041ea:	4643      	mov	r3, r8
 80041ec:	463a      	mov	r2, r7
 80041ee:	4628      	mov	r0, r5
 80041f0:	47b0      	blx	r6
 80041f2:	2800      	cmp	r0, #0
 80041f4:	dc08      	bgt.n	8004208 <__sflush_r+0xfc>
 80041f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041fe:	81a3      	strh	r3, [r4, #12]
 8004200:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004208:	4407      	add	r7, r0
 800420a:	eba8 0800 	sub.w	r8, r8, r0
 800420e:	e7e7      	b.n	80041e0 <__sflush_r+0xd4>
 8004210:	20400001 	.word	0x20400001

08004214 <_fflush_r>:
 8004214:	b538      	push	{r3, r4, r5, lr}
 8004216:	690b      	ldr	r3, [r1, #16]
 8004218:	4605      	mov	r5, r0
 800421a:	460c      	mov	r4, r1
 800421c:	b913      	cbnz	r3, 8004224 <_fflush_r+0x10>
 800421e:	2500      	movs	r5, #0
 8004220:	4628      	mov	r0, r5
 8004222:	bd38      	pop	{r3, r4, r5, pc}
 8004224:	b118      	cbz	r0, 800422e <_fflush_r+0x1a>
 8004226:	6a03      	ldr	r3, [r0, #32]
 8004228:	b90b      	cbnz	r3, 800422e <_fflush_r+0x1a>
 800422a:	f7ff fb25 	bl	8003878 <__sinit>
 800422e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f3      	beq.n	800421e <_fflush_r+0xa>
 8004236:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004238:	07d0      	lsls	r0, r2, #31
 800423a:	d404      	bmi.n	8004246 <_fflush_r+0x32>
 800423c:	0599      	lsls	r1, r3, #22
 800423e:	d402      	bmi.n	8004246 <_fflush_r+0x32>
 8004240:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004242:	f7ff fbf2 	bl	8003a2a <__retarget_lock_acquire_recursive>
 8004246:	4628      	mov	r0, r5
 8004248:	4621      	mov	r1, r4
 800424a:	f7ff ff5f 	bl	800410c <__sflush_r>
 800424e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004250:	07da      	lsls	r2, r3, #31
 8004252:	4605      	mov	r5, r0
 8004254:	d4e4      	bmi.n	8004220 <_fflush_r+0xc>
 8004256:	89a3      	ldrh	r3, [r4, #12]
 8004258:	059b      	lsls	r3, r3, #22
 800425a:	d4e1      	bmi.n	8004220 <_fflush_r+0xc>
 800425c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800425e:	f7ff fbe5 	bl	8003a2c <__retarget_lock_release_recursive>
 8004262:	e7dd      	b.n	8004220 <_fflush_r+0xc>

08004264 <__malloc_lock>:
 8004264:	4801      	ldr	r0, [pc, #4]	@ (800426c <__malloc_lock+0x8>)
 8004266:	f7ff bbe0 	b.w	8003a2a <__retarget_lock_acquire_recursive>
 800426a:	bf00      	nop
 800426c:	20000244 	.word	0x20000244

08004270 <__malloc_unlock>:
 8004270:	4801      	ldr	r0, [pc, #4]	@ (8004278 <__malloc_unlock+0x8>)
 8004272:	f7ff bbdb 	b.w	8003a2c <__retarget_lock_release_recursive>
 8004276:	bf00      	nop
 8004278:	20000244 	.word	0x20000244

0800427c <__sread>:
 800427c:	b510      	push	{r4, lr}
 800427e:	460c      	mov	r4, r1
 8004280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004284:	f000 f956 	bl	8004534 <_read_r>
 8004288:	2800      	cmp	r0, #0
 800428a:	bfab      	itete	ge
 800428c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800428e:	89a3      	ldrhlt	r3, [r4, #12]
 8004290:	181b      	addge	r3, r3, r0
 8004292:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004296:	bfac      	ite	ge
 8004298:	6563      	strge	r3, [r4, #84]	@ 0x54
 800429a:	81a3      	strhlt	r3, [r4, #12]
 800429c:	bd10      	pop	{r4, pc}

0800429e <__swrite>:
 800429e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042a2:	461f      	mov	r7, r3
 80042a4:	898b      	ldrh	r3, [r1, #12]
 80042a6:	05db      	lsls	r3, r3, #23
 80042a8:	4605      	mov	r5, r0
 80042aa:	460c      	mov	r4, r1
 80042ac:	4616      	mov	r6, r2
 80042ae:	d505      	bpl.n	80042bc <__swrite+0x1e>
 80042b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042b4:	2302      	movs	r3, #2
 80042b6:	2200      	movs	r2, #0
 80042b8:	f000 f92a 	bl	8004510 <_lseek_r>
 80042bc:	89a3      	ldrh	r3, [r4, #12]
 80042be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042c6:	81a3      	strh	r3, [r4, #12]
 80042c8:	4632      	mov	r2, r6
 80042ca:	463b      	mov	r3, r7
 80042cc:	4628      	mov	r0, r5
 80042ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042d2:	f000 b951 	b.w	8004578 <_write_r>

080042d6 <__sseek>:
 80042d6:	b510      	push	{r4, lr}
 80042d8:	460c      	mov	r4, r1
 80042da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042de:	f000 f917 	bl	8004510 <_lseek_r>
 80042e2:	1c43      	adds	r3, r0, #1
 80042e4:	89a3      	ldrh	r3, [r4, #12]
 80042e6:	bf15      	itete	ne
 80042e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80042ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80042ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80042f2:	81a3      	strheq	r3, [r4, #12]
 80042f4:	bf18      	it	ne
 80042f6:	81a3      	strhne	r3, [r4, #12]
 80042f8:	bd10      	pop	{r4, pc}

080042fa <__sclose>:
 80042fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042fe:	f000 b94d 	b.w	800459c <_close_r>

08004302 <__swbuf_r>:
 8004302:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004304:	460e      	mov	r6, r1
 8004306:	4614      	mov	r4, r2
 8004308:	4605      	mov	r5, r0
 800430a:	b118      	cbz	r0, 8004314 <__swbuf_r+0x12>
 800430c:	6a03      	ldr	r3, [r0, #32]
 800430e:	b90b      	cbnz	r3, 8004314 <__swbuf_r+0x12>
 8004310:	f7ff fab2 	bl	8003878 <__sinit>
 8004314:	69a3      	ldr	r3, [r4, #24]
 8004316:	60a3      	str	r3, [r4, #8]
 8004318:	89a3      	ldrh	r3, [r4, #12]
 800431a:	071a      	lsls	r2, r3, #28
 800431c:	d501      	bpl.n	8004322 <__swbuf_r+0x20>
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	b943      	cbnz	r3, 8004334 <__swbuf_r+0x32>
 8004322:	4621      	mov	r1, r4
 8004324:	4628      	mov	r0, r5
 8004326:	f000 f82b 	bl	8004380 <__swsetup_r>
 800432a:	b118      	cbz	r0, 8004334 <__swbuf_r+0x32>
 800432c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004330:	4638      	mov	r0, r7
 8004332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004334:	6823      	ldr	r3, [r4, #0]
 8004336:	6922      	ldr	r2, [r4, #16]
 8004338:	1a98      	subs	r0, r3, r2
 800433a:	6963      	ldr	r3, [r4, #20]
 800433c:	b2f6      	uxtb	r6, r6
 800433e:	4283      	cmp	r3, r0
 8004340:	4637      	mov	r7, r6
 8004342:	dc05      	bgt.n	8004350 <__swbuf_r+0x4e>
 8004344:	4621      	mov	r1, r4
 8004346:	4628      	mov	r0, r5
 8004348:	f7ff ff64 	bl	8004214 <_fflush_r>
 800434c:	2800      	cmp	r0, #0
 800434e:	d1ed      	bne.n	800432c <__swbuf_r+0x2a>
 8004350:	68a3      	ldr	r3, [r4, #8]
 8004352:	3b01      	subs	r3, #1
 8004354:	60a3      	str	r3, [r4, #8]
 8004356:	6823      	ldr	r3, [r4, #0]
 8004358:	1c5a      	adds	r2, r3, #1
 800435a:	6022      	str	r2, [r4, #0]
 800435c:	701e      	strb	r6, [r3, #0]
 800435e:	6962      	ldr	r2, [r4, #20]
 8004360:	1c43      	adds	r3, r0, #1
 8004362:	429a      	cmp	r2, r3
 8004364:	d004      	beq.n	8004370 <__swbuf_r+0x6e>
 8004366:	89a3      	ldrh	r3, [r4, #12]
 8004368:	07db      	lsls	r3, r3, #31
 800436a:	d5e1      	bpl.n	8004330 <__swbuf_r+0x2e>
 800436c:	2e0a      	cmp	r6, #10
 800436e:	d1df      	bne.n	8004330 <__swbuf_r+0x2e>
 8004370:	4621      	mov	r1, r4
 8004372:	4628      	mov	r0, r5
 8004374:	f7ff ff4e 	bl	8004214 <_fflush_r>
 8004378:	2800      	cmp	r0, #0
 800437a:	d0d9      	beq.n	8004330 <__swbuf_r+0x2e>
 800437c:	e7d6      	b.n	800432c <__swbuf_r+0x2a>
	...

08004380 <__swsetup_r>:
 8004380:	b538      	push	{r3, r4, r5, lr}
 8004382:	4b29      	ldr	r3, [pc, #164]	@ (8004428 <__swsetup_r+0xa8>)
 8004384:	4605      	mov	r5, r0
 8004386:	6818      	ldr	r0, [r3, #0]
 8004388:	460c      	mov	r4, r1
 800438a:	b118      	cbz	r0, 8004394 <__swsetup_r+0x14>
 800438c:	6a03      	ldr	r3, [r0, #32]
 800438e:	b90b      	cbnz	r3, 8004394 <__swsetup_r+0x14>
 8004390:	f7ff fa72 	bl	8003878 <__sinit>
 8004394:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004398:	0719      	lsls	r1, r3, #28
 800439a:	d422      	bmi.n	80043e2 <__swsetup_r+0x62>
 800439c:	06da      	lsls	r2, r3, #27
 800439e:	d407      	bmi.n	80043b0 <__swsetup_r+0x30>
 80043a0:	2209      	movs	r2, #9
 80043a2:	602a      	str	r2, [r5, #0]
 80043a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043a8:	81a3      	strh	r3, [r4, #12]
 80043aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80043ae:	e033      	b.n	8004418 <__swsetup_r+0x98>
 80043b0:	0758      	lsls	r0, r3, #29
 80043b2:	d512      	bpl.n	80043da <__swsetup_r+0x5a>
 80043b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80043b6:	b141      	cbz	r1, 80043ca <__swsetup_r+0x4a>
 80043b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80043bc:	4299      	cmp	r1, r3
 80043be:	d002      	beq.n	80043c6 <__swsetup_r+0x46>
 80043c0:	4628      	mov	r0, r5
 80043c2:	f000 f90d 	bl	80045e0 <_free_r>
 80043c6:	2300      	movs	r3, #0
 80043c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80043ca:	89a3      	ldrh	r3, [r4, #12]
 80043cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80043d0:	81a3      	strh	r3, [r4, #12]
 80043d2:	2300      	movs	r3, #0
 80043d4:	6063      	str	r3, [r4, #4]
 80043d6:	6923      	ldr	r3, [r4, #16]
 80043d8:	6023      	str	r3, [r4, #0]
 80043da:	89a3      	ldrh	r3, [r4, #12]
 80043dc:	f043 0308 	orr.w	r3, r3, #8
 80043e0:	81a3      	strh	r3, [r4, #12]
 80043e2:	6923      	ldr	r3, [r4, #16]
 80043e4:	b94b      	cbnz	r3, 80043fa <__swsetup_r+0x7a>
 80043e6:	89a3      	ldrh	r3, [r4, #12]
 80043e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80043ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043f0:	d003      	beq.n	80043fa <__swsetup_r+0x7a>
 80043f2:	4621      	mov	r1, r4
 80043f4:	4628      	mov	r0, r5
 80043f6:	f000 f83f 	bl	8004478 <__smakebuf_r>
 80043fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043fe:	f013 0201 	ands.w	r2, r3, #1
 8004402:	d00a      	beq.n	800441a <__swsetup_r+0x9a>
 8004404:	2200      	movs	r2, #0
 8004406:	60a2      	str	r2, [r4, #8]
 8004408:	6962      	ldr	r2, [r4, #20]
 800440a:	4252      	negs	r2, r2
 800440c:	61a2      	str	r2, [r4, #24]
 800440e:	6922      	ldr	r2, [r4, #16]
 8004410:	b942      	cbnz	r2, 8004424 <__swsetup_r+0xa4>
 8004412:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004416:	d1c5      	bne.n	80043a4 <__swsetup_r+0x24>
 8004418:	bd38      	pop	{r3, r4, r5, pc}
 800441a:	0799      	lsls	r1, r3, #30
 800441c:	bf58      	it	pl
 800441e:	6962      	ldrpl	r2, [r4, #20]
 8004420:	60a2      	str	r2, [r4, #8]
 8004422:	e7f4      	b.n	800440e <__swsetup_r+0x8e>
 8004424:	2000      	movs	r0, #0
 8004426:	e7f7      	b.n	8004418 <__swsetup_r+0x98>
 8004428:	20000038 	.word	0x20000038

0800442c <__swhatbuf_r>:
 800442c:	b570      	push	{r4, r5, r6, lr}
 800442e:	460c      	mov	r4, r1
 8004430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004434:	2900      	cmp	r1, #0
 8004436:	b096      	sub	sp, #88	@ 0x58
 8004438:	4615      	mov	r5, r2
 800443a:	461e      	mov	r6, r3
 800443c:	da0d      	bge.n	800445a <__swhatbuf_r+0x2e>
 800443e:	89a3      	ldrh	r3, [r4, #12]
 8004440:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004444:	f04f 0100 	mov.w	r1, #0
 8004448:	bf14      	ite	ne
 800444a:	2340      	movne	r3, #64	@ 0x40
 800444c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004450:	2000      	movs	r0, #0
 8004452:	6031      	str	r1, [r6, #0]
 8004454:	602b      	str	r3, [r5, #0]
 8004456:	b016      	add	sp, #88	@ 0x58
 8004458:	bd70      	pop	{r4, r5, r6, pc}
 800445a:	466a      	mov	r2, sp
 800445c:	f000 f8ae 	bl	80045bc <_fstat_r>
 8004460:	2800      	cmp	r0, #0
 8004462:	dbec      	blt.n	800443e <__swhatbuf_r+0x12>
 8004464:	9901      	ldr	r1, [sp, #4]
 8004466:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800446a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800446e:	4259      	negs	r1, r3
 8004470:	4159      	adcs	r1, r3
 8004472:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004476:	e7eb      	b.n	8004450 <__swhatbuf_r+0x24>

08004478 <__smakebuf_r>:
 8004478:	898b      	ldrh	r3, [r1, #12]
 800447a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800447c:	079d      	lsls	r5, r3, #30
 800447e:	4606      	mov	r6, r0
 8004480:	460c      	mov	r4, r1
 8004482:	d507      	bpl.n	8004494 <__smakebuf_r+0x1c>
 8004484:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004488:	6023      	str	r3, [r4, #0]
 800448a:	6123      	str	r3, [r4, #16]
 800448c:	2301      	movs	r3, #1
 800448e:	6163      	str	r3, [r4, #20]
 8004490:	b003      	add	sp, #12
 8004492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004494:	ab01      	add	r3, sp, #4
 8004496:	466a      	mov	r2, sp
 8004498:	f7ff ffc8 	bl	800442c <__swhatbuf_r>
 800449c:	9f00      	ldr	r7, [sp, #0]
 800449e:	4605      	mov	r5, r0
 80044a0:	4639      	mov	r1, r7
 80044a2:	4630      	mov	r0, r6
 80044a4:	f7ff fc26 	bl	8003cf4 <_malloc_r>
 80044a8:	b948      	cbnz	r0, 80044be <__smakebuf_r+0x46>
 80044aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044ae:	059a      	lsls	r2, r3, #22
 80044b0:	d4ee      	bmi.n	8004490 <__smakebuf_r+0x18>
 80044b2:	f023 0303 	bic.w	r3, r3, #3
 80044b6:	f043 0302 	orr.w	r3, r3, #2
 80044ba:	81a3      	strh	r3, [r4, #12]
 80044bc:	e7e2      	b.n	8004484 <__smakebuf_r+0xc>
 80044be:	89a3      	ldrh	r3, [r4, #12]
 80044c0:	6020      	str	r0, [r4, #0]
 80044c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044c6:	81a3      	strh	r3, [r4, #12]
 80044c8:	9b01      	ldr	r3, [sp, #4]
 80044ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80044ce:	b15b      	cbz	r3, 80044e8 <__smakebuf_r+0x70>
 80044d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044d4:	4630      	mov	r0, r6
 80044d6:	f000 f80b 	bl	80044f0 <_isatty_r>
 80044da:	b128      	cbz	r0, 80044e8 <__smakebuf_r+0x70>
 80044dc:	89a3      	ldrh	r3, [r4, #12]
 80044de:	f023 0303 	bic.w	r3, r3, #3
 80044e2:	f043 0301 	orr.w	r3, r3, #1
 80044e6:	81a3      	strh	r3, [r4, #12]
 80044e8:	89a3      	ldrh	r3, [r4, #12]
 80044ea:	431d      	orrs	r5, r3
 80044ec:	81a5      	strh	r5, [r4, #12]
 80044ee:	e7cf      	b.n	8004490 <__smakebuf_r+0x18>

080044f0 <_isatty_r>:
 80044f0:	b538      	push	{r3, r4, r5, lr}
 80044f2:	4d06      	ldr	r5, [pc, #24]	@ (800450c <_isatty_r+0x1c>)
 80044f4:	2300      	movs	r3, #0
 80044f6:	4604      	mov	r4, r0
 80044f8:	4608      	mov	r0, r1
 80044fa:	602b      	str	r3, [r5, #0]
 80044fc:	f7fd f85f 	bl	80015be <_isatty>
 8004500:	1c43      	adds	r3, r0, #1
 8004502:	d102      	bne.n	800450a <_isatty_r+0x1a>
 8004504:	682b      	ldr	r3, [r5, #0]
 8004506:	b103      	cbz	r3, 800450a <_isatty_r+0x1a>
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	bd38      	pop	{r3, r4, r5, pc}
 800450c:	20000250 	.word	0x20000250

08004510 <_lseek_r>:
 8004510:	b538      	push	{r3, r4, r5, lr}
 8004512:	4d07      	ldr	r5, [pc, #28]	@ (8004530 <_lseek_r+0x20>)
 8004514:	4604      	mov	r4, r0
 8004516:	4608      	mov	r0, r1
 8004518:	4611      	mov	r1, r2
 800451a:	2200      	movs	r2, #0
 800451c:	602a      	str	r2, [r5, #0]
 800451e:	461a      	mov	r2, r3
 8004520:	f7fd f858 	bl	80015d4 <_lseek>
 8004524:	1c43      	adds	r3, r0, #1
 8004526:	d102      	bne.n	800452e <_lseek_r+0x1e>
 8004528:	682b      	ldr	r3, [r5, #0]
 800452a:	b103      	cbz	r3, 800452e <_lseek_r+0x1e>
 800452c:	6023      	str	r3, [r4, #0]
 800452e:	bd38      	pop	{r3, r4, r5, pc}
 8004530:	20000250 	.word	0x20000250

08004534 <_read_r>:
 8004534:	b538      	push	{r3, r4, r5, lr}
 8004536:	4d07      	ldr	r5, [pc, #28]	@ (8004554 <_read_r+0x20>)
 8004538:	4604      	mov	r4, r0
 800453a:	4608      	mov	r0, r1
 800453c:	4611      	mov	r1, r2
 800453e:	2200      	movs	r2, #0
 8004540:	602a      	str	r2, [r5, #0]
 8004542:	461a      	mov	r2, r3
 8004544:	f7fd f802 	bl	800154c <_read>
 8004548:	1c43      	adds	r3, r0, #1
 800454a:	d102      	bne.n	8004552 <_read_r+0x1e>
 800454c:	682b      	ldr	r3, [r5, #0]
 800454e:	b103      	cbz	r3, 8004552 <_read_r+0x1e>
 8004550:	6023      	str	r3, [r4, #0]
 8004552:	bd38      	pop	{r3, r4, r5, pc}
 8004554:	20000250 	.word	0x20000250

08004558 <_sbrk_r>:
 8004558:	b538      	push	{r3, r4, r5, lr}
 800455a:	4d06      	ldr	r5, [pc, #24]	@ (8004574 <_sbrk_r+0x1c>)
 800455c:	2300      	movs	r3, #0
 800455e:	4604      	mov	r4, r0
 8004560:	4608      	mov	r0, r1
 8004562:	602b      	str	r3, [r5, #0]
 8004564:	f7fd f844 	bl	80015f0 <_sbrk>
 8004568:	1c43      	adds	r3, r0, #1
 800456a:	d102      	bne.n	8004572 <_sbrk_r+0x1a>
 800456c:	682b      	ldr	r3, [r5, #0]
 800456e:	b103      	cbz	r3, 8004572 <_sbrk_r+0x1a>
 8004570:	6023      	str	r3, [r4, #0]
 8004572:	bd38      	pop	{r3, r4, r5, pc}
 8004574:	20000250 	.word	0x20000250

08004578 <_write_r>:
 8004578:	b538      	push	{r3, r4, r5, lr}
 800457a:	4d07      	ldr	r5, [pc, #28]	@ (8004598 <_write_r+0x20>)
 800457c:	4604      	mov	r4, r0
 800457e:	4608      	mov	r0, r1
 8004580:	4611      	mov	r1, r2
 8004582:	2200      	movs	r2, #0
 8004584:	602a      	str	r2, [r5, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	f7fc fc35 	bl	8000df6 <_write>
 800458c:	1c43      	adds	r3, r0, #1
 800458e:	d102      	bne.n	8004596 <_write_r+0x1e>
 8004590:	682b      	ldr	r3, [r5, #0]
 8004592:	b103      	cbz	r3, 8004596 <_write_r+0x1e>
 8004594:	6023      	str	r3, [r4, #0]
 8004596:	bd38      	pop	{r3, r4, r5, pc}
 8004598:	20000250 	.word	0x20000250

0800459c <_close_r>:
 800459c:	b538      	push	{r3, r4, r5, lr}
 800459e:	4d06      	ldr	r5, [pc, #24]	@ (80045b8 <_close_r+0x1c>)
 80045a0:	2300      	movs	r3, #0
 80045a2:	4604      	mov	r4, r0
 80045a4:	4608      	mov	r0, r1
 80045a6:	602b      	str	r3, [r5, #0]
 80045a8:	f7fc ffed 	bl	8001586 <_close>
 80045ac:	1c43      	adds	r3, r0, #1
 80045ae:	d102      	bne.n	80045b6 <_close_r+0x1a>
 80045b0:	682b      	ldr	r3, [r5, #0]
 80045b2:	b103      	cbz	r3, 80045b6 <_close_r+0x1a>
 80045b4:	6023      	str	r3, [r4, #0]
 80045b6:	bd38      	pop	{r3, r4, r5, pc}
 80045b8:	20000250 	.word	0x20000250

080045bc <_fstat_r>:
 80045bc:	b538      	push	{r3, r4, r5, lr}
 80045be:	4d07      	ldr	r5, [pc, #28]	@ (80045dc <_fstat_r+0x20>)
 80045c0:	2300      	movs	r3, #0
 80045c2:	4604      	mov	r4, r0
 80045c4:	4608      	mov	r0, r1
 80045c6:	4611      	mov	r1, r2
 80045c8:	602b      	str	r3, [r5, #0]
 80045ca:	f7fc ffe8 	bl	800159e <_fstat>
 80045ce:	1c43      	adds	r3, r0, #1
 80045d0:	d102      	bne.n	80045d8 <_fstat_r+0x1c>
 80045d2:	682b      	ldr	r3, [r5, #0]
 80045d4:	b103      	cbz	r3, 80045d8 <_fstat_r+0x1c>
 80045d6:	6023      	str	r3, [r4, #0]
 80045d8:	bd38      	pop	{r3, r4, r5, pc}
 80045da:	bf00      	nop
 80045dc:	20000250 	.word	0x20000250

080045e0 <_free_r>:
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	4605      	mov	r5, r0
 80045e4:	2900      	cmp	r1, #0
 80045e6:	d041      	beq.n	800466c <_free_r+0x8c>
 80045e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045ec:	1f0c      	subs	r4, r1, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	bfb8      	it	lt
 80045f2:	18e4      	addlt	r4, r4, r3
 80045f4:	f7ff fe36 	bl	8004264 <__malloc_lock>
 80045f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004670 <_free_r+0x90>)
 80045fa:	6813      	ldr	r3, [r2, #0]
 80045fc:	b933      	cbnz	r3, 800460c <_free_r+0x2c>
 80045fe:	6063      	str	r3, [r4, #4]
 8004600:	6014      	str	r4, [r2, #0]
 8004602:	4628      	mov	r0, r5
 8004604:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004608:	f7ff be32 	b.w	8004270 <__malloc_unlock>
 800460c:	42a3      	cmp	r3, r4
 800460e:	d908      	bls.n	8004622 <_free_r+0x42>
 8004610:	6820      	ldr	r0, [r4, #0]
 8004612:	1821      	adds	r1, r4, r0
 8004614:	428b      	cmp	r3, r1
 8004616:	bf01      	itttt	eq
 8004618:	6819      	ldreq	r1, [r3, #0]
 800461a:	685b      	ldreq	r3, [r3, #4]
 800461c:	1809      	addeq	r1, r1, r0
 800461e:	6021      	streq	r1, [r4, #0]
 8004620:	e7ed      	b.n	80045fe <_free_r+0x1e>
 8004622:	461a      	mov	r2, r3
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	b10b      	cbz	r3, 800462c <_free_r+0x4c>
 8004628:	42a3      	cmp	r3, r4
 800462a:	d9fa      	bls.n	8004622 <_free_r+0x42>
 800462c:	6811      	ldr	r1, [r2, #0]
 800462e:	1850      	adds	r0, r2, r1
 8004630:	42a0      	cmp	r0, r4
 8004632:	d10b      	bne.n	800464c <_free_r+0x6c>
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	4401      	add	r1, r0
 8004638:	1850      	adds	r0, r2, r1
 800463a:	4283      	cmp	r3, r0
 800463c:	6011      	str	r1, [r2, #0]
 800463e:	d1e0      	bne.n	8004602 <_free_r+0x22>
 8004640:	6818      	ldr	r0, [r3, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	6053      	str	r3, [r2, #4]
 8004646:	4408      	add	r0, r1
 8004648:	6010      	str	r0, [r2, #0]
 800464a:	e7da      	b.n	8004602 <_free_r+0x22>
 800464c:	d902      	bls.n	8004654 <_free_r+0x74>
 800464e:	230c      	movs	r3, #12
 8004650:	602b      	str	r3, [r5, #0]
 8004652:	e7d6      	b.n	8004602 <_free_r+0x22>
 8004654:	6820      	ldr	r0, [r4, #0]
 8004656:	1821      	adds	r1, r4, r0
 8004658:	428b      	cmp	r3, r1
 800465a:	bf04      	itt	eq
 800465c:	6819      	ldreq	r1, [r3, #0]
 800465e:	685b      	ldreq	r3, [r3, #4]
 8004660:	6063      	str	r3, [r4, #4]
 8004662:	bf04      	itt	eq
 8004664:	1809      	addeq	r1, r1, r0
 8004666:	6021      	streq	r1, [r4, #0]
 8004668:	6054      	str	r4, [r2, #4]
 800466a:	e7ca      	b.n	8004602 <_free_r+0x22>
 800466c:	bd38      	pop	{r3, r4, r5, pc}
 800466e:	bf00      	nop
 8004670:	2000024c 	.word	0x2000024c
 8004674:	00000000 	.word	0x00000000

08004678 <sin>:
 8004678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800467a:	ec53 2b10 	vmov	r2, r3, d0
 800467e:	4826      	ldr	r0, [pc, #152]	@ (8004718 <sin+0xa0>)
 8004680:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004684:	4281      	cmp	r1, r0
 8004686:	d807      	bhi.n	8004698 <sin+0x20>
 8004688:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8004710 <sin+0x98>
 800468c:	2000      	movs	r0, #0
 800468e:	b005      	add	sp, #20
 8004690:	f85d eb04 	ldr.w	lr, [sp], #4
 8004694:	f000 be58 	b.w	8005348 <__kernel_sin>
 8004698:	4820      	ldr	r0, [pc, #128]	@ (800471c <sin+0xa4>)
 800469a:	4281      	cmp	r1, r0
 800469c:	d908      	bls.n	80046b0 <sin+0x38>
 800469e:	4610      	mov	r0, r2
 80046a0:	4619      	mov	r1, r3
 80046a2:	f7fb ff13 	bl	80004cc <__aeabi_dsub>
 80046a6:	ec41 0b10 	vmov	d0, r0, r1
 80046aa:	b005      	add	sp, #20
 80046ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80046b0:	4668      	mov	r0, sp
 80046b2:	f000 f835 	bl	8004720 <__ieee754_rem_pio2>
 80046b6:	f000 0003 	and.w	r0, r0, #3
 80046ba:	2801      	cmp	r0, #1
 80046bc:	d00c      	beq.n	80046d8 <sin+0x60>
 80046be:	2802      	cmp	r0, #2
 80046c0:	d011      	beq.n	80046e6 <sin+0x6e>
 80046c2:	b9e8      	cbnz	r0, 8004700 <sin+0x88>
 80046c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80046c8:	ed9d 0b00 	vldr	d0, [sp]
 80046cc:	2001      	movs	r0, #1
 80046ce:	f000 fe3b 	bl	8005348 <__kernel_sin>
 80046d2:	ec51 0b10 	vmov	r0, r1, d0
 80046d6:	e7e6      	b.n	80046a6 <sin+0x2e>
 80046d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80046dc:	ed9d 0b00 	vldr	d0, [sp]
 80046e0:	f000 fd6a 	bl	80051b8 <__kernel_cos>
 80046e4:	e7f5      	b.n	80046d2 <sin+0x5a>
 80046e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80046ea:	ed9d 0b00 	vldr	d0, [sp]
 80046ee:	2001      	movs	r0, #1
 80046f0:	f000 fe2a 	bl	8005348 <__kernel_sin>
 80046f4:	ec53 2b10 	vmov	r2, r3, d0
 80046f8:	4610      	mov	r0, r2
 80046fa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80046fe:	e7d2      	b.n	80046a6 <sin+0x2e>
 8004700:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004704:	ed9d 0b00 	vldr	d0, [sp]
 8004708:	f000 fd56 	bl	80051b8 <__kernel_cos>
 800470c:	e7f2      	b.n	80046f4 <sin+0x7c>
 800470e:	bf00      	nop
	...
 8004718:	3fe921fb 	.word	0x3fe921fb
 800471c:	7fefffff 	.word	0x7fefffff

08004720 <__ieee754_rem_pio2>:
 8004720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004724:	ec57 6b10 	vmov	r6, r7, d0
 8004728:	4bc5      	ldr	r3, [pc, #788]	@ (8004a40 <__ieee754_rem_pio2+0x320>)
 800472a:	b08d      	sub	sp, #52	@ 0x34
 800472c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8004730:	4598      	cmp	r8, r3
 8004732:	4604      	mov	r4, r0
 8004734:	9704      	str	r7, [sp, #16]
 8004736:	d807      	bhi.n	8004748 <__ieee754_rem_pio2+0x28>
 8004738:	2200      	movs	r2, #0
 800473a:	2300      	movs	r3, #0
 800473c:	ed80 0b00 	vstr	d0, [r0]
 8004740:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004744:	2500      	movs	r5, #0
 8004746:	e028      	b.n	800479a <__ieee754_rem_pio2+0x7a>
 8004748:	4bbe      	ldr	r3, [pc, #760]	@ (8004a44 <__ieee754_rem_pio2+0x324>)
 800474a:	4598      	cmp	r8, r3
 800474c:	d878      	bhi.n	8004840 <__ieee754_rem_pio2+0x120>
 800474e:	9b04      	ldr	r3, [sp, #16]
 8004750:	4dbd      	ldr	r5, [pc, #756]	@ (8004a48 <__ieee754_rem_pio2+0x328>)
 8004752:	2b00      	cmp	r3, #0
 8004754:	4630      	mov	r0, r6
 8004756:	a3ac      	add	r3, pc, #688	@ (adr r3, 8004a08 <__ieee754_rem_pio2+0x2e8>)
 8004758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475c:	4639      	mov	r1, r7
 800475e:	dd38      	ble.n	80047d2 <__ieee754_rem_pio2+0xb2>
 8004760:	f7fb feb4 	bl	80004cc <__aeabi_dsub>
 8004764:	45a8      	cmp	r8, r5
 8004766:	4606      	mov	r6, r0
 8004768:	460f      	mov	r7, r1
 800476a:	d01a      	beq.n	80047a2 <__ieee754_rem_pio2+0x82>
 800476c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8004a10 <__ieee754_rem_pio2+0x2f0>)
 800476e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004772:	f7fb feab 	bl	80004cc <__aeabi_dsub>
 8004776:	4602      	mov	r2, r0
 8004778:	460b      	mov	r3, r1
 800477a:	4680      	mov	r8, r0
 800477c:	4689      	mov	r9, r1
 800477e:	4630      	mov	r0, r6
 8004780:	4639      	mov	r1, r7
 8004782:	f7fb fea3 	bl	80004cc <__aeabi_dsub>
 8004786:	a3a2      	add	r3, pc, #648	@ (adr r3, 8004a10 <__ieee754_rem_pio2+0x2f0>)
 8004788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478c:	f7fb fe9e 	bl	80004cc <__aeabi_dsub>
 8004790:	e9c4 8900 	strd	r8, r9, [r4]
 8004794:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004798:	2501      	movs	r5, #1
 800479a:	4628      	mov	r0, r5
 800479c:	b00d      	add	sp, #52	@ 0x34
 800479e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a2:	a39d      	add	r3, pc, #628	@ (adr r3, 8004a18 <__ieee754_rem_pio2+0x2f8>)
 80047a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a8:	f7fb fe90 	bl	80004cc <__aeabi_dsub>
 80047ac:	a39c      	add	r3, pc, #624	@ (adr r3, 8004a20 <__ieee754_rem_pio2+0x300>)
 80047ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b2:	4606      	mov	r6, r0
 80047b4:	460f      	mov	r7, r1
 80047b6:	f7fb fe89 	bl	80004cc <__aeabi_dsub>
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	4680      	mov	r8, r0
 80047c0:	4689      	mov	r9, r1
 80047c2:	4630      	mov	r0, r6
 80047c4:	4639      	mov	r1, r7
 80047c6:	f7fb fe81 	bl	80004cc <__aeabi_dsub>
 80047ca:	a395      	add	r3, pc, #596	@ (adr r3, 8004a20 <__ieee754_rem_pio2+0x300>)
 80047cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d0:	e7dc      	b.n	800478c <__ieee754_rem_pio2+0x6c>
 80047d2:	f7fb fe7d 	bl	80004d0 <__adddf3>
 80047d6:	45a8      	cmp	r8, r5
 80047d8:	4606      	mov	r6, r0
 80047da:	460f      	mov	r7, r1
 80047dc:	d018      	beq.n	8004810 <__ieee754_rem_pio2+0xf0>
 80047de:	a38c      	add	r3, pc, #560	@ (adr r3, 8004a10 <__ieee754_rem_pio2+0x2f0>)
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f7fb fe74 	bl	80004d0 <__adddf3>
 80047e8:	4602      	mov	r2, r0
 80047ea:	460b      	mov	r3, r1
 80047ec:	4680      	mov	r8, r0
 80047ee:	4689      	mov	r9, r1
 80047f0:	4630      	mov	r0, r6
 80047f2:	4639      	mov	r1, r7
 80047f4:	f7fb fe6a 	bl	80004cc <__aeabi_dsub>
 80047f8:	a385      	add	r3, pc, #532	@ (adr r3, 8004a10 <__ieee754_rem_pio2+0x2f0>)
 80047fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fe:	f7fb fe67 	bl	80004d0 <__adddf3>
 8004802:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004806:	e9c4 8900 	strd	r8, r9, [r4]
 800480a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800480e:	e7c4      	b.n	800479a <__ieee754_rem_pio2+0x7a>
 8004810:	a381      	add	r3, pc, #516	@ (adr r3, 8004a18 <__ieee754_rem_pio2+0x2f8>)
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	f7fb fe5b 	bl	80004d0 <__adddf3>
 800481a:	a381      	add	r3, pc, #516	@ (adr r3, 8004a20 <__ieee754_rem_pio2+0x300>)
 800481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004820:	4606      	mov	r6, r0
 8004822:	460f      	mov	r7, r1
 8004824:	f7fb fe54 	bl	80004d0 <__adddf3>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	4680      	mov	r8, r0
 800482e:	4689      	mov	r9, r1
 8004830:	4630      	mov	r0, r6
 8004832:	4639      	mov	r1, r7
 8004834:	f7fb fe4a 	bl	80004cc <__aeabi_dsub>
 8004838:	a379      	add	r3, pc, #484	@ (adr r3, 8004a20 <__ieee754_rem_pio2+0x300>)
 800483a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483e:	e7de      	b.n	80047fe <__ieee754_rem_pio2+0xde>
 8004840:	4b82      	ldr	r3, [pc, #520]	@ (8004a4c <__ieee754_rem_pio2+0x32c>)
 8004842:	4598      	cmp	r8, r3
 8004844:	f200 80d1 	bhi.w	80049ea <__ieee754_rem_pio2+0x2ca>
 8004848:	f000 fe38 	bl	80054bc <fabs>
 800484c:	ec57 6b10 	vmov	r6, r7, d0
 8004850:	a375      	add	r3, pc, #468	@ (adr r3, 8004a28 <__ieee754_rem_pio2+0x308>)
 8004852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004856:	4630      	mov	r0, r6
 8004858:	4639      	mov	r1, r7
 800485a:	f7fb fd09 	bl	8000270 <__aeabi_dmul>
 800485e:	4b7c      	ldr	r3, [pc, #496]	@ (8004a50 <__ieee754_rem_pio2+0x330>)
 8004860:	2200      	movs	r2, #0
 8004862:	f7fb fe35 	bl	80004d0 <__adddf3>
 8004866:	f7fc f871 	bl	800094c <__aeabi_d2iz>
 800486a:	4605      	mov	r5, r0
 800486c:	f7fb ff7c 	bl	8000768 <__aeabi_i2d>
 8004870:	4602      	mov	r2, r0
 8004872:	460b      	mov	r3, r1
 8004874:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004878:	a363      	add	r3, pc, #396	@ (adr r3, 8004a08 <__ieee754_rem_pio2+0x2e8>)
 800487a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487e:	f7fb fcf7 	bl	8000270 <__aeabi_dmul>
 8004882:	4602      	mov	r2, r0
 8004884:	460b      	mov	r3, r1
 8004886:	4630      	mov	r0, r6
 8004888:	4639      	mov	r1, r7
 800488a:	f7fb fe1f 	bl	80004cc <__aeabi_dsub>
 800488e:	a360      	add	r3, pc, #384	@ (adr r3, 8004a10 <__ieee754_rem_pio2+0x2f0>)
 8004890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004894:	4682      	mov	sl, r0
 8004896:	468b      	mov	fp, r1
 8004898:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800489c:	f7fb fce8 	bl	8000270 <__aeabi_dmul>
 80048a0:	2d1f      	cmp	r5, #31
 80048a2:	4606      	mov	r6, r0
 80048a4:	460f      	mov	r7, r1
 80048a6:	dc0c      	bgt.n	80048c2 <__ieee754_rem_pio2+0x1a2>
 80048a8:	4b6a      	ldr	r3, [pc, #424]	@ (8004a54 <__ieee754_rem_pio2+0x334>)
 80048aa:	1e6a      	subs	r2, r5, #1
 80048ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048b0:	4543      	cmp	r3, r8
 80048b2:	d006      	beq.n	80048c2 <__ieee754_rem_pio2+0x1a2>
 80048b4:	4632      	mov	r2, r6
 80048b6:	463b      	mov	r3, r7
 80048b8:	4650      	mov	r0, sl
 80048ba:	4659      	mov	r1, fp
 80048bc:	f7fb fe06 	bl	80004cc <__aeabi_dsub>
 80048c0:	e00e      	b.n	80048e0 <__ieee754_rem_pio2+0x1c0>
 80048c2:	463b      	mov	r3, r7
 80048c4:	4632      	mov	r2, r6
 80048c6:	4650      	mov	r0, sl
 80048c8:	4659      	mov	r1, fp
 80048ca:	f7fb fdff 	bl	80004cc <__aeabi_dsub>
 80048ce:	ea4f 5328 	mov.w	r3, r8, asr #20
 80048d2:	9305      	str	r3, [sp, #20]
 80048d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80048d8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80048dc:	2b10      	cmp	r3, #16
 80048de:	dc02      	bgt.n	80048e6 <__ieee754_rem_pio2+0x1c6>
 80048e0:	e9c4 0100 	strd	r0, r1, [r4]
 80048e4:	e039      	b.n	800495a <__ieee754_rem_pio2+0x23a>
 80048e6:	a34c      	add	r3, pc, #304	@ (adr r3, 8004a18 <__ieee754_rem_pio2+0x2f8>)
 80048e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048f0:	f7fb fcbe 	bl	8000270 <__aeabi_dmul>
 80048f4:	4606      	mov	r6, r0
 80048f6:	460f      	mov	r7, r1
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	4650      	mov	r0, sl
 80048fe:	4659      	mov	r1, fp
 8004900:	f7fb fde4 	bl	80004cc <__aeabi_dsub>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	4680      	mov	r8, r0
 800490a:	4689      	mov	r9, r1
 800490c:	4650      	mov	r0, sl
 800490e:	4659      	mov	r1, fp
 8004910:	f7fb fddc 	bl	80004cc <__aeabi_dsub>
 8004914:	4632      	mov	r2, r6
 8004916:	463b      	mov	r3, r7
 8004918:	f7fb fdd8 	bl	80004cc <__aeabi_dsub>
 800491c:	a340      	add	r3, pc, #256	@ (adr r3, 8004a20 <__ieee754_rem_pio2+0x300>)
 800491e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004922:	4606      	mov	r6, r0
 8004924:	460f      	mov	r7, r1
 8004926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800492a:	f7fb fca1 	bl	8000270 <__aeabi_dmul>
 800492e:	4632      	mov	r2, r6
 8004930:	463b      	mov	r3, r7
 8004932:	f7fb fdcb 	bl	80004cc <__aeabi_dsub>
 8004936:	4602      	mov	r2, r0
 8004938:	460b      	mov	r3, r1
 800493a:	4606      	mov	r6, r0
 800493c:	460f      	mov	r7, r1
 800493e:	4640      	mov	r0, r8
 8004940:	4649      	mov	r1, r9
 8004942:	f7fb fdc3 	bl	80004cc <__aeabi_dsub>
 8004946:	9a05      	ldr	r2, [sp, #20]
 8004948:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b31      	cmp	r3, #49	@ 0x31
 8004950:	dc20      	bgt.n	8004994 <__ieee754_rem_pio2+0x274>
 8004952:	e9c4 0100 	strd	r0, r1, [r4]
 8004956:	46c2      	mov	sl, r8
 8004958:	46cb      	mov	fp, r9
 800495a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800495e:	4650      	mov	r0, sl
 8004960:	4642      	mov	r2, r8
 8004962:	464b      	mov	r3, r9
 8004964:	4659      	mov	r1, fp
 8004966:	f7fb fdb1 	bl	80004cc <__aeabi_dsub>
 800496a:	463b      	mov	r3, r7
 800496c:	4632      	mov	r2, r6
 800496e:	f7fb fdad 	bl	80004cc <__aeabi_dsub>
 8004972:	9b04      	ldr	r3, [sp, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800497a:	f6bf af0e 	bge.w	800479a <__ieee754_rem_pio2+0x7a>
 800497e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8004982:	6063      	str	r3, [r4, #4]
 8004984:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004988:	f8c4 8000 	str.w	r8, [r4]
 800498c:	60a0      	str	r0, [r4, #8]
 800498e:	60e3      	str	r3, [r4, #12]
 8004990:	426d      	negs	r5, r5
 8004992:	e702      	b.n	800479a <__ieee754_rem_pio2+0x7a>
 8004994:	a326      	add	r3, pc, #152	@ (adr r3, 8004a30 <__ieee754_rem_pio2+0x310>)
 8004996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800499e:	f7fb fc67 	bl	8000270 <__aeabi_dmul>
 80049a2:	4606      	mov	r6, r0
 80049a4:	460f      	mov	r7, r1
 80049a6:	4602      	mov	r2, r0
 80049a8:	460b      	mov	r3, r1
 80049aa:	4640      	mov	r0, r8
 80049ac:	4649      	mov	r1, r9
 80049ae:	f7fb fd8d 	bl	80004cc <__aeabi_dsub>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4682      	mov	sl, r0
 80049b8:	468b      	mov	fp, r1
 80049ba:	4640      	mov	r0, r8
 80049bc:	4649      	mov	r1, r9
 80049be:	f7fb fd85 	bl	80004cc <__aeabi_dsub>
 80049c2:	4632      	mov	r2, r6
 80049c4:	463b      	mov	r3, r7
 80049c6:	f7fb fd81 	bl	80004cc <__aeabi_dsub>
 80049ca:	a31b      	add	r3, pc, #108	@ (adr r3, 8004a38 <__ieee754_rem_pio2+0x318>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	4606      	mov	r6, r0
 80049d2:	460f      	mov	r7, r1
 80049d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049d8:	f7fb fc4a 	bl	8000270 <__aeabi_dmul>
 80049dc:	4632      	mov	r2, r6
 80049de:	463b      	mov	r3, r7
 80049e0:	f7fb fd74 	bl	80004cc <__aeabi_dsub>
 80049e4:	4606      	mov	r6, r0
 80049e6:	460f      	mov	r7, r1
 80049e8:	e764      	b.n	80048b4 <__ieee754_rem_pio2+0x194>
 80049ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004a58 <__ieee754_rem_pio2+0x338>)
 80049ec:	4598      	cmp	r8, r3
 80049ee:	d935      	bls.n	8004a5c <__ieee754_rem_pio2+0x33c>
 80049f0:	4632      	mov	r2, r6
 80049f2:	463b      	mov	r3, r7
 80049f4:	4630      	mov	r0, r6
 80049f6:	4639      	mov	r1, r7
 80049f8:	f7fb fd68 	bl	80004cc <__aeabi_dsub>
 80049fc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a00:	e9c4 0100 	strd	r0, r1, [r4]
 8004a04:	e69e      	b.n	8004744 <__ieee754_rem_pio2+0x24>
 8004a06:	bf00      	nop
 8004a08:	54400000 	.word	0x54400000
 8004a0c:	3ff921fb 	.word	0x3ff921fb
 8004a10:	1a626331 	.word	0x1a626331
 8004a14:	3dd0b461 	.word	0x3dd0b461
 8004a18:	1a600000 	.word	0x1a600000
 8004a1c:	3dd0b461 	.word	0x3dd0b461
 8004a20:	2e037073 	.word	0x2e037073
 8004a24:	3ba3198a 	.word	0x3ba3198a
 8004a28:	6dc9c883 	.word	0x6dc9c883
 8004a2c:	3fe45f30 	.word	0x3fe45f30
 8004a30:	2e000000 	.word	0x2e000000
 8004a34:	3ba3198a 	.word	0x3ba3198a
 8004a38:	252049c1 	.word	0x252049c1
 8004a3c:	397b839a 	.word	0x397b839a
 8004a40:	3fe921fb 	.word	0x3fe921fb
 8004a44:	4002d97b 	.word	0x4002d97b
 8004a48:	3ff921fb 	.word	0x3ff921fb
 8004a4c:	413921fb 	.word	0x413921fb
 8004a50:	3fe00000 	.word	0x3fe00000
 8004a54:	08005774 	.word	0x08005774
 8004a58:	7fefffff 	.word	0x7fefffff
 8004a5c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004a60:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8004a64:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004a68:	4630      	mov	r0, r6
 8004a6a:	460f      	mov	r7, r1
 8004a6c:	f7fb ff6e 	bl	800094c <__aeabi_d2iz>
 8004a70:	f7fb fe7a 	bl	8000768 <__aeabi_i2d>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4630      	mov	r0, r6
 8004a7a:	4639      	mov	r1, r7
 8004a7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a80:	f7fb fd24 	bl	80004cc <__aeabi_dsub>
 8004a84:	4b22      	ldr	r3, [pc, #136]	@ (8004b10 <__ieee754_rem_pio2+0x3f0>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	f7fb fbf2 	bl	8000270 <__aeabi_dmul>
 8004a8c:	460f      	mov	r7, r1
 8004a8e:	4606      	mov	r6, r0
 8004a90:	f7fb ff5c 	bl	800094c <__aeabi_d2iz>
 8004a94:	f7fb fe68 	bl	8000768 <__aeabi_i2d>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4630      	mov	r0, r6
 8004a9e:	4639      	mov	r1, r7
 8004aa0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004aa4:	f7fb fd12 	bl	80004cc <__aeabi_dsub>
 8004aa8:	4b19      	ldr	r3, [pc, #100]	@ (8004b10 <__ieee754_rem_pio2+0x3f0>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f7fb fbe0 	bl	8000270 <__aeabi_dmul>
 8004ab0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8004ab4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004ab8:	f04f 0803 	mov.w	r8, #3
 8004abc:	2600      	movs	r6, #0
 8004abe:	2700      	movs	r7, #0
 8004ac0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004ac4:	4632      	mov	r2, r6
 8004ac6:	463b      	mov	r3, r7
 8004ac8:	46c2      	mov	sl, r8
 8004aca:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004ace:	f7fb ff0b 	bl	80008e8 <__aeabi_dcmpeq>
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	d1f4      	bne.n	8004ac0 <__ieee754_rem_pio2+0x3a0>
 8004ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8004b14 <__ieee754_rem_pio2+0x3f4>)
 8004ad8:	9301      	str	r3, [sp, #4]
 8004ada:	2302      	movs	r3, #2
 8004adc:	9300      	str	r3, [sp, #0]
 8004ade:	462a      	mov	r2, r5
 8004ae0:	4653      	mov	r3, sl
 8004ae2:	4621      	mov	r1, r4
 8004ae4:	a806      	add	r0, sp, #24
 8004ae6:	f000 f817 	bl	8004b18 <__kernel_rem_pio2>
 8004aea:	9b04      	ldr	r3, [sp, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	4605      	mov	r5, r0
 8004af0:	f6bf ae53 	bge.w	800479a <__ieee754_rem_pio2+0x7a>
 8004af4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004af8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004afc:	e9c4 2300 	strd	r2, r3, [r4]
 8004b00:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004b04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004b08:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004b0c:	e740      	b.n	8004990 <__ieee754_rem_pio2+0x270>
 8004b0e:	bf00      	nop
 8004b10:	41700000 	.word	0x41700000
 8004b14:	080057f4 	.word	0x080057f4

08004b18 <__kernel_rem_pio2>:
 8004b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b1c:	ed2d 8b02 	vpush	{d8}
 8004b20:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8004b24:	f112 0f14 	cmn.w	r2, #20
 8004b28:	9306      	str	r3, [sp, #24]
 8004b2a:	9104      	str	r1, [sp, #16]
 8004b2c:	4bc2      	ldr	r3, [pc, #776]	@ (8004e38 <__kernel_rem_pio2+0x320>)
 8004b2e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8004b30:	9008      	str	r0, [sp, #32]
 8004b32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	9b06      	ldr	r3, [sp, #24]
 8004b3a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004b3e:	bfa8      	it	ge
 8004b40:	1ed4      	subge	r4, r2, #3
 8004b42:	9305      	str	r3, [sp, #20]
 8004b44:	bfb2      	itee	lt
 8004b46:	2400      	movlt	r4, #0
 8004b48:	2318      	movge	r3, #24
 8004b4a:	fb94 f4f3 	sdivge	r4, r4, r3
 8004b4e:	f06f 0317 	mvn.w	r3, #23
 8004b52:	fb04 3303 	mla	r3, r4, r3, r3
 8004b56:	eb03 0b02 	add.w	fp, r3, r2
 8004b5a:	9b00      	ldr	r3, [sp, #0]
 8004b5c:	9a05      	ldr	r2, [sp, #20]
 8004b5e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8004e28 <__kernel_rem_pio2+0x310>
 8004b62:	eb03 0802 	add.w	r8, r3, r2
 8004b66:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004b68:	1aa7      	subs	r7, r4, r2
 8004b6a:	ae20      	add	r6, sp, #128	@ 0x80
 8004b6c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004b70:	2500      	movs	r5, #0
 8004b72:	4545      	cmp	r5, r8
 8004b74:	dd12      	ble.n	8004b9c <__kernel_rem_pio2+0x84>
 8004b76:	9b06      	ldr	r3, [sp, #24]
 8004b78:	aa20      	add	r2, sp, #128	@ 0x80
 8004b7a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004b7e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8004b82:	2700      	movs	r7, #0
 8004b84:	9b00      	ldr	r3, [sp, #0]
 8004b86:	429f      	cmp	r7, r3
 8004b88:	dc2e      	bgt.n	8004be8 <__kernel_rem_pio2+0xd0>
 8004b8a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8004e28 <__kernel_rem_pio2+0x310>
 8004b8e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b92:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004b96:	46a8      	mov	r8, r5
 8004b98:	2600      	movs	r6, #0
 8004b9a:	e01b      	b.n	8004bd4 <__kernel_rem_pio2+0xbc>
 8004b9c:	42ef      	cmn	r7, r5
 8004b9e:	d407      	bmi.n	8004bb0 <__kernel_rem_pio2+0x98>
 8004ba0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004ba4:	f7fb fde0 	bl	8000768 <__aeabi_i2d>
 8004ba8:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004bac:	3501      	adds	r5, #1
 8004bae:	e7e0      	b.n	8004b72 <__kernel_rem_pio2+0x5a>
 8004bb0:	ec51 0b18 	vmov	r0, r1, d8
 8004bb4:	e7f8      	b.n	8004ba8 <__kernel_rem_pio2+0x90>
 8004bb6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8004bba:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004bbe:	f7fb fb57 	bl	8000270 <__aeabi_dmul>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bca:	f7fb fc81 	bl	80004d0 <__adddf3>
 8004bce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004bd2:	3601      	adds	r6, #1
 8004bd4:	9b05      	ldr	r3, [sp, #20]
 8004bd6:	429e      	cmp	r6, r3
 8004bd8:	dded      	ble.n	8004bb6 <__kernel_rem_pio2+0x9e>
 8004bda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004bde:	3701      	adds	r7, #1
 8004be0:	ecaa 7b02 	vstmia	sl!, {d7}
 8004be4:	3508      	adds	r5, #8
 8004be6:	e7cd      	b.n	8004b84 <__kernel_rem_pio2+0x6c>
 8004be8:	9b00      	ldr	r3, [sp, #0]
 8004bea:	f8dd 8000 	ldr.w	r8, [sp]
 8004bee:	aa0c      	add	r2, sp, #48	@ 0x30
 8004bf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004bf4:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bf6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004bf8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bfe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8004c02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c04:	ab98      	add	r3, sp, #608	@ 0x260
 8004c06:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004c0a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8004c0e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004c12:	ac0c      	add	r4, sp, #48	@ 0x30
 8004c14:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004c16:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8004c1a:	46a1      	mov	r9, r4
 8004c1c:	46c2      	mov	sl, r8
 8004c1e:	f1ba 0f00 	cmp.w	sl, #0
 8004c22:	dc77      	bgt.n	8004d14 <__kernel_rem_pio2+0x1fc>
 8004c24:	4658      	mov	r0, fp
 8004c26:	ed9d 0b02 	vldr	d0, [sp, #8]
 8004c2a:	f000 fc51 	bl	80054d0 <scalbn>
 8004c2e:	ec57 6b10 	vmov	r6, r7, d0
 8004c32:	2200      	movs	r2, #0
 8004c34:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8004c38:	4630      	mov	r0, r6
 8004c3a:	4639      	mov	r1, r7
 8004c3c:	f7fb fb18 	bl	8000270 <__aeabi_dmul>
 8004c40:	ec41 0b10 	vmov	d0, r0, r1
 8004c44:	f000 fcc0 	bl	80055c8 <floor>
 8004c48:	4b7c      	ldr	r3, [pc, #496]	@ (8004e3c <__kernel_rem_pio2+0x324>)
 8004c4a:	ec51 0b10 	vmov	r0, r1, d0
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f7fb fb0e 	bl	8000270 <__aeabi_dmul>
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	4630      	mov	r0, r6
 8004c5a:	4639      	mov	r1, r7
 8004c5c:	f7fb fc36 	bl	80004cc <__aeabi_dsub>
 8004c60:	460f      	mov	r7, r1
 8004c62:	4606      	mov	r6, r0
 8004c64:	f7fb fe72 	bl	800094c <__aeabi_d2iz>
 8004c68:	9002      	str	r0, [sp, #8]
 8004c6a:	f7fb fd7d 	bl	8000768 <__aeabi_i2d>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	4630      	mov	r0, r6
 8004c74:	4639      	mov	r1, r7
 8004c76:	f7fb fc29 	bl	80004cc <__aeabi_dsub>
 8004c7a:	f1bb 0f00 	cmp.w	fp, #0
 8004c7e:	4606      	mov	r6, r0
 8004c80:	460f      	mov	r7, r1
 8004c82:	dd6c      	ble.n	8004d5e <__kernel_rem_pio2+0x246>
 8004c84:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8004c88:	ab0c      	add	r3, sp, #48	@ 0x30
 8004c8a:	9d02      	ldr	r5, [sp, #8]
 8004c8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004c90:	f1cb 0018 	rsb	r0, fp, #24
 8004c94:	fa43 f200 	asr.w	r2, r3, r0
 8004c98:	4415      	add	r5, r2
 8004c9a:	4082      	lsls	r2, r0
 8004c9c:	1a9b      	subs	r3, r3, r2
 8004c9e:	aa0c      	add	r2, sp, #48	@ 0x30
 8004ca0:	9502      	str	r5, [sp, #8]
 8004ca2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004ca6:	f1cb 0217 	rsb	r2, fp, #23
 8004caa:	fa43 f902 	asr.w	r9, r3, r2
 8004cae:	f1b9 0f00 	cmp.w	r9, #0
 8004cb2:	dd64      	ble.n	8004d7e <__kernel_rem_pio2+0x266>
 8004cb4:	9b02      	ldr	r3, [sp, #8]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	3301      	adds	r3, #1
 8004cba:	9302      	str	r3, [sp, #8]
 8004cbc:	4615      	mov	r5, r2
 8004cbe:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8004cc2:	4590      	cmp	r8, r2
 8004cc4:	f300 80a1 	bgt.w	8004e0a <__kernel_rem_pio2+0x2f2>
 8004cc8:	f1bb 0f00 	cmp.w	fp, #0
 8004ccc:	dd07      	ble.n	8004cde <__kernel_rem_pio2+0x1c6>
 8004cce:	f1bb 0f01 	cmp.w	fp, #1
 8004cd2:	f000 80c1 	beq.w	8004e58 <__kernel_rem_pio2+0x340>
 8004cd6:	f1bb 0f02 	cmp.w	fp, #2
 8004cda:	f000 80c8 	beq.w	8004e6e <__kernel_rem_pio2+0x356>
 8004cde:	f1b9 0f02 	cmp.w	r9, #2
 8004ce2:	d14c      	bne.n	8004d7e <__kernel_rem_pio2+0x266>
 8004ce4:	4632      	mov	r2, r6
 8004ce6:	463b      	mov	r3, r7
 8004ce8:	4955      	ldr	r1, [pc, #340]	@ (8004e40 <__kernel_rem_pio2+0x328>)
 8004cea:	2000      	movs	r0, #0
 8004cec:	f7fb fbee 	bl	80004cc <__aeabi_dsub>
 8004cf0:	4606      	mov	r6, r0
 8004cf2:	460f      	mov	r7, r1
 8004cf4:	2d00      	cmp	r5, #0
 8004cf6:	d042      	beq.n	8004d7e <__kernel_rem_pio2+0x266>
 8004cf8:	4658      	mov	r0, fp
 8004cfa:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8004e30 <__kernel_rem_pio2+0x318>
 8004cfe:	f000 fbe7 	bl	80054d0 <scalbn>
 8004d02:	4630      	mov	r0, r6
 8004d04:	4639      	mov	r1, r7
 8004d06:	ec53 2b10 	vmov	r2, r3, d0
 8004d0a:	f7fb fbdf 	bl	80004cc <__aeabi_dsub>
 8004d0e:	4606      	mov	r6, r0
 8004d10:	460f      	mov	r7, r1
 8004d12:	e034      	b.n	8004d7e <__kernel_rem_pio2+0x266>
 8004d14:	4b4b      	ldr	r3, [pc, #300]	@ (8004e44 <__kernel_rem_pio2+0x32c>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d1c:	f7fb faa8 	bl	8000270 <__aeabi_dmul>
 8004d20:	f7fb fe14 	bl	800094c <__aeabi_d2iz>
 8004d24:	f7fb fd20 	bl	8000768 <__aeabi_i2d>
 8004d28:	4b47      	ldr	r3, [pc, #284]	@ (8004e48 <__kernel_rem_pio2+0x330>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	4606      	mov	r6, r0
 8004d2e:	460f      	mov	r7, r1
 8004d30:	f7fb fa9e 	bl	8000270 <__aeabi_dmul>
 8004d34:	4602      	mov	r2, r0
 8004d36:	460b      	mov	r3, r1
 8004d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d3c:	f7fb fbc6 	bl	80004cc <__aeabi_dsub>
 8004d40:	f7fb fe04 	bl	800094c <__aeabi_d2iz>
 8004d44:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8004d48:	f849 0b04 	str.w	r0, [r9], #4
 8004d4c:	4639      	mov	r1, r7
 8004d4e:	4630      	mov	r0, r6
 8004d50:	f7fb fbbe 	bl	80004d0 <__adddf3>
 8004d54:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004d58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d5c:	e75f      	b.n	8004c1e <__kernel_rem_pio2+0x106>
 8004d5e:	d107      	bne.n	8004d70 <__kernel_rem_pio2+0x258>
 8004d60:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8004d64:	aa0c      	add	r2, sp, #48	@ 0x30
 8004d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d6a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8004d6e:	e79e      	b.n	8004cae <__kernel_rem_pio2+0x196>
 8004d70:	4b36      	ldr	r3, [pc, #216]	@ (8004e4c <__kernel_rem_pio2+0x334>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	f7fb fdd6 	bl	8000924 <__aeabi_dcmpge>
 8004d78:	2800      	cmp	r0, #0
 8004d7a:	d143      	bne.n	8004e04 <__kernel_rem_pio2+0x2ec>
 8004d7c:	4681      	mov	r9, r0
 8004d7e:	2200      	movs	r2, #0
 8004d80:	2300      	movs	r3, #0
 8004d82:	4630      	mov	r0, r6
 8004d84:	4639      	mov	r1, r7
 8004d86:	f7fb fdaf 	bl	80008e8 <__aeabi_dcmpeq>
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	f000 80c1 	beq.w	8004f12 <__kernel_rem_pio2+0x3fa>
 8004d90:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8004d94:	2200      	movs	r2, #0
 8004d96:	9900      	ldr	r1, [sp, #0]
 8004d98:	428b      	cmp	r3, r1
 8004d9a:	da70      	bge.n	8004e7e <__kernel_rem_pio2+0x366>
 8004d9c:	2a00      	cmp	r2, #0
 8004d9e:	f000 808b 	beq.w	8004eb8 <__kernel_rem_pio2+0x3a0>
 8004da2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004da6:	ab0c      	add	r3, sp, #48	@ 0x30
 8004da8:	f1ab 0b18 	sub.w	fp, fp, #24
 8004dac:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0f6      	beq.n	8004da2 <__kernel_rem_pio2+0x28a>
 8004db4:	4658      	mov	r0, fp
 8004db6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8004e30 <__kernel_rem_pio2+0x318>
 8004dba:	f000 fb89 	bl	80054d0 <scalbn>
 8004dbe:	f108 0301 	add.w	r3, r8, #1
 8004dc2:	00da      	lsls	r2, r3, #3
 8004dc4:	9205      	str	r2, [sp, #20]
 8004dc6:	ec55 4b10 	vmov	r4, r5, d0
 8004dca:	aa70      	add	r2, sp, #448	@ 0x1c0
 8004dcc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8004e44 <__kernel_rem_pio2+0x32c>
 8004dd0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8004dd4:	4646      	mov	r6, r8
 8004dd6:	f04f 0a00 	mov.w	sl, #0
 8004dda:	2e00      	cmp	r6, #0
 8004ddc:	f280 80d1 	bge.w	8004f82 <__kernel_rem_pio2+0x46a>
 8004de0:	4644      	mov	r4, r8
 8004de2:	2c00      	cmp	r4, #0
 8004de4:	f2c0 80ff 	blt.w	8004fe6 <__kernel_rem_pio2+0x4ce>
 8004de8:	4b19      	ldr	r3, [pc, #100]	@ (8004e50 <__kernel_rem_pio2+0x338>)
 8004dea:	461f      	mov	r7, r3
 8004dec:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004dee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004df2:	9306      	str	r3, [sp, #24]
 8004df4:	f04f 0a00 	mov.w	sl, #0
 8004df8:	f04f 0b00 	mov.w	fp, #0
 8004dfc:	2600      	movs	r6, #0
 8004dfe:	eba8 0504 	sub.w	r5, r8, r4
 8004e02:	e0e4      	b.n	8004fce <__kernel_rem_pio2+0x4b6>
 8004e04:	f04f 0902 	mov.w	r9, #2
 8004e08:	e754      	b.n	8004cb4 <__kernel_rem_pio2+0x19c>
 8004e0a:	f854 3b04 	ldr.w	r3, [r4], #4
 8004e0e:	bb0d      	cbnz	r5, 8004e54 <__kernel_rem_pio2+0x33c>
 8004e10:	b123      	cbz	r3, 8004e1c <__kernel_rem_pio2+0x304>
 8004e12:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004e16:	f844 3c04 	str.w	r3, [r4, #-4]
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	3201      	adds	r2, #1
 8004e1e:	461d      	mov	r5, r3
 8004e20:	e74f      	b.n	8004cc2 <__kernel_rem_pio2+0x1aa>
 8004e22:	bf00      	nop
 8004e24:	f3af 8000 	nop.w
	...
 8004e34:	3ff00000 	.word	0x3ff00000
 8004e38:	08005940 	.word	0x08005940
 8004e3c:	40200000 	.word	0x40200000
 8004e40:	3ff00000 	.word	0x3ff00000
 8004e44:	3e700000 	.word	0x3e700000
 8004e48:	41700000 	.word	0x41700000
 8004e4c:	3fe00000 	.word	0x3fe00000
 8004e50:	08005900 	.word	0x08005900
 8004e54:	1acb      	subs	r3, r1, r3
 8004e56:	e7de      	b.n	8004e16 <__kernel_rem_pio2+0x2fe>
 8004e58:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8004e5c:	ab0c      	add	r3, sp, #48	@ 0x30
 8004e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e62:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004e66:	a90c      	add	r1, sp, #48	@ 0x30
 8004e68:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004e6c:	e737      	b.n	8004cde <__kernel_rem_pio2+0x1c6>
 8004e6e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 8004e72:	ab0c      	add	r3, sp, #48	@ 0x30
 8004e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e78:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8004e7c:	e7f3      	b.n	8004e66 <__kernel_rem_pio2+0x34e>
 8004e7e:	a90c      	add	r1, sp, #48	@ 0x30
 8004e80:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004e84:	3b01      	subs	r3, #1
 8004e86:	430a      	orrs	r2, r1
 8004e88:	e785      	b.n	8004d96 <__kernel_rem_pio2+0x27e>
 8004e8a:	3401      	adds	r4, #1
 8004e8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004e90:	2a00      	cmp	r2, #0
 8004e92:	d0fa      	beq.n	8004e8a <__kernel_rem_pio2+0x372>
 8004e94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e96:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004e9a:	eb0d 0503 	add.w	r5, sp, r3
 8004e9e:	9b06      	ldr	r3, [sp, #24]
 8004ea0:	aa20      	add	r2, sp, #128	@ 0x80
 8004ea2:	4443      	add	r3, r8
 8004ea4:	f108 0701 	add.w	r7, r8, #1
 8004ea8:	3d98      	subs	r5, #152	@ 0x98
 8004eaa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8004eae:	4444      	add	r4, r8
 8004eb0:	42bc      	cmp	r4, r7
 8004eb2:	da04      	bge.n	8004ebe <__kernel_rem_pio2+0x3a6>
 8004eb4:	46a0      	mov	r8, r4
 8004eb6:	e6a2      	b.n	8004bfe <__kernel_rem_pio2+0xe6>
 8004eb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eba:	2401      	movs	r4, #1
 8004ebc:	e7e6      	b.n	8004e8c <__kernel_rem_pio2+0x374>
 8004ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ec0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8004ec4:	f7fb fc50 	bl	8000768 <__aeabi_i2d>
 8004ec8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8005188 <__kernel_rem_pio2+0x670>
 8004ecc:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004ed0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004ed4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ed8:	46b2      	mov	sl, r6
 8004eda:	f04f 0800 	mov.w	r8, #0
 8004ede:	9b05      	ldr	r3, [sp, #20]
 8004ee0:	4598      	cmp	r8, r3
 8004ee2:	dd05      	ble.n	8004ef0 <__kernel_rem_pio2+0x3d8>
 8004ee4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004ee8:	3701      	adds	r7, #1
 8004eea:	eca5 7b02 	vstmia	r5!, {d7}
 8004eee:	e7df      	b.n	8004eb0 <__kernel_rem_pio2+0x398>
 8004ef0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8004ef4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004ef8:	f7fb f9ba 	bl	8000270 <__aeabi_dmul>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f04:	f7fb fae4 	bl	80004d0 <__adddf3>
 8004f08:	f108 0801 	add.w	r8, r8, #1
 8004f0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f10:	e7e5      	b.n	8004ede <__kernel_rem_pio2+0x3c6>
 8004f12:	f1cb 0000 	rsb	r0, fp, #0
 8004f16:	ec47 6b10 	vmov	d0, r6, r7
 8004f1a:	f000 fad9 	bl	80054d0 <scalbn>
 8004f1e:	ec55 4b10 	vmov	r4, r5, d0
 8004f22:	4b9b      	ldr	r3, [pc, #620]	@ (8005190 <__kernel_rem_pio2+0x678>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	4620      	mov	r0, r4
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f7fb fcfb 	bl	8000924 <__aeabi_dcmpge>
 8004f2e:	b300      	cbz	r0, 8004f72 <__kernel_rem_pio2+0x45a>
 8004f30:	4b98      	ldr	r3, [pc, #608]	@ (8005194 <__kernel_rem_pio2+0x67c>)
 8004f32:	2200      	movs	r2, #0
 8004f34:	4620      	mov	r0, r4
 8004f36:	4629      	mov	r1, r5
 8004f38:	f7fb f99a 	bl	8000270 <__aeabi_dmul>
 8004f3c:	f7fb fd06 	bl	800094c <__aeabi_d2iz>
 8004f40:	4606      	mov	r6, r0
 8004f42:	f7fb fc11 	bl	8000768 <__aeabi_i2d>
 8004f46:	4b92      	ldr	r3, [pc, #584]	@ (8005190 <__kernel_rem_pio2+0x678>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f7fb f991 	bl	8000270 <__aeabi_dmul>
 8004f4e:	460b      	mov	r3, r1
 8004f50:	4602      	mov	r2, r0
 8004f52:	4629      	mov	r1, r5
 8004f54:	4620      	mov	r0, r4
 8004f56:	f7fb fab9 	bl	80004cc <__aeabi_dsub>
 8004f5a:	f7fb fcf7 	bl	800094c <__aeabi_d2iz>
 8004f5e:	ab0c      	add	r3, sp, #48	@ 0x30
 8004f60:	f10b 0b18 	add.w	fp, fp, #24
 8004f64:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004f68:	f108 0801 	add.w	r8, r8, #1
 8004f6c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8004f70:	e720      	b.n	8004db4 <__kernel_rem_pio2+0x29c>
 8004f72:	4620      	mov	r0, r4
 8004f74:	4629      	mov	r1, r5
 8004f76:	f7fb fce9 	bl	800094c <__aeabi_d2iz>
 8004f7a:	ab0c      	add	r3, sp, #48	@ 0x30
 8004f7c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004f80:	e718      	b.n	8004db4 <__kernel_rem_pio2+0x29c>
 8004f82:	ab0c      	add	r3, sp, #48	@ 0x30
 8004f84:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004f88:	f7fb fbee 	bl	8000768 <__aeabi_i2d>
 8004f8c:	4622      	mov	r2, r4
 8004f8e:	462b      	mov	r3, r5
 8004f90:	f7fb f96e 	bl	8000270 <__aeabi_dmul>
 8004f94:	4652      	mov	r2, sl
 8004f96:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8004f9a:	465b      	mov	r3, fp
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	4629      	mov	r1, r5
 8004fa0:	f7fb f966 	bl	8000270 <__aeabi_dmul>
 8004fa4:	3e01      	subs	r6, #1
 8004fa6:	4604      	mov	r4, r0
 8004fa8:	460d      	mov	r5, r1
 8004faa:	e716      	b.n	8004dda <__kernel_rem_pio2+0x2c2>
 8004fac:	9906      	ldr	r1, [sp, #24]
 8004fae:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004fb2:	9106      	str	r1, [sp, #24]
 8004fb4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8004fb8:	f7fb f95a 	bl	8000270 <__aeabi_dmul>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	4650      	mov	r0, sl
 8004fc2:	4659      	mov	r1, fp
 8004fc4:	f7fb fa84 	bl	80004d0 <__adddf3>
 8004fc8:	3601      	adds	r6, #1
 8004fca:	4682      	mov	sl, r0
 8004fcc:	468b      	mov	fp, r1
 8004fce:	9b00      	ldr	r3, [sp, #0]
 8004fd0:	429e      	cmp	r6, r3
 8004fd2:	dc01      	bgt.n	8004fd8 <__kernel_rem_pio2+0x4c0>
 8004fd4:	42ae      	cmp	r6, r5
 8004fd6:	dde9      	ble.n	8004fac <__kernel_rem_pio2+0x494>
 8004fd8:	ab48      	add	r3, sp, #288	@ 0x120
 8004fda:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8004fde:	e9c5 ab00 	strd	sl, fp, [r5]
 8004fe2:	3c01      	subs	r4, #1
 8004fe4:	e6fd      	b.n	8004de2 <__kernel_rem_pio2+0x2ca>
 8004fe6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	dc0b      	bgt.n	8005004 <__kernel_rem_pio2+0x4ec>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	dc35      	bgt.n	800505c <__kernel_rem_pio2+0x544>
 8004ff0:	d059      	beq.n	80050a6 <__kernel_rem_pio2+0x58e>
 8004ff2:	9b02      	ldr	r3, [sp, #8]
 8004ff4:	f003 0007 	and.w	r0, r3, #7
 8004ff8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8004ffc:	ecbd 8b02 	vpop	{d8}
 8005000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005004:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005006:	2b03      	cmp	r3, #3
 8005008:	d1f3      	bne.n	8004ff2 <__kernel_rem_pio2+0x4da>
 800500a:	9b05      	ldr	r3, [sp, #20]
 800500c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005010:	eb0d 0403 	add.w	r4, sp, r3
 8005014:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8005018:	4625      	mov	r5, r4
 800501a:	46c2      	mov	sl, r8
 800501c:	f1ba 0f00 	cmp.w	sl, #0
 8005020:	dc69      	bgt.n	80050f6 <__kernel_rem_pio2+0x5de>
 8005022:	4645      	mov	r5, r8
 8005024:	2d01      	cmp	r5, #1
 8005026:	f300 8087 	bgt.w	8005138 <__kernel_rem_pio2+0x620>
 800502a:	9c05      	ldr	r4, [sp, #20]
 800502c:	ab48      	add	r3, sp, #288	@ 0x120
 800502e:	441c      	add	r4, r3
 8005030:	2000      	movs	r0, #0
 8005032:	2100      	movs	r1, #0
 8005034:	f1b8 0f01 	cmp.w	r8, #1
 8005038:	f300 809c 	bgt.w	8005174 <__kernel_rem_pio2+0x65c>
 800503c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8005040:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8005044:	f1b9 0f00 	cmp.w	r9, #0
 8005048:	f040 80a6 	bne.w	8005198 <__kernel_rem_pio2+0x680>
 800504c:	9b04      	ldr	r3, [sp, #16]
 800504e:	e9c3 5600 	strd	r5, r6, [r3]
 8005052:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8005056:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800505a:	e7ca      	b.n	8004ff2 <__kernel_rem_pio2+0x4da>
 800505c:	9d05      	ldr	r5, [sp, #20]
 800505e:	ab48      	add	r3, sp, #288	@ 0x120
 8005060:	441d      	add	r5, r3
 8005062:	4644      	mov	r4, r8
 8005064:	2000      	movs	r0, #0
 8005066:	2100      	movs	r1, #0
 8005068:	2c00      	cmp	r4, #0
 800506a:	da35      	bge.n	80050d8 <__kernel_rem_pio2+0x5c0>
 800506c:	f1b9 0f00 	cmp.w	r9, #0
 8005070:	d038      	beq.n	80050e4 <__kernel_rem_pio2+0x5cc>
 8005072:	4602      	mov	r2, r0
 8005074:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005078:	9c04      	ldr	r4, [sp, #16]
 800507a:	e9c4 2300 	strd	r2, r3, [r4]
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8005086:	f7fb fa21 	bl	80004cc <__aeabi_dsub>
 800508a:	ad4a      	add	r5, sp, #296	@ 0x128
 800508c:	2401      	movs	r4, #1
 800508e:	45a0      	cmp	r8, r4
 8005090:	da2b      	bge.n	80050ea <__kernel_rem_pio2+0x5d2>
 8005092:	f1b9 0f00 	cmp.w	r9, #0
 8005096:	d002      	beq.n	800509e <__kernel_rem_pio2+0x586>
 8005098:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800509c:	4619      	mov	r1, r3
 800509e:	9b04      	ldr	r3, [sp, #16]
 80050a0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80050a4:	e7a5      	b.n	8004ff2 <__kernel_rem_pio2+0x4da>
 80050a6:	9c05      	ldr	r4, [sp, #20]
 80050a8:	ab48      	add	r3, sp, #288	@ 0x120
 80050aa:	441c      	add	r4, r3
 80050ac:	2000      	movs	r0, #0
 80050ae:	2100      	movs	r1, #0
 80050b0:	f1b8 0f00 	cmp.w	r8, #0
 80050b4:	da09      	bge.n	80050ca <__kernel_rem_pio2+0x5b2>
 80050b6:	f1b9 0f00 	cmp.w	r9, #0
 80050ba:	d002      	beq.n	80050c2 <__kernel_rem_pio2+0x5aa>
 80050bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80050c0:	4619      	mov	r1, r3
 80050c2:	9b04      	ldr	r3, [sp, #16]
 80050c4:	e9c3 0100 	strd	r0, r1, [r3]
 80050c8:	e793      	b.n	8004ff2 <__kernel_rem_pio2+0x4da>
 80050ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80050ce:	f7fb f9ff 	bl	80004d0 <__adddf3>
 80050d2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80050d6:	e7eb      	b.n	80050b0 <__kernel_rem_pio2+0x598>
 80050d8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80050dc:	f7fb f9f8 	bl	80004d0 <__adddf3>
 80050e0:	3c01      	subs	r4, #1
 80050e2:	e7c1      	b.n	8005068 <__kernel_rem_pio2+0x550>
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	e7c6      	b.n	8005078 <__kernel_rem_pio2+0x560>
 80050ea:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80050ee:	f7fb f9ef 	bl	80004d0 <__adddf3>
 80050f2:	3401      	adds	r4, #1
 80050f4:	e7cb      	b.n	800508e <__kernel_rem_pio2+0x576>
 80050f6:	ed35 7b02 	vldmdb	r5!, {d7}
 80050fa:	ed8d 7b00 	vstr	d7, [sp]
 80050fe:	ed95 7b02 	vldr	d7, [r5, #8]
 8005102:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005106:	ec53 2b17 	vmov	r2, r3, d7
 800510a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800510e:	f7fb f9df 	bl	80004d0 <__adddf3>
 8005112:	4602      	mov	r2, r0
 8005114:	460b      	mov	r3, r1
 8005116:	4606      	mov	r6, r0
 8005118:	460f      	mov	r7, r1
 800511a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800511e:	f7fb f9d5 	bl	80004cc <__aeabi_dsub>
 8005122:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005126:	f7fb f9d3 	bl	80004d0 <__adddf3>
 800512a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800512e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8005132:	e9c5 6700 	strd	r6, r7, [r5]
 8005136:	e771      	b.n	800501c <__kernel_rem_pio2+0x504>
 8005138:	ed34 7b02 	vldmdb	r4!, {d7}
 800513c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8005140:	ec51 0b17 	vmov	r0, r1, d7
 8005144:	4652      	mov	r2, sl
 8005146:	465b      	mov	r3, fp
 8005148:	ed8d 7b00 	vstr	d7, [sp]
 800514c:	f7fb f9c0 	bl	80004d0 <__adddf3>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4606      	mov	r6, r0
 8005156:	460f      	mov	r7, r1
 8005158:	e9dd 0100 	ldrd	r0, r1, [sp]
 800515c:	f7fb f9b6 	bl	80004cc <__aeabi_dsub>
 8005160:	4652      	mov	r2, sl
 8005162:	465b      	mov	r3, fp
 8005164:	f7fb f9b4 	bl	80004d0 <__adddf3>
 8005168:	3d01      	subs	r5, #1
 800516a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800516e:	e9c4 6700 	strd	r6, r7, [r4]
 8005172:	e757      	b.n	8005024 <__kernel_rem_pio2+0x50c>
 8005174:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005178:	f7fb f9aa 	bl	80004d0 <__adddf3>
 800517c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005180:	e758      	b.n	8005034 <__kernel_rem_pio2+0x51c>
 8005182:	bf00      	nop
 8005184:	f3af 8000 	nop.w
	...
 8005190:	41700000 	.word	0x41700000
 8005194:	3e700000 	.word	0x3e700000
 8005198:	9b04      	ldr	r3, [sp, #16]
 800519a:	9a04      	ldr	r2, [sp, #16]
 800519c:	601d      	str	r5, [r3, #0]
 800519e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 80051a2:	605c      	str	r4, [r3, #4]
 80051a4:	609f      	str	r7, [r3, #8]
 80051a6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80051aa:	60d3      	str	r3, [r2, #12]
 80051ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80051b0:	6110      	str	r0, [r2, #16]
 80051b2:	6153      	str	r3, [r2, #20]
 80051b4:	e71d      	b.n	8004ff2 <__kernel_rem_pio2+0x4da>
 80051b6:	bf00      	nop

080051b8 <__kernel_cos>:
 80051b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051bc:	ec57 6b10 	vmov	r6, r7, d0
 80051c0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80051c4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80051c8:	ed8d 1b00 	vstr	d1, [sp]
 80051cc:	d206      	bcs.n	80051dc <__kernel_cos+0x24>
 80051ce:	4630      	mov	r0, r6
 80051d0:	4639      	mov	r1, r7
 80051d2:	f7fb fbbb 	bl	800094c <__aeabi_d2iz>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	f000 8088 	beq.w	80052ec <__kernel_cos+0x134>
 80051dc:	4632      	mov	r2, r6
 80051de:	463b      	mov	r3, r7
 80051e0:	4630      	mov	r0, r6
 80051e2:	4639      	mov	r1, r7
 80051e4:	f7fb f844 	bl	8000270 <__aeabi_dmul>
 80051e8:	4b51      	ldr	r3, [pc, #324]	@ (8005330 <__kernel_cos+0x178>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	4604      	mov	r4, r0
 80051ee:	460d      	mov	r5, r1
 80051f0:	f7fb f83e 	bl	8000270 <__aeabi_dmul>
 80051f4:	a340      	add	r3, pc, #256	@ (adr r3, 80052f8 <__kernel_cos+0x140>)
 80051f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051fa:	4682      	mov	sl, r0
 80051fc:	468b      	mov	fp, r1
 80051fe:	4620      	mov	r0, r4
 8005200:	4629      	mov	r1, r5
 8005202:	f7fb f835 	bl	8000270 <__aeabi_dmul>
 8005206:	a33e      	add	r3, pc, #248	@ (adr r3, 8005300 <__kernel_cos+0x148>)
 8005208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520c:	f7fb f960 	bl	80004d0 <__adddf3>
 8005210:	4622      	mov	r2, r4
 8005212:	462b      	mov	r3, r5
 8005214:	f7fb f82c 	bl	8000270 <__aeabi_dmul>
 8005218:	a33b      	add	r3, pc, #236	@ (adr r3, 8005308 <__kernel_cos+0x150>)
 800521a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521e:	f7fb f955 	bl	80004cc <__aeabi_dsub>
 8005222:	4622      	mov	r2, r4
 8005224:	462b      	mov	r3, r5
 8005226:	f7fb f823 	bl	8000270 <__aeabi_dmul>
 800522a:	a339      	add	r3, pc, #228	@ (adr r3, 8005310 <__kernel_cos+0x158>)
 800522c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005230:	f7fb f94e 	bl	80004d0 <__adddf3>
 8005234:	4622      	mov	r2, r4
 8005236:	462b      	mov	r3, r5
 8005238:	f7fb f81a 	bl	8000270 <__aeabi_dmul>
 800523c:	a336      	add	r3, pc, #216	@ (adr r3, 8005318 <__kernel_cos+0x160>)
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	f7fb f943 	bl	80004cc <__aeabi_dsub>
 8005246:	4622      	mov	r2, r4
 8005248:	462b      	mov	r3, r5
 800524a:	f7fb f811 	bl	8000270 <__aeabi_dmul>
 800524e:	a334      	add	r3, pc, #208	@ (adr r3, 8005320 <__kernel_cos+0x168>)
 8005250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005254:	f7fb f93c 	bl	80004d0 <__adddf3>
 8005258:	4622      	mov	r2, r4
 800525a:	462b      	mov	r3, r5
 800525c:	f7fb f808 	bl	8000270 <__aeabi_dmul>
 8005260:	4622      	mov	r2, r4
 8005262:	462b      	mov	r3, r5
 8005264:	f7fb f804 	bl	8000270 <__aeabi_dmul>
 8005268:	e9dd 2300 	ldrd	r2, r3, [sp]
 800526c:	4604      	mov	r4, r0
 800526e:	460d      	mov	r5, r1
 8005270:	4630      	mov	r0, r6
 8005272:	4639      	mov	r1, r7
 8005274:	f7fa fffc 	bl	8000270 <__aeabi_dmul>
 8005278:	460b      	mov	r3, r1
 800527a:	4602      	mov	r2, r0
 800527c:	4629      	mov	r1, r5
 800527e:	4620      	mov	r0, r4
 8005280:	f7fb f924 	bl	80004cc <__aeabi_dsub>
 8005284:	4b2b      	ldr	r3, [pc, #172]	@ (8005334 <__kernel_cos+0x17c>)
 8005286:	4598      	cmp	r8, r3
 8005288:	4606      	mov	r6, r0
 800528a:	460f      	mov	r7, r1
 800528c:	d810      	bhi.n	80052b0 <__kernel_cos+0xf8>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4650      	mov	r0, sl
 8005294:	4659      	mov	r1, fp
 8005296:	f7fb f919 	bl	80004cc <__aeabi_dsub>
 800529a:	460b      	mov	r3, r1
 800529c:	4926      	ldr	r1, [pc, #152]	@ (8005338 <__kernel_cos+0x180>)
 800529e:	4602      	mov	r2, r0
 80052a0:	2000      	movs	r0, #0
 80052a2:	f7fb f913 	bl	80004cc <__aeabi_dsub>
 80052a6:	ec41 0b10 	vmov	d0, r0, r1
 80052aa:	b003      	add	sp, #12
 80052ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052b0:	4b22      	ldr	r3, [pc, #136]	@ (800533c <__kernel_cos+0x184>)
 80052b2:	4921      	ldr	r1, [pc, #132]	@ (8005338 <__kernel_cos+0x180>)
 80052b4:	4598      	cmp	r8, r3
 80052b6:	bf8c      	ite	hi
 80052b8:	4d21      	ldrhi	r5, [pc, #132]	@ (8005340 <__kernel_cos+0x188>)
 80052ba:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80052be:	2400      	movs	r4, #0
 80052c0:	4622      	mov	r2, r4
 80052c2:	462b      	mov	r3, r5
 80052c4:	2000      	movs	r0, #0
 80052c6:	f7fb f901 	bl	80004cc <__aeabi_dsub>
 80052ca:	4622      	mov	r2, r4
 80052cc:	4680      	mov	r8, r0
 80052ce:	4689      	mov	r9, r1
 80052d0:	462b      	mov	r3, r5
 80052d2:	4650      	mov	r0, sl
 80052d4:	4659      	mov	r1, fp
 80052d6:	f7fb f8f9 	bl	80004cc <__aeabi_dsub>
 80052da:	4632      	mov	r2, r6
 80052dc:	463b      	mov	r3, r7
 80052de:	f7fb f8f5 	bl	80004cc <__aeabi_dsub>
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	4640      	mov	r0, r8
 80052e8:	4649      	mov	r1, r9
 80052ea:	e7da      	b.n	80052a2 <__kernel_cos+0xea>
 80052ec:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8005328 <__kernel_cos+0x170>
 80052f0:	e7db      	b.n	80052aa <__kernel_cos+0xf2>
 80052f2:	bf00      	nop
 80052f4:	f3af 8000 	nop.w
 80052f8:	be8838d4 	.word	0xbe8838d4
 80052fc:	bda8fae9 	.word	0xbda8fae9
 8005300:	bdb4b1c4 	.word	0xbdb4b1c4
 8005304:	3e21ee9e 	.word	0x3e21ee9e
 8005308:	809c52ad 	.word	0x809c52ad
 800530c:	3e927e4f 	.word	0x3e927e4f
 8005310:	19cb1590 	.word	0x19cb1590
 8005314:	3efa01a0 	.word	0x3efa01a0
 8005318:	16c15177 	.word	0x16c15177
 800531c:	3f56c16c 	.word	0x3f56c16c
 8005320:	5555554c 	.word	0x5555554c
 8005324:	3fa55555 	.word	0x3fa55555
 8005328:	00000000 	.word	0x00000000
 800532c:	3ff00000 	.word	0x3ff00000
 8005330:	3fe00000 	.word	0x3fe00000
 8005334:	3fd33332 	.word	0x3fd33332
 8005338:	3ff00000 	.word	0x3ff00000
 800533c:	3fe90000 	.word	0x3fe90000
 8005340:	3fd20000 	.word	0x3fd20000
 8005344:	00000000 	.word	0x00000000

08005348 <__kernel_sin>:
 8005348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800534c:	ec55 4b10 	vmov	r4, r5, d0
 8005350:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005354:	b085      	sub	sp, #20
 8005356:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800535a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800535e:	4680      	mov	r8, r0
 8005360:	d205      	bcs.n	800536e <__kernel_sin+0x26>
 8005362:	4620      	mov	r0, r4
 8005364:	4629      	mov	r1, r5
 8005366:	f7fb faf1 	bl	800094c <__aeabi_d2iz>
 800536a:	2800      	cmp	r0, #0
 800536c:	d052      	beq.n	8005414 <__kernel_sin+0xcc>
 800536e:	4622      	mov	r2, r4
 8005370:	462b      	mov	r3, r5
 8005372:	4620      	mov	r0, r4
 8005374:	4629      	mov	r1, r5
 8005376:	f7fa ff7b 	bl	8000270 <__aeabi_dmul>
 800537a:	4682      	mov	sl, r0
 800537c:	468b      	mov	fp, r1
 800537e:	4602      	mov	r2, r0
 8005380:	460b      	mov	r3, r1
 8005382:	4620      	mov	r0, r4
 8005384:	4629      	mov	r1, r5
 8005386:	f7fa ff73 	bl	8000270 <__aeabi_dmul>
 800538a:	a342      	add	r3, pc, #264	@ (adr r3, 8005494 <__kernel_sin+0x14c>)
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	e9cd 0100 	strd	r0, r1, [sp]
 8005394:	4650      	mov	r0, sl
 8005396:	4659      	mov	r1, fp
 8005398:	f7fa ff6a 	bl	8000270 <__aeabi_dmul>
 800539c:	a33f      	add	r3, pc, #252	@ (adr r3, 800549c <__kernel_sin+0x154>)
 800539e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a2:	f7fb f893 	bl	80004cc <__aeabi_dsub>
 80053a6:	4652      	mov	r2, sl
 80053a8:	465b      	mov	r3, fp
 80053aa:	f7fa ff61 	bl	8000270 <__aeabi_dmul>
 80053ae:	a33d      	add	r3, pc, #244	@ (adr r3, 80054a4 <__kernel_sin+0x15c>)
 80053b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b4:	f7fb f88c 	bl	80004d0 <__adddf3>
 80053b8:	4652      	mov	r2, sl
 80053ba:	465b      	mov	r3, fp
 80053bc:	f7fa ff58 	bl	8000270 <__aeabi_dmul>
 80053c0:	a33a      	add	r3, pc, #232	@ (adr r3, 80054ac <__kernel_sin+0x164>)
 80053c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c6:	f7fb f881 	bl	80004cc <__aeabi_dsub>
 80053ca:	4652      	mov	r2, sl
 80053cc:	465b      	mov	r3, fp
 80053ce:	f7fa ff4f 	bl	8000270 <__aeabi_dmul>
 80053d2:	a338      	add	r3, pc, #224	@ (adr r3, 80054b4 <__kernel_sin+0x16c>)
 80053d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d8:	f7fb f87a 	bl	80004d0 <__adddf3>
 80053dc:	4606      	mov	r6, r0
 80053de:	460f      	mov	r7, r1
 80053e0:	f1b8 0f00 	cmp.w	r8, #0
 80053e4:	d11b      	bne.n	800541e <__kernel_sin+0xd6>
 80053e6:	4602      	mov	r2, r0
 80053e8:	460b      	mov	r3, r1
 80053ea:	4650      	mov	r0, sl
 80053ec:	4659      	mov	r1, fp
 80053ee:	f7fa ff3f 	bl	8000270 <__aeabi_dmul>
 80053f2:	a325      	add	r3, pc, #148	@ (adr r3, 8005488 <__kernel_sin+0x140>)
 80053f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f8:	f7fb f868 	bl	80004cc <__aeabi_dsub>
 80053fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005400:	f7fa ff36 	bl	8000270 <__aeabi_dmul>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	4620      	mov	r0, r4
 800540a:	4629      	mov	r1, r5
 800540c:	f7fb f860 	bl	80004d0 <__adddf3>
 8005410:	4604      	mov	r4, r0
 8005412:	460d      	mov	r5, r1
 8005414:	ec45 4b10 	vmov	d0, r4, r5
 8005418:	b005      	add	sp, #20
 800541a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800541e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005422:	4b1b      	ldr	r3, [pc, #108]	@ (8005490 <__kernel_sin+0x148>)
 8005424:	2200      	movs	r2, #0
 8005426:	f7fa ff23 	bl	8000270 <__aeabi_dmul>
 800542a:	4632      	mov	r2, r6
 800542c:	4680      	mov	r8, r0
 800542e:	4689      	mov	r9, r1
 8005430:	463b      	mov	r3, r7
 8005432:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005436:	f7fa ff1b 	bl	8000270 <__aeabi_dmul>
 800543a:	4602      	mov	r2, r0
 800543c:	460b      	mov	r3, r1
 800543e:	4640      	mov	r0, r8
 8005440:	4649      	mov	r1, r9
 8005442:	f7fb f843 	bl	80004cc <__aeabi_dsub>
 8005446:	4652      	mov	r2, sl
 8005448:	465b      	mov	r3, fp
 800544a:	f7fa ff11 	bl	8000270 <__aeabi_dmul>
 800544e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005452:	f7fb f83b 	bl	80004cc <__aeabi_dsub>
 8005456:	a30c      	add	r3, pc, #48	@ (adr r3, 8005488 <__kernel_sin+0x140>)
 8005458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545c:	4606      	mov	r6, r0
 800545e:	460f      	mov	r7, r1
 8005460:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005464:	f7fa ff04 	bl	8000270 <__aeabi_dmul>
 8005468:	4602      	mov	r2, r0
 800546a:	460b      	mov	r3, r1
 800546c:	4630      	mov	r0, r6
 800546e:	4639      	mov	r1, r7
 8005470:	f7fb f82e 	bl	80004d0 <__adddf3>
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	4620      	mov	r0, r4
 800547a:	4629      	mov	r1, r5
 800547c:	f7fb f826 	bl	80004cc <__aeabi_dsub>
 8005480:	e7c6      	b.n	8005410 <__kernel_sin+0xc8>
 8005482:	bf00      	nop
 8005484:	f3af 8000 	nop.w
 8005488:	55555549 	.word	0x55555549
 800548c:	3fc55555 	.word	0x3fc55555
 8005490:	3fe00000 	.word	0x3fe00000
 8005494:	5acfd57c 	.word	0x5acfd57c
 8005498:	3de5d93a 	.word	0x3de5d93a
 800549c:	8a2b9ceb 	.word	0x8a2b9ceb
 80054a0:	3e5ae5e6 	.word	0x3e5ae5e6
 80054a4:	57b1fe7d 	.word	0x57b1fe7d
 80054a8:	3ec71de3 	.word	0x3ec71de3
 80054ac:	19c161d5 	.word	0x19c161d5
 80054b0:	3f2a01a0 	.word	0x3f2a01a0
 80054b4:	1110f8a6 	.word	0x1110f8a6
 80054b8:	3f811111 	.word	0x3f811111

080054bc <fabs>:
 80054bc:	ec51 0b10 	vmov	r0, r1, d0
 80054c0:	4602      	mov	r2, r0
 80054c2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80054c6:	ec43 2b10 	vmov	d0, r2, r3
 80054ca:	4770      	bx	lr
 80054cc:	0000      	movs	r0, r0
	...

080054d0 <scalbn>:
 80054d0:	b570      	push	{r4, r5, r6, lr}
 80054d2:	ec55 4b10 	vmov	r4, r5, d0
 80054d6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80054da:	4606      	mov	r6, r0
 80054dc:	462b      	mov	r3, r5
 80054de:	b991      	cbnz	r1, 8005506 <scalbn+0x36>
 80054e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80054e4:	4323      	orrs	r3, r4
 80054e6:	d03b      	beq.n	8005560 <scalbn+0x90>
 80054e8:	4b33      	ldr	r3, [pc, #204]	@ (80055b8 <scalbn+0xe8>)
 80054ea:	4620      	mov	r0, r4
 80054ec:	4629      	mov	r1, r5
 80054ee:	2200      	movs	r2, #0
 80054f0:	f7fa febe 	bl	8000270 <__aeabi_dmul>
 80054f4:	4b31      	ldr	r3, [pc, #196]	@ (80055bc <scalbn+0xec>)
 80054f6:	429e      	cmp	r6, r3
 80054f8:	4604      	mov	r4, r0
 80054fa:	460d      	mov	r5, r1
 80054fc:	da0f      	bge.n	800551e <scalbn+0x4e>
 80054fe:	a326      	add	r3, pc, #152	@ (adr r3, 8005598 <scalbn+0xc8>)
 8005500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005504:	e01e      	b.n	8005544 <scalbn+0x74>
 8005506:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800550a:	4291      	cmp	r1, r2
 800550c:	d10b      	bne.n	8005526 <scalbn+0x56>
 800550e:	4622      	mov	r2, r4
 8005510:	4620      	mov	r0, r4
 8005512:	4629      	mov	r1, r5
 8005514:	f7fa ffdc 	bl	80004d0 <__adddf3>
 8005518:	4604      	mov	r4, r0
 800551a:	460d      	mov	r5, r1
 800551c:	e020      	b.n	8005560 <scalbn+0x90>
 800551e:	460b      	mov	r3, r1
 8005520:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005524:	3936      	subs	r1, #54	@ 0x36
 8005526:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800552a:	4296      	cmp	r6, r2
 800552c:	dd0d      	ble.n	800554a <scalbn+0x7a>
 800552e:	2d00      	cmp	r5, #0
 8005530:	a11b      	add	r1, pc, #108	@ (adr r1, 80055a0 <scalbn+0xd0>)
 8005532:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005536:	da02      	bge.n	800553e <scalbn+0x6e>
 8005538:	a11b      	add	r1, pc, #108	@ (adr r1, 80055a8 <scalbn+0xd8>)
 800553a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800553e:	a318      	add	r3, pc, #96	@ (adr r3, 80055a0 <scalbn+0xd0>)
 8005540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005544:	f7fa fe94 	bl	8000270 <__aeabi_dmul>
 8005548:	e7e6      	b.n	8005518 <scalbn+0x48>
 800554a:	1872      	adds	r2, r6, r1
 800554c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005550:	428a      	cmp	r2, r1
 8005552:	dcec      	bgt.n	800552e <scalbn+0x5e>
 8005554:	2a00      	cmp	r2, #0
 8005556:	dd06      	ble.n	8005566 <scalbn+0x96>
 8005558:	f36f 531e 	bfc	r3, #20, #11
 800555c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005560:	ec45 4b10 	vmov	d0, r4, r5
 8005564:	bd70      	pop	{r4, r5, r6, pc}
 8005566:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800556a:	da08      	bge.n	800557e <scalbn+0xae>
 800556c:	2d00      	cmp	r5, #0
 800556e:	a10a      	add	r1, pc, #40	@ (adr r1, 8005598 <scalbn+0xc8>)
 8005570:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005574:	dac3      	bge.n	80054fe <scalbn+0x2e>
 8005576:	a10e      	add	r1, pc, #56	@ (adr r1, 80055b0 <scalbn+0xe0>)
 8005578:	e9d1 0100 	ldrd	r0, r1, [r1]
 800557c:	e7bf      	b.n	80054fe <scalbn+0x2e>
 800557e:	3236      	adds	r2, #54	@ 0x36
 8005580:	f36f 531e 	bfc	r3, #20, #11
 8005584:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005588:	4620      	mov	r0, r4
 800558a:	4b0d      	ldr	r3, [pc, #52]	@ (80055c0 <scalbn+0xf0>)
 800558c:	4629      	mov	r1, r5
 800558e:	2200      	movs	r2, #0
 8005590:	e7d8      	b.n	8005544 <scalbn+0x74>
 8005592:	bf00      	nop
 8005594:	f3af 8000 	nop.w
 8005598:	c2f8f359 	.word	0xc2f8f359
 800559c:	01a56e1f 	.word	0x01a56e1f
 80055a0:	8800759c 	.word	0x8800759c
 80055a4:	7e37e43c 	.word	0x7e37e43c
 80055a8:	8800759c 	.word	0x8800759c
 80055ac:	fe37e43c 	.word	0xfe37e43c
 80055b0:	c2f8f359 	.word	0xc2f8f359
 80055b4:	81a56e1f 	.word	0x81a56e1f
 80055b8:	43500000 	.word	0x43500000
 80055bc:	ffff3cb0 	.word	0xffff3cb0
 80055c0:	3c900000 	.word	0x3c900000
 80055c4:	00000000 	.word	0x00000000

080055c8 <floor>:
 80055c8:	ec51 0b10 	vmov	r0, r1, d0
 80055cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80055d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055d4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80055d8:	2e13      	cmp	r6, #19
 80055da:	460c      	mov	r4, r1
 80055dc:	4605      	mov	r5, r0
 80055de:	4680      	mov	r8, r0
 80055e0:	dc34      	bgt.n	800564c <floor+0x84>
 80055e2:	2e00      	cmp	r6, #0
 80055e4:	da17      	bge.n	8005616 <floor+0x4e>
 80055e6:	a332      	add	r3, pc, #200	@ (adr r3, 80056b0 <floor+0xe8>)
 80055e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ec:	f7fa ff70 	bl	80004d0 <__adddf3>
 80055f0:	2200      	movs	r2, #0
 80055f2:	2300      	movs	r3, #0
 80055f4:	f7fb f9a0 	bl	8000938 <__aeabi_dcmpgt>
 80055f8:	b150      	cbz	r0, 8005610 <floor+0x48>
 80055fa:	2c00      	cmp	r4, #0
 80055fc:	da55      	bge.n	80056aa <floor+0xe2>
 80055fe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005602:	432c      	orrs	r4, r5
 8005604:	2500      	movs	r5, #0
 8005606:	42ac      	cmp	r4, r5
 8005608:	4c2b      	ldr	r4, [pc, #172]	@ (80056b8 <floor+0xf0>)
 800560a:	bf08      	it	eq
 800560c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005610:	4621      	mov	r1, r4
 8005612:	4628      	mov	r0, r5
 8005614:	e023      	b.n	800565e <floor+0x96>
 8005616:	4f29      	ldr	r7, [pc, #164]	@ (80056bc <floor+0xf4>)
 8005618:	4137      	asrs	r7, r6
 800561a:	ea01 0307 	and.w	r3, r1, r7
 800561e:	4303      	orrs	r3, r0
 8005620:	d01d      	beq.n	800565e <floor+0x96>
 8005622:	a323      	add	r3, pc, #140	@ (adr r3, 80056b0 <floor+0xe8>)
 8005624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005628:	f7fa ff52 	bl	80004d0 <__adddf3>
 800562c:	2200      	movs	r2, #0
 800562e:	2300      	movs	r3, #0
 8005630:	f7fb f982 	bl	8000938 <__aeabi_dcmpgt>
 8005634:	2800      	cmp	r0, #0
 8005636:	d0eb      	beq.n	8005610 <floor+0x48>
 8005638:	2c00      	cmp	r4, #0
 800563a:	bfbe      	ittt	lt
 800563c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005640:	4133      	asrlt	r3, r6
 8005642:	18e4      	addlt	r4, r4, r3
 8005644:	ea24 0407 	bic.w	r4, r4, r7
 8005648:	2500      	movs	r5, #0
 800564a:	e7e1      	b.n	8005610 <floor+0x48>
 800564c:	2e33      	cmp	r6, #51	@ 0x33
 800564e:	dd0a      	ble.n	8005666 <floor+0x9e>
 8005650:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8005654:	d103      	bne.n	800565e <floor+0x96>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	f7fa ff39 	bl	80004d0 <__adddf3>
 800565e:	ec41 0b10 	vmov	d0, r0, r1
 8005662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005666:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800566a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800566e:	40df      	lsrs	r7, r3
 8005670:	4207      	tst	r7, r0
 8005672:	d0f4      	beq.n	800565e <floor+0x96>
 8005674:	a30e      	add	r3, pc, #56	@ (adr r3, 80056b0 <floor+0xe8>)
 8005676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567a:	f7fa ff29 	bl	80004d0 <__adddf3>
 800567e:	2200      	movs	r2, #0
 8005680:	2300      	movs	r3, #0
 8005682:	f7fb f959 	bl	8000938 <__aeabi_dcmpgt>
 8005686:	2800      	cmp	r0, #0
 8005688:	d0c2      	beq.n	8005610 <floor+0x48>
 800568a:	2c00      	cmp	r4, #0
 800568c:	da0a      	bge.n	80056a4 <floor+0xdc>
 800568e:	2e14      	cmp	r6, #20
 8005690:	d101      	bne.n	8005696 <floor+0xce>
 8005692:	3401      	adds	r4, #1
 8005694:	e006      	b.n	80056a4 <floor+0xdc>
 8005696:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800569a:	2301      	movs	r3, #1
 800569c:	40b3      	lsls	r3, r6
 800569e:	441d      	add	r5, r3
 80056a0:	4545      	cmp	r5, r8
 80056a2:	d3f6      	bcc.n	8005692 <floor+0xca>
 80056a4:	ea25 0507 	bic.w	r5, r5, r7
 80056a8:	e7b2      	b.n	8005610 <floor+0x48>
 80056aa:	2500      	movs	r5, #0
 80056ac:	462c      	mov	r4, r5
 80056ae:	e7af      	b.n	8005610 <floor+0x48>
 80056b0:	8800759c 	.word	0x8800759c
 80056b4:	7e37e43c 	.word	0x7e37e43c
 80056b8:	bff00000 	.word	0xbff00000
 80056bc:	000fffff 	.word	0x000fffff

080056c0 <_init>:
 80056c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c2:	bf00      	nop
 80056c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056c6:	bc08      	pop	{r3}
 80056c8:	469e      	mov	lr, r3
 80056ca:	4770      	bx	lr

080056cc <_fini>:
 80056cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ce:	bf00      	nop
 80056d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056d2:	bc08      	pop	{r3}
 80056d4:	469e      	mov	lr, r3
 80056d6:	4770      	bx	lr
