{
  "design": {
    "design_info": {
      "boundary_crc": "0xFECF00C5782B189A",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../base.gen/sources_1/bd/base",
      "name": "base",
      "pfm_name": "xilinx.com:xd:${overlay_name}:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "address_remap_0": "",
      "audio_direct_0": "",
      "audio_path_sel": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "s01_couplers": {
          "s01_regslice": ""
        },
        "s02_couplers": {
          "s02_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_pc": ""
        }
      },
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us": ""
        },
        "s01_couplers": {
          "s01_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_pc": ""
        }
      },
      "axi_protocol_convert_0": "",
      "btns_gpio": "",
      "concat_arduino": "",
      "concat_interrupts": "",
      "concat_pmoda": "",
      "constant_10bit_0": "",
      "constant_8bit_0": "",
      "iop_arduino": {
        "dff_en_reset_vector_0": "",
        "gpio_subsystem": {
          "arduino_gpio": "",
          "ck_gpio": ""
        },
        "iic_subsystem": {
          "iic_direct": ""
        },
        "intc": "",
        "intr": "",
        "intr_concat": "",
        "io_switch_0": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "tier2_xbar_0": "",
          "tier2_xbar_1": "",
          "tier2_xbar_2": "",
          "i00_couplers": {},
          "i01_couplers": {},
          "i02_couplers": {},
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": ""
          },
          "m07_couplers": {
            "m07_regslice": ""
          },
          "m08_couplers": {
            "m08_regslice": ""
          },
          "m09_couplers": {
            "m09_regslice": ""
          },
          "m10_couplers": {
            "m10_regslice": ""
          },
          "m11_couplers": {
            "m11_regslice": ""
          },
          "m12_couplers": {
            "m12_regslice": ""
          },
          "m13_couplers": {
            "m13_regslice": ""
          },
          "m14_couplers": {
            "m14_regslice": ""
          },
          "m15_couplers": {
            "m15_regslice": ""
          },
          "m16_couplers": {
            "m16_regslice": ""
          }
        },
        "rst_clk_wiz_1_100M": "",
        "spi_subsystem": {
          "spi_direct": "",
          "spi_shared": ""
        },
        "timers_subsystem": {
          "mb3_timer_capture_0": "",
          "mb3_timer_capture_1": "",
          "mb3_timer_capture_2": "",
          "mb3_timer_capture_3": "",
          "mb3_timer_capture_4": "",
          "mb3_timer_capture_5": "",
          "mb3_timer_capture_6": "",
          "mb3_timer_capture_7": "",
          "mb3_timer_generate": "",
          "mb3_timer_pwm": "",
          "mb3_timers_interrupt": "",
          "timer_0": "",
          "timer_1": "",
          "timer_2": "",
          "timer_3": "",
          "timer_4": "",
          "timer_5": ""
        },
        "uartlite": "",
        "xadc": ""
      },
      "iop_interrupts": "",
      "iop_pmoda": {
        "dff_en_reset_vector_0": "",
        "gpio": "",
        "iic": "",
        "intc": "",
        "intr": "",
        "intr_concat": "",
        "io_switch": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": ""
          },
          "m07_couplers": {
            "m07_regslice": ""
          }
        },
        "rst_clk_wiz_1_100M": "",
        "spi": "",
        "timer": ""
      },
      "iop_pmodb": {
        "dff_en_reset_vector_0": "",
        "gpio": "",
        "iic": "",
        "intc": "",
        "intr": "",
        "intr_concat": "",
        "io_switch": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": ""
          },
          "m07_couplers": {
            "m07_regslice": ""
          }
        },
        "rst_clk_wiz_1_100M": "",
        "spi": "",
        "timer": ""
      },
      "leds_gpio": "",
      "logic_1": "",
      "mb_iop_arduino_intr_ack": "",
      "mb_iop_arduino_reset": "",
      "mb_iop_pmoda_intr_ack": "",
      "mb_iop_pmoda_reset": "",
      "mb_iop_pmodb_intr_ack": "",
      "mb_iop_pmodb_reset": "",
      "mdm_1": "",
      "ps7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "m00_regslice": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        },
        "m05_couplers": {
          "m05_regslice": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "m06_regslice": "",
          "auto_pc": ""
        },
        "m07_couplers": {
          "m07_regslice": "",
          "auto_pc": ""
        },
        "m08_couplers": {
          "m08_regslice": "",
          "auto_pc": ""
        },
        "m09_couplers": {
          "m09_regslice": "",
          "auto_pc": ""
        }
      },
      "ps7_0_axi_periph_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        }
      },
      "rgbleds_gpio": "",
      "rst_ps7_0_fclk0": "",
      "rst_ps7_0_fclk1": "",
      "rst_ps7_0_fclk3": "",
      "slice_arduino_direct_iic": "",
      "slice_arduino_gpio": "",
      "slice_pmoda_gpio": "",
      "switches_gpio": "",
      "system_interrupts": "",
      "trace_analyzer_arduino": {
        "axi_dma_0": "",
        "axis_data_fifo_0": "",
        "constant_tkeep_tstrb": "",
        "trace_cntrl_64_0": ""
      },
      "trace_analyzer_pmoda": {
        "axi_dma_0": "",
        "axis_data_fifo_0": "",
        "constant_tkeep_tstrb": "",
        "trace_cntrl_32_0": ""
      },
      "video": {
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "auto_pc": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": "",
            "auto_cc": ""
          },
          "m02_couplers": {
            "m02_regslice": "",
            "auto_cc": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": "",
            "auto_cc": ""
          },
          "m07_couplers": {
            "m07_regslice": "",
            "auto_cc": ""
          },
          "m08_couplers": {
            "m08_regslice": ""
          },
          "m09_couplers": {
            "m09_regslice": ""
          },
          "m10_couplers": {}
        },
        "axi_mem_intercon": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "s01_couplers": {
            "s01_regslice": "",
            "auto_us": ""
          },
          "s02_couplers": {},
          "m00_couplers": {
            "m00_regslice": "",
            "auto_pc": ""
          }
        },
        "axi_vdma": "",
        "hdmi_in": {
          "axis_register_slice_0": "",
          "color_convert": "",
          "frontend": {
            "axi_gpio_hdmiin": "",
            "color_swap_0": "",
            "dvi2rgb_0": "",
            "v_vid_in_axi4s_0": "",
            "vtc_in": ""
          },
          "pixel_pack": ""
        },
        "hdmi_out": {
          "axis_register_slice_0": "",
          "color_convert": "",
          "frontend": {
            "axi_dynclk": "",
            "color_swap_0": "",
            "hdmi_out_hpd_video": "",
            "rgb2dvi_0": "",
            "v_axi4s_vid_out_0": "",
            "vtc_out": ""
          },
          "pixel_unpack": ""
        },
        "proc_sys_reset_pixelclk": "",
        "xlconcat_0": "",
        "test_streamer_0": "",
        "axi_vdma_0": ""
      },
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux0_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux0_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux1_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux1_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux5": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux5_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux5_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux6": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux6_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux6_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux8_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux8_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux9_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux9_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux12": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux12_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux12_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux13": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux13_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux13_v_p",
            "direction": "I"
          }
        }
      },
      "Vaux15": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vaux15_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vaux15_v_p",
            "direction": "I"
          }
        }
      },
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vp_Vn_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vp_Vn_v_p",
            "direction": "I"
          }
        }
      },
      "arduino_direct_iic": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "arduino_direct_iic_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "arduino_direct_iic_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "arduino_direct_iic_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "arduino_direct_iic_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "arduino_direct_iic_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "arduino_direct_iic_sda_t",
            "direction": "O"
          }
        }
      },
      "arduino_direct_spi": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0",
        "port_maps": {
          "IO0_I": {
            "physical_name": "arduino_direct_spi_io0_i",
            "direction": "I"
          },
          "IO0_O": {
            "physical_name": "arduino_direct_spi_io0_o",
            "direction": "O"
          },
          "IO0_T": {
            "physical_name": "arduino_direct_spi_io0_t",
            "direction": "O"
          },
          "IO1_I": {
            "physical_name": "arduino_direct_spi_io1_i",
            "direction": "I"
          },
          "IO1_O": {
            "physical_name": "arduino_direct_spi_io1_o",
            "direction": "O"
          },
          "IO1_T": {
            "physical_name": "arduino_direct_spi_io1_t",
            "direction": "O"
          },
          "SCK_I": {
            "physical_name": "arduino_direct_spi_sck_i",
            "direction": "I"
          },
          "SCK_O": {
            "physical_name": "arduino_direct_spi_sck_o",
            "direction": "O"
          },
          "SCK_T": {
            "physical_name": "arduino_direct_spi_sck_t",
            "direction": "O"
          },
          "SS_I": {
            "physical_name": "arduino_direct_spi_ss_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "SS_O": {
            "physical_name": "arduino_direct_spi_ss_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "SS_T": {
            "physical_name": "arduino_direct_spi_ss_t",
            "direction": "O"
          }
        }
      },
      "arduino_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "arduino_gpio_tri_o",
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "arduino_gpio_tri_t",
            "direction": "O",
            "left": "19",
            "right": "0"
          },
          "TRI_I": {
            "physical_name": "arduino_gpio_tri_i",
            "direction": "I",
            "left": "19",
            "right": "0"
          }
        }
      },
      "btns_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "btns_4bits_tri_i",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ck_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "ck_gpio_tri_i",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "TRI_O": {
            "physical_name": "ck_gpio_tri_o",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "ck_gpio_tri_t",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "hdmi_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "hdmi_in_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "hdmi_in_clk_n",
            "direction": "I"
          },
          "DATA_P": {
            "physical_name": "hdmi_in_data_p",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "hdmi_in_data_n",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "hdmi_in_ddc_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "hdmi_in_ddc_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "hdmi_in_ddc_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "hdmi_in_ddc_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "hdmi_in_ddc_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "hdmi_in_ddc_sda_t",
            "direction": "O"
          }
        }
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "hdmi_out_clk_p",
            "direction": "O"
          },
          "CLK_N": {
            "physical_name": "hdmi_out_clk_n",
            "direction": "O"
          },
          "DATA_P": {
            "physical_name": "hdmi_out_data_p",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "hdmi_out_data_n",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "hdmi_out_ddc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SDA_I": {
            "physical_name": "hdmi_out_ddc_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "hdmi_out_ddc_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "hdmi_out_ddc_sda_t",
            "direction": "O"
          },
          "SCL_I": {
            "physical_name": "hdmi_out_ddc_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "hdmi_out_ddc_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "hdmi_out_ddc_scl_t",
            "direction": "O"
          }
        }
      },
      "leds_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "leds_4bits_tri_o",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "pmoda_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "pmoda_gpio_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "pmoda_gpio_tri_t",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_I": {
            "physical_name": "pmoda_gpio_tri_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "pmodb_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "pmodb_gpio_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "pmodb_gpio_tri_t",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TRI_I": {
            "physical_name": "pmodb_gpio_tri_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "rgbleds_6bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "rgbleds_6bits_tri_o",
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      },
      "sws_2bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "sws_2bits_tri_i",
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "hdmi_in_hpd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hdmi_out_hpd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pdm_audio_shutdown": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pdm_m_clk": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pdm_m_data_i": {
        "direction": "I"
      },
      "pwm_audio_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "address_remap_0": {
        "vlnv": "user.org:user:address_remap:1.0",
        "ip_revision": "5",
        "xci_name": "base_address_remap_0_0",
        "xci_path": "ip\\base_address_remap_0_0\\base_address_remap_0_0.xci",
        "inst_hier_path": "address_remap_0",
        "parameters": {
          "C_M_AXI_out_ADDR_WIDTH": {
            "value": "29"
          },
          "C_S_AXI_in_ADDR_WIDTH": {
            "value": "29"
          }
        },
        "interface_ports": {
          "M_AXI_out": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_out",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x1FFFFFFF",
              "width": "29"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_out": {
              "range": "512M",
              "width": "29"
            }
          }
        }
      },
      "audio_direct_0": {
        "vlnv": "xilinx.com:user:audio_direct:1.1",
        "ip_revision": "3",
        "xci_name": "base_audio_direct_0_0",
        "xci_path": "ip\\base_audio_direct_0_0\\base_audio_direct_0_0.xci",
        "inst_hier_path": "audio_direct_0"
      },
      "audio_path_sel": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_audio_path_sel_0",
        "xci_path": "ip\\base_audio_path_sel_0\\base_audio_path_sel_0.xci",
        "inst_hier_path": "audio_path_sel",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\base_axi_interconnect_0_0\\base_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "base_axi_interconnect_0_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          },
          "S02_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "base_xbar_9",
            "xci_path": "ip\\base_xbar_9\\base_xbar_9.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s00_regslice_136",
                "xci_path": "ip\\base_s00_regslice_136\\base_s00_regslice_136.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s01_regslice_45",
                "xci_path": "ip\\base_s01_regslice_45\\base_s01_regslice_45.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_s01_couplers": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s02_regslice_0",
                "xci_path": "ip\\base_s02_regslice_0\\base_s02_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_0/s02_couplers/s02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_s02_couplers": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m00_regslice_136",
                "xci_path": "ip\\base_m00_regslice_136\\base_m00_regslice_136.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_0",
                "xci_path": "ip\\base_auto_pc_0_1\\base_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "m00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\base_axi_mem_intercon_0\\base_axi_mem_intercon_0.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "base_axi_mem_intercon_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "base_xbar_11",
            "xci_path": "ip\\base_xbar_11\\base_xbar_11.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s00_regslice_137",
                "xci_path": "ip\\base_s00_regslice_137\\base_s00_regslice_137.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_us_0",
                "xci_path": "ip\\base_auto_us_0_1\\base_auto_us_0.xci",
                "inst_hier_path": "axi_mem_intercon/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s01_regslice_46",
                "xci_path": "ip\\base_s01_regslice_46\\base_s01_regslice_46.xci",
                "inst_hier_path": "axi_mem_intercon/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_s01_couplers": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m00_regslice_137",
                "xci_path": "ip\\base_m00_regslice_137\\base_m00_regslice_137.xci",
                "inst_hier_path": "axi_mem_intercon/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_1",
                "xci_path": "ip\\base_auto_pc_1_1\\base_auto_pc_1.xci",
                "inst_hier_path": "axi_mem_intercon/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "m00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_mem_intercon_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "ip_revision": "29",
        "xci_name": "base_axi_protocol_convert_0_0",
        "xci_path": "ip\\base_axi_protocol_convert_0_0\\base_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "btns_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "base_btns_gpio_0",
        "xci_path": "ip\\base_btns_gpio_0\\base_btns_gpio_0.xci",
        "inst_hier_path": "btns_gpio",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          }
        }
      },
      "concat_arduino": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "base_concat_arduino_0",
        "xci_path": "ip\\base_concat_arduino_0\\base_concat_arduino_0.xci",
        "inst_hier_path": "concat_arduino",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          },
          "dout_width": {
            "value": "64"
          }
        }
      },
      "concat_interrupts": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "base_concat_interrupts_0",
        "xci_path": "ip\\base_concat_interrupts_0\\base_concat_interrupts_0.xci",
        "inst_hier_path": "concat_interrupts",
        "parameters": {
          "NUM_PORTS": {
            "value": "6"
          },
          "dout_width": {
            "value": "14"
          }
        }
      },
      "concat_pmoda": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "base_concat_pmoda_0",
        "xci_path": "ip\\base_concat_pmoda_0\\base_concat_pmoda_0.xci",
        "inst_hier_path": "concat_pmoda",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          },
          "dout_width": {
            "value": "32"
          }
        }
      },
      "constant_10bit_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "base_constant_10bit_0_0",
        "xci_path": "ip\\base_constant_10bit_0_0\\base_constant_10bit_0_0.xci",
        "inst_hier_path": "constant_10bit_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "10"
          }
        }
      },
      "constant_8bit_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "base_constant_8bit_0_0",
        "xci_path": "ip\\base_constant_8bit_0_0\\base_constant_8bit_0_0.xci",
        "inst_hier_path": "constant_8bit_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "iop_arduino": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "Vaux0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux8": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux9": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux12": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux13": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vaux15": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "Vp_Vn": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "arduino_direct_iic": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "arduino_direct_spi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "arduino_gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "ck_io": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "base_dff_en_reset_vector_0_0",
            "xci_path": "ip\\base_dff_en_reset_vector_0_0\\base_dff_en_reset_vector_0_0.xci",
            "inst_hier_path": "iop_arduino/dff_en_reset_vector_0",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio_subsystem": {
            "interface_ports": {
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "arduino_gpio": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
              },
              "ck_gpio": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
              }
            },
            "ports": {
              "ip2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "arduino_gpio": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "31",
                "xci_name": "base_arduino_gpio_0",
                "xci_path": "ip\\base_arduino_gpio_0\\base_arduino_gpio_0.xci",
                "inst_hier_path": "iop_arduino/gpio_subsystem/arduino_gpio",
                "parameters": {
                  "C_GPIO_WIDTH": {
                    "value": "20"
                  },
                  "C_INTERRUPT_PRESENT": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              },
              "ck_gpio": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "31",
                "xci_name": "base_ck_gpio_0",
                "xci_path": "ip\\base_ck_gpio_0\\base_ck_gpio_0.xci",
                "inst_hier_path": "iop_arduino/gpio_subsystem/ck_gpio",
                "parameters": {
                  "C_GPIO_WIDTH": {
                    "value": "16"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "ck_gpio",
                  "ck_gpio/GPIO"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "arduino_gpio",
                  "arduino_gpio/GPIO"
                ]
              },
              "microblaze_0_axi_periph_M03_AXI": {
                "interface_ports": [
                  "S01_AXILite",
                  "ck_gpio/S_AXI"
                ]
              },
              "microblaze_0_axi_periph_M05_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "arduino_gpio/S_AXI"
                ]
              }
            },
            "nets": {
              "mb3_arduino_gpio_d13_d0_a5_a0_ip2intc_irpt": {
                "ports": [
                  "arduino_gpio/ip2intc_irpt",
                  "ip2intc_irpt"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "arduino_gpio/s_axi_aclk",
                  "ck_gpio/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "arduino_gpio/s_axi_aresetn",
                  "ck_gpio/s_axi_aresetn"
                ]
              }
            }
          },
          "iic_subsystem": {
            "interface_ports": {
              "S_AXI1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "arduino_direct_iic": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              }
            },
            "ports": {
              "iic2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "iic_direct": {
                "vlnv": "xilinx.com:ip:axi_iic:2.1",
                "ip_revision": "5",
                "xci_name": "base_iic_direct_0",
                "xci_path": "ip\\base_iic_direct_0\\base_iic_direct_0.xci",
                "inst_hier_path": "iop_arduino/iic_subsystem/iic_direct"
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "arduino_direct_iic",
                  "iic_direct/IIC"
                ]
              },
              "microblaze_0_axi_periph_M01_AXI": {
                "interface_ports": [
                  "S_AXI1",
                  "iic_direct/S_AXI"
                ]
              }
            },
            "nets": {
              "mb3_iic_iic2intc_irpt": {
                "ports": [
                  "iic_direct/iic2intc_irpt",
                  "iic2intc_irpt"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "iic_direct/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "iic_direct/s_axi_aresetn"
                ]
              }
            }
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "18",
            "xci_name": "base_intc_0",
            "xci_path": "ip\\base_intc_0\\base_intc_0.xci",
            "inst_hier_path": "iop_arduino/intc"
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "base_intr_0",
            "xci_path": "ip\\base_intr_0\\base_intr_0.xci",
            "inst_hier_path": "iop_arduino/intr",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "intr_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "base_intr_concat_0",
            "xci_path": "ip\\base_intr_concat_0\\base_intr_concat_0.xci",
            "inst_hier_path": "iop_arduino/intr_concat",
            "parameters": {
              "IN2_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "6"
              },
              "dout_width": {
                "value": "11"
              }
            }
          },
          "io_switch_0": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "base_io_switch_0_0",
            "xci_path": "ip\\base_io_switch_0_0\\base_io_switch_0_0.xci",
            "inst_hier_path": "iop_arduino/io_switch_0",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "3"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "20"
              },
              "I2C0_Enable": {
                "value": "false"
              },
              "I2C1_Enable": {
                "value": "false"
              },
              "INT_Enable": {
                "value": "false"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "SPI1_Enable": {
                "value": "false"
              },
              "Timer_Enable": {
                "value": "true"
              },
              "UART0_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "13",
                "xci_name": "base_dlmb_v10_0",
                "xci_path": "ip\\base_dlmb_v10_0\\base_dlmb_v10_0.xci",
                "inst_hier_path": "iop_arduino/lmb/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "13",
                "xci_name": "base_ilmb_v10_0",
                "xci_path": "ip\\base_ilmb_v10_0\\base_ilmb_v10_0.xci",
                "inst_hier_path": "iop_arduino/lmb/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "7",
                "xci_name": "base_lmb_bram_0",
                "xci_path": "ip\\base_lmb_bram_0\\base_lmb_bram_0.xci",
                "inst_hier_path": "iop_arduino/lmb/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "23",
                "xci_name": "base_lmb_bram_if_cntlr_0",
                "xci_path": "ip\\base_lmb_bram_if_cntlr_0\\base_lmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "iop_arduino/lmb/lmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > base iop_arduino/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "base_logic_1_0",
            "xci_path": "ip\\base_logic_1_0\\base_logic_1_0.xci",
            "inst_hier_path": "iop_arduino/logic_1"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "12",
            "xci_name": "base_mb_0",
            "xci_path": "ip\\base_mb_0\\base_mb_0.xci",
            "inst_hier_path": "iop_arduino/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "17"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "17"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > base iop_arduino/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "9",
            "xci_name": "base_mb_bram_ctrl_0",
            "xci_path": "ip\\base_mb_bram_ctrl_0\\base_mb_bram_ctrl_0.xci",
            "inst_hier_path": "iop_arduino/mb_bram_ctrl",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 32 > base iop_arduino/lmb/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\base_microblaze_0_axi_periph_0\\base_microblaze_0_axi_periph_0.xci",
            "inst_hier_path": "iop_arduino/microblaze_0_axi_periph",
            "xci_name": "base_microblaze_0_axi_periph_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "M08_HAS_REGSLICE": {
                "value": "1"
              },
              "M09_HAS_REGSLICE": {
                "value": "1"
              },
              "M10_HAS_REGSLICE": {
                "value": "1"
              },
              "M11_HAS_REGSLICE": {
                "value": "1"
              },
              "M12_HAS_REGSLICE": {
                "value": "1"
              },
              "M13_HAS_REGSLICE": {
                "value": "1"
              },
              "M14_HAS_REGSLICE": {
                "value": "1"
              },
              "M15_HAS_REGSLICE": {
                "value": "1"
              },
              "M16_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "17"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M16_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M16_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M16_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M16_ARESETN"
                  }
                }
              },
              "M16_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_xbar_13",
                "xci_path": "ip\\base_xbar_13\\base_xbar_13.xci",
                "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_0": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_tier2_xbar_0_0",
                "xci_path": "ip\\base_tier2_xbar_0_0\\base_tier2_xbar_0_0.xci",
                "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/tier2_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_1": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_tier2_xbar_1_0",
                "xci_path": "ip\\base_tier2_xbar_1_0\\base_tier2_xbar_1_0.xci",
                "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/tier2_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI"
                    ]
                  }
                }
              },
              "tier2_xbar_2": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_tier2_xbar_2_0",
                "xci_path": "ip\\base_tier2_xbar_2_0\\base_tier2_xbar_2_0.xci",
                "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/tier2_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "i00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i00_couplers_to_i00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i01_couplers_to_i01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "i02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "i02_couplers_to_i02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_s00_regslice_140",
                    "xci_path": "ip\\base_s00_regslice_140\\base_s00_regslice_140.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m00_regslice_140",
                    "xci_path": "ip\\base_m00_regslice_140\\base_m00_regslice_140.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m01_regslice_91",
                    "xci_path": "ip\\base_m01_regslice_91\\base_m01_regslice_91.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "m01_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m02_regslice_91",
                    "xci_path": "ip\\base_m02_regslice_91\\base_m02_regslice_91.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m02_regslice/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "m02_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m03_regslice_91",
                    "xci_path": "ip\\base_m03_regslice_91\\base_m03_regslice_91.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "m03_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m04_regslice_74",
                    "xci_path": "ip\\base_m04_regslice_74\\base_m04_regslice_74.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "m04_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m05_regslice_74",
                    "xci_path": "ip\\base_m05_regslice_74\\base_m05_regslice_74.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "m05_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m06_regslice_74",
                    "xci_path": "ip\\base_m06_regslice_74\\base_m06_regslice_74.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m06_regslice/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "m06_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m07_regslice_74",
                    "xci_path": "ip\\base_m07_regslice_74\\base_m07_regslice_74.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m07_regslice/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "m07_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m08_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m08_regslice_44",
                    "xci_path": "ip\\base_m08_regslice_44\\base_m08_regslice_44.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m08_regslice/S_AXI"
                    ]
                  },
                  "m08_regslice_to_m08_couplers": {
                    "interface_ports": [
                      "m08_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m08_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m08_regslice/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m09_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m09_regslice_44",
                    "xci_path": "ip\\base_m09_regslice_44\\base_m09_regslice_44.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m09_regslice/S_AXI"
                    ]
                  },
                  "m09_regslice_to_m09_couplers": {
                    "interface_ports": [
                      "m09_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m09_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m09_regslice/aresetn"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m10_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m10_regslice_0",
                    "xci_path": "ip\\base_m10_regslice_0\\base_m10_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m10_regslice/S_AXI"
                    ]
                  },
                  "m10_regslice_to_m10_couplers": {
                    "interface_ports": [
                      "m10_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m10_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m10_regslice/aresetn"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m11_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m11_regslice_0",
                    "xci_path": "ip\\base_m11_regslice_0\\base_m11_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m11_regslice/S_AXI"
                    ]
                  },
                  "m11_regslice_to_m11_couplers": {
                    "interface_ports": [
                      "m11_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m11_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m11_regslice/aresetn"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m12_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m12_regslice_0",
                    "xci_path": "ip\\base_m12_regslice_0\\base_m12_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m12_regslice/S_AXI"
                    ]
                  },
                  "m12_regslice_to_m12_couplers": {
                    "interface_ports": [
                      "m12_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m12_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m12_regslice/aresetn"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m13_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m13_regslice_0",
                    "xci_path": "ip\\base_m13_regslice_0\\base_m13_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m13_regslice/S_AXI"
                    ]
                  },
                  "m13_regslice_to_m13_couplers": {
                    "interface_ports": [
                      "m13_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m13_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m13_regslice/aresetn"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m14_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m14_regslice_0",
                    "xci_path": "ip\\base_m14_regslice_0\\base_m14_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m14_regslice/S_AXI"
                    ]
                  },
                  "m14_regslice_to_m14_couplers": {
                    "interface_ports": [
                      "m14_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m14_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m14_regslice/aresetn"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m15_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m15_regslice_0",
                    "xci_path": "ip\\base_m15_regslice_0\\base_m15_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m15_regslice/S_AXI"
                    ]
                  },
                  "m15_regslice_to_m15_couplers": {
                    "interface_ports": [
                      "m15_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m15_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m15_regslice/aresetn"
                    ]
                  }
                }
              },
              "m16_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m16_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m16_regslice_0",
                    "xci_path": "ip\\base_m16_regslice_0\\base_m16_regslice_0.xci",
                    "inst_hier_path": "iop_arduino/microblaze_0_axi_periph/m16_couplers/m16_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m16_couplers_to_m16_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m16_regslice/S_AXI"
                    ]
                  },
                  "m16_regslice_to_m16_couplers": {
                    "interface_ports": [
                      "m16_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m16_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m16_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "i00_couplers_to_tier2_xbar_0": {
                "interface_ports": [
                  "i00_couplers/M_AXI",
                  "tier2_xbar_0/S00_AXI"
                ]
              },
              "i01_couplers_to_tier2_xbar_1": {
                "interface_ports": [
                  "i01_couplers/M_AXI",
                  "tier2_xbar_1/S00_AXI"
                ]
              },
              "i02_couplers_to_tier2_xbar_2": {
                "interface_ports": [
                  "i02_couplers/M_AXI",
                  "tier2_xbar_2/S00_AXI"
                ]
              },
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "m08_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m08_couplers/M_AXI",
                  "M08_AXI"
                ]
              },
              "m09_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m09_couplers/M_AXI",
                  "M09_AXI"
                ]
              },
              "m10_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m10_couplers/M_AXI",
                  "M10_AXI"
                ]
              },
              "m11_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m11_couplers/M_AXI",
                  "M11_AXI"
                ]
              },
              "m12_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m12_couplers/M_AXI",
                  "M12_AXI"
                ]
              },
              "m13_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m13_couplers/M_AXI",
                  "M13_AXI"
                ]
              },
              "m14_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m14_couplers/M_AXI",
                  "M14_AXI"
                ]
              },
              "m15_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m15_couplers/M_AXI",
                  "M15_AXI"
                ]
              },
              "m16_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m16_couplers/M_AXI",
                  "M16_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "tier2_xbar_0_to_m00_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m01_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m02_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m03_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m04_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m05_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m06_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "tier2_xbar_0_to_m07_couplers": {
                "interface_ports": [
                  "tier2_xbar_0/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m08_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M00_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m09_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M01_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m10_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M02_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m11_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M03_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m12_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M04_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m13_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M05_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "tier2_xbar_1_to_m14_couplers": {
                "interface_ports": [
                  "tier2_xbar_1/M06_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m15_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M00_AXI",
                  "m15_couplers/S_AXI"
                ]
              },
              "tier2_xbar_2_to_m16_couplers": {
                "interface_ports": [
                  "tier2_xbar_2/M01_AXI",
                  "m16_couplers/S_AXI"
                ]
              },
              "xbar_to_i00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "i00_couplers/S_AXI"
                ]
              },
              "xbar_to_i01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "i01_couplers/S_AXI"
                ]
              },
              "xbar_to_i02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "i02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "M11_ACLK_1": {
                "ports": [
                  "M11_ACLK",
                  "m11_couplers/M_ACLK"
                ]
              },
              "M11_ARESETN_1": {
                "ports": [
                  "M11_ARESETN",
                  "m11_couplers/M_ARESETN"
                ]
              },
              "M12_ACLK_1": {
                "ports": [
                  "M12_ACLK",
                  "m12_couplers/M_ACLK"
                ]
              },
              "M12_ARESETN_1": {
                "ports": [
                  "M12_ARESETN",
                  "m12_couplers/M_ARESETN"
                ]
              },
              "M13_ACLK_1": {
                "ports": [
                  "M13_ACLK",
                  "m13_couplers/M_ACLK"
                ]
              },
              "M13_ARESETN_1": {
                "ports": [
                  "M13_ARESETN",
                  "m13_couplers/M_ARESETN"
                ]
              },
              "M14_ACLK_1": {
                "ports": [
                  "M14_ACLK",
                  "m14_couplers/M_ACLK"
                ]
              },
              "M14_ARESETN_1": {
                "ports": [
                  "M14_ARESETN",
                  "m14_couplers/M_ARESETN"
                ]
              },
              "M15_ACLK_1": {
                "ports": [
                  "M15_ACLK",
                  "m15_couplers/M_ACLK"
                ]
              },
              "M15_ARESETN_1": {
                "ports": [
                  "M15_ARESETN",
                  "m15_couplers/M_ARESETN"
                ]
              },
              "M16_ACLK_1": {
                "ports": [
                  "M16_ACLK",
                  "m16_couplers/M_ACLK"
                ]
              },
              "M16_ARESETN_1": {
                "ports": [
                  "M16_ARESETN",
                  "m16_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "tier2_xbar_0/aclk",
                  "tier2_xbar_1/aclk",
                  "tier2_xbar_2/aclk",
                  "i00_couplers/S_ACLK",
                  "i00_couplers/M_ACLK",
                  "i01_couplers/S_ACLK",
                  "i01_couplers/M_ACLK",
                  "i02_couplers/S_ACLK",
                  "i02_couplers/M_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK",
                  "m16_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "tier2_xbar_0/aresetn",
                  "tier2_xbar_1/aresetn",
                  "tier2_xbar_2/aresetn",
                  "i00_couplers/S_ARESETN",
                  "i00_couplers/M_ARESETN",
                  "i01_couplers/S_ARESETN",
                  "i01_couplers/M_ARESETN",
                  "i02_couplers/S_ARESETN",
                  "i02_couplers/M_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN",
                  "m16_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "base_rst_clk_wiz_1_100M_0",
            "xci_path": "ip\\base_rst_clk_wiz_1_100M_0\\base_rst_clk_wiz_1_100M_0.xci",
            "inst_hier_path": "iop_arduino/rst_clk_wiz_1_100M",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi_subsystem": {
            "interface_ports": {
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SPI_0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
                "vlnv": "xilinx.com:interface:spi_rtl:1.0"
              },
              "arduino_direct_spi": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
                "vlnv": "xilinx.com:interface:spi_rtl:1.0"
              }
            },
            "ports": {
              "ip2intc_irpt": {
                "type": "intr",
                "direction": "O"
              },
              "ip2intc_irpt1": {
                "type": "intr",
                "direction": "O"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "spi_direct": {
                "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
                "ip_revision": "28",
                "xci_name": "base_spi_direct_0",
                "xci_path": "ip\\base_spi_direct_0\\base_spi_direct_0.xci",
                "inst_hier_path": "iop_arduino/spi_subsystem/spi_direct",
                "parameters": {
                  "C_USE_STARTUP": {
                    "value": "0"
                  }
                }
              },
              "spi_shared": {
                "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
                "ip_revision": "28",
                "xci_name": "base_spi_shared_0",
                "xci_path": "ip\\base_spi_shared_0\\base_spi_shared_0.xci",
                "inst_hier_path": "iop_arduino/spi_subsystem/spi_shared",
                "parameters": {
                  "C_USE_STARTUP": {
                    "value": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "arduino_direct_spi",
                  "spi_direct/SPI_0"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "SPI_0",
                  "spi_shared/SPI_0"
                ]
              },
              "microblaze_0_axi_periph_M00_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "spi_direct/AXI_LITE"
                ]
              },
              "microblaze_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S01_AXILite",
                  "spi_shared/AXI_LITE"
                ]
              }
            },
            "nets": {
              "mb3_spi_pl_sw_d13_d10_ip2intc_irpt": {
                "ports": [
                  "spi_shared/ip2intc_irpt",
                  "ip2intc_irpt1"
                ]
              },
              "mb3_spi_pl_sw_ip2intc_irpt": {
                "ports": [
                  "spi_direct/ip2intc_irpt",
                  "ip2intc_irpt"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "spi_direct/ext_spi_clk",
                  "spi_direct/s_axi_aclk",
                  "spi_shared/ext_spi_clk",
                  "spi_shared/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "spi_direct/s_axi_aresetn"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn1",
                  "spi_shared/s_axi_aresetn"
                ]
              }
            }
          },
          "timers_subsystem": {
            "interface_ports": {
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S05_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "capture_i": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "generate_o": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "pwm_o": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "timer_interrupts": {
                "direction": "O",
                "left": "5",
                "right": "0"
              }
            },
            "components": {
              "mb3_timer_capture_0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_0_0",
                "xci_path": "ip\\base_mb3_timer_capture_0_0\\base_mb3_timer_capture_0_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "mb3_timer_capture_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_1_0",
                "xci_path": "ip\\base_mb3_timer_capture_1_0\\base_mb3_timer_capture_1_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_capture_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_2_0",
                "xci_path": "ip\\base_mb3_timer_capture_2_0\\base_mb3_timer_capture_2_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_capture_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_3_0",
                "xci_path": "ip\\base_mb3_timer_capture_3_0\\base_mb3_timer_capture_3_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_capture_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_4_0",
                "xci_path": "ip\\base_mb3_timer_capture_4_0\\base_mb3_timer_capture_4_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_4",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_capture_5": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_5_0",
                "xci_path": "ip\\base_mb3_timer_capture_5_0\\base_mb3_timer_capture_5_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_5",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_capture_6": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_6_0",
                "xci_path": "ip\\base_mb3_timer_capture_6_0\\base_mb3_timer_capture_6_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_6",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_capture_7": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "ip_revision": "3",
                "xci_name": "base_mb3_timer_capture_7_0",
                "xci_path": "ip\\base_mb3_timer_capture_7_0\\base_mb3_timer_capture_7_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_capture_7",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "mb3_timer_generate": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "5",
                "xci_name": "base_mb3_timer_generate_0",
                "xci_path": "ip\\base_mb3_timer_generate_0\\base_mb3_timer_generate_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_generate",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "8"
                  },
                  "dout_width": {
                    "value": "8"
                  }
                }
              },
              "mb3_timer_pwm": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "5",
                "xci_name": "base_mb3_timer_pwm_0",
                "xci_path": "ip\\base_mb3_timer_pwm_0\\base_mb3_timer_pwm_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timer_pwm",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "6"
                  },
                  "dout_width": {
                    "value": "6"
                  }
                }
              },
              "mb3_timers_interrupt": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "5",
                "xci_name": "base_mb3_timers_interrupt_0",
                "xci_path": "ip\\base_mb3_timers_interrupt_0\\base_mb3_timers_interrupt_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/mb3_timers_interrupt",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "6"
                  },
                  "dout_width": {
                    "value": "6"
                  }
                }
              },
              "timer_0": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "ip_revision": "31",
                "xci_name": "base_timer_0_0",
                "xci_path": "ip\\base_timer_0_0\\base_timer_0_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/timer_0"
              },
              "timer_1": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "ip_revision": "31",
                "xci_name": "base_timer_1_0",
                "xci_path": "ip\\base_timer_1_0\\base_timer_1_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/timer_1"
              },
              "timer_2": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "ip_revision": "31",
                "xci_name": "base_timer_2_0",
                "xci_path": "ip\\base_timer_2_0\\base_timer_2_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/timer_2"
              },
              "timer_3": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "ip_revision": "31",
                "xci_name": "base_timer_3_0",
                "xci_path": "ip\\base_timer_3_0\\base_timer_3_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/timer_3"
              },
              "timer_4": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "ip_revision": "31",
                "xci_name": "base_timer_4_0",
                "xci_path": "ip\\base_timer_4_0\\base_timer_4_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/timer_4"
              },
              "timer_5": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "ip_revision": "31",
                "xci_name": "base_timer_5_0",
                "xci_path": "ip\\base_timer_5_0\\base_timer_5_0.xci",
                "inst_hier_path": "iop_arduino/timers_subsystem/timer_5"
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S05_AXILite",
                  "timer_5/S_AXI"
                ]
              },
              "microblaze_0_axi_periph_M09_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "timer_0/S_AXI"
                ]
              },
              "microblaze_0_axi_periph_M10_AXI": {
                "interface_ports": [
                  "S01_AXILite",
                  "timer_1/S_AXI"
                ]
              },
              "microblaze_0_axi_periph_M11_AXI": {
                "interface_ports": [
                  "S02_AXILite",
                  "timer_2/S_AXI"
                ]
              },
              "microblaze_0_axi_periph_M12_AXI": {
                "interface_ports": [
                  "S03_AXILite",
                  "timer_3/S_AXI"
                ]
              },
              "microblaze_0_axi_periph_M13_AXI": {
                "interface_ports": [
                  "S04_AXILite",
                  "timer_4/S_AXI"
                ]
              }
            },
            "nets": {
              "arduino_io_switch_0_timer_i_in": {
                "ports": [
                  "capture_i",
                  "mb3_timer_capture_0/Din",
                  "mb3_timer_capture_1/Din",
                  "mb3_timer_capture_2/Din",
                  "mb3_timer_capture_3/Din",
                  "mb3_timer_capture_4/Din",
                  "mb3_timer_capture_5/Din",
                  "mb3_timer_capture_6/Din",
                  "mb3_timer_capture_7/Din"
                ]
              },
              "mb3_timer_0_generateout0": {
                "ports": [
                  "timer_0/generateout0",
                  "mb3_timer_generate/In0"
                ]
              },
              "mb3_timer_0_interrupt": {
                "ports": [
                  "timer_0/interrupt",
                  "mb3_timers_interrupt/In0"
                ]
              },
              "mb3_timer_0_pwm0": {
                "ports": [
                  "timer_0/pwm0",
                  "mb3_timer_pwm/In0"
                ]
              },
              "mb3_timer_1_generateout0": {
                "ports": [
                  "timer_1/generateout0",
                  "mb3_timer_generate/In1"
                ]
              },
              "mb3_timer_1_interrupt": {
                "ports": [
                  "timer_1/interrupt",
                  "mb3_timers_interrupt/In1"
                ]
              },
              "mb3_timer_1_pwm0": {
                "ports": [
                  "timer_1/pwm0",
                  "mb3_timer_pwm/In1"
                ]
              },
              "mb3_timer_2_generateout0": {
                "ports": [
                  "timer_2/generateout0",
                  "mb3_timer_generate/In2"
                ]
              },
              "mb3_timer_2_interrupt": {
                "ports": [
                  "timer_2/interrupt",
                  "mb3_timers_interrupt/In2"
                ]
              },
              "mb3_timer_2_pwm0": {
                "ports": [
                  "timer_2/pwm0",
                  "mb3_timer_pwm/In2"
                ]
              },
              "mb3_timer_3_generateout0": {
                "ports": [
                  "timer_3/generateout0",
                  "mb3_timer_generate/In3"
                ]
              },
              "mb3_timer_3_interrupt": {
                "ports": [
                  "timer_3/interrupt",
                  "mb3_timers_interrupt/In3"
                ]
              },
              "mb3_timer_3_pwm0": {
                "ports": [
                  "timer_3/pwm0",
                  "mb3_timer_pwm/In3"
                ]
              },
              "mb3_timer_4_generateout0": {
                "ports": [
                  "timer_4/generateout0",
                  "mb3_timer_generate/In4"
                ]
              },
              "mb3_timer_4_interrupt": {
                "ports": [
                  "timer_4/interrupt",
                  "mb3_timers_interrupt/In4"
                ]
              },
              "mb3_timer_4_pwm0": {
                "ports": [
                  "timer_4/pwm0",
                  "mb3_timer_pwm/In4"
                ]
              },
              "mb3_timer_5_generateout0": {
                "ports": [
                  "timer_5/generateout0",
                  "mb3_timer_generate/In5"
                ]
              },
              "mb3_timer_5_interrupt": {
                "ports": [
                  "timer_5/interrupt",
                  "mb3_timers_interrupt/In5"
                ]
              },
              "mb3_timer_5_pwm0": {
                "ports": [
                  "timer_5/pwm0",
                  "mb3_timer_pwm/In5"
                ]
              },
              "mb3_timer_capture_0_Dout": {
                "ports": [
                  "mb3_timer_capture_0/Dout",
                  "timer_0/capturetrig0"
                ]
              },
              "mb3_timer_capture_1_Dout": {
                "ports": [
                  "mb3_timer_capture_1/Dout",
                  "timer_1/capturetrig0"
                ]
              },
              "mb3_timer_capture_2_Dout": {
                "ports": [
                  "mb3_timer_capture_2/Dout",
                  "timer_2/capturetrig0"
                ]
              },
              "mb3_timer_capture_3_Dout": {
                "ports": [
                  "mb3_timer_capture_3/Dout",
                  "timer_3/capturetrig0"
                ]
              },
              "mb3_timer_capture_4_Dout": {
                "ports": [
                  "mb3_timer_capture_4/Dout",
                  "timer_4/capturetrig0"
                ]
              },
              "mb3_timer_capture_5_Dout": {
                "ports": [
                  "mb3_timer_capture_5/Dout",
                  "timer_5/capturetrig0"
                ]
              },
              "mb3_timer_capture_6_Dout": {
                "ports": [
                  "mb3_timer_capture_6/Dout",
                  "timer_1/capturetrig1"
                ]
              },
              "mb3_timer_capture_7_Dout": {
                "ports": [
                  "mb3_timer_capture_7/Dout",
                  "timer_2/capturetrig1"
                ]
              },
              "mb3_timer_generate_dout": {
                "ports": [
                  "mb3_timer_generate/dout",
                  "generate_o"
                ]
              },
              "mb3_timer_pwm_dout": {
                "ports": [
                  "mb3_timer_pwm/dout",
                  "pwm_o"
                ]
              },
              "mb3_timers_interrupt_dout": {
                "ports": [
                  "mb3_timers_interrupt/dout",
                  "timer_interrupts"
                ]
              },
              "ps7_0_FCLK_CLK0": {
                "ports": [
                  "s_axi_aclk",
                  "timer_0/s_axi_aclk",
                  "timer_1/s_axi_aclk",
                  "timer_2/s_axi_aclk",
                  "timer_3/s_axi_aclk",
                  "timer_4/s_axi_aclk",
                  "timer_5/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "timer_0/s_axi_aresetn",
                  "timer_1/s_axi_aresetn",
                  "timer_2/s_axi_aresetn",
                  "timer_3/s_axi_aresetn",
                  "timer_4/s_axi_aresetn",
                  "timer_5/s_axi_aresetn"
                ]
              },
              "timer_1_generateout1": {
                "ports": [
                  "timer_1/generateout1",
                  "mb3_timer_generate/In6"
                ]
              },
              "timer_2_generateout1": {
                "ports": [
                  "timer_2/generateout1",
                  "mb3_timer_generate/In7"
                ]
              }
            }
          },
          "uartlite": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "ip_revision": "33",
            "xci_name": "base_uartlite_0",
            "xci_path": "ip\\base_uartlite_0\\base_uartlite_0.xci",
            "inst_hier_path": "iop_arduino/uartlite",
            "parameters": {
              "C_BAUDRATE": {
                "value": "9600"
              }
            }
          },
          "xadc": {
            "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
            "ip_revision": "9",
            "xci_name": "base_xadc_0",
            "xci_path": "ip\\base_xadc_0\\base_xadc_0.xci",
            "inst_hier_path": "iop_arduino/xadc",
            "parameters": {
              "AVERAGE_ENABLE_TEMPERATURE": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP0_VAUXN0": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP12_VAUXN12": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP13_VAUXN13": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP15_VAUXN15": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP1_VAUXN1": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP5_VAUXN5": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP6_VAUXN6": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP8_VAUXN8": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VAUXP9_VAUXN9": {
                "value": "true"
              },
              "AVERAGE_ENABLE_VP_VN": {
                "value": "true"
              },
              "BIPOLAR_VAUXP0_VAUXN0": {
                "value": "true"
              },
              "BIPOLAR_VAUXP12_VAUXN12": {
                "value": "true"
              },
              "BIPOLAR_VAUXP8_VAUXN8": {
                "value": "true"
              },
              "CHANNEL_AVERAGING": {
                "value": "16"
              },
              "CHANNEL_ENABLE_TEMPERATURE": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP0_VAUXN0": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP12_VAUXN12": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP13_VAUXN13": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP15_VAUXN15": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP1_VAUXN1": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP5_VAUXN5": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP6_VAUXN6": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP8_VAUXN8": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VAUXP9_VAUXN9": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VP_VN": {
                "value": "true"
              },
              "CHANNEL_ENABLE_VREFN": {
                "value": "false"
              },
              "CHANNEL_ENABLE_VREFP": {
                "value": "false"
              },
              "ENABLE_RESET": {
                "value": "false"
              },
              "ENABLE_VCCDDRO_ALARM": {
                "value": "false"
              },
              "ENABLE_VCCPAUX_ALARM": {
                "value": "false"
              },
              "ENABLE_VCCPINT_ALARM": {
                "value": "false"
              },
              "EXTERNAL_MUX_CHANNEL": {
                "value": "VP_VN"
              },
              "INTERFACE_SELECTION": {
                "value": "Enable_AXI"
              },
              "OT_ALARM": {
                "value": "false"
              },
              "SEQUENCER_MODE": {
                "value": "Continuous"
              },
              "SINGLE_CHANNEL_SELECTION": {
                "value": "TEMPERATURE"
              },
              "USER_TEMP_ALARM": {
                "value": "false"
              },
              "VCCAUX_ALARM": {
                "value": "false"
              },
              "VCCINT_ALARM": {
                "value": "false"
              },
              "XADC_STARUP_SELECTION": {
                "value": "channel_sequencer"
              }
            }
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "ck_io",
              "gpio_subsystem/ck_gpio"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "arduino_direct_iic",
              "iic_subsystem/arduino_direct_iic"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "Vaux0",
              "xadc/Vaux0"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "arduino_gpio",
              "io_switch_0/io"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "Vaux8",
              "xadc/Vaux8"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "Vp_Vn",
              "xadc/Vp_Vn"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "Vaux1",
              "xadc/Vaux1"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "Vaux5",
              "xadc/Vaux5"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "Vaux6",
              "xadc/Vaux6"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "Vaux9",
              "xadc/Vaux9"
            ]
          },
          "Conn12": {
            "interface_ports": [
              "Vaux13",
              "xadc/Vaux13"
            ]
          },
          "Conn13": {
            "interface_ports": [
              "Vaux15",
              "xadc/Vaux15"
            ]
          },
          "Conn14": {
            "interface_ports": [
              "Vaux12",
              "xadc/Vaux12"
            ]
          },
          "gpio_subsystem_GPIO": {
            "interface_ports": [
              "gpio_subsystem/arduino_gpio",
              "io_switch_0/gpio"
            ]
          },
          "mb3_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "mb3_spi_subsystem_arduino_direct_spi": {
            "interface_ports": [
              "arduino_direct_spi",
              "spi_subsystem/arduino_direct_spi"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi_subsystem/S00_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic_subsystem/S_AXI1",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch_0/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio_subsystem/S01_AXILite",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M04_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "gpio_subsystem/S00_AXILite",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M06_AXI",
              "spi_subsystem/S01_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M07_AXI": {
            "interface_ports": [
              "M_AXI",
              "microblaze_0_axi_periph/M07_AXI"
            ]
          },
          "microblaze_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M08_AXI",
              "uartlite/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M09_AXI",
              "timers_subsystem/S00_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M10_AXI",
              "timers_subsystem/S01_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M11_AXI",
              "timers_subsystem/S02_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M12_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M12_AXI",
              "timers_subsystem/S03_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M13_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M13_AXI",
              "timers_subsystem/S04_AXILite"
            ]
          },
          "microblaze_0_axi_periph_M14_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M14_AXI"
            ]
          },
          "microblaze_0_axi_periph_M15_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M15_AXI",
              "xadc/s_axi_lite"
            ]
          },
          "microblaze_0_axi_periph_M16_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M16_AXI",
              "timers_subsystem/S05_AXILite"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_subsystem_SPI_0": {
            "interface_ports": [
              "io_switch_0/spi0",
              "spi_subsystem/SPI_0"
            ]
          },
          "uartlite_UART": {
            "interface_ports": [
              "io_switch_0/uart0",
              "uartlite/UART"
            ]
          }
        },
        "nets": {
          "capture_i_1": {
            "ports": [
              "io_switch_0/timer_i",
              "timers_subsystem/capture_i"
            ]
          },
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "interrupts_concat_dout": {
            "ports": [
              "intr_concat/dout",
              "intc/intr"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb3_gpio_subsystem_ip2intc_irpt": {
            "ports": [
              "gpio_subsystem/ip2intc_irpt",
              "intr_concat/In5"
            ]
          },
          "mb3_iic_subsystem_iic2intc_irpt": {
            "ports": [
              "iic_subsystem/iic2intc_irpt",
              "intr_concat/In1"
            ]
          },
          "mb3_intr_ack_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "mb3_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "mb3_spi_subsystem_ip2intc_irpt": {
            "ports": [
              "spi_subsystem/ip2intc_irpt",
              "intr_concat/In2"
            ]
          },
          "mb3_spi_subsystem_ip2intc_irpt1": {
            "ports": [
              "spi_subsystem/ip2intc_irpt1",
              "intr_concat/In3"
            ]
          },
          "mb3_timers_subsystem_generate_o": {
            "ports": [
              "timers_subsystem/generate_o",
              "io_switch_0/timer_o"
            ]
          },
          "mb3_timers_subsystem_mb3_timer_interrupts": {
            "ports": [
              "timers_subsystem/timer_interrupts",
              "intr_concat/In0"
            ]
          },
          "mb3_timers_subsystem_pwm_o": {
            "ports": [
              "timers_subsystem/pwm_o",
              "io_switch_0/pwm_o"
            ]
          },
          "mb3_uartlite_d1_d0_interrupt": {
            "ports": [
              "uartlite/interrupt",
              "intr_concat/In4"
            ]
          },
          "mb_1_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "gpio_subsystem/s_axi_aclk",
              "iic_subsystem/s_axi_aclk",
              "io_switch_0/s_axi_aclk",
              "lmb/LMB_Clk",
              "spi_subsystem/s_axi_aclk",
              "timers_subsystem/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/M07_ACLK",
              "microblaze_0_axi_periph/M08_ACLK",
              "microblaze_0_axi_periph/M09_ACLK",
              "microblaze_0_axi_periph/M10_ACLK",
              "microblaze_0_axi_periph/M11_ACLK",
              "microblaze_0_axi_periph/M12_ACLK",
              "microblaze_0_axi_periph/M13_ACLK",
              "microblaze_0_axi_periph/M14_ACLK",
              "microblaze_0_axi_periph/M15_ACLK",
              "microblaze_0_axi_periph/M16_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "uartlite/s_axi_aclk",
              "xadc/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn",
              "gpio_subsystem/s_axi_aresetn",
              "iic_subsystem/s_axi_aresetn1",
              "io_switch_0/s_axi_aresetn",
              "spi_subsystem/s_axi_aresetn",
              "timers_subsystem/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/M06_ARESETN",
              "microblaze_0_axi_periph/M07_ARESETN",
              "microblaze_0_axi_periph/M10_ARESETN",
              "microblaze_0_axi_periph/M11_ARESETN",
              "microblaze_0_axi_periph/M12_ARESETN",
              "microblaze_0_axi_periph/M13_ARESETN",
              "microblaze_0_axi_periph/M15_ARESETN"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "spi_subsystem/s_axi_aresetn1",
              "intr/s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn",
              "microblaze_0_axi_periph/M08_ARESETN",
              "microblaze_0_axi_periph/M09_ARESETN",
              "microblaze_0_axi_periph/M14_ARESETN",
              "microblaze_0_axi_periph/M16_ARESETN",
              "uartlite/s_axi_aresetn",
              "xadc/s_axi_aresetn"
            ]
          }
        }
      },
      "iop_interrupts": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "base_iop_interrupts_0",
        "xci_path": "ip\\base_iop_interrupts_0\\base_iop_interrupts_0.xci",
        "inst_hier_path": "iop_interrupts",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          },
          "dout_width": {
            "value": "3"
          }
        }
      },
      "iop_pmoda": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pmoda_gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "base_dff_en_reset_vector_0_1",
            "xci_path": "ip\\base_dff_en_reset_vector_0_1\\base_dff_en_reset_vector_0_1.xci",
            "inst_hier_path": "iop_pmoda/dff_en_reset_vector_0",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "base_gpio_0",
            "xci_path": "ip\\base_gpio_0\\base_gpio_0.xci",
            "inst_hier_path": "iop_pmoda/gpio",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "5",
            "xci_name": "base_iic_0",
            "xci_path": "ip\\base_iic_0\\base_iic_0.xci",
            "inst_hier_path": "iop_pmoda/iic"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "18",
            "xci_name": "base_intc_1",
            "xci_path": "ip\\base_intc_1\\base_intc_1.xci",
            "inst_hier_path": "iop_pmoda/intc"
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "base_intr_1",
            "xci_path": "ip\\base_intr_1\\base_intr_1.xci",
            "inst_hier_path": "iop_pmoda/intr",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "intr_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "base_intr_concat_1",
            "xci_path": "ip\\base_intr_concat_1\\base_intr_concat_1.xci",
            "inst_hier_path": "iop_pmoda/intr_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "3"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "base_io_switch_1",
            "xci_path": "ip\\base_io_switch_1\\base_io_switch_1.xci",
            "inst_hier_path": "iop_pmoda/io_switch",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "8"
              },
              "C_NUM_PWMS": {
                "value": "1"
              },
              "C_NUM_TIMERS": {
                "value": "1"
              },
              "I2C0_Enable": {
                "value": "true"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "Timer_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "13",
                "xci_name": "base_dlmb_v10_1",
                "xci_path": "ip\\base_dlmb_v10_1\\base_dlmb_v10_1.xci",
                "inst_hier_path": "iop_pmoda/lmb/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "13",
                "xci_name": "base_ilmb_v10_1",
                "xci_path": "ip\\base_ilmb_v10_1\\base_ilmb_v10_1.xci",
                "inst_hier_path": "iop_pmoda/lmb/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "7",
                "xci_name": "base_lmb_bram_1",
                "xci_path": "ip\\base_lmb_bram_1\\base_lmb_bram_1.xci",
                "inst_hier_path": "iop_pmoda/lmb/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "23",
                "xci_name": "base_lmb_bram_if_cntlr_1",
                "xci_path": "ip\\base_lmb_bram_if_cntlr_1\\base_lmb_bram_if_cntlr_1.xci",
                "inst_hier_path": "iop_pmoda/lmb/lmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > base iop_pmoda/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "base_logic_1_1",
            "xci_path": "ip\\base_logic_1_1\\base_logic_1_1.xci",
            "inst_hier_path": "iop_pmoda/logic_1"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "12",
            "xci_name": "base_mb_1",
            "xci_path": "ip\\base_mb_1\\base_mb_1.xci",
            "inst_hier_path": "iop_pmoda/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "17"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "17"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > base iop_pmoda/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "9",
            "xci_name": "base_mb_bram_ctrl_1",
            "xci_path": "ip\\base_mb_bram_ctrl_1\\base_mb_bram_ctrl_1.xci",
            "inst_hier_path": "iop_pmoda/mb_bram_ctrl",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x40000000 32 > base iop_pmoda/lmb/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\base_microblaze_0_axi_periph_1\\base_microblaze_0_axi_periph_1.xci",
            "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph",
            "xci_name": "base_microblaze_0_axi_periph_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "8"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_xbar_14",
                "xci_path": "ip\\base_xbar_14\\base_xbar_14.xci",
                "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_s00_regslice_141",
                    "xci_path": "ip\\base_s00_regslice_141\\base_s00_regslice_141.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m00_regslice_141",
                    "xci_path": "ip\\base_m00_regslice_141\\base_m00_regslice_141.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m01_regslice_92",
                    "xci_path": "ip\\base_m01_regslice_92\\base_m01_regslice_92.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "m01_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m02_regslice_92",
                    "xci_path": "ip\\base_m02_regslice_92\\base_m02_regslice_92.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m02_regslice/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "m02_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m03_regslice_92",
                    "xci_path": "ip\\base_m03_regslice_92\\base_m03_regslice_92.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "m03_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m04_regslice_75",
                    "xci_path": "ip\\base_m04_regslice_75\\base_m04_regslice_75.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "m04_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m05_regslice_75",
                    "xci_path": "ip\\base_m05_regslice_75\\base_m05_regslice_75.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "m05_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m06_regslice_75",
                    "xci_path": "ip\\base_m06_regslice_75\\base_m06_regslice_75.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m06_regslice/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "m06_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m07_regslice_75",
                    "xci_path": "ip\\base_m07_regslice_75\\base_m07_regslice_75.xci",
                    "inst_hier_path": "iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m07_regslice/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "m07_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "base_rst_clk_wiz_1_100M_1",
            "xci_path": "ip\\base_rst_clk_wiz_1_100M_1\\base_rst_clk_wiz_1_100M_1.xci",
            "inst_hier_path": "iop_pmoda/rst_clk_wiz_1_100M",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "ip_revision": "28",
            "xci_name": "base_spi_0",
            "xci_path": "ip\\base_spi_0\\base_spi_0.xci",
            "inst_hier_path": "iop_pmoda/spi",
            "parameters": {
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "31",
            "xci_name": "base_timer_6",
            "xci_path": "ip\\base_timer_6\\base_timer_6.xci",
            "inst_hier_path": "iop_pmoda/timer"
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "microblaze_0_axi_periph/M07_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "pmoda_gpio",
              "io_switch/io"
            ]
          },
          "gpio_GPIO": {
            "interface_ports": [
              "gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "iic_IIC": {
            "interface_ports": [
              "iic/IIC",
              "io_switch/iic0"
            ]
          },
          "mb1_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi/AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic/S_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "timer/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M06_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_SPI_0": {
            "interface_ports": [
              "io_switch/spi0",
              "spi/SPI_0"
            ]
          }
        },
        "nets": {
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "io_switch_0_timer_i": {
            "ports": [
              "io_switch/timer_i",
              "timer/capturetrig0"
            ]
          },
          "iop_pmoda_intr_ack_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "iop_pmoda_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb1_iic_iic2intc_irpt": {
            "ports": [
              "iic/iic2intc_irpt",
              "intr_concat/In0"
            ]
          },
          "mb1_interrupt_concat_dout": {
            "ports": [
              "intr_concat/dout",
              "intc/intr"
            ]
          },
          "mb1_spi_ip2intc_irpt": {
            "ports": [
              "spi/ip2intc_irpt",
              "intr_concat/In1"
            ]
          },
          "mb1_timer_generateout0": {
            "ports": [
              "timer/generateout0",
              "io_switch/timer_o"
            ]
          },
          "mb1_timer_interrupt": {
            "ports": [
              "timer/interrupt",
              "intr_concat/In2"
            ]
          },
          "mb1_timer_pwm0": {
            "ports": [
              "timer/pwm0",
              "io_switch/pwm_o"
            ]
          },
          "mb_1_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "io_switch/s_axi_aclk",
              "lmb/LMB_Clk",
              "gpio/s_axi_aclk",
              "iic/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/M07_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "spi/ext_spi_clk",
              "spi/s_axi_aclk",
              "timer/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "iic/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/M06_ARESETN",
              "microblaze_0_axi_periph/M07_ARESETN",
              "spi/s_axi_aresetn",
              "timer/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "io_switch/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn"
            ]
          }
        }
      },
      "iop_pmodb": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "pmodb_gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "base_dff_en_reset_vector_0_2",
            "xci_path": "ip\\base_dff_en_reset_vector_0_2\\base_dff_en_reset_vector_0_2.xci",
            "inst_hier_path": "iop_pmodb/dff_en_reset_vector_0",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "base_gpio_1",
            "xci_path": "ip\\base_gpio_1\\base_gpio_1.xci",
            "inst_hier_path": "iop_pmodb/gpio",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "5",
            "xci_name": "base_iic_1",
            "xci_path": "ip\\base_iic_1\\base_iic_1.xci",
            "inst_hier_path": "iop_pmodb/iic"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "18",
            "xci_name": "base_intc_2",
            "xci_path": "ip\\base_intc_2\\base_intc_2.xci",
            "inst_hier_path": "iop_pmodb/intc"
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "base_intr_2",
            "xci_path": "ip\\base_intr_2\\base_intr_2.xci",
            "inst_hier_path": "iop_pmodb/intr",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "intr_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "base_intr_concat_2",
            "xci_path": "ip\\base_intr_concat_2\\base_intr_concat_2.xci",
            "inst_hier_path": "iop_pmodb/intr_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "3"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "base_io_switch_2",
            "xci_path": "ip\\base_io_switch_2\\base_io_switch_2.xci",
            "inst_hier_path": "iop_pmodb/io_switch",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "8"
              },
              "C_NUM_PWMS": {
                "value": "1"
              },
              "C_NUM_TIMERS": {
                "value": "1"
              },
              "I2C0_Enable": {
                "value": "true"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "Timer_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "13",
                "xci_name": "base_dlmb_v10_2",
                "xci_path": "ip\\base_dlmb_v10_2\\base_dlmb_v10_2.xci",
                "inst_hier_path": "iop_pmodb/lmb/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "13",
                "xci_name": "base_ilmb_v10_2",
                "xci_path": "ip\\base_ilmb_v10_2\\base_ilmb_v10_2.xci",
                "inst_hier_path": "iop_pmodb/lmb/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "7",
                "xci_name": "base_lmb_bram_2",
                "xci_path": "ip\\base_lmb_bram_2\\base_lmb_bram_2.xci",
                "inst_hier_path": "iop_pmodb/lmb/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "23",
                "xci_name": "base_lmb_bram_if_cntlr_2",
                "xci_path": "ip\\base_lmb_bram_if_cntlr_2\\base_lmb_bram_if_cntlr_2.xci",
                "inst_hier_path": "iop_pmodb/lmb/lmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > base iop_pmodb/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "base_logic_1_2",
            "xci_path": "ip\\base_logic_1_2\\base_logic_1_2.xci",
            "inst_hier_path": "iop_pmodb/logic_1"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "12",
            "xci_name": "base_mb_2",
            "xci_path": "ip\\base_mb_2\\base_mb_2.xci",
            "inst_hier_path": "iop_pmodb/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "17"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "17"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > base iop_pmodb/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "9",
            "xci_name": "base_mb_bram_ctrl_2",
            "xci_path": "ip\\base_mb_bram_ctrl_2\\base_mb_bram_ctrl_2.xci",
            "inst_hier_path": "iop_pmodb/mb_bram_ctrl",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x42000000 32 > base iop_pmodb/lmb/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\base_microblaze_0_axi_periph_2\\base_microblaze_0_axi_periph_2.xci",
            "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph",
            "xci_name": "base_microblaze_0_axi_periph_2",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "8"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_xbar_15",
                "xci_path": "ip\\base_xbar_15\\base_xbar_15.xci",
                "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_s00_regslice_142",
                    "xci_path": "ip\\base_s00_regslice_142\\base_s00_regslice_142.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m00_regslice_142",
                    "xci_path": "ip\\base_m00_regslice_142\\base_m00_regslice_142.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m01_regslice_93",
                    "xci_path": "ip\\base_m01_regslice_93\\base_m01_regslice_93.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "m01_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m02_regslice_93",
                    "xci_path": "ip\\base_m02_regslice_93\\base_m02_regslice_93.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m02_regslice/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "m02_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m03_regslice_93",
                    "xci_path": "ip\\base_m03_regslice_93\\base_m03_regslice_93.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "m03_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m04_regslice_76",
                    "xci_path": "ip\\base_m04_regslice_76\\base_m04_regslice_76.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "m04_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m05_regslice_76",
                    "xci_path": "ip\\base_m05_regslice_76\\base_m05_regslice_76.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "m05_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m06_regslice_76",
                    "xci_path": "ip\\base_m06_regslice_76\\base_m06_regslice_76.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m06_regslice/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "m06_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m07_regslice_76",
                    "xci_path": "ip\\base_m07_regslice_76\\base_m07_regslice_76.xci",
                    "inst_hier_path": "iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m07_regslice/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "m07_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "base_rst_clk_wiz_1_100M_2",
            "xci_path": "ip\\base_rst_clk_wiz_1_100M_2\\base_rst_clk_wiz_1_100M_2.xci",
            "inst_hier_path": "iop_pmodb/rst_clk_wiz_1_100M",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "ip_revision": "28",
            "xci_name": "base_spi_1",
            "xci_path": "ip\\base_spi_1\\base_spi_1.xci",
            "inst_hier_path": "iop_pmodb/spi",
            "parameters": {
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "31",
            "xci_name": "base_timer_7",
            "xci_path": "ip\\base_timer_7\\base_timer_7.xci",
            "inst_hier_path": "iop_pmodb/timer"
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "microblaze_0_axi_periph/M07_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "pmodb_gpio",
              "io_switch/io"
            ]
          },
          "gpio_GPIO": {
            "interface_ports": [
              "gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "iic_IIC": {
            "interface_ports": [
              "iic/IIC",
              "io_switch/iic0"
            ]
          },
          "mb2_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi/AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic/S_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "timer/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M06_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_SPI_0": {
            "interface_ports": [
              "io_switch/spi0",
              "spi/SPI_0"
            ]
          }
        },
        "nets": {
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "io_switch_0_timer_i": {
            "ports": [
              "io_switch/timer_i",
              "timer/capturetrig0"
            ]
          },
          "iop_pmodb_intr_ack_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "iop_pmodb_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb2_concat_dout": {
            "ports": [
              "intr_concat/dout",
              "intc/intr"
            ]
          },
          "mb2_iic_iic2intc_irpt": {
            "ports": [
              "iic/iic2intc_irpt",
              "intr_concat/In0"
            ]
          },
          "mb2_spi_ip2intc_irpt": {
            "ports": [
              "spi/ip2intc_irpt",
              "intr_concat/In1"
            ]
          },
          "mb2_timer_generateout0": {
            "ports": [
              "timer/generateout0",
              "io_switch/timer_o"
            ]
          },
          "mb2_timer_interrupt": {
            "ports": [
              "timer/interrupt",
              "intr_concat/In2"
            ]
          },
          "mb2_timer_pwm0": {
            "ports": [
              "timer/pwm0",
              "io_switch/pwm_o"
            ]
          },
          "mb_1_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "io_switch/s_axi_aclk",
              "lmb/LMB_Clk",
              "gpio/s_axi_aclk",
              "iic/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/M07_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "spi/ext_spi_clk",
              "spi/s_axi_aclk",
              "timer/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "iic/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/M06_ARESETN",
              "microblaze_0_axi_periph/M07_ARESETN",
              "spi/s_axi_aresetn",
              "timer/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "io_switch/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn"
            ]
          }
        }
      },
      "leds_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "base_leds_gpio_0",
        "xci_path": "ip\\base_leds_gpio_0\\base_leds_gpio_0.xci",
        "inst_hier_path": "leds_gpio",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          }
        }
      },
      "logic_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "base_logic_1_3",
        "xci_path": "ip\\base_logic_1_3\\base_logic_1_3.xci",
        "inst_hier_path": "logic_1"
      },
      "mb_iop_arduino_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_mb_iop_arduino_intr_ack_0",
        "xci_path": "ip\\base_mb_iop_arduino_intr_ack_0\\base_mb_iop_arduino_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_arduino_intr_ack",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_arduino_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_mb_iop_arduino_reset_0",
        "xci_path": "ip\\base_mb_iop_arduino_reset_0\\base_mb_iop_arduino_reset_0.xci",
        "inst_hier_path": "mb_iop_arduino_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmoda_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_mb_iop_pmoda_intr_ack_0",
        "xci_path": "ip\\base_mb_iop_pmoda_intr_ack_0\\base_mb_iop_pmoda_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_pmoda_intr_ack",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmoda_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_mb_iop_pmoda_reset_0",
        "xci_path": "ip\\base_mb_iop_pmoda_reset_0\\base_mb_iop_pmoda_reset_0.xci",
        "inst_hier_path": "mb_iop_pmoda_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmodb_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_mb_iop_pmodb_intr_ack_0",
        "xci_path": "ip\\base_mb_iop_pmodb_intr_ack_0\\base_mb_iop_pmodb_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_pmodb_intr_ack",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmodb_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "base_mb_iop_pmodb_reset_0",
        "xci_path": "ip\\base_mb_iop_pmodb_reset_0\\base_mb_iop_pmodb_reset_0.xci",
        "inst_hier_path": "mb_iop_pmodb_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "7"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "base_mdm_1_0",
        "xci_path": "ip\\base_mdm_1_0\\base_mdm_1_0.xci",
        "inst_hier_path": "mdm_1",
        "parameters": {
          "C_MB_DBG_PORTS": {
            "value": "3"
          }
        }
      },
      "ps7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "base_ps7_0_0",
        "xci_path": "ip\\base_ps7_0_0\\base_ps7_0_0.xci",
        "inst_hier_path": "ps7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "142.857132"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "142857132"
          },
          "PCW_CLK2_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "100000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "1"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK3_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "142"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK3_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "7"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "7"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#UART 0#UART 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD",
              "0#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#unassigned#unassigned#unassigned#unassigned#unassigned#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#unassigned#unassigned#unassigned#unassigned#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_GP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.223"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.212"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "25.8"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "15.6"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "18.8"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.040"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.058"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.000"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.000"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "16.5"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "18"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1066F"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "40.0"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "35.0"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "50.625"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "13.125"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "13.125"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_GP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0xBFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_GP0"
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > base iop_pmoda/mb_bram_ctrl base iop_pmodb/mb_bram_ctrl base iop_arduino/mb_bram_ctrl",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "  S_AXI_ACP {memport \"S_AXI_ACP\"}  S_AXI_HP1 {memport \"S_AXI_HP\"}  S_AXI_HP3 {memport \"S_AXI_HP\"}  ",
          "CLOCK": "  FCLK_CLK0 {id \"0\" is_default \"true\"  proc_sys_reset \"rst_ps7_0_fclk0\" status \"fixed\"}  FCLK_CLK1 {id \"1\" is_default \"false\"  proc_sys_reset \"rst_ps7_0_fclk1\" status \"fixed\"}  FCLK_CLK3 {id \"3\" is_default \"false\"  proc_sys_reset \"rst_ps7_0_fclk3\" status \"fixed\"}  "
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\base_ps7_0_axi_periph_0\\base_ps7_0_axi_periph_0.xci",
        "inst_hier_path": "ps7_0_axi_periph",
        "xci_name": "base_ps7_0_axi_periph_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "1"
          },
          "M05_HAS_REGSLICE": {
            "value": "1"
          },
          "M06_HAS_REGSLICE": {
            "value": "1"
          },
          "M07_HAS_REGSLICE": {
            "value": "1"
          },
          "M08_HAS_REGSLICE": {
            "value": "1"
          },
          "M09_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "10"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "base_xbar_16",
            "xci_path": "ip\\base_xbar_16\\base_xbar_16.xci",
            "inst_hier_path": "ps7_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s00_regslice_138",
                "xci_path": "ip\\base_s00_regslice_138\\base_s00_regslice_138.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_8",
                "xci_path": "ip\\base_auto_pc_8\\base_auto_pc_8.xci",
                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m00_regslice_138",
                "xci_path": "ip\\base_m00_regslice_138\\base_m00_regslice_138.xci",
                "inst_hier_path": "ps7_0_axi_periph/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_2",
                "xci_path": "ip\\base_auto_pc_2\\base_auto_pc_2.xci",
                "inst_hier_path": "ps7_0_axi_periph/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_regslice": {
                "interface_ports": [
                  "m00_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "m00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m01_regslice_89",
                "xci_path": "ip\\base_m01_regslice_89\\base_m01_regslice_89.xci",
                "inst_hier_path": "ps7_0_axi_periph/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "m01_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m02_regslice_89",
                "xci_path": "ip\\base_m02_regslice_89\\base_m02_regslice_89.xci",
                "inst_hier_path": "ps7_0_axi_periph/m02_couplers/m02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "m02_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m03_regslice_89",
                "xci_path": "ip\\base_m03_regslice_89\\base_m03_regslice_89.xci",
                "inst_hier_path": "ps7_0_axi_periph/m03_couplers/m03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "m03_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m04_regslice_73",
                "xci_path": "ip\\base_m04_regslice_73\\base_m04_regslice_73.xci",
                "inst_hier_path": "ps7_0_axi_periph/m04_couplers/m04_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m04_regslice/S_AXI"
                ]
              },
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "m04_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m05_regslice_73",
                "xci_path": "ip\\base_m05_regslice_73\\base_m05_regslice_73.xci",
                "inst_hier_path": "ps7_0_axi_periph/m05_couplers/m05_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_3",
                "xci_path": "ip\\base_auto_pc_3\\base_auto_pc_3.xci",
                "inst_hier_path": "ps7_0_axi_periph/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_regslice": {
                "interface_ports": [
                  "m05_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "m05_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m06_regslice_73",
                "xci_path": "ip\\base_m06_regslice_73\\base_m06_regslice_73.xci",
                "inst_hier_path": "ps7_0_axi_periph/m06_couplers/m06_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_4",
                "xci_path": "ip\\base_auto_pc_4\\base_auto_pc_4.xci",
                "inst_hier_path": "ps7_0_axi_periph/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_regslice": {
                "interface_ports": [
                  "m06_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "m06_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m07_regslice_73",
                "xci_path": "ip\\base_m07_regslice_73\\base_m07_regslice_73.xci",
                "inst_hier_path": "ps7_0_axi_periph/m07_couplers/m07_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_5",
                "xci_path": "ip\\base_auto_pc_5\\base_auto_pc_5.xci",
                "inst_hier_path": "ps7_0_axi_periph/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_regslice": {
                "interface_ports": [
                  "m07_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "m07_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m07_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m07_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m08_regslice_43",
                "xci_path": "ip\\base_m08_regslice_43\\base_m08_regslice_43.xci",
                "inst_hier_path": "ps7_0_axi_periph/m08_couplers/m08_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_6",
                "xci_path": "ip\\base_auto_pc_6\\base_auto_pc_6.xci",
                "inst_hier_path": "ps7_0_axi_periph/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m08_regslice": {
                "interface_ports": [
                  "m08_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "m08_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m08_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m08_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m09_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m09_regslice_43",
                "xci_path": "ip\\base_m09_regslice_43\\base_m09_regslice_43.xci",
                "inst_hier_path": "ps7_0_axi_periph/m09_couplers/m09_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_7",
                "xci_path": "ip\\base_auto_pc_7\\base_auto_pc_7.xci",
                "inst_hier_path": "ps7_0_axi_periph/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m09_regslice": {
                "interface_ports": [
                  "m09_regslice/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m09_regslice_to_m09_couplers": {
                "interface_ports": [
                  "m09_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m09_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m09_regslice/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "m09_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "m09_couplers/M_AXI",
              "M09_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        }
      },
      "ps7_0_axi_periph_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\base_ps7_0_axi_periph_1_0\\base_ps7_0_axi_periph_1_0.xci",
        "inst_hier_path": "ps7_0_axi_periph_1",
        "xci_name": "base_ps7_0_axi_periph_1_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "1"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "1"
          },
          "M03_HAS_REGSLICE": {
            "value": "1"
          },
          "M04_HAS_REGSLICE": {
            "value": "1"
          },
          "M05_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "4"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "base_xbar_17",
            "xci_path": "ip\\base_xbar_17\\base_xbar_17.xci",
            "inst_hier_path": "ps7_0_axi_periph_1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_s00_regslice_139",
                "xci_path": "ip\\base_s00_regslice_139\\base_s00_regslice_139.xci",
                "inst_hier_path": "ps7_0_axi_periph_1/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "base_auto_pc_9",
                "xci_path": "ip\\base_auto_pc_9\\base_auto_pc_9.xci",
                "inst_hier_path": "ps7_0_axi_periph_1/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m00_regslice_139",
                "xci_path": "ip\\base_m00_regslice_139\\base_m00_regslice_139.xci",
                "inst_hier_path": "ps7_0_axi_periph_1/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "m00_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m01_regslice_90",
                "xci_path": "ip\\base_m01_regslice_90\\base_m01_regslice_90.xci",
                "inst_hier_path": "ps7_0_axi_periph_1/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "m01_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m02_regslice_90",
                "xci_path": "ip\\base_m02_regslice_90\\base_m02_regslice_90.xci",
                "inst_hier_path": "ps7_0_axi_periph_1/m02_couplers/m02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "m02_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "29",
                "xci_name": "base_m03_regslice_90",
                "xci_path": "ip\\base_m03_regslice_90\\base_m03_regslice_90.xci",
                "inst_hier_path": "ps7_0_axi_periph_1/m03_couplers/m03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "m03_regslice/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_0_axi_periph_1": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph_1": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph_1": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph_1": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "ps7_0_axi_periph_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_0_axi_periph_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rgbleds_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "base_rgbleds_gpio_0",
        "xci_path": "ip\\base_rgbleds_gpio_0\\base_rgbleds_gpio_0.xci",
        "inst_hier_path": "rgbleds_gpio",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "6"
          }
        }
      },
      "rst_ps7_0_fclk0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "base_rst_ps7_0_fclk0_0",
        "xci_path": "ip\\base_rst_ps7_0_fclk0_0\\base_rst_ps7_0_fclk0_0.xci",
        "inst_hier_path": "rst_ps7_0_fclk0"
      },
      "rst_ps7_0_fclk1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "base_rst_ps7_0_fclk1_0",
        "xci_path": "ip\\base_rst_ps7_0_fclk1_0\\base_rst_ps7_0_fclk1_0.xci",
        "inst_hier_path": "rst_ps7_0_fclk1"
      },
      "rst_ps7_0_fclk3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "base_rst_ps7_0_fclk3_0",
        "xci_path": "ip\\base_rst_ps7_0_fclk3_0\\base_rst_ps7_0_fclk3_0.xci",
        "inst_hier_path": "rst_ps7_0_fclk3"
      },
      "slice_arduino_direct_iic": {
        "vlnv": "xilinx.com:user:interface_slice:1.0",
        "ip_revision": "6",
        "xci_name": "base_slice_arduino_direct_iic_0",
        "xci_path": "ip\\base_slice_arduino_direct_iic_0\\base_slice_arduino_direct_iic_0.xci",
        "inst_hier_path": "slice_arduino_direct_iic",
        "parameters": {
          "TYPE": {
            "value": "2"
          }
        }
      },
      "slice_arduino_gpio": {
        "vlnv": "xilinx.com:user:interface_slice:1.0",
        "ip_revision": "6",
        "xci_name": "base_slice_arduino_gpio_0",
        "xci_path": "ip\\base_slice_arduino_gpio_0\\base_slice_arduino_gpio_0.xci",
        "inst_hier_path": "slice_arduino_gpio",
        "parameters": {
          "WIDTH": {
            "value": "20"
          }
        }
      },
      "slice_pmoda_gpio": {
        "vlnv": "xilinx.com:user:interface_slice:1.0",
        "ip_revision": "6",
        "xci_name": "base_slice_pmoda_gpio_0",
        "xci_path": "ip\\base_slice_pmoda_gpio_0\\base_slice_pmoda_gpio_0.xci",
        "inst_hier_path": "slice_pmoda_gpio",
        "parameters": {
          "WIDTH": {
            "value": "8"
          }
        }
      },
      "switches_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "base_switches_gpio_0",
        "xci_path": "ip\\base_switches_gpio_0\\base_switches_gpio_0.xci",
        "inst_hier_path": "switches_gpio",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "system_interrupts": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "18",
        "xci_name": "base_system_interrupts_0",
        "xci_path": "ip\\base_system_interrupts_0\\base_system_interrupts_0.xci",
        "inst_hier_path": "system_interrupts"
      },
      "trace_analyzer_arduino": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "valid": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "ip_revision": "30",
            "xci_name": "base_axi_dma_0_0",
            "xci_path": "ip\\base_axi_dma_0_0\\base_axi_dma_0_0.xci",
            "inst_hier_path": "trace_analyzer_arduino/axi_dma_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_s2mm_burst_size": {
                "value": "64"
              },
              "c_sg_length_width": {
                "value": "23"
              }
            },
            "interface_ports": {
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "11",
            "xci_name": "base_axis_data_fifo_0_0",
            "xci_path": "ip\\base_axis_data_fifo_0_0\\base_axis_data_fifo_0_0.xci",
            "inst_hier_path": "trace_analyzer_arduino/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "256"
              },
              "HAS_RD_DATA_COUNT": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "HAS_WR_DATA_COUNT": {
                "value": "1"
              }
            }
          },
          "constant_tkeep_tstrb": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "base_constant_tkeep_tstrb_0",
            "xci_path": "ip\\base_constant_tkeep_tstrb_0\\base_constant_tkeep_tstrb_0.xci",
            "inst_hier_path": "trace_analyzer_arduino/constant_tkeep_tstrb",
            "parameters": {
              "CONST_VAL": {
                "value": "255"
              },
              "CONST_WIDTH": {
                "value": "8"
              }
            }
          },
          "trace_cntrl_64_0": {
            "vlnv": "xilinx.com:hls:trace_cntrl_64:1.4",
            "ip_revision": "2113559267",
            "xci_name": "base_trace_cntrl_64_0_0",
            "xci_path": "ip\\base_trace_cntrl_64_0_0\\base_trace_cntrl_64_0_0.xci",
            "inst_hier_path": "trace_analyzer_arduino/trace_cntrl_64_0"
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "trace_cntrl_64_0/s_axi_trace_cntrl"
            ]
          },
          "axi_dma_0_M_AXI_S2MM_1": {
            "interface_ports": [
              "M_AXI",
              "axi_dma_0/M_AXI_S2MM"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axi_dma_0/S_AXIS_S2MM",
              "axis_data_fifo_0/M_AXIS"
            ]
          },
          "ps7_0_axi_periph_1_M03_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "trace_cntrl_64_0_capture_64": {
            "interface_ports": [
              "axis_data_fifo_0/S_AXIS",
              "trace_cntrl_64_0/capture_64"
            ]
          }
        },
        "nets": {
          "constant_tkeep_tstrb_dout": {
            "ports": [
              "constant_tkeep_tstrb/dout",
              "trace_cntrl_64_0/trace_64_TKEEP",
              "trace_cntrl_64_0/trace_64_TSTRB"
            ]
          },
          "data_1": {
            "ports": [
              "data",
              "trace_cntrl_64_0/trace_64_TDATA"
            ]
          },
          "ps7_0_FCLK_CLK3": {
            "ports": [
              "s_axi_aclk",
              "trace_cntrl_64_0/ap_clk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axis_data_fifo_0/s_axis_aclk"
            ]
          },
          "rst_ps7_0_166M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "trace_cntrl_64_0/ap_rst_n",
              "axi_dma_0/axi_resetn",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          },
          "trace_analyzer_arduino_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "valid_1": {
            "ports": [
              "valid",
              "trace_cntrl_64_0/trace_64_TVALID"
            ]
          }
        }
      },
      "trace_analyzer_pmoda": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "valid": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "ip_revision": "30",
            "xci_name": "base_axi_dma_0_1",
            "xci_path": "ip\\base_axi_dma_0_1\\base_axi_dma_0_1.xci",
            "inst_hier_path": "trace_analyzer_pmoda/axi_dma_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_s2mm_burst_size": {
                "value": "64"
              },
              "c_sg_length_width": {
                "value": "23"
              }
            },
            "interface_ports": {
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axis_data_fifo_0": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "11",
            "xci_name": "base_axis_data_fifo_0_1",
            "xci_path": "ip\\base_axis_data_fifo_0_1\\base_axis_data_fifo_0_1.xci",
            "inst_hier_path": "trace_analyzer_pmoda/axis_data_fifo_0",
            "parameters": {
              "FIFO_DEPTH": {
                "value": "256"
              },
              "HAS_RD_DATA_COUNT": {
                "value": "1"
              },
              "HAS_TLAST": {
                "value": "1"
              },
              "HAS_WR_DATA_COUNT": {
                "value": "1"
              }
            }
          },
          "constant_tkeep_tstrb": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "8",
            "xci_name": "base_constant_tkeep_tstrb_1",
            "xci_path": "ip\\base_constant_tkeep_tstrb_1\\base_constant_tkeep_tstrb_1.xci",
            "inst_hier_path": "trace_analyzer_pmoda/constant_tkeep_tstrb",
            "parameters": {
              "CONST_VAL": {
                "value": "15"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "trace_cntrl_32_0": {
            "vlnv": "xilinx.com:hls:trace_cntrl_32:1.4",
            "ip_revision": "2113559267",
            "xci_name": "base_trace_cntrl_32_0_0",
            "xci_path": "ip\\base_trace_cntrl_32_0_0\\base_trace_cntrl_32_0_0.xci",
            "inst_hier_path": "trace_analyzer_pmoda/trace_cntrl_32_0"
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "trace_cntrl_32_0/s_axi_trace_cntrl"
            ]
          },
          "axi_dma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI",
              "axi_dma_0/M_AXI_S2MM"
            ]
          },
          "axis_data_fifo_0_M_AXIS": {
            "interface_ports": [
              "axi_dma_0/S_AXIS_S2MM",
              "axis_data_fifo_0/M_AXIS"
            ]
          },
          "ps7_0_axi_periph_1_M01_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "trace_cntrl_32_0_capture_32": {
            "interface_ports": [
              "axis_data_fifo_0/S_AXIS",
              "trace_cntrl_32_0/capture_32"
            ]
          }
        },
        "nets": {
          "DATA_1": {
            "ports": [
              "data",
              "trace_cntrl_32_0/trace_32_TDATA"
            ]
          },
          "VALID_1": {
            "ports": [
              "valid",
              "trace_cntrl_32_0/trace_32_TVALID"
            ]
          },
          "constant_tkeep_tstrb_dout": {
            "ports": [
              "constant_tkeep_tstrb/dout",
              "trace_cntrl_32_0/trace_32_TKEEP",
              "trace_cntrl_32_0/trace_32_TSTRB"
            ]
          },
          "ps7_0_FCLK_CLK3": {
            "ports": [
              "s_axi_aclk",
              "trace_cntrl_32_0/ap_clk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axis_data_fifo_0/s_axis_aclk"
            ]
          },
          "rst_ps7_0_166M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "trace_cntrl_32_0/ap_rst_n",
              "axi_dma_0/axi_resetn",
              "axis_data_fifo_0/s_axis_aresetn"
            ]
          },
          "trace_analyzer_pmoda_s2mm_introut": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut"
            ]
          }
        }
      },
      "video": {
        "interface_ports": {
          "DDC": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TMDS_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "TMDS_out": {
            "mode": "Master",
            "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          }
        },
        "ports": {
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "clk_142M": {
            "direction": "I"
          },
          "clk_200M": {
            "type": "clk",
            "direction": "I"
          },
          "hdmi_in_hpd": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "hdmi_out_hpd": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ic_resetn_clk100M": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ic_resetn_clk142M": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "periph_resetn_clk100M": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "periph_resetn_clk142M": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "system_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "video_irq": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        },
        "components": {
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\base_axi_interconnect_0_1\\base_axi_interconnect_0_1.xci",
            "inst_hier_path": "video/axi_interconnect_0",
            "xci_name": "base_axi_interconnect_0_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "M08_HAS_REGSLICE": {
                "value": "1"
              },
              "M09_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "11"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_xbar_10",
                "xci_path": "ip\\base_xbar_10\\base_xbar_10.xci",
                "inst_hier_path": "video/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "11"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI",
                      "M08_AXI",
                      "M09_AXI",
                      "M10_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_s00_regslice_143",
                    "xci_path": "ip\\base_s00_regslice_143\\base_s00_regslice_143.xci",
                    "inst_hier_path": "video/axi_interconnect_0/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_auto_pc_10",
                    "xci_path": "ip\\base_auto_pc_10\\base_auto_pc_10.xci",
                    "inst_hier_path": "video/axi_interconnect_0/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m00_regslice_143",
                    "xci_path": "ip\\base_m00_regslice_143\\base_m00_regslice_143.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m01_regslice_94",
                    "xci_path": "ip\\base_m01_regslice_94\\base_m01_regslice_94.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "base_auto_cc_0",
                    "xci_path": "ip\\base_auto_cc_0_1\\base_auto_cc_0.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m01_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m01_regslice": {
                    "interface_ports": [
                      "m01_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "m01_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m02_regslice_94",
                    "xci_path": "ip\\base_m02_regslice_94\\base_m02_regslice_94.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "base_auto_cc_1",
                    "xci_path": "ip\\base_auto_cc_1_1\\base_auto_cc_1.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m02_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m02_regslice": {
                    "interface_ports": [
                      "m02_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "m02_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m03_regslice_94",
                    "xci_path": "ip\\base_m03_regslice_94\\base_m03_regslice_94.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "m03_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m04_regslice_77",
                    "xci_path": "ip\\base_m04_regslice_77\\base_m04_regslice_77.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "m04_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m05_regslice_77",
                    "xci_path": "ip\\base_m05_regslice_77\\base_m05_regslice_77.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "m05_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m06_regslice_77",
                    "xci_path": "ip\\base_m06_regslice_77\\base_m06_regslice_77.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "base_auto_cc_2",
                    "xci_path": "ip\\base_auto_cc_2_1\\base_auto_cc_2.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m06_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m06_regslice": {
                    "interface_ports": [
                      "m06_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m06_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "m06_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m07_regslice_77",
                    "xci_path": "ip\\base_m07_regslice_77\\base_m07_regslice_77.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "base_auto_cc_3",
                    "xci_path": "ip\\base_auto_cc_3_1\\base_auto_cc_3.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m07_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m07_regslice": {
                    "interface_ports": [
                      "m07_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m07_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "m07_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m08_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m08_regslice_45",
                    "xci_path": "ip\\base_m08_regslice_45\\base_m08_regslice_45.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m08_couplers/m08_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m08_regslice/S_AXI"
                    ]
                  },
                  "m08_regslice_to_m08_couplers": {
                    "interface_ports": [
                      "m08_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m08_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m08_regslice/aresetn"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m09_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m09_regslice_45",
                    "xci_path": "ip\\base_m09_regslice_45\\base_m09_regslice_45.xci",
                    "inst_hier_path": "video/axi_interconnect_0/m09_couplers/m09_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m09_regslice/S_AXI"
                    ]
                  },
                  "m09_regslice_to_m09_couplers": {
                    "interface_ports": [
                      "m09_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m09_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m09_regslice/aresetn"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "m08_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m08_couplers/M_AXI",
                  "M08_AXI"
                ]
              },
              "m09_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m09_couplers/M_AXI",
                  "M09_AXI"
                ]
              },
              "m10_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m10_couplers/M_AXI",
                  "M10_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\base_axi_mem_intercon_1\\base_axi_mem_intercon_1.xci",
            "inst_hier_path": "video/axi_mem_intercon",
            "xci_name": "base_axi_mem_intercon_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "S01_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "base_xbar_12",
                "xci_path": "ip\\base_xbar_12\\base_xbar_12.xci",
                "inst_hier_path": "video/axi_mem_intercon/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_s00_regslice_144",
                    "xci_path": "ip\\base_s00_regslice_144\\base_s00_regslice_144.xci",
                    "inst_hier_path": "video/axi_mem_intercon/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_s01_regslice_47",
                    "xci_path": "ip\\base_s01_regslice_47\\base_s01_regslice_47.xci",
                    "inst_hier_path": "video/axi_mem_intercon/s01_couplers/s01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_auto_us_1",
                    "xci_path": "ip\\base_auto_us_1\\base_auto_us_1.xci",
                    "inst_hier_path": "video/axi_mem_intercon/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_s01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s01_regslice/S_AXI"
                    ]
                  },
                  "s01_regslice_to_auto_us": {
                    "interface_ports": [
                      "s01_regslice/M_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s01_regslice/aclk",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s01_regslice/aresetn",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_m00_regslice_144",
                    "xci_path": "ip\\base_m00_regslice_144\\base_m00_regslice_144.xci",
                    "inst_hier_path": "video/axi_mem_intercon/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "base_auto_pc_11",
                    "xci_path": "ip\\base_auto_pc_11\\base_auto_pc_11.xci",
                    "inst_hier_path": "video/axi_mem_intercon/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_vdma": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "ip_revision": "17",
            "xci_name": "base_axi_vdma_0",
            "xci_path": "ip\\base_axi_vdma_0\\base_axi_vdma_0.xci",
            "inst_hier_path": "video/axi_vdma",
            "parameters": {
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_genlock_mode": {
                "value": "1"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "512"
              },
              "c_mm2s_max_burst_length": {
                "value": "32"
              },
              "c_num_fstores": {
                "value": "4"
              },
              "c_s2mm_genlock_mode": {
                "value": "0"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "4096"
              },
              "c_s2mm_max_burst_length": {
                "value": "32"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "hdmi_in": {
            "interface_ports": {
              "DDC": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "TMDS_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
                "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
              },
              "out_stream": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "PixelClk": {
                "type": "clk",
                "direction": "O"
              },
              "aPixelClkLckd": {
                "direction": "O"
              },
              "clk_100M": {
                "type": "clk",
                "direction": "I"
              },
              "clk_142M": {
                "type": "clk",
                "direction": "I"
              },
              "clk_200M": {
                "type": "clk",
                "direction": "I"
              },
              "hdmi_in_hpd": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "hdmi_in_hpd_irq": {
                "type": "intr",
                "direction": "O"
              },
              "periph_resetn_clk100M": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "periph_resetn_clk142M": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "vid_io_in_reset": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "vtc_in_irq": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "ip_revision": "29",
                "xci_name": "base_axis_register_slice_0_0",
                "xci_path": "ip\\base_axis_register_slice_0_0\\base_axis_register_slice_0_0.xci",
                "inst_hier_path": "video/hdmi_in/axis_register_slice_0"
              },
              "color_convert": {
                "vlnv": "xilinx.com:hls:color_convert:1.0",
                "ip_revision": "2113559266",
                "xci_name": "base_color_convert_0",
                "xci_path": "ip\\base_color_convert_0\\base_color_convert_0.xci",
                "inst_hier_path": "video/hdmi_in/color_convert"
              },
              "frontend": {
                "interface_ports": {
                  "DDC": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                    "vlnv": "xilinx.com:interface:iic_rtl:1.0"
                  },
                  "S00_AXILite": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXILite": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "TMDS_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
                    "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
                  },
                  "video_out": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "PixelClk": {
                    "type": "clk",
                    "direction": "O"
                  },
                  "aPixelClkLckd": {
                    "direction": "O"
                  },
                  "clk_100M": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clk_142M": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clk_200M": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "hdmi_in_hpd": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "hdmi_in_hpd_irq": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "periph_resetn_clk100M": {
                    "type": "rst",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "vid_io_in_reset": {
                    "type": "rst",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "vtc_in_irq": {
                    "type": "intr",
                    "direction": "O"
                  }
                },
                "components": {
                  "axi_gpio_hdmiin": {
                    "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                    "ip_revision": "31",
                    "xci_name": "base_axi_gpio_hdmiin_0",
                    "xci_path": "ip\\base_axi_gpio_hdmiin_0\\base_axi_gpio_hdmiin_0.xci",
                    "inst_hier_path": "video/hdmi_in/frontend/axi_gpio_hdmiin",
                    "parameters": {
                      "C_ALL_INPUTS_2": {
                        "value": "1"
                      },
                      "C_ALL_OUTPUTS": {
                        "value": "1"
                      },
                      "C_GPIO2_WIDTH": {
                        "value": "1"
                      },
                      "C_GPIO_WIDTH": {
                        "value": "1"
                      },
                      "C_INTERRUPT_PRESENT": {
                        "value": "1"
                      },
                      "C_IS_DUAL": {
                        "value": "1"
                      }
                    }
                  },
                  "color_swap_0": {
                    "vlnv": "xilinx.com:user:color_swap:1.1",
                    "ip_revision": "3",
                    "xci_name": "base_color_swap_0_0",
                    "xci_path": "ip\\base_color_swap_0_0\\base_color_swap_0_0.xci",
                    "inst_hier_path": "video/hdmi_in/frontend/color_swap_0",
                    "parameters": {
                      "input_format": {
                        "value": "rbg"
                      },
                      "output_format": {
                        "value": "rgb"
                      }
                    }
                  },
                  "dvi2rgb_0": {
                    "vlnv": "digilentinc.com:ip:dvi2rgb:1.7",
                    "ip_revision": "3",
                    "xci_name": "base_dvi2rgb_0_0",
                    "xci_path": "ip\\base_dvi2rgb_0_0\\base_dvi2rgb_0_0.xci",
                    "inst_hier_path": "video/hdmi_in/frontend/dvi2rgb_0",
                    "parameters": {
                      "kAddBUFG": {
                        "value": "false"
                      },
                      "kClkRange": {
                        "value": "1"
                      },
                      "kEdidFileName": {
                        "value": "720p_edid.data"
                      },
                      "kRstActiveHigh": {
                        "value": "false"
                      }
                    }
                  },
                  "v_vid_in_axi4s_0": {
                    "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
                    "ip_revision": "3",
                    "xci_name": "base_v_vid_in_axi4s_0_0",
                    "xci_path": "ip\\base_v_vid_in_axi4s_0_0\\base_v_vid_in_axi4s_0_0.xci",
                    "inst_hier_path": "video/hdmi_in/frontend/v_vid_in_axi4s_0",
                    "parameters": {
                      "C_ADDR_WIDTH": {
                        "value": "12"
                      },
                      "C_HAS_ASYNC_CLK": {
                        "value": "1"
                      }
                    }
                  },
                  "vtc_in": {
                    "vlnv": "xilinx.com:ip:v_tc:6.2",
                    "ip_revision": "7",
                    "xci_name": "base_vtc_in_0",
                    "xci_path": "ip\\base_vtc_in_0\\base_vtc_in_0.xci",
                    "inst_hier_path": "video/hdmi_in/frontend/vtc_in",
                    "parameters": {
                      "HAS_INTC_IF": {
                        "value": "true"
                      },
                      "enable_generation": {
                        "value": "false"
                      },
                      "horizontal_blank_detection": {
                        "value": "false"
                      },
                      "max_lines_per_frame": {
                        "value": "2048"
                      },
                      "vertical_blank_detection": {
                        "value": "false"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "Conn1": {
                    "interface_ports": [
                      "DDC",
                      "dvi2rgb_0/DDC"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "TMDS_in",
                      "dvi2rgb_0/TMDS"
                    ]
                  },
                  "Conn3": {
                    "interface_ports": [
                      "S02_AXILite",
                      "vtc_in/ctrl"
                    ]
                  },
                  "color_swap_0_pixel_output": {
                    "interface_ports": [
                      "color_swap_0/pixel_output",
                      "v_vid_in_axi4s_0/vid_io_in"
                    ]
                  },
                  "dvi2rgb_0_RGB": {
                    "interface_ports": [
                      "color_swap_0/pixel_input",
                      "dvi2rgb_0/RGB"
                    ]
                  },
                  "hdmi_in_video_out": {
                    "interface_ports": [
                      "video_out",
                      "v_vid_in_axi4s_0/video_out"
                    ]
                  },
                  "ps7_0_axi_periph_M07_AXI": {
                    "interface_ports": [
                      "S00_AXILite",
                      "axi_gpio_hdmiin/S_AXI"
                    ]
                  },
                  "v_vid_in_axi4s_0_vtiming_out": {
                    "interface_ports": [
                      "v_vid_in_axi4s_0/vtiming_out",
                      "vtc_in/vtiming_in"
                    ]
                  }
                },
                "nets": {
                  "Net": {
                    "ports": [
                      "clk_100M",
                      "axi_gpio_hdmiin/s_axi_aclk",
                      "vtc_in/s_axi_aclk"
                    ]
                  },
                  "Net1": {
                    "ports": [
                      "periph_resetn_clk100M",
                      "dvi2rgb_0/aRst_n",
                      "axi_gpio_hdmiin/s_axi_aresetn",
                      "vtc_in/s_axi_aresetn"
                    ]
                  },
                  "RefClk_1": {
                    "ports": [
                      "clk_200M",
                      "dvi2rgb_0/RefClk"
                    ]
                  },
                  "aclk_1": {
                    "ports": [
                      "clk_142M",
                      "v_vid_in_axi4s_0/aclk"
                    ]
                  },
                  "axi_gpio_video_gpio_io_o": {
                    "ports": [
                      "axi_gpio_hdmiin/gpio_io_o",
                      "hdmi_in_hpd"
                    ]
                  },
                  "axi_gpio_video_ip2intc_irpt": {
                    "ports": [
                      "axi_gpio_hdmiin/ip2intc_irpt",
                      "hdmi_in_hpd_irq"
                    ]
                  },
                  "dvi2rgb_0_PixelClk1": {
                    "ports": [
                      "dvi2rgb_0/PixelClk",
                      "PixelClk",
                      "v_vid_in_axi4s_0/vid_io_in_clk",
                      "vtc_in/clk"
                    ]
                  },
                  "dvi2rgb_0_aPixelClkLckd": {
                    "ports": [
                      "dvi2rgb_0/aPixelClkLckd",
                      "aPixelClkLckd",
                      "axi_gpio_hdmiin/gpio2_io_i"
                    ]
                  },
                  "resetn_1": {
                    "ports": [
                      "resetn",
                      "vtc_in/resetn"
                    ]
                  },
                  "v_tc_1_irq": {
                    "ports": [
                      "vtc_in/irq",
                      "vtc_in_irq"
                    ]
                  },
                  "vid_io_in_reset_1": {
                    "ports": [
                      "vid_io_in_reset",
                      "v_vid_in_axi4s_0/vid_io_in_reset"
                    ]
                  }
                }
              },
              "pixel_pack": {
                "vlnv": "xilinx.com:hls:pixel_pack:1.0",
                "ip_revision": "2113559266",
                "xci_name": "base_pixel_pack_0",
                "xci_path": "ip\\base_pixel_pack_0\\base_pixel_pack_0.xci",
                "inst_hier_path": "video/hdmi_in/pixel_pack"
              }
            },
            "interface_nets": {
              "Conn3": {
                "interface_ports": [
                  "S02_AXILite",
                  "frontend/S02_AXILite"
                ]
              },
              "Conn5": {
                "interface_ports": [
                  "S03_AXILite",
                  "pixel_pack/s_axi_control"
                ]
              },
              "Conn6": {
                "interface_ports": [
                  "S01_AXILite",
                  "color_convert/s_axi_control"
                ]
              },
              "TMDS_1": {
                "interface_ports": [
                  "TMDS_in",
                  "frontend/TMDS_in"
                ]
              },
              "axis_register_slice_0_M_AXIS": {
                "interface_ports": [
                  "axis_register_slice_0/M_AXIS",
                  "pixel_pack/stream_in_24"
                ]
              },
              "color_convert_stream_out_24": {
                "interface_ports": [
                  "axis_register_slice_0/S_AXIS",
                  "color_convert/stream_out_24"
                ]
              },
              "frontend_DDC": {
                "interface_ports": [
                  "DDC",
                  "frontend/DDC"
                ]
              },
              "frontend_video_out": {
                "interface_ports": [
                  "color_convert/stream_in_24",
                  "frontend/video_out"
                ]
              },
              "pixel_pack_stream_out_32": {
                "interface_ports": [
                  "out_stream",
                  "pixel_pack/stream_out_32"
                ]
              },
              "ps7_0_axi_periph_M07_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "frontend/S00_AXILite"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "clk_100M",
                  "frontend/clk_100M"
                ]
              },
              "Net1": {
                "ports": [
                  "periph_resetn_clk100M",
                  "frontend/periph_resetn_clk100M"
                ]
              },
              "RefClk_1": {
                "ports": [
                  "clk_200M",
                  "frontend/clk_200M"
                ]
              },
              "aclk_1": {
                "ports": [
                  "clk_142M",
                  "color_convert/ap_clk",
                  "frontend/clk_142M",
                  "pixel_pack/ap_clk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "axi_gpio_video_gpio_io_o": {
                "ports": [
                  "frontend/hdmi_in_hpd",
                  "hdmi_in_hpd"
                ]
              },
              "axi_gpio_video_ip2intc_irpt": {
                "ports": [
                  "frontend/hdmi_in_hpd_irq",
                  "hdmi_in_hpd_irq"
                ]
              },
              "dvi2rgb_0_PixelClk": {
                "ports": [
                  "frontend/PixelClk",
                  "PixelClk"
                ]
              },
              "dvi2rgb_0_aPixelClkLckd": {
                "ports": [
                  "frontend/aPixelClkLckd",
                  "aPixelClkLckd"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "frontend/resetn"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "periph_resetn_clk142M",
                  "color_convert/ap_rst_n",
                  "pixel_pack/ap_rst_n",
                  "axis_register_slice_0/aresetn"
                ]
              },
              "v_tc_1_irq": {
                "ports": [
                  "frontend/vtc_in_irq",
                  "vtc_in_irq"
                ]
              },
              "vid_io_in_reset_1": {
                "ports": [
                  "vid_io_in_reset",
                  "frontend/vid_io_in_reset"
                ]
              }
            }
          },
          "hdmi_out": {
            "interface_ports": {
              "S00_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXILite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "TMDS_out": {
                "mode": "Master",
                "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
                "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
              },
              "in_stream": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk_100M": {
                "type": "clk",
                "direction": "I"
              },
              "clk_142M": {
                "type": "clk",
                "direction": "I"
              },
              "hdmi_out_hpd": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "hdmi_out_hpd_irq": {
                "type": "intr",
                "direction": "O"
              },
              "periph_resetn_clk100M": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "periph_resetn_clk142M": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "vtc_out_irq": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "axis_register_slice_0": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "ip_revision": "29",
                "xci_name": "base_axis_register_slice_0_1",
                "xci_path": "ip\\base_axis_register_slice_0_1\\base_axis_register_slice_0_1.xci",
                "inst_hier_path": "video/hdmi_out/axis_register_slice_0"
              },
              "color_convert": {
                "vlnv": "xilinx.com:hls:color_convert:1.0",
                "ip_revision": "2113559266",
                "xci_name": "base_color_convert_1",
                "xci_path": "ip\\base_color_convert_1\\base_color_convert_1.xci",
                "inst_hier_path": "video/hdmi_out/color_convert"
              },
              "frontend": {
                "interface_ports": {
                  "S00_AXILite": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXILite": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S04_AXILite": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "TMDS_out": {
                    "mode": "Master",
                    "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
                    "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
                  },
                  "video_in": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "clk_100M": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "clk_142M": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "hdmi_out_hpd": {
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "hdmi_out_hpd_irq": {
                    "type": "intr",
                    "direction": "O"
                  },
                  "periph_resetn_clk100M": {
                    "type": "rst",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "vtc_out_irq": {
                    "type": "intr",
                    "direction": "O"
                  }
                },
                "components": {
                  "axi_dynclk": {
                    "vlnv": "digilentinc.com:ip:axi_dynclk:1.0",
                    "ip_revision": "3",
                    "xci_name": "base_axi_dynclk_0",
                    "xci_path": "ip\\base_axi_dynclk_0\\base_axi_dynclk_0.xci",
                    "inst_hier_path": "video/hdmi_out/frontend/axi_dynclk"
                  },
                  "color_swap_0": {
                    "vlnv": "xilinx.com:user:color_swap:1.1",
                    "ip_revision": "3",
                    "xci_name": "base_color_swap_0_1",
                    "xci_path": "ip\\base_color_swap_0_1\\base_color_swap_0_1.xci",
                    "inst_hier_path": "video/hdmi_out/frontend/color_swap_0"
                  },
                  "hdmi_out_hpd_video": {
                    "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                    "ip_revision": "31",
                    "xci_name": "base_hdmi_out_hpd_video_0",
                    "xci_path": "ip\\base_hdmi_out_hpd_video_0\\base_hdmi_out_hpd_video_0.xci",
                    "inst_hier_path": "video/hdmi_out/frontend/hdmi_out_hpd_video",
                    "parameters": {
                      "C_ALL_OUTPUTS": {
                        "value": "1"
                      },
                      "C_GPIO_WIDTH": {
                        "value": "1"
                      },
                      "C_INTERRUPT_PRESENT": {
                        "value": "1"
                      }
                    }
                  },
                  "rgb2dvi_0": {
                    "vlnv": "digilentinc.com:ip:rgb2dvi:1.2",
                    "ip_revision": "7",
                    "xci_name": "base_rgb2dvi_0_0",
                    "xci_path": "ip\\base_rgb2dvi_0_0\\base_rgb2dvi_0_0.xci",
                    "inst_hier_path": "video/hdmi_out/frontend/rgb2dvi_0",
                    "parameters": {
                      "kClkRange": {
                        "value": "2"
                      },
                      "kGenerateSerialClk": {
                        "value": "false"
                      },
                      "kRstActiveHigh": {
                        "value": "false"
                      }
                    }
                  },
                  "v_axi4s_vid_out_0": {
                    "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
                    "ip_revision": "17",
                    "xci_name": "base_v_axi4s_vid_out_0_0",
                    "xci_path": "ip\\base_v_axi4s_vid_out_0_0\\base_v_axi4s_vid_out_0_0.xci",
                    "inst_hier_path": "video/hdmi_out/frontend/v_axi4s_vid_out_0",
                    "parameters": {
                      "C_ADDR_WIDTH": {
                        "value": "11"
                      },
                      "C_HAS_ASYNC_CLK": {
                        "value": "1"
                      },
                      "C_HYSTERESIS_LEVEL": {
                        "value": "1024"
                      },
                      "C_VTG_MASTER_SLAVE": {
                        "value": "1"
                      }
                    }
                  },
                  "vtc_out": {
                    "vlnv": "xilinx.com:ip:v_tc:6.2",
                    "ip_revision": "7",
                    "xci_name": "base_vtc_out_0",
                    "xci_path": "ip\\base_vtc_out_0\\base_vtc_out_0.xci",
                    "inst_hier_path": "video/hdmi_out/frontend/vtc_out",
                    "parameters": {
                      "enable_detection": {
                        "value": "false"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "Conn1": {
                    "interface_ports": [
                      "TMDS_out",
                      "rgb2dvi_0/TMDS"
                    ]
                  },
                  "Conn2": {
                    "interface_ports": [
                      "S02_AXILite",
                      "vtc_out/ctrl"
                    ]
                  },
                  "color_swap_0_pixel_output": {
                    "interface_ports": [
                      "color_swap_0/pixel_output",
                      "rgb2dvi_0/RGB"
                    ]
                  },
                  "ps7_0_axi_periph_M06_AXI": {
                    "interface_ports": [
                      "S00_AXILite",
                      "hdmi_out_hpd_video/S_AXI"
                    ]
                  },
                  "ps7_0_axi_periph_M08_AXI": {
                    "interface_ports": [
                      "S04_AXILite",
                      "axi_dynclk/s00_axi"
                    ]
                  },
                  "v_axi4s_vid_out_0_vid_io_out": {
                    "interface_ports": [
                      "color_swap_0/pixel_input",
                      "v_axi4s_vid_out_0/vid_io_out"
                    ]
                  },
                  "v_tc_0_vtiming_out": {
                    "interface_ports": [
                      "v_axi4s_vid_out_0/vtiming_in",
                      "vtc_out/vtiming_out"
                    ]
                  },
                  "video_in_1": {
                    "interface_ports": [
                      "video_in",
                      "v_axi4s_vid_out_0/video_in"
                    ]
                  }
                },
                "nets": {
                  "Net": {
                    "ports": [
                      "clk_100M",
                      "axi_dynclk/REF_CLK_I",
                      "axi_dynclk/s00_axi_aclk",
                      "hdmi_out_hpd_video/s_axi_aclk",
                      "vtc_out/s_axi_aclk"
                    ]
                  },
                  "Net1": {
                    "ports": [
                      "periph_resetn_clk100M",
                      "axi_dynclk/s00_axi_aresetn",
                      "hdmi_out_hpd_video/s_axi_aresetn",
                      "vtc_out/s_axi_aresetn"
                    ]
                  },
                  "aclk_1": {
                    "ports": [
                      "clk_142M",
                      "v_axi4s_vid_out_0/aclk"
                    ]
                  },
                  "axi_dynclk_0_LOCKED_O": {
                    "ports": [
                      "axi_dynclk/LOCKED_O",
                      "rgb2dvi_0/aRst_n"
                    ]
                  },
                  "axi_dynclk_0_PXL_CLK_5X_O": {
                    "ports": [
                      "axi_dynclk/PXL_CLK_5X_O",
                      "rgb2dvi_0/SerialClk"
                    ]
                  },
                  "axi_dynclk_0_PXL_CLK_O": {
                    "ports": [
                      "axi_dynclk/PXL_CLK_O",
                      "rgb2dvi_0/PixelClk",
                      "v_axi4s_vid_out_0/vid_io_out_clk",
                      "vtc_out/clk"
                    ]
                  },
                  "hdmi_out_hpd_video_gpio_io_o": {
                    "ports": [
                      "hdmi_out_hpd_video/gpio_io_o",
                      "hdmi_out_hpd"
                    ]
                  },
                  "hdmi_out_hpd_video_ip2intc_irpt": {
                    "ports": [
                      "hdmi_out_hpd_video/ip2intc_irpt",
                      "hdmi_out_hpd_irq"
                    ]
                  },
                  "v_tc_0_irq": {
                    "ports": [
                      "vtc_out/irq",
                      "vtc_out_irq"
                    ]
                  }
                }
              },
              "pixel_unpack": {
                "vlnv": "xilinx.com:hls:pixel_unpack:1.0",
                "ip_revision": "2113559267",
                "xci_name": "base_pixel_unpack_0",
                "xci_path": "ip\\base_pixel_unpack_0\\base_pixel_unpack_0.xci",
                "inst_hier_path": "video/hdmi_out/pixel_unpack"
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "TMDS_out",
                  "frontend/TMDS_out"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S02_AXILite",
                  "frontend/S02_AXILite"
                ]
              },
              "Conn7": {
                "interface_ports": [
                  "S03_AXILite",
                  "color_convert/s_axi_control"
                ]
              },
              "Conn8": {
                "interface_ports": [
                  "S01_AXILite",
                  "pixel_unpack/s_axi_control"
                ]
              },
              "axis_register_slice_0_M_AXIS": {
                "interface_ports": [
                  "axis_register_slice_0/M_AXIS",
                  "color_convert/stream_in_24"
                ]
              },
              "color_convert_stream_out_24": {
                "interface_ports": [
                  "color_convert/stream_out_24",
                  "frontend/video_in"
                ]
              },
              "in_stream_1": {
                "interface_ports": [
                  "in_stream",
                  "pixel_unpack/stream_in_32"
                ]
              },
              "pixel_unpack_stream_out_24": {
                "interface_ports": [
                  "axis_register_slice_0/S_AXIS",
                  "pixel_unpack/stream_out_24"
                ]
              },
              "ps7_0_axi_periph_M06_AXI": {
                "interface_ports": [
                  "S00_AXILite",
                  "frontend/S00_AXILite"
                ]
              },
              "ps7_0_axi_periph_M08_AXI": {
                "interface_ports": [
                  "S04_AXILite",
                  "frontend/S04_AXILite"
                ]
              }
            },
            "nets": {
              "Net": {
                "ports": [
                  "clk_100M",
                  "frontend/clk_100M"
                ]
              },
              "Net1": {
                "ports": [
                  "periph_resetn_clk100M",
                  "frontend/periph_resetn_clk100M"
                ]
              },
              "aclk_1": {
                "ports": [
                  "clk_142M",
                  "color_convert/ap_clk",
                  "frontend/clk_142M",
                  "pixel_unpack/ap_clk",
                  "axis_register_slice_0/aclk"
                ]
              },
              "hdmi_out_hpd_video_gpio_io_o": {
                "ports": [
                  "frontend/hdmi_out_hpd",
                  "hdmi_out_hpd"
                ]
              },
              "hdmi_out_hpd_video_ip2intc_irpt": {
                "ports": [
                  "frontend/hdmi_out_hpd_irq",
                  "hdmi_out_hpd_irq"
                ]
              },
              "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                  "periph_resetn_clk142M",
                  "color_convert/ap_rst_n",
                  "pixel_unpack/ap_rst_n",
                  "axis_register_slice_0/aresetn"
                ]
              },
              "v_tc_0_irq": {
                "ports": [
                  "frontend/vtc_out_irq",
                  "vtc_out_irq"
                ]
              }
            }
          },
          "proc_sys_reset_pixelclk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "base_proc_sys_reset_pixelclk_0",
            "xci_path": "ip\\base_proc_sys_reset_pixelclk_0\\base_proc_sys_reset_pixelclk_0.xci",
            "inst_hier_path": "video/proc_sys_reset_pixelclk"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "base_xlconcat_0_0",
            "xci_path": "ip\\base_xlconcat_0_0\\base_xlconcat_0_0.xci",
            "inst_hier_path": "video/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "7"
              },
              "dout_width": {
                "value": "7"
              }
            }
          },
          "test_streamer_0": {
            "vlnv": "xilinx.com:module_ref:test_streamer:1.0",
            "ip_revision": "1",
            "xci_name": "base_test_streamer_0_0",
            "xci_path": "ip\\base_test_streamer_0_0\\base_test_streamer_0_0.xci",
            "inst_hier_path": "video/test_streamer_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "test_streamer",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "out_stream": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "base_ps7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "out_stream_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TKEEP": {
                    "physical_name": "out_stream_tkeep",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "out_stream_tlast",
                    "direction": "O"
                  },
                  "TUSER": {
                    "physical_name": "out_stream_tuser",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "out_stream_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "out_stream_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "out_stream",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "142857132",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "base_ps7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "ip_revision": "17",
            "xci_name": "base_axi_vdma_0_0",
            "xci_path": "ip\\base_axi_vdma_0_0\\base_axi_vdma_0_0.xci",
            "inst_hier_path": "video/axi_vdma_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_num_fstores": {
                "value": "4"
              },
              "c_s2mm_genlock_mode": {
                "value": "0"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "4096"
              },
              "c_s2mm_max_burst_length": {
                "value": "32"
              }
            },
            "interface_ports": {
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "TMDS_out",
              "hdmi_out/TMDS_out"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "TMDS_1": {
            "interface_ports": [
              "TMDS_in",
              "hdmi_in/TMDS_in"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "axi_vdma/S_AXI_LITE"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M01_AXI",
              "hdmi_out/S01_AXILite"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M02_AXI",
              "hdmi_out/S03_AXILite"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M03_AXI",
              "hdmi_out/S04_AXILite"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M04_AXI",
              "hdmi_out/S02_AXILite"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M05_AXI",
              "hdmi_out/S00_AXILite"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M06_AXI",
              "hdmi_in/S01_AXILite"
            ]
          },
          "axi_interconnect_0_M07_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M07_AXI",
              "hdmi_in/S03_AXILite"
            ]
          },
          "axi_interconnect_0_M08_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M08_AXI",
              "hdmi_in/S00_AXILite"
            ]
          },
          "axi_interconnect_0_M09_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M09_AXI",
              "hdmi_in/S02_AXILite"
            ]
          },
          "axi_interconnect_0_M10_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M10_AXI",
              "axi_vdma_0/S_AXI_LITE"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "M_AXI",
              "axi_mem_intercon/M00_AXI"
            ]
          },
          "axi_vdma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma/M_AXIS_MM2S",
              "hdmi_out/in_stream"
            ]
          },
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_mem_intercon/S01_AXI",
              "axi_vdma/M_AXI_MM2S"
            ]
          },
          "axi_vdma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_mem_intercon/S00_AXI",
              "axi_vdma/M_AXI_S2MM"
            ]
          },
          "axi_vdma_0_M_AXI_S2MM1": {
            "interface_ports": [
              "axi_vdma_0/M_AXI_S2MM",
              "axi_mem_intercon/S02_AXI"
            ]
          },
          "frontend_DDC": {
            "interface_ports": [
              "DDC",
              "hdmi_in/DDC"
            ]
          },
          "in_pixelformat_M00_AXIS": {
            "interface_ports": [
              "axi_vdma/S_AXIS_S2MM",
              "hdmi_in/out_stream"
            ]
          },
          "test_streamer_0_out_stream": {
            "interface_ports": [
              "test_streamer_0/out_stream",
              "axi_vdma_0/S_AXIS_S2MM"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "ic_resetn_clk100M",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "Net": {
            "ports": [
              "clk_100M",
              "hdmi_in/clk_100M",
              "hdmi_out/clk_100M",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/M03_ACLK",
              "axi_interconnect_0/M04_ACLK",
              "axi_interconnect_0/M05_ACLK",
              "axi_interconnect_0/M08_ACLK",
              "axi_interconnect_0/M09_ACLK",
              "axi_vdma/s_axi_lite_aclk",
              "axi_interconnect_0/M10_ACLK",
              "axi_vdma_0/s_axi_lite_aclk"
            ]
          },
          "Net1": {
            "ports": [
              "periph_resetn_clk100M",
              "hdmi_in/periph_resetn_clk100M",
              "hdmi_out/periph_resetn_clk100M",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M03_ARESETN",
              "axi_interconnect_0/M04_ARESETN",
              "axi_interconnect_0/M05_ARESETN",
              "axi_interconnect_0/M08_ARESETN",
              "axi_interconnect_0/M09_ARESETN",
              "axi_vdma/axi_resetn",
              "axi_interconnect_0/M10_ARESETN",
              "axi_vdma_0/axi_resetn"
            ]
          },
          "RefClk_1": {
            "ports": [
              "clk_200M",
              "hdmi_in/clk_200M"
            ]
          },
          "aclk_1": {
            "ports": [
              "clk_142M",
              "hdmi_in/clk_142M",
              "hdmi_out/clk_142M",
              "axi_interconnect_0/M01_ACLK",
              "axi_interconnect_0/M02_ACLK",
              "axi_interconnect_0/M06_ACLK",
              "axi_interconnect_0/M07_ACLK",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/S00_ACLK",
              "axi_mem_intercon/M00_ACLK",
              "axi_mem_intercon/S01_ACLK",
              "axi_vdma/m_axi_mm2s_aclk",
              "axi_vdma/m_axis_mm2s_aclk",
              "axi_vdma/m_axi_s2mm_aclk",
              "axi_vdma/s_axis_s2mm_aclk",
              "axi_vdma_0/s_axis_s2mm_aclk",
              "axi_vdma_0/m_axi_s2mm_aclk",
              "axi_mem_intercon/S02_ACLK",
              "test_streamer_0/aclk"
            ]
          },
          "axi_gpio_video_gpio_io_o": {
            "ports": [
              "hdmi_in/hdmi_in_hpd",
              "hdmi_in_hpd"
            ]
          },
          "axi_gpio_video_ip2intc_irpt": {
            "ports": [
              "hdmi_in/hdmi_in_hpd_irq",
              "xlconcat_0/In4"
            ]
          },
          "axi_vdma_0_mm2s_introut": {
            "ports": [
              "axi_vdma/mm2s_introut",
              "xlconcat_0/In1"
            ]
          },
          "axi_vdma_0_s2mm_introut": {
            "ports": [
              "axi_vdma/s2mm_introut",
              "xlconcat_0/In0"
            ]
          },
          "axi_vdma_0_s2mm_introut1": {
            "ports": [
              "axi_vdma_0/s2mm_introut",
              "xlconcat_0/In6"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "system_resetn",
              "proc_sys_reset_pixelclk/ext_reset_in"
            ]
          },
          "hdmi_in_PixelClk": {
            "ports": [
              "hdmi_in/PixelClk",
              "proc_sys_reset_pixelclk/slowest_sync_clk"
            ]
          },
          "hdmi_in_aPixelClkLckd": {
            "ports": [
              "hdmi_in/aPixelClkLckd",
              "proc_sys_reset_pixelclk/aux_reset_in"
            ]
          },
          "hdmi_out_hpd_video_gpio_io_o": {
            "ports": [
              "hdmi_out/hdmi_out_hpd",
              "hdmi_out_hpd"
            ]
          },
          "hdmi_out_hpd_video_ip2intc_irpt": {
            "ports": [
              "hdmi_out/hdmi_out_hpd_irq",
              "xlconcat_0/In5"
            ]
          },
          "proc_sys_reset_pixelclk_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_pixelclk/peripheral_aresetn",
              "hdmi_in/resetn"
            ]
          },
          "proc_sys_reset_pixelclk_peripheral_reset": {
            "ports": [
              "proc_sys_reset_pixelclk/peripheral_reset",
              "hdmi_in/vid_io_in_reset"
            ]
          },
          "rst_ps7_0_100M_interconnect_aresetn": {
            "ports": [
              "ic_resetn_clk142M",
              "axi_mem_intercon/ARESETN"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "periph_resetn_clk142M",
              "hdmi_in/periph_resetn_clk142M",
              "hdmi_out/periph_resetn_clk142M",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN",
              "axi_interconnect_0/M06_ARESETN",
              "axi_interconnect_0/M07_ARESETN",
              "axi_mem_intercon/S00_ARESETN",
              "axi_mem_intercon/M00_ARESETN",
              "axi_mem_intercon/S01_ARESETN",
              "axi_mem_intercon/S02_ARESETN",
              "test_streamer_0/aresetn"
            ]
          },
          "v_tc_0_irq": {
            "ports": [
              "hdmi_out/vtc_out_irq",
              "xlconcat_0/In2"
            ]
          },
          "v_tc_1_irq": {
            "ports": [
              "hdmi_in/vtc_in_irq",
              "xlconcat_0/In3"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "video_irq"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "base_xlconcat_0_1",
        "xci_path": "ip\\base_xlconcat_0_1\\base_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          },
          "dout_width": {
            "value": "16"
          }
        },
        "pfm_attributes": {
          "IRQ": "In1 {} In2 {} In3 {} In4 {} In5 {} In6 {} In7 {} In8 {} In9 {} In10 {} In11 {} In12 {} In13 {} In14 {} In15 {}"
        }
      }
    },
    "interface_nets": {
      "S00_AXI_2": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "iop_pmoda/M_AXI"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "axi_mem_intercon/S01_AXI",
          "trace_analyzer_arduino/M_AXI"
        ]
      },
      "S01_AXI_2": {
        "interface_ports": [
          "axi_interconnect_0/S01_AXI",
          "iop_pmodb/M_AXI"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S02_AXI",
          "iop_arduino/M_AXI"
        ]
      },
      "Vaux0_1": {
        "interface_ports": [
          "Vaux0",
          "iop_arduino/Vaux0"
        ]
      },
      "Vaux12_1": {
        "interface_ports": [
          "Vaux12",
          "iop_arduino/Vaux12"
        ]
      },
      "Vaux13_1": {
        "interface_ports": [
          "Vaux13",
          "iop_arduino/Vaux13"
        ]
      },
      "Vaux15_1": {
        "interface_ports": [
          "Vaux15",
          "iop_arduino/Vaux15"
        ]
      },
      "Vaux1_1": {
        "interface_ports": [
          "Vaux1",
          "iop_arduino/Vaux1"
        ]
      },
      "Vaux5_1": {
        "interface_ports": [
          "Vaux5",
          "iop_arduino/Vaux5"
        ]
      },
      "Vaux6_1": {
        "interface_ports": [
          "Vaux6",
          "iop_arduino/Vaux6"
        ]
      },
      "Vaux8_1": {
        "interface_ports": [
          "Vaux8",
          "iop_arduino/Vaux8"
        ]
      },
      "Vaux9_1": {
        "interface_ports": [
          "Vaux9",
          "iop_arduino/Vaux9"
        ]
      },
      "Vp_Vn_1": {
        "interface_ports": [
          "Vp_Vn",
          "iop_arduino/Vp_Vn"
        ]
      },
      "address_remap_0_M_AXI_out": {
        "interface_ports": [
          "address_remap_0/M_AXI_out",
          "axi_protocol_convert_0/S_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_mem_intercon/S00_AXI",
          "trace_analyzer_pmoda/M_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "address_remap_0/S_AXI_in",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "ps7_0/S_AXI_HP0",
          "video/M_AXI"
        ]
      },
      "axi_mem_intercon_M00_AXI1": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "ps7_0/S_AXI_HP2"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/M_AXI",
          "ps7_0/S_AXI_GP0"
        ]
      },
      "btns_gpio_GPIO": {
        "interface_ports": [
          "btns_4bits",
          "btns_gpio/GPIO"
        ]
      },
      "dvi2rgb_0_DDC": {
        "interface_ports": [
          "hdmi_in_ddc",
          "video/DDC"
        ]
      },
      "gpio_leds_GPIO": {
        "interface_ports": [
          "leds_4bits",
          "leds_gpio/GPIO"
        ]
      },
      "hdmi_in_1": {
        "interface_ports": [
          "hdmi_in",
          "video/TMDS_in"
        ]
      },
      "iop_arduino_GPIO": {
        "interface_ports": [
          "ck_gpio",
          "iop_arduino/ck_io"
        ]
      },
      "iop_arduino_arduino_direct_spi": {
        "interface_ports": [
          "arduino_direct_spi",
          "iop_arduino/arduino_direct_spi"
        ]
      },
      "iop_arduino_arduino_gpio": {
        "interface_ports": [
          "arduino_gpio",
          "iop_arduino/arduino_gpio",
          "slice_arduino_gpio/gpio"
        ]
      },
      "iop_arduino_direct_iic": {
        "interface_ports": [
          "arduino_direct_iic",
          "iop_arduino/arduino_direct_iic",
          "slice_arduino_direct_iic/iic"
        ]
      },
      "iop_pmoda_pmoda_gpio": {
        "interface_ports": [
          "pmoda_gpio",
          "iop_pmoda/pmoda_gpio",
          "slice_pmoda_gpio/gpio"
        ]
      },
      "iop_pmodb_pmodb_gpio": {
        "interface_ports": [
          "pmodb_gpio",
          "iop_pmodb/pmodb_gpio"
        ]
      },
      "mdm_1_MBDEBUG_1": {
        "interface_ports": [
          "iop_pmodb/DEBUG",
          "mdm_1/MBDEBUG_1"
        ]
      },
      "mdm_1_MBDEBUG_2": {
        "interface_ports": [
          "iop_arduino/DEBUG",
          "mdm_1/MBDEBUG_2"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "iop_pmoda/DEBUG",
          "mdm_1/MBDEBUG_0"
        ]
      },
      "ps7_0_DDR": {
        "interface_ports": [
          "DDR",
          "ps7_0/DDR"
        ]
      },
      "ps7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "ps7_0/FIXED_IO"
        ]
      },
      "ps7_0_IIC_0": {
        "interface_ports": [
          "hdmi_out_ddc",
          "ps7_0/IIC_0"
        ]
      },
      "ps7_0_M_AXI_GP0": {
        "interface_ports": [
          "ps7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_M_AXI_GP1": {
        "interface_ports": [
          "ps7_0/M_AXI_GP1",
          "ps7_0_axi_periph_1/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_1_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph_1/M00_AXI",
          "trace_analyzer_pmoda/S_AXI"
        ]
      },
      "ps7_0_axi_periph_1_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph_1/M01_AXI",
          "trace_analyzer_pmoda/S_AXI_LITE"
        ]
      },
      "ps7_0_axi_periph_1_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph_1/M02_AXI",
          "trace_analyzer_arduino/S_AXI"
        ]
      },
      "ps7_0_axi_periph_1_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph_1/M03_AXI",
          "trace_analyzer_arduino/S_AXI_LITE"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "system_interrupts/s_axi"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "video/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "iop_pmoda/S_AXI",
          "ps7_0_axi_periph/M02_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "iop_pmodb/S_AXI",
          "ps7_0_axi_periph/M03_AXI"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "iop_arduino/S_AXI",
          "ps7_0_axi_periph/M04_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "switches_gpio/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M06_AXI",
          "rgbleds_gpio/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "audio_direct_0/S_AXI",
          "ps7_0_axi_periph/M07_AXI"
        ]
      },
      "ps7_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "btns_gpio/S_AXI",
          "ps7_0_axi_periph/M08_AXI"
        ]
      },
      "ps7_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "leds_gpio/S_AXI",
          "ps7_0_axi_periph/M09_AXI"
        ]
      },
      "rgbled_gpio_GPIO": {
        "interface_ports": [
          "rgbleds_6bits",
          "rgbleds_gpio/GPIO"
        ]
      },
      "swsleds_gpio_GPIO": {
        "interface_ports": [
          "sws_2bits",
          "switches_gpio/GPIO"
        ]
      },
      "video_TMDS1": {
        "interface_ports": [
          "hdmi_out",
          "video/TMDS_out"
        ]
      }
    },
    "nets": {
      "S00_ARESETN_1": {
        "ports": [
          "iop_pmoda/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN"
        ]
      },
      "S01_ARESETN_1": {
        "ports": [
          "iop_pmodb/peripheral_aresetn",
          "axi_interconnect_0/S01_ARESETN"
        ]
      },
      "S02_ARESETN_1": {
        "ports": [
          "iop_arduino/peripheral_aresetn",
          "address_remap_0/m_axi_out_aresetn",
          "address_remap_0/s_axi_in_aresetn",
          "axi_interconnect_0/S02_ARESETN",
          "axi_protocol_convert_0/aresetn"
        ]
      },
      "audio_direct_0_audio_out": {
        "ports": [
          "audio_direct_0/audio_out",
          "pwm_audio_o"
        ]
      },
      "audio_direct_0_audio_shutdown": {
        "ports": [
          "audio_direct_0/audio_shutdown",
          "pdm_audio_shutdown"
        ]
      },
      "audio_direct_0_pdm_clk": {
        "ports": [
          "audio_direct_0/pdm_clk",
          "pdm_m_clk"
        ]
      },
      "audio_path_sel_Dout": {
        "ports": [
          "audio_path_sel/Dout",
          "audio_direct_0/sel_direct"
        ]
      },
      "axi_gpio_video_gpio_io_o": {
        "ports": [
          "video/hdmi_in_hpd",
          "hdmi_in_hpd"
        ]
      },
      "btns_gpio_ip2intc_irpt": {
        "ports": [
          "btns_gpio/ip2intc_irpt",
          "concat_interrupts/In4"
        ]
      },
      "concat_arduino_dout": {
        "ports": [
          "concat_arduino/dout",
          "trace_analyzer_arduino/data"
        ]
      },
      "concat_interrupts_dout": {
        "ports": [
          "concat_interrupts/dout",
          "system_interrupts/intr"
        ]
      },
      "concat_pmods_dout": {
        "ports": [
          "concat_pmoda/dout",
          "trace_analyzer_pmoda/data"
        ]
      },
      "constant_10bit_0_dout": {
        "ports": [
          "constant_10bit_0/dout",
          "concat_arduino/In3",
          "concat_arduino/In7"
        ]
      },
      "constant_8bit_0_dout": {
        "ports": [
          "constant_8bit_0/dout",
          "concat_pmoda/In2",
          "concat_pmoda/In3"
        ]
      },
      "hdmi_out_hpd_video_gpio_io_o": {
        "ports": [
          "video/hdmi_out_hpd",
          "hdmi_out_hpd"
        ]
      },
      "iop_arduino_mb3_intr_req": {
        "ports": [
          "iop_arduino/intr_req",
          "iop_interrupts/In2"
        ]
      },
      "iop_interrupts_dout": {
        "ports": [
          "iop_interrupts/dout",
          "concat_interrupts/In3"
        ]
      },
      "iop_pmoda_intr_ack_Dout": {
        "ports": [
          "mb_iop_pmoda_intr_ack/Dout",
          "iop_pmoda/intr_ack"
        ]
      },
      "iop_pmoda_iop_pmoda_intr_req": {
        "ports": [
          "iop_pmoda/intr_req",
          "iop_interrupts/In0"
        ]
      },
      "iop_pmodb_intr_ack_1": {
        "ports": [
          "mb_iop_pmodb_intr_ack/Dout",
          "iop_pmodb/intr_ack"
        ]
      },
      "iop_pmodb_iop_pmodb_intr_req": {
        "ports": [
          "iop_pmodb/intr_req",
          "iop_interrupts/In1"
        ]
      },
      "logic_1_dout": {
        "ports": [
          "logic_1/dout",
          "trace_analyzer_arduino/valid",
          "trace_analyzer_pmoda/valid"
        ]
      },
      "mb3_intr_ack_1": {
        "ports": [
          "mb_iop_arduino_intr_ack/Dout",
          "iop_arduino/intr_ack"
        ]
      },
      "mb_1_reset_Dout": {
        "ports": [
          "mb_iop_pmoda_reset/Dout",
          "iop_pmoda/aux_reset_in"
        ]
      },
      "mb_2_reset_Dout": {
        "ports": [
          "mb_iop_pmodb_reset/Dout",
          "iop_pmodb/aux_reset_in"
        ]
      },
      "mb_3_reset_Dout": {
        "ports": [
          "mb_iop_arduino_reset/Dout",
          "iop_arduino/aux_reset_in"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "iop_arduino/mb_debug_sys_rst",
          "iop_pmoda/mb_debug_sys_rst",
          "iop_pmodb/mb_debug_sys_rst"
        ]
      },
      "pdm_m_data_i_1": {
        "ports": [
          "pdm_m_data_i",
          "audio_direct_0/audio_in"
        ]
      },
      "ps7_0_FCLK_CLK0": {
        "ports": [
          "ps7_0/FCLK_CLK0",
          "address_remap_0/m_axi_out_aclk",
          "address_remap_0/s_axi_in_aclk",
          "audio_direct_0/s_axi_aclk",
          "iop_arduino/clk_100M",
          "iop_pmoda/clk_100M",
          "iop_pmodb/clk_100M",
          "ps7_0/M_AXI_GP0_ACLK",
          "ps7_0/S_AXI_GP0_ACLK",
          "video/clk_100M",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_interconnect_0/S02_ACLK",
          "axi_protocol_convert_0/aclk",
          "btns_gpio/s_axi_aclk",
          "leds_gpio/s_axi_aclk",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0_axi_periph/M05_ACLK",
          "ps7_0_axi_periph/M06_ACLK",
          "ps7_0_axi_periph/M07_ACLK",
          "ps7_0_axi_periph/M08_ACLK",
          "ps7_0_axi_periph/M09_ACLK",
          "rgbleds_gpio/s_axi_aclk",
          "rst_ps7_0_fclk0/slowest_sync_clk",
          "switches_gpio/s_axi_aclk",
          "system_interrupts/s_axi_aclk"
        ]
      },
      "ps7_0_FCLK_CLK1": {
        "ports": [
          "ps7_0/FCLK_CLK1",
          "ps7_0/S_AXI_HP0_ACLK",
          "video/clk_142M",
          "rst_ps7_0_fclk1/slowest_sync_clk"
        ]
      },
      "ps7_0_FCLK_CLK2": {
        "ports": [
          "ps7_0/FCLK_CLK2",
          "video/clk_200M"
        ]
      },
      "ps7_0_FCLK_CLK3": {
        "ports": [
          "ps7_0/FCLK_CLK3",
          "ps7_0/M_AXI_GP1_ACLK",
          "ps7_0/S_AXI_HP2_ACLK",
          "trace_analyzer_arduino/s_axi_aclk",
          "trace_analyzer_pmoda/s_axi_aclk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_mem_intercon/S01_ACLK",
          "ps7_0_axi_periph_1/ACLK",
          "ps7_0_axi_periph_1/S00_ACLK",
          "ps7_0_axi_periph_1/M00_ACLK",
          "ps7_0_axi_periph_1/M01_ACLK",
          "ps7_0_axi_periph_1/M02_ACLK",
          "ps7_0_axi_periph_1/M03_ACLK",
          "rst_ps7_0_fclk3/slowest_sync_clk"
        ]
      },
      "ps7_0_FCLK_RESET0_N": {
        "ports": [
          "ps7_0/FCLK_RESET0_N",
          "video/system_resetn",
          "rst_ps7_0_fclk0/ext_reset_in",
          "rst_ps7_0_fclk1/ext_reset_in",
          "rst_ps7_0_fclk3/ext_reset_in"
        ]
      },
      "ps7_0_GPIO_O": {
        "ports": [
          "ps7_0/GPIO_O",
          "audio_path_sel/Din",
          "mb_iop_arduino_intr_ack/Din",
          "mb_iop_arduino_reset/Din",
          "mb_iop_pmoda_intr_ack/Din",
          "mb_iop_pmoda_reset/Din",
          "mb_iop_pmodb_intr_ack/Din",
          "mb_iop_pmodb_reset/Din"
        ]
      },
      "rst_ps7_0_fclk0_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_fclk0/interconnect_aresetn",
          "video/ic_resetn_clk100M",
          "axi_interconnect_0/ARESETN",
          "ps7_0_axi_periph/ARESETN"
        ]
      },
      "rst_ps7_0_fclk0_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_fclk0/peripheral_aresetn",
          "audio_direct_0/s_axi_aresetn",
          "iop_arduino/s_axi_aresetn",
          "iop_pmoda/s_axi_aresetn",
          "iop_pmodb/s_axi_aresetn",
          "video/periph_resetn_clk100M",
          "axi_interconnect_0/M00_ARESETN",
          "btns_gpio/s_axi_aresetn",
          "leds_gpio/s_axi_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN",
          "ps7_0_axi_periph/M06_ARESETN",
          "ps7_0_axi_periph/M07_ARESETN",
          "ps7_0_axi_periph/M08_ARESETN",
          "ps7_0_axi_periph/M09_ARESETN",
          "rgbleds_gpio/s_axi_aresetn",
          "switches_gpio/s_axi_aresetn",
          "system_interrupts/s_axi_aresetn"
        ]
      },
      "rst_ps7_0_fclk1_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_fclk1/interconnect_aresetn",
          "video/ic_resetn_clk142M"
        ]
      },
      "rst_ps7_0_fclk1_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_fclk1/peripheral_aresetn",
          "video/periph_resetn_clk142M"
        ]
      },
      "rst_ps7_0_fclk3_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_fclk3/interconnect_aresetn",
          "axi_mem_intercon/ARESETN",
          "ps7_0_axi_periph_1/ARESETN"
        ]
      },
      "rst_ps7_0_fclk3_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_fclk3/peripheral_aresetn",
          "trace_analyzer_arduino/s_axi_aresetn",
          "trace_analyzer_pmoda/s_axi_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/S01_ARESETN",
          "ps7_0_axi_periph_1/S00_ARESETN",
          "ps7_0_axi_periph_1/M00_ARESETN",
          "ps7_0_axi_periph_1/M01_ARESETN",
          "ps7_0_axi_periph_1/M02_ARESETN",
          "ps7_0_axi_periph_1/M03_ARESETN"
        ]
      },
      "slice_arduino_direct_iic_scl_i": {
        "ports": [
          "slice_arduino_direct_iic/scl_i",
          "concat_arduino/In2"
        ]
      },
      "slice_arduino_direct_iic_scl_t": {
        "ports": [
          "slice_arduino_direct_iic/scl_t",
          "concat_arduino/In6"
        ]
      },
      "slice_arduino_direct_iic_sda_i": {
        "ports": [
          "slice_arduino_direct_iic/sda_i",
          "concat_arduino/In1"
        ]
      },
      "slice_arduino_direct_iic_sda_t": {
        "ports": [
          "slice_arduino_direct_iic/sda_t",
          "concat_arduino/In5"
        ]
      },
      "slice_arduino_gpio_gpio_i": {
        "ports": [
          "slice_arduino_gpio/gpio_i",
          "concat_arduino/In0"
        ]
      },
      "slice_arduino_gpio_gpio_t": {
        "ports": [
          "slice_arduino_gpio/gpio_t",
          "concat_arduino/In4"
        ]
      },
      "slice_pmoda_gpio_gpio_i": {
        "ports": [
          "slice_pmoda_gpio/gpio_i",
          "concat_pmoda/In0"
        ]
      },
      "slice_pmoda_gpio_gpio_t": {
        "ports": [
          "slice_pmoda_gpio/gpio_t",
          "concat_pmoda/In1"
        ]
      },
      "swsleds_gpio_ip2intc_irpt": {
        "ports": [
          "switches_gpio/ip2intc_irpt",
          "concat_interrupts/In5"
        ]
      },
      "system_interrupts_irq": {
        "ports": [
          "system_interrupts/irq",
          "xlconcat_0/In0"
        ]
      },
      "trace_analyzer_arduino_s2mm_introut": {
        "ports": [
          "trace_analyzer_arduino/s2mm_introut",
          "concat_interrupts/In2"
        ]
      },
      "trace_analyzer_pmoda_s2mm_introut": {
        "ports": [
          "trace_analyzer_pmoda/s2mm_introut",
          "concat_interrupts/In1"
        ]
      },
      "video_dout": {
        "ports": [
          "video/video_irq",
          "concat_interrupts/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ps7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/address_remap_0": {
        "address_spaces": {
          "M_AXI_out": {
            "segments": {
              "SEG_ps7_0_GP0_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_GP0/GP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_ps7_0_GP0_IOP": {
                "address_block": "/ps7_0/S_AXI_GP0/GP0_IOP",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_ps7_0_GP0_M_AXI_GP0": {
                "address_block": "/ps7_0/S_AXI_GP0/GP0_M_AXI_GP0",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_ps7_0_GP0_M_AXI_GP1": {
                "address_block": "/ps7_0/S_AXI_GP0/GP0_M_AXI_GP1",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_ps7_0_GP0_QSPI_LINEAR": {
                "address_block": "/ps7_0/S_AXI_GP0/GP0_QSPI_LINEAR",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/iop_arduino/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_address_remap_0_memory": {
                "address_block": "/address_remap_0/S_AXI_in/memory",
                "offset": "0x20000000",
                "range": "512M",
                "offset_base_param": "C_S_AXI_in_BASEADDR",
                "offset_high_param": "C_S_AXI_in_HIGHADDR"
              },
              "SEG_arduino_gpio_Reg": {
                "address_block": "/iop_arduino/gpio_subsystem/arduino_gpio/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_ck_gpio_Reg": {
                "address_block": "/iop_arduino/gpio_subsystem/ck_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_direct_Reg": {
                "address_block": "/iop_arduino/iic_subsystem/iic_direct/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_arduino/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_arduino/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_0_S_AXI_reg": {
                "address_block": "/iop_arduino/io_switch_0/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_arduino/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_direct_Reg": {
                "address_block": "/iop_arduino/spi_subsystem/spi_direct/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_shared_Reg": {
                "address_block": "/iop_arduino/spi_subsystem/spi_shared/AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_0_Reg": {
                "address_block": "/iop_arduino/timers_subsystem/timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_timer_1_Reg": {
                "address_block": "/iop_arduino/timers_subsystem/timer_1/S_AXI/Reg",
                "offset": "0x41C10000",
                "range": "64K"
              },
              "SEG_timer_2_Reg": {
                "address_block": "/iop_arduino/timers_subsystem/timer_2/S_AXI/Reg",
                "offset": "0x41C20000",
                "range": "64K"
              },
              "SEG_timer_3_Reg": {
                "address_block": "/iop_arduino/timers_subsystem/timer_3/S_AXI/Reg",
                "offset": "0x41C30000",
                "range": "64K"
              },
              "SEG_timer_4_Reg": {
                "address_block": "/iop_arduino/timers_subsystem/timer_4/S_AXI/Reg",
                "offset": "0x41C40000",
                "range": "64K"
              },
              "SEG_timer_5_Reg": {
                "address_block": "/iop_arduino/timers_subsystem/timer_5/S_AXI/Reg",
                "offset": "0x41C50000",
                "range": "64K"
              },
              "SEG_uartlite_Reg": {
                "address_block": "/iop_arduino/uartlite/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_xadc_Reg": {
                "address_block": "/iop_arduino/xadc/s_axi_lite/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_arduino/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/iop_pmoda/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_address_remap_0_memory": {
                "address_block": "/address_remap_0/S_AXI_in/memory",
                "offset": "0x20000000",
                "range": "512M",
                "offset_base_param": "C_S_AXI_in_BASEADDR",
                "offset_high_param": "C_S_AXI_in_HIGHADDR"
              },
              "SEG_gpio_Reg": {
                "address_block": "/iop_pmoda/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_Reg": {
                "address_block": "/iop_pmoda/iic/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_pmoda/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_pmoda/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/iop_pmoda/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmoda/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_Reg": {
                "address_block": "/iop_pmoda/spi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_Reg": {
                "address_block": "/iop_pmoda/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmoda/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/iop_pmodb/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_address_remap_0_memory": {
                "address_block": "/address_remap_0/S_AXI_in/memory",
                "offset": "0x20000000",
                "range": "512M",
                "offset_base_param": "C_S_AXI_in_BASEADDR",
                "offset_high_param": "C_S_AXI_in_HIGHADDR"
              },
              "SEG_gpio_Reg": {
                "address_block": "/iop_pmodb/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_Reg": {
                "address_block": "/iop_pmodb/iic/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_pmodb/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_pmodb/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/iop_pmodb/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmodb/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_Reg": {
                "address_block": "/iop_pmodb/spi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_Reg": {
                "address_block": "/iop_pmodb/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmodb/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/ps7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_audio_direct_0_S_AXI_reg": {
                "address_block": "/audio_direct_0/S_AXI/S_AXI_reg",
                "offset": "0x43C00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/trace_analyzer_pmoda/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x80400000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg_1": {
                "address_block": "/trace_analyzer_arduino/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x80410000",
                "range": "64K"
              },
              "SEG_axi_dynclk_reg0": {
                "address_block": "/video/hdmi_out/frontend/axi_dynclk/s00_axi/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_gpio_hdmiin_Reg": {
                "address_block": "/video/hdmi_in/frontend/axi_gpio_hdmiin/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/video/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43010000",
                "range": "64K"
              },
              "SEG_axi_vdma_Reg": {
                "address_block": "/video/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_btns_gpio_Reg": {
                "address_block": "/btns_gpio/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_color_convert_Reg": {
                "address_block": "/video/hdmi_in/color_convert/s_axi_control/Reg",
                "offset": "0x43C50000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_color_convert_Reg_1": {
                "address_block": "/video/hdmi_out/color_convert/s_axi_control/Reg",
                "offset": "0x43C60000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_hdmi_out_hpd_video_Reg": {
                "address_block": "/video/hdmi_out/frontend/hdmi_out_hpd_video/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_leds_gpio_Reg": {
                "address_block": "/leds_gpio/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0": {
                "address_block": "/iop_pmoda/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0_1": {
                "address_block": "/iop_pmodb/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0_2": {
                "address_block": "/iop_arduino/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "64K"
              },
              "SEG_pixel_pack_Reg": {
                "address_block": "/video/hdmi_in/pixel_pack/s_axi_control/Reg",
                "offset": "0x43C40000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_pixel_unpack_Reg": {
                "address_block": "/video/hdmi_out/pixel_unpack/s_axi_control/Reg",
                "offset": "0x43C70000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_rgbleds_gpio_Reg": {
                "address_block": "/rgbleds_gpio/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_switches_gpio_Reg": {
                "address_block": "/switches_gpio/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_system_interrupts_Reg": {
                "address_block": "/system_interrupts/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_trace_cntrl_32_0_Reg": {
                "address_block": "/trace_analyzer_pmoda/trace_cntrl_32_0/s_axi_trace_cntrl/Reg",
                "offset": "0x83C10000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_TRACE_CNTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_TRACE_CNTRL_HIGHADDR"
              },
              "SEG_trace_cntrl_64_0_Reg": {
                "address_block": "/trace_analyzer_arduino/trace_cntrl_64_0/s_axi_trace_cntrl/Reg",
                "offset": "0x83C00000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_TRACE_CNTRL_BASEADDR",
                "offset_high_param": "C_S_AXI_TRACE_CNTRL_HIGHADDR"
              },
              "SEG_vtc_in_Reg": {
                "address_block": "/video/hdmi_in/frontend/vtc_in/ctrl/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_vtc_out_Reg": {
                "address_block": "/video/hdmi_out/frontend/vtc_out/ctrl/Reg",
                "offset": "0x40020000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/trace_analyzer_arduino/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_ps7_0_HP2_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/trace_analyzer_pmoda/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_ps7_0_HP2_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/video/axi_vdma": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_ps7_0_HP0_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_ps7_0_HP0_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/video/axi_vdma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_ps7_0_HP0_DDR_LOWOCM": {
                "address_block": "/ps7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}