
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `top.sv' using frontend ` -sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `sine.sv' using frontend ` -sv' --

2. Executing Verilog-2005 frontend: sine.sv
Parsing SystemVerilog input from `sine.sv' to AST representation.
Storing AST representation for module `$abstract\sine'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/axis_i2s2.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: ../../provided_modules/axis_i2s2.v
Parsing Verilog input from `../../provided_modules/axis_i2s2.v' to AST representation.
Storing AST representation for module `$abstract\axis_i2s2'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/inv.sv' using frontend ` -sv' --

4. Executing Verilog-2005 frontend: ../../provided_modules/inv.sv
Parsing SystemVerilog input from `../../provided_modules/inv.sv' to AST representation.
Storing AST representation for module `$abstract\inv'.
Successfully finished Verilog frontend.

-- Parsing `../../provided_modules/dff.sv' using frontend ` -sv' --

5. Executing Verilog-2005 frontend: ../../provided_modules/dff.sv
Parsing SystemVerilog input from `../../provided_modules/dff.sv' to AST representation.
Storing AST representation for module `$abstract\dff'.
Successfully finished Verilog frontend.

-- Parsing `ram_1r1w_sync.sv' using frontend ` -sv' --

6. Executing Verilog-2005 frontend: ram_1r1w_sync.sv
Parsing SystemVerilog input from `ram_1r1w_sync.sv' to AST representation.
Storing AST representation for module `$abstract\ram_1r1w_sync'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json top.json' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

7.3.1. Analyzing design hierarchy..
Top module:  \top
Parameter \frequency_step = 7985618

7.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sine'.
Parameter \frequency_step = 7985618
Generating RTLIL representation for module `$paramod\sine\frequency_step=32'00000000011110011101100111010010'.

7.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_i2s2'.
Generating RTLIL representation for module `\axis_i2s2'.
Note: Assuming pure combinatorial block at ../../provided_modules/axis_i2s2.v:102.5-109.29 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

7.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dff'.
Generating RTLIL representation for module `\dff'.

7.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\inv'.
Generating RTLIL representation for module `\inv'.

7.3.6. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\sine\frequency_step=32'00000000011110011101100111010010
Used module:     \axis_i2s2
Used module:     \dff
Used module:     \inv

7.3.7. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\sine\frequency_step=32'00000000011110011101100111010010
Used module:     \axis_i2s2
Used module:     \dff
Used module:     \inv
Removing unused module `$abstract\ram_1r1w_sync'.
Removing unused module `$abstract\dff'.
Removing unused module `$abstract\inv'.
Removing unused module `$abstract\axis_i2s2'.
Removing unused module `$abstract\sine'.
Removing unused module `$abstract\top'.
Removed 6 unused modules.
Warning: Resizing cell port top.i2s2_inst.rx_axis_p_data from 24 bits to 32 bits.
Warning: Resizing cell port top.i2s2_inst.tx_axis_c_data from 24 bits to 32 bits.

7.4. Executing PROC pass (convert processes to netlists).

7.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:0$391'.
Cleaned up 0 empty switches.

7.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/dff.sv:21$469 in module dff.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:149$447 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:141$437 in module axis_i2s2.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:130$430 in module axis_i2s2.
Marked 1 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:120$423 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:102$417 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:91$409 in module axis_i2s2.
Marked 2 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:77$403 in module axis_i2s2.
Marked 3 switch rules as full_case in process $proc$../../provided_modules/axis_i2s2.v:67$394 in module axis_i2s2.
Marked 3 switch rules as full_case in process $proc$sine.sv:30$382 in module $paramod\sine\frequency_step=32'00000000011110011101100111010010.
Removed a total of 0 dead cases.

7.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 39 assignments to connections.

7.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:129$468'.
  Set init value: \rx_data_r = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:128$467'.
  Set init value: \rx_data_l = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:119$466'.
  Set init value: \rx_data_r_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:118$465'.
  Set init value: \rx_data_l_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:112$464'.
  Set init value: \din_sync_shift = 3'000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:89$463'.
  Set init value: \tx_data_r_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:88$462'.
  Set init value: \tx_data_l_shift = 24'000000000000000000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:65$461'.
  Set init value: \tx_data_r = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:64$460'.
  Set init value: \tx_data_l = 0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:47$459'.
  Set init value: \count = 9'000000000
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$458'.
  Set init value: \rx_axis_p_last = 1'0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$457'.
  Set init value: \rx_axis_p_valid = 1'0
Found init rule in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$456'.
  Set init value: \tx_axis_c_ready = 1'0
Found init rule in `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:18$390'.
  Set init value: \phase_l = 0

7.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.

7.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~44 debug messages>

7.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\dff.$proc$../../provided_modules/dff.sv:21$469'.
     1/1: $0\q_r[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:129$468'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:128$467'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:119$466'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:118$465'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:112$464'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:89$463'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:88$462'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:65$461'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:64$460'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:47$459'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$458'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$457'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$456'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$447'.
     1/1: $0\rx_axis_p_last[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$437'.
     1/1: $0\rx_axis_p_valid[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$430'.
     1/2: $0\rx_data_r[31:0]
     2/2: $0\rx_data_l[31:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$423'.
     1/2: $0\rx_data_r_shift[23:0]
     2/2: $0\rx_data_l_shift[23:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:114$422'.
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$417'.
     1/2: $2\tx_sdout[0:0]
     2/2: $1\tx_sdout[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$409'.
     1/2: $0\tx_data_r_shift[23:0]
     2/2: $0\tx_data_l_shift[23:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$403'.
     1/2: $0\tx_data_r[31:0]
     2/2: $0\tx_data_l[31:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$394'.
     1/1: $0\tx_axis_c_ready[0:0]
Creating decoders for process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:50$392'.
Creating decoders for process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:18$390'.
Creating decoders for process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
     1/8: $0\pipeline[1:0] [1]
     2/8: $0\pipeline[1:0] [0]
     3/8: $0\tblval[23:0]
     4/8: $0\index[5:0]
     5/8: $0\valid_o_l[0:0]
     6/8: $0\axis_last_l[0:0]
     7/8: $0\sine_val[23:0]
     8/8: $0\phase_l[31:0]

7.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\axis_i2s2.\tx_sdout' from process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$417'.

7.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$637' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$638' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$639' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$640' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$641' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$642' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$643' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$644' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$645' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$646' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$647' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$649' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$651' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$653' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\dff.\q_r' using process `\dff.$proc$../../provided_modules/dff.sv:21$469'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_axis_p_last' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$447'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_axis_p_valid' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$437'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_l' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$430'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_r' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$430'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_l_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$423'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\axis_i2s2.\rx_data_r_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$423'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\axis_i2s2.\din_sync_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:114$422'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_l_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$409'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_r_shift' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$409'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_l' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$403'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_data_r' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$403'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\axis_i2s2.\tx_axis_c_ready' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$394'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\axis_i2s2.\count' using process `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:50$392'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\phase_l' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\sine_val' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\valid_o_l' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\axis_last_l' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\pipeline' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\index' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `$paramod\sine\frequency_step=32'00000000011110011101100111010010.\tblval' using process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
  created $dff cell `$procdff$677' with positive edge clock.

7.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$169'.
Found and cleaned up 1 empty switch in `\dff.$proc$../../provided_modules/dff.sv:21$469'.
Removing empty process `dff.$proc$../../provided_modules/dff.sv:21$469'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:129$468'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:128$467'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:119$466'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:118$465'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:112$464'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:89$463'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:88$462'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:65$461'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:64$460'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:47$459'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$458'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$457'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:0$456'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$447'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:149$447'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$437'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:141$437'.
Found and cleaned up 2 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$430'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:130$430'.
Found and cleaned up 2 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$423'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:120$423'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:114$422'.
Found and cleaned up 2 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$417'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:102$417'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$409'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:91$409'.
Found and cleaned up 3 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$403'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:77$403'.
Found and cleaned up 4 empty switches in `\axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$394'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:67$394'.
Removing empty process `axis_i2s2.$proc$../../provided_modules/axis_i2s2.v:50$392'.
Removing empty process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:18$390'.
Found and cleaned up 3 empty switches in `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
Removing empty process `$paramod\sine\frequency_step=32'00000000011110011101100111010010.$proc$sine.sv:30$382'.
Cleaned up 44 empty switches.

7.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module inv.
Optimizing module dff.
Optimizing module axis_i2s2.
<suppressed ~31 debug messages>
Optimizing module $paramod\sine\frequency_step=32'00000000011110011101100111010010.
Optimizing module top.

7.5. Executing FLATTEN pass (flatten design).
Deleting now unused module inv.
Deleting now unused module dff.
Deleting now unused module axis_i2s2.
Deleting now unused module $paramod\sine\frequency_step=32'00000000011110011101100111010010.
<suppressed ~5 debug messages>

7.6. Executing TRIBUF pass.

7.7. Executing DEMINOUT pass (demote inout ports to input or output).

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 41 unused cells and 158 unused wires.
<suppressed ~57 debug messages>

7.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\led_o [4] is used but has no driver.
Warning: Wire top.\led_o [3] is used but has no driver.
Warning: Wire top.\led_o [2] is used but has no driver.
Warning: Wire top.\led_o [1] is used but has no driver.
Warning: Wire top.\led_o [0] is used but has no driver.
Found and reported 5 problems.

7.11. Executing OPT pass (performing simple optimizations).

7.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\i2s2_inst.$procmux$559.
Removed 1 multiplexer ports.
<suppressed ~14 debug messages>

7.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.11.6. Executing OPT_DFF pass (perform DFF optimizations).

7.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.11.9. Rerunning OPT passes. (Maybe there is more to do..)

7.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

7.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.11.13. Executing OPT_DFF pass (perform DFF optimizations).

7.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.11.16. Finished OPT passes. (There is nothing left to do.)

7.12. Executing FSM pass (extract and optimize FSM).

7.12.1. Executing FSM_DETECT pass (finding FSMs in design).

7.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.13. Executing OPT pass (performing simple optimizations).

7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\sinegen.$procdff$677 ($dff) from module top (D = $flatten\sinegen.$memrd$\quarterwave$sine.sv:46$386_DATA, Q = \sinegen.tblval).
Adding EN signal on $flatten\sinegen.$procdff$676 ($dff) from module top (D = $flatten\sinegen.$procmux$618_Y, Q = \sinegen.index).
Adding EN signal on $flatten\sinegen.$procdff$675 ($dff) from module top (D = { \sinegen.pipeline [0] \sinegen.phase_l [31] }, Q = \sinegen.pipeline).
Adding EN signal on $flatten\sinegen.$procdff$674 ($dff) from module top (D = $flatten\sinegen.$not$sine.sv:54$388_Y, Q = \sinegen.axis_last_l).
Adding EN signal on $flatten\sinegen.$procdff$672 ($dff) from module top (D = $flatten\sinegen.$procmux$630_Y, Q = \sinegen.sine_val).
Adding EN signal on $flatten\sinegen.$procdff$671 ($dff) from module top (D = $flatten\sinegen.$add$sine.sv:35$384_Y, Q = \sinegen.phase_l).
Adding SRST signal on $flatten\i2s2_inst.$procdff$669 ($dff) from module top (D = $flatten\i2s2_inst.$procmux$596_Y, Q = \i2s2_inst.tx_axis_c_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$684 ($sdff) from module top (D = 1'1, Q = \i2s2_inst.tx_axis_c_ready).
Adding SRST signal on $flatten\i2s2_inst.$procdff$668 ($dff) from module top (D = $flatten\i2s2_inst.$procmux$583_Y, Q = \i2s2_inst.tx_data_r, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$688 ($sdff) from module top (D = { 8'00000000 \sinegen.sine_val }, Q = \i2s2_inst.tx_data_r).
Adding SRST signal on $flatten\i2s2_inst.$procdff$667 ($dff) from module top (D = $flatten\i2s2_inst.$procmux$591_Y, Q = \i2s2_inst.tx_data_l, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$692 ($sdff) from module top (D = { 8'00000000 \sinegen.sine_val }, Q = \i2s2_inst.tx_data_l).
Adding EN signal on $flatten\i2s2_inst.$procdff$666 ($dff) from module top (D = $flatten\i2s2_inst.$0\tx_data_r_shift[23:0], Q = \i2s2_inst.tx_data_r_shift).
Adding EN signal on $flatten\i2s2_inst.$procdff$665 ($dff) from module top (D = $flatten\i2s2_inst.$0\tx_data_l_shift[23:0], Q = \i2s2_inst.tx_data_l_shift).
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$693 ($sdffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$689 ($sdffe) from module top.

7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 16 unused wires.
<suppressed ~18 debug messages>

7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.13.16. Rerunning OPT passes. (Maybe there is more to do..)

7.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

7.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.13.20. Executing OPT_DFF pass (perform DFF optimizations).

7.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.13.23. Finished OPT passes. (There is nothing left to do.)

7.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port top.$flatten\sinegen.$meminit$\quarterwave$sine.sv:0$389 (sinegen.quarterwave).
Removed top 3 bits (of 4) from port B of cell top.$flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$419 ($ge).
Removed top 4 bits (of 5) from port B of cell top.$flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:95$412 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$393 ($add).
Removed top 23 bits (of 32) from port Y of cell top.$flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$393 ($add).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$702 ($ne).
Removed top 9 bits (of 32) from port B of cell top.$flatten\sinegen.$add$sine.sv:35$384 ($add).

7.15. Executing PEEPOPT pass (run peephole optimizers).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.17. Executing SHARE pass (SAT-based resource sharing).

7.18. Executing TECHMAP pass (map to technology primitives).

7.18.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.21. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$393 ($add).
  creating $macc model for $flatten\sinegen.$add$sine.sv:35$384 ($add).
  creating $macc model for $flatten\sinegen.$neg$sine.sv:50$387 ($neg).
  creating $alu model for $macc $flatten\sinegen.$neg$sine.sv:50$387.
  creating $alu model for $macc $flatten\sinegen.$add$sine.sv:35$384.
  creating $alu model for $macc $flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$393.
  creating $alu model for $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$419 ($ge): new $alu
  creating $alu model for $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:95$412 ($ge): merged with $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$419.
  creating $alu model for $flatten\i2s2_inst.$le$../../provided_modules/axis_i2s2.v:103$418 ($le): new $alu
  creating $alu cell for $flatten\i2s2_inst.$le$../../provided_modules/axis_i2s2.v:103$418: $auto$alumacc.cc:485:replace_alu$717
  creating $alu cell for $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:103$419, $flatten\i2s2_inst.$ge$../../provided_modules/axis_i2s2.v:95$412: $auto$alumacc.cc:485:replace_alu$730
  creating $alu cell for $flatten\i2s2_inst.$add$../../provided_modules/axis_i2s2.v:51$393: $auto$alumacc.cc:485:replace_alu$741
  creating $alu cell for $flatten\sinegen.$add$sine.sv:35$384: $auto$alumacc.cc:485:replace_alu$744
  creating $alu cell for $flatten\sinegen.$neg$sine.sv:50$387: $auto$alumacc.cc:485:replace_alu$747
  created 5 $alu and 0 $macc cells.

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

7.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.22.6. Executing OPT_DFF pass (perform DFF optimizations).

7.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.22.9. Rerunning OPT passes. (Maybe there is more to do..)

7.22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

7.22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.22.13. Executing OPT_DFF pass (perform DFF optimizations).

7.22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.22.16. Finished OPT passes. (There is nothing left to do.)

7.23. Executing MEMORY pass.

7.23.1. Executing OPT_MEM pass (optimize memories).
top.sinegen.quarterwave: removing const-0 lane 22
top.sinegen.quarterwave: removing const-0 lane 23
Performed a total of 1 transformations.

7.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\sinegen.quarterwave'[0] in module `\top': merging output FF to cell.

7.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.sinegen.quarterwave
<suppressed ~46 debug messages>

7.26. Executing TECHMAP pass (map to technology primitives).

7.26.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

7.26.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

7.26.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.27. Executing ICE40_BRAMINIT pass.

7.28. Executing OPT pass (performing simple optimizations).

7.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~30 debug messages>

7.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 8 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 11 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 13 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 15 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 16 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 17 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 19 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$678 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$678 ($dffe) from module top.

7.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

7.28.5. Rerunning OPT passes. (Removed registers in this run.)

7.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$705 ($dffe) from module top (D = \i2s2_inst.tx_data_l [0], Q = \i2s2_inst.tx_data_l_shift [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$698 ($dffe) from module top (D = \i2s2_inst.tx_data_r [0], Q = \i2s2_inst.tx_data_r_shift [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$683 ($dffe) from module top (D = \sinegen.phase_l [0], Q = \sinegen.phase_l [0]).
Handling D = Q on $auto$ff.cc:266:slice$799 ($dffe) from module top (removing D path).
Adding SRST signal on $auto$ff.cc:266:slice$682 ($dffe) from module top (D = $flatten\sinegen.$neg$sine.sv:50$387_Y [23:22], Q = \sinegen.sine_val [23:22], rval = 2'00).

7.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

7.28.10. Rerunning OPT passes. (Removed registers in this run.)

7.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.28.13. Executing OPT_DFF pass (perform DFF optimizations).

7.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.28.15. Finished fast OPT passes.

7.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \sinegen.quarterwave in module \top:
  created 64 $dff cells and 0 static cells of width 22.
Extracted data FF from read port 0 of top.sinegen.quarterwave: $\sinegen.quarterwave$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

7.30. Executing OPT pass (performing simple optimizations).

7.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

7.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][30]$990:
      Old ports: A=22'1111111011000100011011, B=22'1111111101001110011011, Y=$memory\sinegen.quarterwave$rdmux[0][4][15]$a$898
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [13] $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [7] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [21:14] $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [12:8] $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [6:0] } = { 7'1111111 $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [7] 3'100 $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [7] 8'10011011 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][29]$987:
      Old ports: A=22'1111110100111010101010, B=22'1111111000010011001000, Y=$memory\sinegen.quarterwave$rdmux[0][4][14]$b$896
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [21:7] $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [5:2] $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [0] } = { 6'111111 $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][28]$984:
      Old ports: A=22'1111101100010100101111, B=22'1111110000111011001001, Y=$memory\sinegen.quarterwave$rdmux[0][4][14]$a$895
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [21:7] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [5:2] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [0] } = { 5'11111 $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][27]$981:
      Old ports: A=22'1111100001010011111101, B=22'1111100111000111100111, Y=$memory\sinegen.quarterwave$rdmux[0][4][13]$b$893
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [3] $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [21:4] $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [2] $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [0] } = { 7'1111100 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] 3'111 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][26]$978:
      Old ports: A=22'1111010011111010000010, B=22'1111011010111010000001, Y=$memory\sinegen.quarterwave$rdmux[0][4][13]$a$892
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [21:2] = { 6'111101 $memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [0] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [1] 10'1110100000 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][25]$975:
      Old ports: A=22'1111000100001001000010, B=22'1111001100010100010001, Y=$memory\sinegen.quarterwave$rdmux[0][4][12]$b$890
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [21:2] = { 6'111100 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [0] 4'1000 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [0] $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [1:0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][24]$972:
      Old ports: A=22'1110110010000011010111, B=22'1110111011011000100111, Y=$memory\sinegen.quarterwave$rdmux[0][4][12]$a$889
      New ports: A=2'01, B=2'10, Y=$memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5:4]
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [21:6] $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [3:0] } = { 6'111011 $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5] $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [4] $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [4] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][23]$969:
      Old ports: A=22'1110011101101011110101, B=22'1110101000001001101001, Y=$memory\sinegen.quarterwave$rdmux[0][4][11]$b$887
      New ports: A=2'01, B=2'10, Y=$memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [3:2]
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [21:4] $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [1:0] } = { 4'1110 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [3:2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] 3'010 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][22]$966:
      Old ports: A=22'1110000111000101100101, B=22'1110010010101010010110, Y=$memory\sinegen.quarterwave$rdmux[0][4][11]$a$886
      New ports: A=2'01, B=2'10, Y=$memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [21:2] = { 5'11100 $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [0] $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1:0] $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1:0] $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [0] $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][21]$963:
      Old ports: A=22'1101101110010100000110, B=22'1101111010111110000001, Y=$memory\sinegen.quarterwave$rdmux[0][4][10]$b$884
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [21:2] = { 5'11011 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [1] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [0] 4'0000 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [1] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][20]$960:
      Old ports: A=22'1101010011011011001100, B=22'1101100001001000010100, Y=$memory\sinegen.quarterwave$rdmux[0][4][10]$a$883
      New ports: A=2'01, B=2'10, Y=$memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [4:3]
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [21:5] $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [2:0] } = { 4'1101 $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [4:3] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [3] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [3] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [3] $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [3] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][19]$957:
      Old ports: A=22'1100110110011111000000, B=22'1101000101001101001111, Y=$memory\sinegen.quarterwave$rdmux[0][4][9]$b$881
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [21:8] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [6:1] } = { 3'110 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] 5'11100 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][18]$954:
      Old ports: A=22'1100010111100100000000, B=22'1100100111010001000100, Y=$memory\sinegen.quarterwave$rdmux[0][4][9]$a$880
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [8] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [21:9] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [7:3] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [1:0] } = { 4'1100 $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [8] 4'0111 $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [8] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][17]$951:
      Old ports: A=22'1011110110101110111110, B=22'1100000111011000011100, Y=$memory\sinegen.quarterwave$rdmux[0][4][8]$b$878
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [10] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [21:11] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [9:2] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [0] } = { 1'1 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [10] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [10] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][16]$948:
      Old ports: A=22'1011010100000100111100, B=22'1011100101101000010000, Y=$memory\sinegen.quarterwave$rdmux[0][4][8]$a$877
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [21:10] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [8:3] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [1:0] } = { 4'1011 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] 3'010 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][15]$945:
      Old ports: A=22'1010101111101011010010, B=22'1011000010000101101110, Y=$memory\sinegen.quarterwave$rdmux[0][4][7]$b$875
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [21:5] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [3] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [1:0] } = { 3'101 $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][14]$942:
      Old ports: A=22'1010001001100111100110, B=22'1010011100110110010101, Y=$memory\sinegen.quarterwave$rdmux[0][4][7]$a$874
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [21:2] = { 5'10100 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [0] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1] $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1:0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][13]$939:
      Old ports: A=22'1001100001111111101111, B=22'1001110101111111110100, Y=$memory\sinegen.quarterwave$rdmux[0][4][6]$b$872
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [4] $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [21:5] $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [3:1] } = { 5'10011 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [4] 9'011111111 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [0] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][12]$936:
      Old ports: A=22'1000111000111001110110, B=22'1001001101101000001010, Y=$memory\sinegen.quarterwave$rdmux[0][4][6]$a$871
      New ports: A=2'01, B=2'10, Y=$memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3:2]
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [21:4] $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [1:0] } = { 3'100 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3:2] $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [2] 3'100 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [2] $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [2] $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [2] 2'10 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][11]$933:
      Old ports: A=22'1000001110011100001111, B=22'1000100011110101100110, Y=$memory\sinegen.quarterwave$rdmux[0][4][5]$b$869
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [21:6] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [4:1] } = { 4'1000 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][10]$930:
      Old ports: A=22'0111100010101101011101, B=22'0111111000101110100100, Y=$memory\sinegen.quarterwave$rdmux[0][4][5]$a$868
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [21:6] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [4:1] } = { 5'01111 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] 5'01011 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] 2'10 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][9]$927:
      Old ports: A=22'0110110101110100010000, B=22'0111001100011001101110, Y=$memory\sinegen.quarterwave$rdmux[0][4][4]$b$866
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [21:5] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [3:2] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [0] } = { 3'011 $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][8]$924:
      Old ports: A=22'0110000111110111100010, B=22'0110011110111101111001, Y=$memory\sinegen.quarterwave$rdmux[0][4][4]$a$865
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [21:2] = { 5'01100 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [1] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [1] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][7]$921:
      Old ports: A=22'0101011000111110011010, B=22'0101110000100010000101, Y=$memory\sinegen.quarterwave$rdmux[0][4][3]$b$863
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [21:2] = { 4'0101 $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1] 4'0001 $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1] $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1] $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1] 3'100 $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1] $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1:0] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][6]$918:
      Old ports: A=22'0100101001010000000110, B=22'0101000001001101011100, Y=$memory\sinegen.quarterwave$rdmux[0][4][3]$a$862
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [21:4] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [2] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [0] } = { 3'010 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [1] 4'0010 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [1] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][5]$915:
      Old ports: A=22'0011111000110011111100, B=22'0100010001000111010010, Y=$memory\sinegen.quarterwave$rdmux[0][4][2]$b$860
      New ports: A=2'10, B=2'01, Y=$memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2:1]
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [21:3] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [0] } = { 1'0 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [1] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [1] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [1] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][4]$912:
      Old ports: A=22'0011000111110001011100, B=22'0011100000010111000001, Y=$memory\sinegen.quarterwave$rdmux[0][4][2]$a$859
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [21:3] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [1] } = { 4'0011 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][3]$909:
      Old ports: A=22'0010010110010000001000, B=22'0010101111000100001010, Y=$memory\sinegen.quarterwave$rdmux[0][4][1]$b$857
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [10] $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [21:11] $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [9:2] $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [0] } = { 4'0010 $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [10] $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] 7'0000100 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][2]$906:
      Old ports: A=22'0001100100010111101001, B=22'0001111101010110010011, Y=$memory\sinegen.quarterwave$rdmux[0][4][1]$a$856
      New ports: A=2'10, B=2'01, Y={ $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [3] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [21:4] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [2] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [0] } = { 5'00011 $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] 5'01011 $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [3] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [3] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][1]$903:
      Old ports: A=22'0000110010001111101100, B=22'0001001011010101001000, Y=$memory\sinegen.quarterwave$rdmux[0][4][0]$b$854
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [10] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [21:11] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [9:3] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [1:0] } = { 3'000 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [10] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [10] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [10] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][0]$900:
      Old ports: A=22'0000000000000000000000, B=22'0000011001001000010101, Y=$memory\sinegen.quarterwave$rdmux[0][4][0]$a$853
      New ports: A=1'0, B=1'1, Y=$memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [21:1] = { 5'00000 $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] 4'0000 $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][5][31]$993:
      Old ports: A=22'1111111110110001000011, B=22'1111111111101100010000, Y=$memory\sinegen.quarterwave$rdmux[0][4][15]$b$899
      New ports: A=2'01, B=2'10, Y={ $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [4] $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [21:5] $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [3:1] } = { 9'111111111 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [4] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [0] $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [4] $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [0] 3'000 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][15]$897:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][15]$a$898, B=$memory\sinegen.quarterwave$rdmux[0][4][15]$b$899, Y=$memory\sinegen.quarterwave$rdmux[0][3][7]$b$851
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [7] $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [13] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [7] $memory\sinegen.quarterwave$rdmux[0][4][15]$a$898 [7] 4'0111 }, B={ 3'111 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [0] $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][15]$b$899 [0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [14:13] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [11] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [9] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [4:3] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [21:15] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [12] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [10] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [8] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [5] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [2:1] } = { 7'1111111 $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [4] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [6] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [4] 2'00 $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [0] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][14]$894:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][14]$a$895, B=$memory\sinegen.quarterwave$rdmux[0][4][14]$b$896, Y=$memory\sinegen.quarterwave$rdmux[0][3][7]$a$850
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] $memory\sinegen.quarterwave$rdmux[0][4][14]$a$895 [1] 1'1 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [6] $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [6] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][14]$b$896 [1] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [15] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [9] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [2:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [21:16] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [14:10] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [8] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [5:3] } = { 5'11111 $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [7] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [1] 2'00 $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [9] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [2:1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][13]$891:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][13]$a$892, B=$memory\sinegen.quarterwave$rdmux[0][4][13]$b$893, Y=$memory\sinegen.quarterwave$rdmux[0][3][6]$b$848
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [1] 5'11000 $memory\sinegen.quarterwave$rdmux[0][4][13]$a$892 [1:0] }, B={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [3] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][13]$b$893 [1] 1'1 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [15] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [10:8] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [3:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [21:16] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [14] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [11] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [7:4] } = { 4'1111 $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [9:8] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [9] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [3] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][12]$888:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][12]$a$889, B=$memory\sinegen.quarterwave$rdmux[0][4][12]$b$890, Y=$memory\sinegen.quarterwave$rdmux[0][3][6]$a$847
      New ports: A={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5] $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [4] $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [4] $memory\sinegen.quarterwave$rdmux[0][4][12]$a$889 [5:4] 3'111 }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [0] $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [1:0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][12]$b$890 [1:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [14] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [10:4] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [21:15] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [13:11] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [3] } = { 3'111 $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [14] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [10] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][11]$885:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][11]$a$886, B=$memory\sinegen.quarterwave$rdmux[0][4][11]$b$887, Y=$memory\sinegen.quarterwave$rdmux[0][3][5]$b$845
      New ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [0] $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1:0] $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][11]$a$886 [1:0] }, B={ 2'10 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [2] $memory\sinegen.quarterwave$rdmux[0][4][11]$b$887 [3:2] 2'01 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [15] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [9:8] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [21:16] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [14] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [11:10] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [7:5] } = { 4'1110 $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [3] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [12] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [0] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [0] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][10]$882:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][10]$a$883, B=$memory\sinegen.quarterwave$rdmux[0][4][10]$b$884, Y=$memory\sinegen.quarterwave$rdmux[0][3][5]$a$844
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [4] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [3] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [3] $memory\sinegen.quarterwave$rdmux[0][4][10]$a$883 [4:3] 3'100 }, B={ 3'101 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [0] 2'00 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [1] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [1:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [17] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [12] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [10:7] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [4:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [21:18] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [16:13] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [11] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [6:5] } = { 4'1101 $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [7] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [8] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [1] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [10] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [0] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][9]$879:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][9]$a$880, B=$memory\sinegen.quarterwave$rdmux[0][4][9]$b$881, Y=$memory\sinegen.quarterwave$rdmux[0][3][4]$b$842
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [8] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [8] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [8] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] $memory\sinegen.quarterwave$rdmux[0][4][9]$a$880 [2] 1'0 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [7] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] $memory\sinegen.quarterwave$rdmux[0][4][9]$b$881 [0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [16] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [13:6] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [2] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [21:17] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [15:14] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [5:3] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [1] } = { 3'110 $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [10] 4'0100 $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][8]$876:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][8]$a$877, B=$memory\sinegen.quarterwave$rdmux[0][4][8]$b$878, Y=$memory\sinegen.quarterwave$rdmux[0][3][4]$a$841
      New ports: A={ 2'10 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [9] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] $memory\sinegen.quarterwave$rdmux[0][4][8]$a$877 [2] 1'0 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [10] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [10] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][8]$b$878 [1] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [18] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [13:9] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [5] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [2:1] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [21:19] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [17:14] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [8:6] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [4:3] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [0] } = { 1'1 $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [10] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [18] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [11] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [5] 2'01 $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [5] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [1] 2'01 $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][7]$873:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][7]$a$874, B=$memory\sinegen.quarterwave$rdmux[0][4][7]$b$875, Y=$memory\sinegen.quarterwave$rdmux[0][3][3]$b$839
      New ports: A={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1:0] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][7]$a$874 [1:0] }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [4] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] $memory\sinegen.quarterwave$rdmux[0][4][7]$b$875 [2] 2'10 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [9] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [5:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [21:14] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [11:10] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [8] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [6] } = { 3'101 $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [3] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [9] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [0] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [4] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [0] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [2:1] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][6]$870:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][6]$a$871, B=$memory\sinegen.quarterwave$rdmux[0][4][6]$b$872, Y=$memory\sinegen.quarterwave$rdmux[0][3][3]$a$838
      New ports: A={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3] $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [2] $memory\sinegen.quarterwave$rdmux[0][4][6]$a$871 [3:2] 2'10 }, B={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [4] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [4] $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [0] $memory\sinegen.quarterwave$rdmux[0][4][6]$b$872 [0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [15:14] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [12] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [4:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [21:16] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [13] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [11:8] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [6:5] } = { 3'100 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [12] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [4] 2'01 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][5]$867:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][5]$a$868, B=$memory\sinegen.quarterwave$rdmux[0][4][5]$b$869, Y=$memory\sinegen.quarterwave$rdmux[0][3][2]$b$836
      New ports: A={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$a$868 [0] }, B={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [5] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][5]$b$869 [0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [15:11] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [9] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [7:4] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [1:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [21:19] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [17:16] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [10] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [8] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [3:2] } = { $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [1] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [11] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [7] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][4]$864:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][4]$a$865, B=$memory\sinegen.quarterwave$rdmux[0][4][4]$b$866, Y=$memory\sinegen.quarterwave$rdmux[0][3][2]$a$835
      New ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][4]$a$865 [1:0] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [4] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] $memory\sinegen.quarterwave$rdmux[0][4][4]$b$866 [1] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [17] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [8:7] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [5:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [21:18] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [16:14] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [11:9] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [6] } = { 3'011 $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [2] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [4:3] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [8] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [3] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [5] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][3]$861:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][3]$a$862, B=$memory\sinegen.quarterwave$rdmux[0][4][3]$b$863, Y=$memory\sinegen.quarterwave$rdmux[0][3][1]$b$833
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [1] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [3] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][3]$a$862 [1] 1'0 }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [0] 3'010 $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1:0] $memory\sinegen.quarterwave$rdmux[0][4][3]$b$863 [1:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [18:17] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [12] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [21:19] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [16:13] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [11:8] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [5:4] } = { 3'010 $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [7] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [1] 2'00 $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [7] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [1] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][2]$858:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][2]$a$859, B=$memory\sinegen.quarterwave$rdmux[0][4][2]$b$860, Y=$memory\sinegen.quarterwave$rdmux[0][3][1]$a$832
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [2] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][2]$a$859 [0] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [1] $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2:1] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][2]$b$860 [2:1] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [17:16] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [10] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [8:7] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [5:4] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [2:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [21:18] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [15:14] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [11] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [9] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [6] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [3] } = { 1'0 $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [1] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [10] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [10] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [5] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [13] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [2] 2'01 $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [2] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][1]$855:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][1]$a$856, B=$memory\sinegen.quarterwave$rdmux[0][4][1]$b$857, Y=$memory\sinegen.quarterwave$rdmux[0][3][0]$b$830
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [3] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [3] $memory\sinegen.quarterwave$rdmux[0][4][1]$a$856 [1] 1'1 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [10] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [10] $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] 3'001 $memory\sinegen.quarterwave$rdmux[0][4][1]$b$857 [1] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [16] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [13] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [8] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [5:3] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [1:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [21:17] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [15:14] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [12:11] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [9] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [2] } = { 2'00 $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [13] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [0] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [8] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [1] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [1] 2'00 $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [0] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][0]$852:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][4][0]$a$853, B=$memory\sinegen.quarterwave$rdmux[0][4][0]$b$854, Y=$memory\sinegen.quarterwave$rdmux[0][3][0]$a$829
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] 3'000 $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] $memory\sinegen.quarterwave$rdmux[0][4][0]$a$853 [0] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [10] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [10] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [2] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [12] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3:2] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [21:13] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [11] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [9:6] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [4] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [1] } = { 3'000 $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [2] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [12] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [2] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [0] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][7]$849:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][7]$a$850, B=$memory\sinegen.quarterwave$rdmux[0][3][7]$b$851, Y=$memory\sinegen.quarterwave$rdmux[0][2][3]$b$827
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [7] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [15] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [9] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [9] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [2] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [1] 2'01 $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [2:0] }, B={ 2'11 $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [14:13] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [11] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [6] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [9] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [4] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [7:6] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [4:3] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [0] $memory\sinegen.quarterwave$rdmux[0][3][7]$b$851 [0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [16:13] $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [11:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [21:17] $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [12] } = { 5'11111 $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [4] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][6]$846:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][6]$a$847, B=$memory\sinegen.quarterwave$rdmux[0][3][6]$b$848, Y=$memory\sinegen.quarterwave$rdmux[0][2][3]$a$826
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [14] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [10] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [14] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [5] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [10:4] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][6]$a$847 [2:0] }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [9] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [15] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [8] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [9] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [10:8] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [2] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [3] $memory\sinegen.quarterwave$rdmux[0][3][6]$b$848 [3:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [18] $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [16:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [21:19] $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [17] } = { 3'111 $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [2] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][5]$843:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][5]$a$844, B=$memory\sinegen.quarterwave$rdmux[0][3][5]$b$845, Y=$memory\sinegen.quarterwave$rdmux[0][2][2]$b$824
      New ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [17] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [8] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [1] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [10] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [12] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [0] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [10:7] $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [3] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][5]$a$844 [4:0] }, B={ 2'10 $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [3] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [15] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [12] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [9:8] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [0] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [0] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [4:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [19:17] $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [15:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [21:20] $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [16] } = { 2'11 $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [7] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][4]$840:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][4]$a$841, B=$memory\sinegen.quarterwave$rdmux[0][3][4]$b$842, Y=$memory\sinegen.quarterwave$rdmux[0][2][2]$a$823
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [10] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [18] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [18] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [11] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [5] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [13:9] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [5] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [5] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [2] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [2:1] 1'0 }, B={ 2'10 $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [10] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [16] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [13:6] 2'00 $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [2] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][2]$a$823 [20:16] $memory\sinegen.quarterwave$rdmux[0][2][2]$a$823 [13:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][2][2]$a$823 [21] $memory\sinegen.quarterwave$rdmux[0][2][2]$a$823 [15:14] } = 3'101
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][3]$837:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][3]$a$838, B=$memory\sinegen.quarterwave$rdmux[0][3][3]$b$839, Y=$memory\sinegen.quarterwave$rdmux[0][2][1]$b$821
      New ports: A={ 1'0 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [12] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [4] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [15:14] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [12] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [2] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [4:0] }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [3] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [9] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [0] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [4] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [0] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [9] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [2] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [7] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [1] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [5:0] }, Y=$memory\sinegen.quarterwave$rdmux[0][2][1]$b$821 [19:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][2][1]$b$821 [21:20] = 2'10
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][2]$834:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][2]$a$835, B=$memory\sinegen.quarterwave$rdmux[0][3][2]$b$836, Y=$memory\sinegen.quarterwave$rdmux[0][2][1]$a$820
      New ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [2] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [17] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [4:3] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [8] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [3] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [8:7] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [5] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [5:0] }, B={ $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [1] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [11] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [7] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [15:11] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [1] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [9] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [7:4] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [0] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [1:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][1]$a$820 [21] $memory\sinegen.quarterwave$rdmux[0][2][1]$a$820 [19:0] }
      New connections: $memory\sinegen.quarterwave$rdmux[0][2][1]$a$820 [20] = $memory\sinegen.quarterwave$rdmux[0][2][1]$a$820 [19]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][1]$831:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][1]$a$832, B=$memory\sinegen.quarterwave$rdmux[0][3][1]$b$833, Y=$memory\sinegen.quarterwave$rdmux[0][2][0]$b$818
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [1] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [10] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [10] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [17:16] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [5] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [2] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [10] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [8:7] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [5:4] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [2] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [2:0] }, B={ 2'10 $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [18:17] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [7] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [1] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [12] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [7] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [1] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [7:6] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3] $memory\sinegen.quarterwave$rdmux[0][3][1]$b$833 [3:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [20:15] $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [13:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [21] $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [14] } = { 1'0 $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [13] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][3][0]$828:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][3][0]$a$829, B=$memory\sinegen.quarterwave$rdmux[0][3][0]$b$830, Y=$memory\sinegen.quarterwave$rdmux[0][2][0]$a$817
      New ports: A={ 1'0 $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [2] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [12] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [0] $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [3:2] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][0]$a$829 [0] }, B={ $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [13] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [0] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [8] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [16] 1'1 $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [13] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [1] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [8] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [0] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [5] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [5:3] 1'0 $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [1:0] }, Y={ $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [19:16] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [14:12] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [10] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [8:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [21:20] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [15] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [11] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [9] } = { 2'00 $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [12] 1'0 $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [2] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][2][3]$825:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][2][3]$a$826, B=$memory\sinegen.quarterwave$rdmux[0][2][3]$b$827, Y=$memory\sinegen.quarterwave$rdmux[0][1][1]$b$815
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [18] $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [2] $memory\sinegen.quarterwave$rdmux[0][2][3]$a$826 [16:0] }, B={ 2'11 $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [16:13] $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [4] $memory\sinegen.quarterwave$rdmux[0][2][3]$b$827 [11:0] }, Y=$memory\sinegen.quarterwave$rdmux[0][1][1]$b$815 [18:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][1][1]$b$815 [21:19] = 3'111
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][2][2]$822:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][2][2]$a$823, B=$memory\sinegen.quarterwave$rdmux[0][2][2]$b$824, Y=$memory\sinegen.quarterwave$rdmux[0][1][1]$a$814
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][2][2]$a$823 [20:16] 2'01 $memory\sinegen.quarterwave$rdmux[0][2][2]$a$823 [13:0] }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [19:17] $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [7] $memory\sinegen.quarterwave$rdmux[0][2][2]$b$824 [15:0] }, Y=$memory\sinegen.quarterwave$rdmux[0][1][1]$a$814 [20:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][1][1]$a$814 [21] = 1'1
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][2][0]$816:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][2][0]$a$817, B=$memory\sinegen.quarterwave$rdmux[0][2][0]$b$818, Y=$memory\sinegen.quarterwave$rdmux[0][1][0]$a$811
      New ports: A={ 1'0 $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [19:16] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [12] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [14:12] 1'0 $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [10] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [2] $memory\sinegen.quarterwave$rdmux[0][2][0]$a$817 [8:0] }, B={ $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [20:15] $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [13] $memory\sinegen.quarterwave$rdmux[0][2][0]$b$818 [13:0] }, Y=$memory\sinegen.quarterwave$rdmux[0][1][0]$a$811 [20:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][1][0]$a$811 [21] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][1][1]$813:
      Old ports: A=$memory\sinegen.quarterwave$rdmux[0][1][1]$a$814, B=$memory\sinegen.quarterwave$rdmux[0][1][1]$b$815, Y=$memory\sinegen.quarterwave$rdmux[0][0][0]$b$809
      New ports: A=$memory\sinegen.quarterwave$rdmux[0][1][1]$a$814 [20:0], B={ 2'11 $memory\sinegen.quarterwave$rdmux[0][1][1]$b$815 [18:0] }, Y=$memory\sinegen.quarterwave$rdmux[0][0][0]$b$809 [20:0]
      New connections: $memory\sinegen.quarterwave$rdmux[0][0][0]$b$809 [21] = 1'1
  Optimizing cells in module \top.
Performed a total of 60 changes.

7.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

7.30.6. Executing OPT_DFF pass (perform DFF optimizations).

7.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 93 unused wires.
<suppressed ~1 debug messages>

7.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.30.9. Rerunning OPT passes. (Maybe there is more to do..)

7.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][11]$885:
      Old ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] }, B={ 2'10 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 2'01 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [15] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [13] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [14] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [9:8] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [16] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [17] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [2:1] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [6] }
      New ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] }, B={ 4'1010 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 2'01 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [15] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [13] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [9:8] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [16] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [17] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [2:1] $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [6] }
      New connections: $memory\sinegen.quarterwave$rdmux[0][3][5]$b$845 [14] = $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][14]$894:
      Old ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'1 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [15] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [11] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [16] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [6] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [8] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [14] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [0] }
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'1 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 3'100 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [15] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [11] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [16] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [8] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [6] $memory\sinegen.quarterwave$rdmux[0][3][7]$a$850 [14] } = $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][1]$855:
      Old ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'1 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 3'001 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [16] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [19] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [17] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [6] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [4:3] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [15] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [18] }
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 4'0010 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [16] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [19] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [10] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [17] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [6] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [4:3] $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [18] }
      New connections: $memory\sinegen.quarterwave$rdmux[0][3][0]$b$830 [15] = $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][2]$858:
      Old ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [17:16] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [14] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [12] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [19] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [8:7] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [15] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [4] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [11] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [20] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [0] }
      New ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 2'10 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [17:16] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [14] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [12] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [19] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [7] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [15] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [4] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [20] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [8] $memory\sinegen.quarterwave$rdmux[0][3][1]$a$832 [11] } = { $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][4]$864:
      Old ports: A={ 2'01 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [17] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [13:11] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [16:15] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [1:0] }
      New ports: A={ 3'011 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [17] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [13] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [11] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [7:6] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [16] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [18] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [1:0] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [12] $memory\sinegen.quarterwave$rdmux[0][3][2]$a$835 [15] } = { $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][5]$867:
      Old ports: A={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] }, B={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [20] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [15:12] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [17] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [9] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [16] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [6:4] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [21] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [3] }
      New ports: A={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 3'011 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'0 }, B={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 2'01 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [20] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [15:12] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [17] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [9] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [16] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [6] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [4] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [21] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [5] $memory\sinegen.quarterwave$rdmux[0][3][2]$b$836 [3] } = $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][6]$870:
      Old ports: A={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 2'10 }, B={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [15:14] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [18] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [8] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [16] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [3] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [17] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [1:0] }
      New ports: A={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 2'10 }, B={ 3'011 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [15] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [18] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [8] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [16] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [3] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [17] $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [1:0] }
      New connections: $memory\sinegen.quarterwave$rdmux[0][3][3]$a$838 [14] = $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][7]$873:
      Old ports: A={ 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 2'10 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [17] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [15] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [5] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [14] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [18] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [8] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [6] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [16] }
      New ports: A={ 3'001 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 2'01 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, B={ 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 2'10 }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [13] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [17] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [15] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [5] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [14] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [18] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [8] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [6] $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [16] }
      New connections: $memory\sinegen.quarterwave$rdmux[0][3][3]$b$839 [12] = $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][8]$876:
      Old ports: A={ 2'10 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'0 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [19] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [13:12] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [17] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [20] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [9] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [16] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [3] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [7] }
      New ports: A={ 2'10 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17] 1'0 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [17] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [19] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [13] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [17] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [20] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [9] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [3] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [7] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [12] $memory\sinegen.quarterwave$rdmux[0][3][4]$a$841 [16] } = $memory\sinegen.quarterwave$rdmux[0][4][0]$b$854 [18:17]
    Consolidated identical input bits for $mux cell $memory\sinegen.quarterwave$rdmux[0][4][9]$879:
      Old ports: A={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [16] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [13:11] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [17] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [9:6] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [2] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [18] }
      New ports: A={ 2'11 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 }, B={ $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] 1'0 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 2'11 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] 1'1 $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }, Y={ $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [13:11] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [17] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [9:6] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [18] }
      New connections: { $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [16] $memory\sinegen.quarterwave$rdmux[0][3][4]$b$842 [2] } = { $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [14] $memory\sinegen.quarterwave$rdmux[0][4][10]$b$884 [16] }
  Optimizing cells in module \top.
Performed a total of 10 changes.

7.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\sinegen.quarterwave$rdreg[0] ($dffe) from module top (D = $memory\sinegen.quarterwave$rdmux[0][0][0]$a$808 [21], Q = \sinegen.tblval [21], rval = 1'1).

7.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.30.16. Rerunning OPT passes. (Maybe there is more to do..)

7.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

7.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.30.20. Executing OPT_DFF pass (perform DFF optimizations).

7.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.30.23. Finished OPT passes. (There is nothing left to do.)

7.31. Executing ICE40_WRAPCARRY pass (wrap carries).

7.32. Executing TECHMAP pass (map to technology primitives).

7.32.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.32.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

7.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_80_ice40_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$845b3bd9e3a5fb32aafa700b9f2714c6436a8915\_80_ice40_alu for cells of type $alu.
Using template $paramod$eb7b10130dcc524c861990164c5c579e3444e29e\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~285 debug messages>

7.33. Executing OPT pass (performing simple optimizations).

7.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~255 debug messages>

7.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~594 debug messages>
Removed a total of 198 cells.

7.33.3. Executing OPT_DFF pass (perform DFF optimizations).

7.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 31 unused cells and 142 unused wires.
<suppressed ~32 debug messages>

7.33.5. Finished fast OPT passes.

7.34. Executing ICE40_OPT pass (performing simple optimizations).

7.34.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$717.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$717.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$730.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$717.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$741.slice[0].carry: CO=\i2s2_inst.count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$744.slice[0].carry: CO=\sinegen.phase_l [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$747.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$747.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$747.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$747.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$747.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$747.C [23]

7.34.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~9 debug messages>

7.34.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

7.34.4. Executing OPT_DFF pass (perform DFF optimizations).

7.34.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

7.34.6. Rerunning OPT passes. (Removed registers in this run.)

7.34.7. Running ICE40 specific optimizations.

7.34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.34.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.34.10. Executing OPT_DFF pass (perform DFF optimizations).

7.34.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.34.12. Finished OPT passes. (There is nothing left to do.)

7.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.36. Executing TECHMAP pass (map to technology primitives).

7.36.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

7.36.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
No more expansions possible.
<suppressed ~214 debug messages>

7.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$741.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$744.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$747.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$747.slice[22].carry ($lut).

7.39. Executing ICE40_OPT pass (performing simple optimizations).

7.39.1. Running ICE40 specific optimizations.

7.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~89 debug messages>

7.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

7.39.4. Executing OPT_DFF pass (perform DFF optimizations).

7.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1059 unused wires.
<suppressed ~1 debug messages>

7.39.6. Rerunning OPT passes. (Removed registers in this run.)

7.39.7. Running ICE40 specific optimizations.

7.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.39.10. Executing OPT_DFF pass (perform DFF optimizations).

7.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.39.12. Finished OPT passes. (There is nothing left to do.)

7.40. Executing TECHMAP pass (map to technology primitives).

7.40.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.41. Executing ABC pass (technology mapping using ABC).

7.41.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 434 gates and 603 wires to a netlist network with 167 inputs and 138 outputs.

7.41.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     171.
ABC: Participating nodes from both networks       =     352.
ABC: Participating nodes from the first network   =     171. (  63.33 % of nodes)
ABC: Participating nodes from the second network  =     181. (  67.04 % of nodes)
ABC: Node pairs (any polarity)                    =     171. (  63.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =     155. (  57.41 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

7.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      269
ABC RESULTS:        internal signals:      298
ABC RESULTS:           input signals:      167
ABC RESULTS:          output signals:      138
Removing temp directory.

7.42. Executing ICE40_WRAPCARRY pass (wrap carries).

7.43. Executing TECHMAP pass (map to technology primitives).

7.43.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

7.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 9 unused cells and 300 unused wires.

7.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      328
  1-LUT               34
  2-LUT               28
  3-LUT              149
  4-LUT              117
  with \SB_CARRY    (#0)   57
  with \SB_CARRY    (#1)   56

Eliminating LUTs.
Number of LUTs:      328
  1-LUT               34
  2-LUT               28
  3-LUT              149
  4-LUT              117
  with \SB_CARRY    (#0)   57
  with \SB_CARRY    (#1)   56

Combining LUTs.
Number of LUTs:      328
  1-LUT               34
  2-LUT               28
  3-LUT              149
  4-LUT              117
  with \SB_CARRY    (#0)   57
  with \SB_CARRY    (#1)   56

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~1629 debug messages>

7.45. Executing TECHMAP pass (map to technology primitives).

7.45.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$00a10327a3da106ab997a7147105d19a1d3f5e3b\$lut for cells of type $lut.
Using template $paramod$536c896cde9a9acec981f5e338f7130224f7b5a0\$lut for cells of type $lut.
Using template $paramod$e62ee703917e77ff07911e1c0be4beab6bba650a\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$1674868d909954f1798905b10bc8fc182227e6d9\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$e06ab2c5532ba6ec8a1fe73f4bc565e03b079c9d\$lut for cells of type $lut.
Using template $paramod$729d5057937d1e93c1c3bb2abb1c8072580cc723\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$45c2ae2fd1d9cbd6e2903db2b21068d975402383\$lut for cells of type $lut.
Using template $paramod$a5dc68291f0d78fc4cacc87bae5f3d7bf32156d9\$lut for cells of type $lut.
Using template $paramod$1e116d23874319bcf301774d8e3d53108a7d9848\$lut for cells of type $lut.
Using template $paramod$e287b640f29e945a2fcebfcd4431773f8bb3f068\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$211058c1137581db1ec08f5c69ba056146db2a85\$lut for cells of type $lut.
Using template $paramod$027171ffb49295f4e0b68f66a6a9aec4cf39786b\$lut for cells of type $lut.
Using template $paramod$fcdf038b4357a752d765dd01fa5396ac6c2a40de\$lut for cells of type $lut.
Using template $paramod$8c6afc33e57f5136ff6e04836273ff02a5e7524c\$lut for cells of type $lut.
Using template $paramod$f4b9b7fbd927a23578b38f6c584148a2936aca0c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$82fb117d936d9886851f9be74390335b4bcdf1f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$3638804b5db16bf27d64582669326ad57bca4d0b\$lut for cells of type $lut.
Using template $paramod$fdecc78febe9c3da0532f4d654ca4a6698922930\$lut for cells of type $lut.
Using template $paramod$76af659bd705393de088a0b49fd6421a657479a6\$lut for cells of type $lut.
Using template $paramod$c4ab9ffe8e0b22f1e134698906c52eab66692648\$lut for cells of type $lut.
Using template $paramod$c29012e8df89b727689b0adeddad2c1012f6c44c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$4e1cecab63d8e9cc19cb0241724b1211fb7856cb\$lut for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod$c0ff7d065be16c7f3beae0d2791f141340244e3f\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$0073a29ad6fb1dacbfbb342f534a9cecc951ce61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$32e7c7b022756cc849bbf0b03cc0f736c5e3b0fb\$lut for cells of type $lut.
Using template $paramod$944c1082b08f2ec62a50b9488a82a7a16d5f72c4\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$c2c7fe860c90cfc70af61d39029863cfb8b6f377\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$15dc4c338b23e312f1670bfba947dfb3a120b521\$lut for cells of type $lut.
Using template $paramod$b56142c870cc3dfeb753611a67f96fe7633e545d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$23dcc0173e417025683cfb22071ba4f38330d205\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$2e11c0e004fab0373ef80005c65c968bc830b55a\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$2c3bdd7eb6030732b9c32d3005bd27d172fc314b\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$a66395fcdc76a490324923d7d68c608e3e1fea14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$6995657a63d6b4c1212015bb2cda21ffbd183d81\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$99ae79ab264a0b2e988aa8b7a7f82268d5d8a65a\$lut for cells of type $lut.
Using template $paramod$24c3313b5a2281e1c1eee47f4d30542bf3bdd5d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$866657381d78a8e69b38ec6b62ce3418e09155b4\$lut for cells of type $lut.
Using template $paramod$5280a6fb15b184512b48cc6d199288a0bfdcb7a5\$lut for cells of type $lut.
Using template $paramod$b02fdf4d642919d38993d23c28f958520b2903f1\$lut for cells of type $lut.
Using template $paramod$574c5f110acea90a0436cf4e6af92566685227d7\$lut for cells of type $lut.
Using template $paramod$7e08eb2291a24dcc53f291b8689d296966c9d8a0\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$ffad05ffe6c51d6741e89b4fcf260ebd2e28b8dd\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$1b21b6ebf9cd1fc51cd0526156fd63c3c8c1491a\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101011 for cells of type $lut.
Using template $paramod$92d49392ac10c7b603b8c5e2b8ea40730553801b\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$4031bbff09fc2704dec279c73d8ecd7f801c10b3\$lut for cells of type $lut.
Using template $paramod$802e2b37f907aa9b0ccd4714ce122525a4bfd492\$lut for cells of type $lut.
Using template $paramod$418ac39d2cd7f31cb49a8d44e1b7386dec13a168\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$ef44c32253c23b340cbb5c633c1e57939cc69148\$lut for cells of type $lut.
Using template $paramod$d7c58189ac9f8b5907ead96072bf116760617c71\$lut for cells of type $lut.
Using template $paramod$164bdefb5d1c06a6528ecdb35b429071950e50d7\$lut for cells of type $lut.
Using template $paramod$2a69f35cf10e4437ef8b77834700797caf99b296\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$8cb32e18b45935c21d17d979b21000028ccc0fc9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$74b4807bd5b314fc68ad0d30bef23db3acd29955\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$99f33b461db462af1691a487ec3b22febc1c1971\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$75f728293f4c523e9b25ec8c0f41ca0f39f929fb\$lut for cells of type $lut.
Using template $paramod$db17a9a11e777f7a9691b0c8dcc9d5785e9de410\$lut for cells of type $lut.
Using template $paramod$7ddba0f9d194320a7d35190eb8f1294635c05d9f\$lut for cells of type $lut.
Using template $paramod$2b55e67feabb35fa6e78799b9bc9ec2d93cd391d\$lut for cells of type $lut.
Using template $paramod$10a6437c43700fcd4fd060a0c0ab28814bca14c1\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1930 debug messages>
Removed 0 unused cells and 720 unused wires.

7.46. Executing AUTONAME pass.
Renamed 7966 objects in module top (37 iterations).
<suppressed ~750 debug messages>

7.47. Executing HIERARCHY pass (managing design hierarchy).

7.47.1. Analyzing design hierarchy..
Top module:  \top

7.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

7.48. Printing statistics.

=== top ===

   Number of wires:                233
   Number of wire bits:            894
   Number of public wires:         233
   Number of public wire bits:     894
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                585
     SB_CARRY                       64
     SB_DFF                         12
     SB_DFFE                       129
     SB_DFFESR                      50
     SB_DFFESS                       1
     SB_LUT4                       328
     SB_PLL40_PAD                    1

7.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

7.50. Executing JSON backend.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 13e4feb3fc, CPU: user 0.59s system 0.25s, MEM: 34.69 MB peak
Yosys 0.25+1 (git sha1 d3216593d, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 44% 1x abc (0 sec), 22% 23x read_verilog (0 sec), ...
