================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri May 30 23:30:32 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         SHA
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2967
FF:               2683
DSP:              0
BRAM:             16
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 2.519       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                    | 2967 | 2683 |     | 16   |      |     |        |      |         |          |        |
|   (inst)                                                                | 13   | 162  |     |      |      |     |        |      |         |          |        |
|   grp_local_memset_fu_183                                               | 87   | 42   |     |      |      |     |        |      |         |          |        |
|     (grp_local_memset_fu_183)                                           | 13   | 10   |     |      |      |     |        |      |         |          |        |
|     grp_local_memset_Pipeline_local_memset_label1_fu_36                 | 74   | 32   |     |      |      |     |        |      |         |          |        |
|       (grp_local_memset_Pipeline_local_memset_label1_fu_36)             |      | 30   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                          | 74   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158     | 57   | 47   |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_158) | 7    | 45   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 50   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_sha_stream_label2_fu_201                      | 12   | 9    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_sha_stream_label2_fu_201)                  |      | 7    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 12   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_transform_fu_193                                              | 1224 | 1123 |     | 2    |      |     |        |      |         |          |        |
|     (grp_sha_transform_fu_193)                                          | 933  | 1123 |     |      |      |     |        |      |         |          |        |
|     W_U                                                                 | 291  |      |     | 2    |      |     |        |      |         |          |        |
|   grp_sha_update_fu_166                                                 | 1549 | 1300 |     | 2    |      |     |        |      |         |          |        |
|     (grp_sha_update_fu_166)                                             | 137  | 92   |     |      |      |     |        |      |         |          |        |
|     grp_local_memcpy_fu_84                                              | 167  | 85   |     |      |      |     |        |      |         |          |        |
|     grp_sha_transform_fu_96                                             | 1245 | 1123 |     | 2    |      |     |        |      |         |          |        |
|       (grp_sha_transform_fu_96)                                         | 954  | 1123 |     |      |      |     |        |      |         |          |        |
|       W_U                                                               | 291  |      |     | 2    |      |     |        |      |         |          |        |
|   local_indata_U                                                        | 16   |      |     | 8    |      |     |        |      |         |          |        |
|   sha_info_data_U                                                       | 5    |      |     | 2    |      |     |        |      |         |          |        |
|   sha_info_digest_U                                                     | 4    |      |     | 2    |      |     |        |      |         |          |        |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.34%  | OK     |
| FD                                                        | 50%       | 0.15%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.14%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.60%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.60%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 71     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.75   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------+--------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                          | ENDPOINT PIN                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                         |                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------+--------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.481 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[25] |            4 |          2 |          2.187 |          1.733 |        0.454 |
| Path2 | 5.496 | local_indata_U/ram_reg_bram_0/CLKBWRCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[16] |            4 |          2 |          2.171 |          1.735 |        0.436 |
| Path3 | 5.526 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[24] |            4 |          2 |          2.137 |          1.746 |        0.391 |
| Path4 | 5.541 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[30] |            4 |          2 |          2.074 |          1.681 |        0.393 |
| Path5 | 5.553 | local_indata_U/ram_reg_bram_0/CLKARDCLK | sha_info_data_U/ram_reg_bram_0/DINADIN[27] |            4 |          2 |          2.114 |          1.713 |        0.401 |
+-------+-------+-----------------------------------------+--------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------+------------------------+
    | Path1 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_12__3 | CLB.LUT.LUT4           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+

    +---------------------------------------+------------------------+
    | Path2 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_21__2 | CLB.LUT.LUT4           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+

    +---------------------------------------+------------------------+
    | Path3 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_13__3 | CLB.LUT.LUT4           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+

    +--------------------------------------+------------------------+
    | Path4 Cells                          | Primitive Type         |
    +--------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3        | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_7__3 | CLB.LUT.LUT4           |
    | sha_info_data_U/ram_reg_bram_0       | BLOCKRAM.BRAM.RAMB36E2 |
    +--------------------------------------+------------------------+

    +---------------------------------------+------------------------+
    | Path5 Cells                           | Primitive Type         |
    +---------------------------------------+------------------------+
    | local_indata_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_1         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_2         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_3         | BLOCKRAM.BRAM.RAMB36E2 |
    | local_indata_U/ram_reg_bram_0_i_10__1 | CLB.LUT.LUT4           |
    | sha_info_data_U/ram_reg_bram_0        | BLOCKRAM.BRAM.RAMB36E2 |
    +---------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sha_stream_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sha_stream_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/sha_stream_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sha_stream_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sha_stream_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sha_stream_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


