v 20020209
T 300 3950 3 10 1 0 0 0
4021
T 300 4200 2 10 1 1 0 0
uref=U?
T 300 4600 5 10 0 0 0 0
device=4021
T 300 5000 5 10 0 1 0 0
footprint=DIP16
T 300 4800 5 10 0 0 0 0
class=IC
T 300 5200 5 10 0 1 0 0
net=GND:8
T 300 5400 5 10 0 1 0 0
net=VCC:16
P 1800 2700 2100 2700 1
{
T 1900 2750 5 8 1 1 0 0
pin1=1
T 1562 2650 3 8 1 0 0 0
P8
}
P 300 3000 0 3000 1
{
T 96 3050 5 8 1 1 0 0
pin2=2
T 375 2950 3 8 1 0 0 0
Q6
}
P 300 3600 0 3600 1
{
T 120 3650 5 8 1 1 0 0
pin3=3
T 375 3550 3 8 1 0 0 0
Q8
}
P 1800 1500 2100 1500 1
{
T 1900 1550 5 8 1 1 0 0
pin4=4
T 1546 1450 3 8 1 0 0 0
P4
}
P 1800 1200 2100 1200 1
{
T 1900 1250 5 8 1 1 0 0
pin5=5
T 1570 1150 3 8 1 0 0 0
P3
}
P 1800 900 2100 900 1
{
T 1900 950 5 8 1 1 0 0
pin6=6
T 1546 850 3 8 1 0 0 0
P2
}
P 1800 600 2100 600 1
{
T 1900 650 5 8 1 1 0 0
pin7=7
T 1586 550 3 8 1 0 0 0
P1
}
P 1800 3600 2100 3600 1
{
T 1900 3650 5 8 1 1 0 0
pin8=9
T 986 3550 3 8 1 0 0 0
CONTROL
}
L 1800 3400 1700 3300 3 0 0 0 -1 -1
L 1800 3200 1700 3300 3 0 0 0 -1 -1
P 1800 3300 2100 3300 1
{
T 1900 3350 5 8 1 1 0 0
pin9=10
T 1127 3250 3 8 1 0 0 0
CLOCK
}
P 1800 300 2100 300 1
{
T 1900 350 5 8 1 1 0 0
pin10=11
T 1302 250 3 8 1 0 0 0
INPUT
}
P 300 3300 0 3300 1
{
T 32 3350 5 8 1 1 0 0
pin11=12
T 375 3250 3 8 1 0 0 0
Q7
}
P 1800 1800 2100 1800 1
{
T 1900 1850 5 8 1 1 0 0
pin12=13
T 1570 1750 3 8 1 0 0 0
P5
}
P 1800 2100 2100 2100 1
{
T 1900 2150 5 8 1 1 0 0
pin13=14
T 1554 2050 3 8 1 0 0 0
P6
}
P 1800 2400 2100 2400 1
{
T 1900 2450 5 8 1 1 0 0
pin14=15
T 1570 2350 3 8 1 0 0 0
P7
}
B 300 0 1500 3900 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
