m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
!s110 1668696433
!i10b 1
!s100 V];ohB?bEo[nQX0<4ThB@3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
Iz2QLS3<b?5>N>@YUjgM3N3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor
w1668696403
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v
!i122 201
L0 2 93
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1668696433.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/alu.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vbuffer
Z6 !s110 1668691389
!i10b 1
!s100 JXcg<5d3`bgkC`9h:>b6Q2
R0
IC4EcB:I`5QKbajKSc]6[a1
R1
R2
w1668684671
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v
!i122 199
Z7 L0 2 24
R3
r1
!s85 0
31
Z8 !s108 1668691389.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v|
!i113 1
R4
R5
vcontrol_unit
!s110 1668697546
!i10b 1
!s100 VjD8IE?odNFUfT^c4N2]Y2
R0
Ii4^P7><jU<NO:@=Yd11Yj3
R1
R2
w1668697506
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v
!i122 203
L0 1 56
R3
r1
!s85 0
31
!s108 1668697546.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/control_unit.v|
!i113 1
R4
R5
vdata_stack_memory
Z9 !s110 1668691388
!i10b 1
!s100 4[edT>:i@5nDiAVJehS]?3
R0
Ijl77k7KAPP1h1i6blFa[52
R1
R2
w1668629454
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v
!i122 193
L0 1 29
R3
r1
!s85 0
31
Z10 !s108 1668691388.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/data_stack_memory.v|
!i113 1
R4
R5
vdecode_ciruit
!s110 1668696898
!i10b 1
!s100 <E]l;HU:bbM[W]jL<l4Fd3
R0
ISASB^dZIB[:V@e=M?4B]]0
R1
R2
w1668696887
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v
!i122 202
L0 2 33
R3
r1
!s85 0
31
!s108 1668696898.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/decode_ciruit.v|
!i113 1
R4
R5
vinstruction_memory
R9
!i10b 1
!s100 QonJQN2mWW9;5;@@[aeaL2
R0
IBi<0WQh]RN1aA^94RGlkI1
R1
R2
w1668684953
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v
!i122 191
L0 1 34
R3
r1
!s85 0
31
R10
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/instruction_memory.v|
!i113 1
R4
R5
vintegration
R6
!i10b 1
!s100 7P72PAmNa@nQIj6>=oQlf3
R0
IiaXhB`?INin@R12PJe8P00
R1
R2
w1668624755
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v
!i122 194
L0 1 69
R3
r1
!s85 0
31
R10
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_file.v|
!i113 1
R4
R5
vintegration_1
!s110 1668691785
!i10b 1
!s100 9bIFJ:dN0GGWIV?TWH4Kl1
R0
IFk_2KLJ@Dg7<5bo=T6>5a1
R1
R2
w1668691755
8D:\CUFE24\3rd year\first term\Computer Architecture\Five-stages-Pipeline-Processor\integration_phase_1.v
FD:\CUFE24\3rd year\first term\Computer Architecture\Five-stages-Pipeline-Processor\integration_phase_1.v
!i122 200
L0 1 177
R3
r1
!s85 0
31
!s108 1668691785.000000
!s107 D:\CUFE24\3rd year\first term\Computer Architecture\Five-stages-Pipeline-Processor\integration_phase_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:\CUFE24\3rd year\first term\Computer Architecture\Five-stages-Pipeline-Processor\integration_phase_1.v|
!i113 1
R4
R5
vmux_generic
R6
!i10b 1
!s100 2I25mW3Zze]h09EB7eX>92
R0
IG:ngXhD?n`cWHDi9gZ`W82
R1
R2
Z11 w1668619815
Z12 8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v
Z13 FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v
!i122 196
L0 2 10
R3
r1
!s85 0
31
R8
Z14 !s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v|
!i113 1
R4
R5
vmux_generic_2bit_selector
R6
!i10b 1
!s100 Ye4^S]QoeFk33]fd;U6jd2
R0
IKja[hK<hnKDz=B^[PGl4H0
R1
R2
R11
R12
R13
!i122 196
L0 14 10
R3
r1
!s85 0
31
R8
R14
R15
!i113 1
R4
R5
vread_file
R9
!i10b 1
!s100 h4j7<]eDSL8[SBS878mEN1
R0
IjDeWhkD4bBW839A][QXjm0
R1
R2
w1668610973
Z16 8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v
Z17 FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v
!i122 192
L0 1 22
R3
r1
!s85 0
31
R10
Z18 !s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v|
!i113 1
R4
R5
vreg_array
!s110 1668610856
!i10b 1
!s100 XFkC_19hC1;a:bVDR@iQF3
R0
IOjDnTNz3@hYez;=6X2gNT0
R1
R2
w1668609348
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v
!i122 50
R7
R3
r1
!s85 0
31
!s108 1668610856.000000
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/reg_file.v|
!i113 1
R4
R5
vsign_extend
R6
!i10b 1
!s100 9MKWS80mLSD;GMeNfnjX00
R0
IB5]?n0iPc_jJHYn>Yh2lN2
R1
R2
w1668618275
8D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v
FD:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v
!i122 197
L0 2 8
R3
r1
!s85 0
31
R8
!s107 D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/sign_extend.v|
!i113 1
R4
R5
vtb
!s110 1668589757
!i10b 1
!s100 ;B`MlJF:Yem0<g>84Mg293
R0
I@_@K>SOn;G?89zSS7o=EY2
R1
R2
w1668589752
R16
R17
!i122 23
L0 13 27
R3
r1
!s85 0
31
!s108 1668589757.000000
R18
R19
!i113 1
R4
R5
