Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Nano/Desktop/PipeLine/TestWR_isim_beh.exe -prj C:/Users/Nano/Desktop/PipeLine/TestWR_beh.prj work.TestWR work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/SignExtend.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/program-counter.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/muxPc.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/muxEX.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/InstructionMem.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/InstDecode.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/AluEX.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/addPc.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/StageWB.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/StageIF.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/StageID.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/StageEX.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/pipeline.v" into library work
Analyzing Verilog file "C:/Users/Nano/Desktop/PipeLine/TestWR.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/Nano/Desktop/PipeLine/pipeline.v" Line 64: Port immediate is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/Nano/Desktop/PipeLine/StageIF.v" Line 50: Size mismatch in connection of port <inMuxAddJmp>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 106140 KB
Fuse CPU Usage: 998 ms
Compiling module Pc
Compiling module addPc
Compiling module InstructionMem
Compiling module muxPc
Compiling module StageIF
Compiling module InstDecode
Compiling module SignExtend
Compiling module StageID
Compiling module MuxEX
Compiling module AluEX
Compiling module StageEX
Compiling module StageWB
Compiling module pipeline
Compiling module TestWR
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/Nano/Desktop/PipeLine/TestWR_isim_beh.exe
Fuse Memory Usage: 109708 KB
Fuse CPU Usage: 1231 ms
