Analysis & Synthesis report for top_module
Thu Jan 09 16:37:27 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_module|uart_tx:UART_TX|state
 11. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state
 12. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|state
 13. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|state
 14. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|cur_state
 15. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|state_rd
 16. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|state
 17. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|cur_state
 18. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|state_rd
 19. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|state
 20. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|cur_state
 21. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|state_rd
 22. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|state_rd
 23. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|initial_state
 24. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|cur_state
 25. State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state
 26. State Machine - |top_module|uart_rx:UART_RX|state
 27. User-Specified and Inferred Latches
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Registers Added for RAM Pass-Through Logic
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 35. Source assignments for PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 36. Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0|altsyncram_da91:auto_generated
 37. Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0|altsyncram_ea91:auto_generated
 38. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 39. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 40. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 41. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 42. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 43. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 44. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 45. Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 46. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 47. Parameter Settings for User Entity Instance: uart_rx:UART_RX
 48. Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR
 49. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT
 50. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1
 51. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:RAM1
 52. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1
 53. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX
 54. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM2
 55. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2
 56. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2
 57. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2
 58. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM3
 59. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3
 60. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3
 61. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3
 62. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM4
 63. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4
 64. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4
 65. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4
 66. Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA
 67. Parameter Settings for User Entity Instance: uart_tx:UART_TX
 68. Parameter Settings for Inferred Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0
 69. Parameter Settings for Inferred Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0
 70. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0
 71. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0
 72. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0
 73. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0
 74. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0
 75. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0
 76. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0
 77. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0
 78. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0
 79. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0
 80. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1
 81. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0
 82. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3
 83. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2
 84. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6
 85. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7
 86. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2
 87. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult3
 88. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult4
 89. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult5
 90. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult0
 91. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult1
 92. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3
 93. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2
 94. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1
 95. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0
 96. altsyncram Parameter Settings by Entity Instance
 97. lpm_mult Parameter Settings by Entity Instance
 98. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"
 99. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"
100. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"
101. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"
102. Post-Synthesis Netlist Statistics for Top Partition
103. Elapsed Time Per Partition
104. Analysis & Synthesis Messages
105. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 09 16:37:27 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,191                                       ;
;     Total combinational functions  ; 2,545                                       ;
;     Dedicated logic registers      ; 1,328                                       ;
; Total registers                    ; 1328                                        ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,736                                      ;
; Embedded Multiplier 9-bit elements ; 64                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; ../uart_tx.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/uart_tx.v                                                        ;         ;
; ../uart_rx.v                                             ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/uart_rx.v                                                        ;         ;
; ../TWIDLE_14_bit_STAGE4.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v                                           ;         ;
; ../TWIDLE_14_bit_STAGE3.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v                                           ;         ;
; ../TWIDLE_14_bit_STAGE2 .v                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v                                          ;         ;
; ../TWIDLE_14_bit_STAGE1.v                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE1.v                                           ;         ;
; ../top_module.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v                                                     ;         ;
; ../RAM2.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v                                                           ;         ;
; ../RAM.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v                                                            ;         ;
; ../RADIX.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v                                                          ;         ;
; ../PROCESS_O_DATA.v                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v                                                 ;         ;
; ../modify_RADIX.v                                        ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v                                                   ;         ;
; ../MODIFY_FFT.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v                                                     ;         ;
; ../INVERT_ADDR.v                                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v                                                    ;         ;
; ../CONTROL4.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v                                                       ;         ;
; ../CONTROL3.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v                                                       ;         ;
; ../CONTROL2.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v                                                       ;         ;
; ../CONTROL1.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v                                                       ;         ;
; /digital chipset design/pipeline_fft_dspa/config_fft.svh ; yes             ; Auto-Found Unspecified File                           ; /digital chipset design/pipeline_fft_dspa/config_fft.svh                                                     ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; aglobal191.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                        ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_80h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_80h1.tdf                                   ;         ;
; db/altsyncram_da91.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_da91.tdf                                   ;         ;
; db/top_module.ram0_twidle_14_bit_stage4_d770fc5d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_twidle_14_bit_stage4_d770fc5d.hdl.mif ;         ;
; db/altsyncram_ea91.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_ea91.tdf                                   ;         ;
; db/top_module.ram1_twidle_14_bit_stage4_d770fc5d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_twidle_14_bit_stage4_d770fc5d.hdl.mif ;         ;
; db/altsyncram_60h1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_60h1.tdf                                   ;         ;
; lpm_mult.tdf                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;         ;
; lpm_add_sub.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;         ;
; multcore.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                          ;         ;
; bypassff.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                          ;         ;
; altshift.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                          ;         ;
; db/mult_46t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_46t.tdf                                          ;         ;
; db/mult_66t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_66t.tdf                                          ;         ;
; db/mult_o9t.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_o9t.tdf                                          ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,191     ;
;                                             ;           ;
; Total combinational functions               ; 2545      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 298       ;
;     -- 3 input functions                    ; 1863      ;
;     -- <=2 input functions                  ; 384       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1532      ;
;     -- arithmetic mode                      ; 1013      ;
;                                             ;           ;
; Total registers                             ; 1328      ;
;     -- Dedicated logic registers            ; 1328      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 24        ;
; Total memory bits                           ; 52736     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 64        ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1548      ;
; Total fan-out                               ; 16015     ;
; Average fan-out                             ; 3.81      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_module                                  ; 2545 (1)            ; 1328 (0)                  ; 52736       ; 64           ; 0       ; 32        ; 24   ; 0            ; |top_module                                                                                                        ; top_module           ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                 ; 23 (23)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                ; INVERT_ADDR          ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                   ; 2216 (0)            ; 985 (0)                   ; 44544       ; 64           ; 0       ; 32        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                  ; MODIFY_FFT           ; work         ;
;       |CONTROL1:CONTROL1|                    ; 52 (52)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1                                                                ; CONTROL1             ; work         ;
;       |CONTROL2:CONTROL2|                    ; 53 (53)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2                                                                ; CONTROL2             ; work         ;
;       |CONTROL3:CONTROL3|                    ; 54 (54)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3                                                                ; CONTROL3             ; work         ;
;       |CONTROL4:CONTROL4|                    ; 53 (53)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4                                                                ; CONTROL4             ; work         ;
;       |RADIX:RADIX2|                         ; 324 (230)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2                                                                     ; RADIX                ; work         ;
;          |lpm_mult:Mult0|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0                                                      ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0|mult_66t:auto_generated                              ; mult_66t             ; work         ;
;          |lpm_mult:Mult1|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1                                                      ; lpm_mult             ; work         ;
;             |mult_46t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1|mult_46t:auto_generated                              ; mult_46t             ; work         ;
;          |lpm_mult:Mult2|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2                                                      ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2|mult_66t:auto_generated                              ; mult_66t             ; work         ;
;          |lpm_mult:Mult3|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3                                                      ; lpm_mult             ; work         ;
;             |mult_46t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3|mult_46t:auto_generated                              ; mult_46t             ; work         ;
;       |RADIX:RADIX3|                         ; 358 (264)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3                                                                     ; RADIX                ; work         ;
;          |lpm_mult:Mult0|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0                                                      ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0|mult_66t:auto_generated                              ; mult_66t             ; work         ;
;          |lpm_mult:Mult1|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1                                                      ; lpm_mult             ; work         ;
;             |mult_46t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1|mult_46t:auto_generated                              ; mult_46t             ; work         ;
;          |lpm_mult:Mult2|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2                                                      ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2|mult_66t:auto_generated                              ; mult_66t             ; work         ;
;          |lpm_mult:Mult3|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3                                                      ; lpm_mult             ; work         ;
;             |mult_46t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3|mult_46t:auto_generated                              ; mult_46t             ; work         ;
;       |RADIX:RADIX|                          ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX                                                                      ; RADIX                ; work         ;
;       |RAM2:RAM2|                            ; 148 (148)           ; 161 (161)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2                                                                        ; RAM2                 ; work         ;
;          |altsyncram:mem_Im_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0                                                ; altsyncram           ; work         ;
;             |altsyncram_80h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                 ; altsyncram_80h1      ; work         ;
;          |altsyncram:mem_Re_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0                                                ; altsyncram           ; work         ;
;             |altsyncram_80h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                 ; altsyncram_80h1      ; work         ;
;       |RAM2:RAM3|                            ; 216 (216)           ; 199 (199)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3                                                                        ; RAM2                 ; work         ;
;          |altsyncram:mem_Im_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0                                                ; altsyncram           ; work         ;
;             |altsyncram_60h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                 ; altsyncram_60h1      ; work         ;
;          |altsyncram:mem_Re_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0                                                ; altsyncram           ; work         ;
;             |altsyncram_60h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                 ; altsyncram_60h1      ; work         ;
;       |RAM2:RAM4|                            ; 218 (218)           ; 231 (231)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4                                                                        ; RAM2                 ; work         ;
;          |altsyncram:mem_Im_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0                                                ; altsyncram           ; work         ;
;             |altsyncram_60h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                 ; altsyncram_60h1      ; work         ;
;          |altsyncram:mem_Re_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0                                                ; altsyncram           ; work         ;
;             |altsyncram_60h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                 ; altsyncram_60h1      ; work         ;
;       |RAM:RAM1|                             ; 109 (109)           ; 158 (158)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1                                                                         ; RAM                  ; work         ;
;          |altsyncram:mem_Im_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0                                                 ; altsyncram           ; work         ;
;             |altsyncram_80h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                  ; altsyncram_80h1      ; work         ;
;          |altsyncram:mem_Re_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0                                                 ; altsyncram           ; work         ;
;             |altsyncram_80h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                  ; altsyncram_80h1      ; work         ;
;       |TWIDLE_14_bit_STAGE2:TWIDLE2|         ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2                                                     ; TWIDLE_14_bit_STAGE2 ; work         ;
;       |TWIDLE_14_bit_STAGE3:TWIDLE3|         ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3                                                     ; TWIDLE_14_bit_STAGE3 ; work         ;
;       |TWIDLE_14_bit_STAGE4:TWIDLE4|         ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4                                                     ; TWIDLE_14_bit_STAGE4 ; work         ;
;          |altsyncram:cos_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0                                ; altsyncram           ; work         ;
;             |altsyncram_ea91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0|altsyncram_ea91:auto_generated ; altsyncram_ea91      ; work         ;
;          |altsyncram:sin_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0                                ; altsyncram           ; work         ;
;             |altsyncram_da91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0|altsyncram_da91:auto_generated ; altsyncram_da91      ; work         ;
;       |modify_RADIX:RADIX4|                  ; 492 (304)           ; 0 (0)                     ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4                                                              ; modify_RADIX         ; work         ;
;          |lpm_mult:Mult0|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult0                                               ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult0|mult_66t:auto_generated                       ; mult_66t             ; work         ;
;          |lpm_mult:Mult1|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult1                                               ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult1|mult_66t:auto_generated                       ; mult_66t             ; work         ;
;          |lpm_mult:Mult2|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2                                               ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2|mult_66t:auto_generated                       ; mult_66t             ; work         ;
;          |lpm_mult:Mult3|                    ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult3                                               ; lpm_mult             ; work         ;
;             |mult_66t:auto_generated|        ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult3|mult_66t:auto_generated                       ; mult_66t             ; work         ;
;          |lpm_mult:Mult4|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult4                                               ; lpm_mult             ; work         ;
;             |mult_o9t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult4|mult_o9t:auto_generated                       ; mult_o9t             ; work         ;
;          |lpm_mult:Mult5|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult5                                               ; lpm_mult             ; work         ;
;             |mult_o9t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult5|mult_o9t:auto_generated                       ; mult_o9t             ; work         ;
;          |lpm_mult:Mult6|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6                                               ; lpm_mult             ; work         ;
;             |mult_o9t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6|mult_o9t:auto_generated                       ; mult_o9t             ; work         ;
;          |lpm_mult:Mult7|                    ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7                                               ; lpm_mult             ; work         ;
;             |mult_o9t:auto_generated|        ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7|mult_o9t:auto_generated                       ; mult_o9t             ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|           ; 184 (184)           ; 219 (219)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                          ; PROCESS_O_DATA       ; work         ;
;       |altsyncram:mem_Im_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0                                                  ; altsyncram           ; work         ;
;          |altsyncram_80h1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                   ; altsyncram_80h1      ; work         ;
;       |altsyncram:mem_Re_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0                                                  ; altsyncram           ; work         ;
;          |altsyncram_80h1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                   ; altsyncram_80h1      ; work         ;
;    |uart_rx:UART_RX|                         ; 73 (73)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_rx:UART_RX                                                                                        ; uart_rx              ; work         ;
;    |uart_tx:UART_TX|                         ; 48 (48)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_tx:UART_TX                                                                                        ; uart_tx              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                     ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0|altsyncram_ea91:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 128          ; 14           ; --           ; --           ; 1792 ; db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0|altsyncram_da91:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 128          ; 14           ; --           ; --           ; 1792 ; db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif ;
; PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                     ;
; PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                                     ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 32          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 64          ;
; Signed Embedded Multipliers           ; 16          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 16          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|uart_tx:UART_TX|state                                                          ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; state.s_done ; state.s_stop ; state.s_wr ; state.s_start2 ; state.s_start1 ; state.s_idle ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; state.s_idle   ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; state.s_start1 ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; state.s_start2 ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; state.s_wr     ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; state.s_stop   ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; state.s_done   ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state                                                                                                  ;
+---------------------+----------------+------------------+-----------------+----------------+----------------+---------------------+-----------------+----------------+
; Name                ; cur_state.DONE ; cur_state.INVERT ; cur_state.COUNT ; cur_state.READ ; cur_state.WAIT ; cur_state.TAKE_DATA ; cur_state.WRITE ; cur_state.IDLE ;
+---------------------+----------------+------------------+-----------------+----------------+----------------+---------------------+-----------------+----------------+
; cur_state.IDLE      ; 0              ; 0                ; 0               ; 0              ; 0              ; 0                   ; 0               ; 0              ;
; cur_state.WRITE     ; 0              ; 0                ; 0               ; 0              ; 0              ; 0                   ; 1               ; 1              ;
; cur_state.TAKE_DATA ; 0              ; 0                ; 0               ; 0              ; 0              ; 1                   ; 0               ; 1              ;
; cur_state.WAIT      ; 0              ; 0                ; 0               ; 0              ; 1              ; 0                   ; 0               ; 1              ;
; cur_state.READ      ; 0              ; 0                ; 0               ; 1              ; 0              ; 0                   ; 0               ; 1              ;
; cur_state.COUNT     ; 0              ; 0                ; 1               ; 0              ; 0              ; 0                   ; 0               ; 1              ;
; cur_state.INVERT    ; 0              ; 1                ; 0               ; 0              ; 0              ; 0                   ; 0               ; 1              ;
; cur_state.DONE      ; 1              ; 0                ; 0               ; 0              ; 0              ; 0                   ; 0               ; 1              ;
+---------------------+----------------+------------------+-----------------+----------------+----------------+---------------------+-----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|state ;
+--------------+--------------------------------------------------+
; Name         ; state.WRITE2                                     ;
+--------------+--------------------------------------------------+
; state.WRITE1 ; 0                                                ;
; state.WRITE2 ; 1                                                ;
+--------------+--------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|state ;
+--------------+------------------------------------------------------------+
; Name         ; state.WRITE2                                               ;
+--------------+------------------------------------------------------------+
; state.WRITE1 ; 0                                                          ;
; state.WRITE2 ; 1                                                          ;
+--------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|cur_state                     ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; Name                  ; cur_state.DONE_stage1 ; cur_state.READ1 ; cur_state.READ ; cur_state.IDLE ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; cur_state.IDLE        ; 0                     ; 0               ; 0              ; 0              ;
; cur_state.READ        ; 0                     ; 0               ; 1              ; 1              ;
; cur_state.READ1       ; 0                     ; 1               ; 0              ; 1              ;
; cur_state.DONE_stage1 ; 1                     ; 0               ; 0              ; 1              ;
+-----------------------+-----------------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|state_rd ;
+--------------------+-------------------------------------------------+
; Name               ; state_rd.SEC_OUT                                ;
+--------------------+-------------------------------------------------+
; state_rd.FIRST_OUT ; 0                                               ;
; state_rd.SEC_OUT   ; 1                                               ;
+--------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|state ;
+--------------+------------------------------------------------------------+
; Name         ; state.WRITE2                                               ;
+--------------+------------------------------------------------------------+
; state.WRITE1 ; 0                                                          ;
; state.WRITE2 ; 1                                                          ;
+--------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|cur_state                     ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; Name                  ; cur_state.DONE_stage1 ; cur_state.READ1 ; cur_state.READ ; cur_state.IDLE ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; cur_state.IDLE        ; 0                     ; 0               ; 0              ; 0              ;
; cur_state.READ        ; 0                     ; 0               ; 1              ; 1              ;
; cur_state.READ1       ; 0                     ; 1               ; 0              ; 1              ;
; cur_state.DONE_stage1 ; 1                     ; 0               ; 0              ; 1              ;
+-----------------------+-----------------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|state_rd ;
+--------------------+-------------------------------------------------+
; Name               ; state_rd.SEC_OUT                                ;
+--------------------+-------------------------------------------------+
; state_rd.FIRST_OUT ; 0                                               ;
; state_rd.SEC_OUT   ; 1                                               ;
+--------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|state ;
+--------------+------------------------------------------------------------+
; Name         ; state.WRITE2                                               ;
+--------------+------------------------------------------------------------+
; state.WRITE1 ; 0                                                          ;
; state.WRITE2 ; 1                                                          ;
+--------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|cur_state                     ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; Name                  ; cur_state.DONE_stage1 ; cur_state.READ1 ; cur_state.READ ; cur_state.IDLE ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; cur_state.IDLE        ; 0                     ; 0               ; 0              ; 0              ;
; cur_state.READ        ; 0                     ; 0               ; 1              ; 1              ;
; cur_state.READ1       ; 0                     ; 1               ; 0              ; 1              ;
; cur_state.DONE_stage1 ; 1                     ; 0               ; 0              ; 1              ;
+-----------------------+-----------------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|state_rd ;
+--------------------+-------------------------------------------------+
; Name               ; state_rd.SEC_OUT                                ;
+--------------------+-------------------------------------------------+
; state_rd.FIRST_OUT ; 0                                               ;
; state_rd.SEC_OUT   ; 1                                               ;
+--------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|state_rd ;
+--------------------+------------------------------------------------+
; Name               ; state_rd.SEC_OUT                               ;
+--------------------+------------------------------------------------+
; state_rd.FIRST_OUT ; 0                                              ;
; state_rd.SEC_OUT   ; 1                                              ;
+--------------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|initial_state                 ;
+----------------------------+--------------------+----------------------------+--------------------+
; Name                       ; initial_state.WAIT ; initial_state.WRITE_TO_MEM ; initial_state.IDLE ;
+----------------------------+--------------------+----------------------------+--------------------+
; initial_state.IDLE         ; 0                  ; 0                          ; 0                  ;
; initial_state.WRITE_TO_MEM ; 0                  ; 1                          ; 1                  ;
; initial_state.WAIT         ; 1                  ; 0                          ; 1                  ;
+----------------------------+--------------------+----------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|cur_state                     ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; Name                  ; cur_state.DONE_stage1 ; cur_state.READ1 ; cur_state.READ ; cur_state.IDLE ;
+-----------------------+-----------------------+-----------------+----------------+----------------+
; cur_state.IDLE        ; 0                     ; 0               ; 0              ; 0              ;
; cur_state.READ        ; 0                     ; 0               ; 1              ; 1              ;
; cur_state.READ1       ; 0                     ; 1               ; 0              ; 1              ;
; cur_state.DONE_stage1 ; 1                     ; 0               ; 0              ; 1              ;
+-----------------------+-----------------------+-----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state                            ;
+------------------+----------------+------------------+------------------+----------------+
; Name             ; cur_state.READ ; cur_state.WRITE2 ; cur_state.WRITE1 ; cur_state.IDLE ;
+------------------+----------------+------------------+------------------+----------------+
; cur_state.IDLE   ; 0              ; 0                ; 0                ; 0              ;
; cur_state.WRITE1 ; 0              ; 0                ; 1                ; 1              ;
; cur_state.WRITE2 ; 0              ; 1                ; 0                ; 1              ;
; cur_state.READ   ; 1              ; 0                ; 0                ; 1              ;
+------------------+----------------+------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_module|uart_rx:UART_RX|state                        ;
+---------------+--------------+------------+---------------+--------------+
; Name          ; state.s_done ; state.s_rd ; state.s_start ; state.s_idle ;
+---------------+--------------+------------+---------------+--------------+
; state.s_idle  ; 0            ; 0          ; 0             ; 0            ;
; state.s_start ; 0            ; 0          ; 1             ; 1            ;
; state.s_rd    ; 0            ; 1          ; 0             ; 1            ;
; state.s_done  ; 1            ; 0          ; 0             ; 1            ;
+---------------+--------------+------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+------------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                  ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------------+------------------------+
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[10]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[10]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[18]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[18]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[10]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[10]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[18]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[18]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[17]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[17]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[9]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[9]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[9]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[9]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[17]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[17]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[8]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[8]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[16]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[16]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[8]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[8]   ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[16]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[16]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[19]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[19]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[11]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[11]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[11]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[11]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[19]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[19]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[21]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[21]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[13]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[13]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[13]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[13]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[21]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[21]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[14]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[14]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[22]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[22]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[14]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[14]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[22]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[22]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[12]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[12]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[20]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[20]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[12]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[12]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[20]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[20]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[23]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[23]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[15]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[15]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o2[15]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Re_o1[15]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o2[23]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Im_o1[23]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[10]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[9]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[8]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[7]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[6]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[5]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[4]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[3]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[2]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[1]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[0]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[18]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[17]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[16]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[15]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[14]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[13]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[12]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[11]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[10]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[9]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[8]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[7]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[6]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[5]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[4]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[3]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[2]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[1]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o1[0]             ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[18]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[17]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[16]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[15]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[14]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o1[13]            ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o ; yes                    ;
; Number of user-specified and inferred latches = 640  ;                                      ;                        ;
+------------------------------------------------------+--------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                          ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|i[0]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|adr_ptr1_o[7]                      ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[0]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|adr_ptr1_o[6]                      ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[0]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|adr_ptr1_o[5]                      ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1|sin_data[0..13]         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1|cos_data[0..11]         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1|cos_data[12]            ; Stuck at VCC due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1|cos_data[13]            ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|en_rd_angle                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[0]                               ; Stuck at GND due to stuck port data_in                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0..7]                                    ; Stuck at GND due to stuck port data_in                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0..7]                                    ; Stuck at GND due to stuck port data_in                                      ;
; PROCESS_O_DATA:PROCESS_O_DATA|wr_ptr1[7]                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|wr_ptr1[6]                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|wr_ptr1[5]                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[0..3]                     ; Stuck at GND due to stuck port data_in                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o[0]                                            ; Stuck at GND due to stuck port data_in                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o[0..7]                                         ; Stuck at GND due to stuck port data_in                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o[1..7]                                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[0..3]                      ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[0]                            ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[0..7]                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[1..7]                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[0..7]                             ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[0..7]                             ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[0]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[0..7]                            ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[1..7]                            ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[1..3]                       ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[16..23]                       ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[15]                ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[16..23]                       ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[15]                ;
; INVERT_ADDR:INVERT_ADDR|Re_o[16..23]                                       ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o[15]                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o[16..23]                                       ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o[15]                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[16..23]                                  ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                           ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[16..23]                                  ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                           ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[0..5]                            ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[0..5]                            ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[0]                              ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[0..5]                           ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[1..5]                           ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[6]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[6]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[6]                              ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[6]                              ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[7]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[7]                               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[7]                              ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[7]                              ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[4]                        ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr2[2,3]                      ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[4]                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr2[2,3]                       ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[4]                          ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr2[4]                        ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr2[4]                         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[5,7,9]                 ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[5,7,9]                 ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[4,6,8,10]               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[4,6,8,10]               ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|sin_data[0..3,6,8,9,11] ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos_data[0..3]          ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|sin_data[0..11]         ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|cos_data[0..11,13]      ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|sin_data[4,5,7,10]      ; Merged with MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos_data[7,10,13]       ; Merged with MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos_data[5]  ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos_data[8,9,11]        ; Merged with MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos_data[6]  ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|sin_data[13]            ; Merged with MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|cur_state.DONE_stage1              ; Lost fanout                                                                 ;
; uart_tx:UART_TX|state~11                                                   ; Lost fanout                                                                 ;
; uart_tx:UART_TX|state~12                                                   ; Lost fanout                                                                 ;
; PROCESS_O_DATA:PROCESS_O_DATA|state~7                                      ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|state~7                            ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|cur_state~7                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|cur_state~8                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|cur_state~9                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|state_rd~7                                 ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|state~7                            ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|cur_state~7                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|cur_state~8                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|cur_state~9                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|state_rd~7                                 ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|state~7                            ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|cur_state~7                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|cur_state~8                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|cur_state~9                        ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|state_rd~7                                 ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|state_rd~7                                  ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|initial_state~10                   ; Lost fanout                                                                 ;
; uart_rx:UART_RX|state~11                                                   ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|rd_ptr[7]                          ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|cur_state.READ1         ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|rd_ptr[6]                          ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|cur_state.READ1         ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|rd_ptr[5]                          ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|cur_state.READ1         ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|en_rd                              ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|cur_state.IDLE          ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[0]                          ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|cur_state.READ1         ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[17]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~1                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[18]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~2                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[19]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~3                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[20]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~4                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[21]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~5                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[22]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~6                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[23]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~7                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[17]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~1                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[18]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~2                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[19]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~3                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[20]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~4                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[21]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~5                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[22]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~6                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[23]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~7                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[24]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~8                                   ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[24]                    ; Stuck at GND due to stuck port data_in                                      ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~8                                   ; Stuck at GND due to stuck port data_in                                      ;
; PROCESS_O_DATA:PROCESS_O_DATA|state.WRITE2                                 ; Merged with PROCESS_O_DATA:PROCESS_O_DATA|en_wr                             ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|state.WRITE2                       ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|en_wr                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|state.WRITE2                       ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|en_wr                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|state.WRITE2                       ; Merged with MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|en_wr                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[2..7]                            ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[3..7]                            ; Lost fanout                                                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[4..7]                            ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 360                                    ;                                                                             ;
+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[3]             ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[3],                               ;
;                                                                 ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[3],                                ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[2],                                ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[1],                                ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[4],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[4],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[5],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[4],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[5],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[4],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[6],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[6],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[7],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[7],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[7],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[7],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr2[3],                              ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr2[2],                              ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr2[3],                               ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr2[2],                               ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr2[4],                              ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr2[4]                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[7]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[7], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[7], ;
;                                                                 ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[0],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[1],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[2],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[3],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[4],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[5],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[6],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[7],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[7],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[4],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[3],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[2],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[1],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o1_temp[0]                                      ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[0], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[0], ;
;                                                                 ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[0],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[1],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[2],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[3],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[4],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[5],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[6],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[7],                                      ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[0],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[7],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[4],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[3],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[2],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o1_temp[1]                                      ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1|sin_data[0]  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|en_rd_angle,                              ;
;                                                                 ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[0],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[1],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[2],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[3],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[0],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[1],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[2],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[3],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[0],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[3],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[2],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[1],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o1_temp[0],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[3],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[2],                                    ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o1_temp[1]                                     ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|sin_data[11] ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[20],                          ;
;                                                                 ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~4,                                         ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[21],                          ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~5,                                         ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[22],                          ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re~6,                                         ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[20],                          ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~4,                                         ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[21],                          ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~5,                                         ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[22],                          ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im~6                                          ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[7]                    ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[4],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[3],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|i[2]                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[7]                    ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[4],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|i[3]                                      ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[0]                    ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[4],                              ;
;                                                                 ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[4],                               ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|rd_ptr[4]                                 ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[7]                    ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[6],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[5],                                     ;
;                                                                 ;                           ; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|i[4]                                      ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[6]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[6], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[6]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[5]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[5], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[5]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[4]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[4], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[4]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[3]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[3], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[3]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[2]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[2], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[2]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[1]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[1], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[1]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[0], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Re_o[0]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[7]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[7], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[7]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[6]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[6], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[6]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[5]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[5], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[5]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[4]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[4], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[4]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[3]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[3], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[3]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[2]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[2], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[2]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[1]                            ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[1], MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|Im_o[1]  ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|adr_ptr1_o[7]           ; Stuck at GND              ; PROCESS_O_DATA:PROCESS_O_DATA|wr_ptr1[7]                                          ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|adr_ptr1_o[6]           ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|wr_ptr1[6]                                ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|adr_ptr1_o[5]           ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|wr_ptr1[5]                                ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[2]             ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[2]                                ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[1]             ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[1]                                ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1|adr_ptr1[0]             ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|wr_ptr1[0]                                ;
;                                                                 ; due to stuck port data_in ;                                                                                   ;
+-----------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1328  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 185   ;
; Number of registers using Asynchronous Clear ; 422   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 731   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                             ;
+---------------------------------------------------------+----------------------------------------------+
; Register Name                                           ; RAM Name                                     ;
+---------------------------------------------------------+----------------------------------------------+
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[0]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[1]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[2]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[3]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[4]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[5]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[6]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[7]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[8]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[9]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[10]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[11]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[12]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[13]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[14]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[15]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[16]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[17]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[18]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[19]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[20]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[21]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[22]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[23]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[24]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[25]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[26]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[27]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[28]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[29]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[30]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[31]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0_bypass[32]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[0]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[1]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[2]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[3]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[4]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[5]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[6]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[7]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[8]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[9]    ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[10]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[11]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[12]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[13]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[14]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[15]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[16]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[17]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[18]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[19]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[20]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[21]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[22]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[23]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[24]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[25]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[26]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[27]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[28]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[29]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[30]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[31]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0_bypass[32]   ; PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0   ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[33] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[34] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[35] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[36] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[37] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[38] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[39] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0_bypass[40] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[33] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[34] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[35] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[36] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[37] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[38] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[39] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0_bypass[40] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[33] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[34] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[35] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[36] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[37] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[38] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[39] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0_bypass[40] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[33] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[34] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[35] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[36] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[37] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[38] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[39] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0_bypass[40] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[0]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[1]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[2]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[3]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[4]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[5]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[6]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[7]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[8]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[9]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[10]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[11]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[12]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[13]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[14]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[15]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[16]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[17]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[18]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[19]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[20]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[21]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[22]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[23]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[24]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[25]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[26]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[27]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[28]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[29]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[30]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[31]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0_bypass[32]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[0]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[1]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[2]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[3]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[4]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[5]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[6]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[7]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[8]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[9]   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[10]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[11]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[12]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[13]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[14]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[15]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[16]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[17]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[18]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[19]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[20]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[21]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[22]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[23]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[24]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[25]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[26]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[27]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[28]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[29]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[30]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[31]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0_bypass[32]  ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0  ;
+---------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                             ;
+--------------------------------------------------------------------+--------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                 ; Type ;
+--------------------------------------------------------------------+--------------------------------------------------------------+------+
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|sin_data[0..13] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|sin_rtl_0 ; RAM  ;
; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|cos_data[0..13] ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|cos_rtl_0 ; RAM  ;
+--------------------------------------------------------------------+--------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_out[0]               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|rd_ptr_angle[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|rd_ptr_angle[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|count_temp      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_im_i[17]             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_re_i[16]             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Im_o_temp[0]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|Re_o_temp[8]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|Re_o_temp[9]            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|Im_o_temp[15]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Im_o_temp[15]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|Re_o_temp[9]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Im_o_temp[16]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|Re_o_temp[8]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4|state           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|state_rd                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3|state           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|state_rd                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2|state           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|state_rd                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|state_rd                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0|altsyncram_da91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0|altsyncram_ea91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                    ;
; N              ; 256   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bit_width      ; 8     ; Signed Integer                      ;
; t_1_bit        ; 1001  ; Unsigned Binary                     ;
; t_half_1_bit   ; 0100  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bit_width      ; 24    ; Signed Integer                              ;
; N              ; 256   ; Signed Integer                              ;
; SIZE           ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; bit_width      ; 24    ; Signed Integer                            ;
; N              ; 256   ; Signed Integer                            ;
; SIZE           ; 8     ; Signed Integer                            ;
; bit_width_tw   ; 14    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                              ;
; N              ; 256   ; Signed Integer                                              ;
; SIZE           ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:RAM1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                     ;
; N              ; 256   ; Signed Integer                                     ;
; SIZE           ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                         ;
; SIZE           ; 8     ; Signed Integer                                                         ;
; bit_width_tw   ; 14    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX ;
+---------------------+-------+--------------------------------------------------+
; Parameter Name      ; Value ; Type                                             ;
+---------------------+-------+--------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                   ;
; bit_width_tw_factor ; 14    ; Signed Integer                                   ;
+---------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                      ;
; N              ; 256   ; Signed Integer                                      ;
; SIZE           ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                              ;
; N              ; 256   ; Signed Integer                                              ;
; SIZE           ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                         ;
; SIZE           ; 8     ; Signed Integer                                                         ;
; bit_width_tw   ; 14    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2 ;
+---------------------+-------+---------------------------------------------------+
; Parameter Name      ; Value ; Type                                              ;
+---------------------+-------+---------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                    ;
; bit_width_tw_factor ; 14    ; Signed Integer                                    ;
+---------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                      ;
; N              ; 256   ; Signed Integer                                      ;
; SIZE           ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                         ;
; SIZE           ; 8     ; Signed Integer                                                         ;
; bit_width_tw   ; 14    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3 ;
+---------------------+-------+---------------------------------------------------+
; Parameter Name      ; Value ; Type                                              ;
+---------------------+-------+---------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                    ;
; bit_width_tw_factor ; 14    ; Signed Integer                                    ;
+---------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                              ;
; N              ; 256   ; Signed Integer                                              ;
; SIZE           ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                      ;
; N              ; 256   ; Signed Integer                                      ;
; SIZE           ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                         ;
; SIZE           ; 8     ; Signed Integer                                                         ;
; bit_width_tw   ; 14    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4 ;
+---------------------+-------+----------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                     ;
+---------------------+-------+----------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                           ;
; bit_width_tw_factor ; 14    ; Signed Integer                                           ;
+---------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                              ;
; N              ; 256   ; Signed Integer                                              ;
; SIZE           ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                    ;
; N              ; 256   ; Signed Integer                                    ;
; SIZE           ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; t_1_bit        ; 9     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0 ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                    ; Type                     ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                  ;
; WIDTH_A                            ; 14                                                       ; Untyped                  ;
; WIDTHAD_A                          ; 7                                                        ; Untyped                  ;
; NUMWORDS_A                         ; 128                                                      ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WIDTH_B                            ; 1                                                        ; Untyped                  ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                  ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; INIT_FILE                          ; db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_da91                                          ; Untyped                  ;
+------------------------------------+----------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0 ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                    ; Type                     ;
+------------------------------------+----------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped                  ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped                  ;
; WIDTH_A                            ; 14                                                       ; Untyped                  ;
; WIDTHAD_A                          ; 7                                                        ; Untyped                  ;
; NUMWORDS_A                         ; 128                                                      ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped                  ;
; WIDTH_B                            ; 1                                                        ; Untyped                  ;
; WIDTHAD_B                          ; 1                                                        ; Untyped                  ;
; NUMWORDS_B                         ; 1                                                        ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                        ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped                  ;
; INIT_FILE                          ; db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ea91                                          ; Untyped                  ;
+------------------------------------+----------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 24                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 24                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 24                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 24                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 16                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 16                   ; Untyped                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 16                   ; Untyped                                      ;
; WIDTHAD_B                          ; 8                    ; Untyped                                      ;
; NUMWORDS_B                         ; 256                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 13           ; Untyped                            ;
; LPM_WIDTHP                                     ; 37           ; Untyped                            ;
; LPM_WIDTHR                                     ; 37           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 14           ; Untyped                            ;
; LPM_WIDTHP                                     ; 38           ; Untyped                            ;
; LPM_WIDTHR                                     ; 38           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 13           ; Untyped                            ;
; LPM_WIDTHP                                     ; 37           ; Untyped                            ;
; LPM_WIDTHR                                     ; 37           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 14           ; Untyped                            ;
; LPM_WIDTHP                                     ; 38           ; Untyped                            ;
; LPM_WIDTHR                                     ; 38           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 13           ; Untyped                            ;
; LPM_WIDTHP                                     ; 37           ; Untyped                            ;
; LPM_WIDTHR                                     ; 37           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 14           ; Untyped                            ;
; LPM_WIDTHP                                     ; 38           ; Untyped                            ;
; LPM_WIDTHR                                     ; 38           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 13           ; Untyped                            ;
; LPM_WIDTHP                                     ; 37           ; Untyped                            ;
; LPM_WIDTHR                                     ; 37           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 24           ; Untyped                            ;
; LPM_WIDTHB                                     ; 14           ; Untyped                            ;
; LPM_WIDTHP                                     ; 38           ; Untyped                            ;
; LPM_WIDTHR                                     ; 38           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                      ;
; Entity Instance                           ; PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Re_rtl_0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 14                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 14                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 24                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Re_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 24                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Re_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 24                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|altsyncram:mem_Im_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 24                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 24                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Re_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Re_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                               ;
;     -- WIDTH_A                            ; 16                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 16                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 16                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult3        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult2        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult1        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 24                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                       ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4" ;
+-------------------+-------+----------+--------------------------------+
; Port              ; Type  ; Severity ; Details                        ;
+-------------------+-------+----------+--------------------------------+
; sin_data2[13..12] ; Input ; Info     ; Stuck at VCC                   ;
; sin_data2[10..9]  ; Input ; Info     ; Stuck at VCC                   ;
; sin_data2[4..3]   ; Input ; Info     ; Stuck at VCC                   ;
; sin_data2[6..5]   ; Input ; Info     ; Stuck at GND                   ;
; sin_data2[2..0]   ; Input ; Info     ; Stuck at GND                   ;
; sin_data2[11]     ; Input ; Info     ; Stuck at GND                   ;
; sin_data2[8]      ; Input ; Info     ; Stuck at GND                   ;
; sin_data2[7]      ; Input ; Info     ; Stuck at VCC                   ;
; cos_data2[13..12] ; Input ; Info     ; Stuck at VCC                   ;
; cos_data2[9..8]   ; Input ; Info     ; Stuck at VCC                   ;
; cos_data2[3..1]   ; Input ; Info     ; Stuck at VCC                   ;
; cos_data2[11..10] ; Input ; Info     ; Stuck at GND                   ;
; cos_data2[7..4]   ; Input ; Info     ; Stuck at GND                   ;
; cos_data2[0]      ; Input ; Info     ; Stuck at GND                   ;
+-------------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3" ;
+--------+--------+----------+----------------------------------------+
; Port   ; Type   ; Severity ; Details                                ;
+--------+--------+----------+----------------------------------------+
; done_o ; Output ; Info     ; Explicitly unconnected                 ;
+--------+--------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2" ;
+--------+--------+----------+----------------------------------------+
; Port   ; Type   ; Severity ; Details                                ;
+--------+--------+----------+----------------------------------------+
; done_o ; Output ; Info     ; Explicitly unconnected                 ;
+--------+--------+----------+----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1" ;
+--------------+--------+----------+----------------------------------+
; Port         ; Type   ; Severity ; Details                          ;
+--------------+--------+----------+----------------------------------+
; rd_ptr_angle ; Output ; Info     ; Explicitly unconnected           ;
; done_o       ; Output ; Info     ; Explicitly unconnected           ;
+--------------+--------+----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 1328                        ;
;     CLR               ; 256                         ;
;     CLR SCLR          ; 33                          ;
;     CLR SLD           ; 9                           ;
;     ENA               ; 431                         ;
;     ENA CLR           ; 124                         ;
;     ENA SLD           ; 176                         ;
;     SCLR              ; 18                          ;
;     plain             ; 281                         ;
; cycloneiii_lcell_comb ; 2545                        ;
;     arith             ; 1013                        ;
;         2 data inputs ; 223                         ;
;         3 data inputs ; 790                         ;
;     normal            ; 1532                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 1073                        ;
;         4 data inputs ; 298                         ;
; cycloneiii_mac_mult   ; 32                          ;
; cycloneiii_mac_out    ; 32                          ;
; cycloneiii_ram_block  ; 220                         ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jan 09 16:37:15 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Digital chipset design/Pipeline_FFT_DSPA/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Digital chipset design/Pipeline_FFT_DSPA/uart_rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage4.v
    Info (12023): Found entity 1: TWIDLE_14_bit_STAGE4 File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage3.v
    Info (12023): Found entity 1: TWIDLE_14_bit_STAGE3 File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage2 .v
    Info (12023): Found entity 1: TWIDLE_14_bit_STAGE2 File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage1.v
    Info (12023): Found entity 1: TWIDLE_14_bit_STAGE1 File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/top_module.v
    Info (12023): Found entity 1: top_module File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/seg7_data2.v
    Info (12023): Found entity 1: seg7_data2 File: D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data2.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/seg7_data.v
    Info (12023): Found entity 1: seg7_data File: D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/ram2.v
    Info (12023): Found entity 1: RAM2 File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/ram.v
    Info (12023): Found entity 1: RAM File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/radix.v
    Info (12023): Found entity 1: RADIX File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/process_o_data.v
    Info (12023): Found entity 1: PROCESS_O_DATA File: D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/modify_radix.v
    Info (12023): Found entity 1: modify_RADIX File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/modify_fft.v
    Info (12023): Found entity 1: MODIFY_FFT File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/invert_addr.v
    Info (12023): Found entity 1: INVERT_ADDR File: D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control4.v
    Info (12023): Found entity 1: CONTROL4 File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control3.v
    Info (12023): Found entity 1: CONTROL3 File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control2.v
    Info (12023): Found entity 1: CONTROL2 File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control1.v
    Info (12023): Found entity 1: CONTROL1 File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Warning (10034): Output port "dig" at top_module.v(31) has no driver File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 31
Warning (10034): Output port "led" at top_module.v(32) has no driver File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 32
Warning (10034): Output port "seg" at top_module.v(34) has no driver File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 83
Info (12128): Elaborating entity "INVERT_ADDR" for hierarchy "INVERT_ADDR:INVERT_ADDR" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 95
Warning (10230): Verilog HDL assignment warning at INVERT_ADDR.v(120): truncated value with size 26 to match size of target (24) File: D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v Line: 120
Warning (10230): Verilog HDL assignment warning at INVERT_ADDR.v(127): truncated value with size 26 to match size of target (24) File: D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v Line: 127
Info (12128): Elaborating entity "MODIFY_FFT" for hierarchy "MODIFY_FFT:MODIFY_FFT" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 117
Info (12128): Elaborating entity "CONTROL1" for hierarchy "MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 287
Warning (10230): Verilog HDL assignment warning at CONTROL1.v(141): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v Line: 141
Warning (10230): Verilog HDL assignment warning at CONTROL1.v(142): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v Line: 142
Warning (10230): Verilog HDL assignment warning at CONTROL1.v(206): truncated value with size 32 to match size of target (7) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v Line: 206
Info (12128): Elaborating entity "RAM" for hierarchy "MODIFY_FFT:MODIFY_FFT|RAM:RAM1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 308
Warning (10240): Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[0]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[1]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[2]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[3]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[4]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[5]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[6]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[7]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[8]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[9]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[10]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[11]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[12]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[13]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[14]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[15]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[16]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[17]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[18]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[19]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[20]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[21]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[22]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o1[23]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[0]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[1]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[2]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[3]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[4]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[5]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[6]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[7]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[8]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[9]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[10]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[11]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[12]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[13]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[14]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[15]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[16]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[17]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[18]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[19]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[20]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[21]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[22]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o1[23]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[0]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[1]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[2]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[3]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[4]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[5]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[6]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[7]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[8]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[9]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[10]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[11]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[12]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[13]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[14]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[15]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[16]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[17]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[18]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[19]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[20]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[21]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[22]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Im_o2[23]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[0]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[1]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[2]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[3]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[4]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[5]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[6]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[7]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[8]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[9]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[10]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[11]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[12]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[13]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[14]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[15]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[16]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[17]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[18]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[19]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[20]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[21]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[22]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (10041): Inferred latch for "Re_o2[23]" at RAM.v(63) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v Line: 63
Info (12128): Elaborating entity "TWIDLE_14_bit_STAGE1" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE1:TWIDLE1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 315
Info (12128): Elaborating entity "RADIX" for hierarchy "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 334
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_temp3", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_temp3", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 27
Info (10041): Inferred latch for "Im_o2[0]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[1]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[2]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[3]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[4]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[5]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[6]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[7]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[8]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[9]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[10]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[11]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[12]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[13]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[14]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[15]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[16]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[17]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[18]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[19]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[20]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[21]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[22]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o2[23]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[0]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[1]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[2]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[3]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[4]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[5]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[6]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[7]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[8]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[9]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[10]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[11]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[12]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[13]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[14]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[15]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[16]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[17]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[18]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[19]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[20]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[21]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[22]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o2[23]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[0]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[1]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[2]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[3]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[4]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[5]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[6]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[7]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[8]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[9]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[10]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[11]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[12]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[13]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[14]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[15]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[16]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[17]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[18]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[19]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[20]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[21]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[22]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Im_o1[23]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[0]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[1]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[2]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[3]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[4]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[5]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[6]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[7]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[8]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[9]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[10]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[11]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[12]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[13]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[14]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[15]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[16]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[17]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[18]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[19]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[20]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[21]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[22]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (10041): Inferred latch for "Re_o1[23]" at RADIX.v(28) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Info (12128): Elaborating entity "RAM2" for hierarchy "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 358
Warning (10240): Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[0]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[1]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[2]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[3]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[4]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[5]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[6]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[7]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[8]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[9]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[10]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[11]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[12]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[13]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[14]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[15]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[16]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[17]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[18]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[19]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[20]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[21]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[22]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o1[23]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[0]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[1]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[2]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[3]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[4]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[5]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[6]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[7]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[8]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[9]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[10]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[11]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[12]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[13]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[14]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[15]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[16]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[17]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[18]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[19]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[20]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[21]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[22]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o1[23]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[0]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[1]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[2]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[3]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[4]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[5]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[6]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[7]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[8]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[9]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[10]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[11]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[12]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[13]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[14]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[15]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[16]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[17]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[18]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[19]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[20]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[21]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[22]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Im_o2[23]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[0]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[1]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[2]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[3]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[4]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[5]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[6]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[7]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[8]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[9]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[10]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[11]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[12]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[13]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[14]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[15]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[16]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[17]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[18]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[19]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[20]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[21]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[22]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (10041): Inferred latch for "Re_o2[23]" at RAM2.v(93) File: D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v Line: 93
Info (12128): Elaborating entity "CONTROL2" for hierarchy "MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 383
Warning (10230): Verilog HDL assignment warning at CONTROL2.v(122): truncated value with size 32 to match size of target (5) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v Line: 122
Warning (10230): Verilog HDL assignment warning at CONTROL2.v(131): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v Line: 131
Warning (10230): Verilog HDL assignment warning at CONTROL2.v(132): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v Line: 132
Info (12128): Elaborating entity "TWIDLE_14_bit_STAGE2" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 394
Warning (10030): Net "cos.data_a" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 11
Warning (10030): Net "cos.waddr_a" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 11
Warning (10030): Net "sin.data_a" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 12
Warning (10030): Net "sin.waddr_a" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 12
Warning (10030): Net "cos.we_a" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 11
Warning (10030): Net "sin.we_a" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 12
Info (12128): Elaborating entity "TWIDLE_14_bit_STAGE3" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 447
Warning (10030): Net "cos.data_a" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 11
Warning (10030): Net "cos.waddr_a" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 11
Warning (10030): Net "sin.data_a" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 12
Warning (10030): Net "sin.waddr_a" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 12
Warning (10030): Net "cos.we_a" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 11
Warning (10030): Net "sin.we_a" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 12
Info (12128): Elaborating entity "CONTROL3" for hierarchy "MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 491
Warning (10230): Verilog HDL assignment warning at CONTROL3.v(119): truncated value with size 32 to match size of target (6) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v Line: 119
Warning (10230): Verilog HDL assignment warning at CONTROL3.v(128): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v Line: 128
Warning (10230): Verilog HDL assignment warning at CONTROL3.v(129): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v Line: 129
Info (12128): Elaborating entity "TWIDLE_14_bit_STAGE4" for hierarchy "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 526
Warning (10030): Net "cos.data_a" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 11
Warning (10030): Net "cos.waddr_a" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 11
Warning (10030): Net "sin.data_a" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 12
Warning (10030): Net "sin.waddr_a" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 12
Warning (10030): Net "cos.we_a" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 11
Warning (10030): Net "sin.we_a" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v Line: 12
Info (12128): Elaborating entity "modify_RADIX" for hierarchy "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 549
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Re_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Im_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Re_temp3", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Im_temp3", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Re_temp2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Im_temp2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 30
Info (10041): Inferred latch for "Im_o2[0]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[1]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[2]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[3]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[4]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[5]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[6]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[7]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[8]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[9]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[10]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[11]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[12]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[13]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[14]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[15]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[16]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[17]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[18]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[19]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[20]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[21]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[22]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o2[23]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[0]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[1]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[2]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[3]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[4]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[5]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[6]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[7]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[8]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[9]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[10]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[11]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[12]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[13]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[14]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[15]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[16]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[17]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[18]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[19]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[20]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[21]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[22]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o2[23]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[0]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[1]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[2]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[3]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[4]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[5]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[6]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[7]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[8]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[9]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[10]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[11]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[12]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[13]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[14]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[15]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[16]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[17]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[18]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[19]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[20]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[21]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[22]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Im_o1[23]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[0]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[1]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[2]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[3]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[4]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[5]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[6]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[7]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[8]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[9]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[10]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[11]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[12]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[13]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[14]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[15]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[16]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[17]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[18]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[19]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[20]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[21]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[22]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (10041): Inferred latch for "Re_o1[23]" at modify_RADIX.v(31) File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 31
Info (12128): Elaborating entity "CONTROL4" for hierarchy "MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4" File: D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v Line: 573
Warning (10230): Verilog HDL assignment warning at CONTROL4.v(122): truncated value with size 32 to match size of target (7) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v Line: 122
Warning (10230): Verilog HDL assignment warning at CONTROL4.v(131): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v Line: 131
Warning (10230): Verilog HDL assignment warning at CONTROL4.v(132): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v Line: 132
Info (12128): Elaborating entity "PROCESS_O_DATA" for hierarchy "PROCESS_O_DATA:PROCESS_O_DATA" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 137
Warning (10230): Verilog HDL assignment warning at PROCESS_O_DATA.v(192): truncated value with size 32 to match size of target (9) File: D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v Line: 192
Warning (10230): Verilog HDL assignment warning at PROCESS_O_DATA.v(201): truncated value with size 9 to match size of target (8) File: D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v Line: 201
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 151
Warning (276020): Inferred RAM node "PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 12
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v Line: 11
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 12
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PROCESS_O_DATA:PROCESS_O_DATA|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PROCESS_O_DATA:PROCESS_O_DATA|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|sin_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|cos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|RAM:RAM1|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 16 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Mult1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Mult0" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Mult3" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Mult2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult6" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 39
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult7" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 39
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult3" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult4" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 38
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult5" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 38
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult0" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|Mult1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|Mult3" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|Mult2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|Mult1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|Mult0" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
Info (12130): Elaborated megafunction instantiation "PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "PROCESS_O_DATA:PROCESS_O_DATA|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf
    Info (12023): Found entity 1: altsyncram_80h1 File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_80h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:sin_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_da91.tdf
    Info (12023): Found entity 1: altsyncram_da91 File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_da91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4|altsyncram:cos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ea91.tdf
    Info (12023): Found entity 1: altsyncram_ea91 File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_ea91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60h1.tdf
    Info (12023): Found entity 1: altsyncram_60h1 File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_60h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RAM:RAM1|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult1" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|lpm_mult:Mult0" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_66t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 39
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult6" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 39
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf
    Info (12023): Found entity 1: mult_o9t File: D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_o9t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 39
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult7" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 39
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 33
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v Line: 33
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX3|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 968 buffer(s)
    Info (13019): Ignored 968 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Im_o1[0]" merged with LATCH primitive "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Im_o2[0]" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
    Info (13026): Duplicate LATCH primitive "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Re_o1[0]" merged with LATCH primitive "MODIFY_FFT:MODIFY_FFT|RADIX:RADIX2|Re_o2[0]" File: D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dig[0]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 31
    Warning (13410): Pin "dig[1]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 31
    Warning (13410): Pin "dig[2]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 31
    Warning (13410): Pin "dig[3]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 31
    Warning (13410): Pin "led[0]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 32
    Warning (13410): Pin "led[1]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 32
    Warning (13410): Pin "led[2]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 32
    Warning (13410): Pin "led[3]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 32
    Warning (13410): Pin "seg[0]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[1]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[2]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[3]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[4]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[5]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[6]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
    Warning (13410): Pin "seg[7]" is stuck at GND File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[0]" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 27
    Warning (15610): No output dependent on input pin "key[1]" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 27
    Warning (15610): No output dependent on input pin "key[2]" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 27
    Warning (15610): No output dependent on input pin "key[3]" File: D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v Line: 27
Info (21057): Implemented 3725 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 3417 logic cells
    Info (21064): Implemented 220 RAM segments
    Info (21062): Implemented 64 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Thu Jan 09 16:37:27 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.map.smsg.


