

Implementation tool: Xilinx Vivado v.2018.2
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Wed Feb 17 19:20:37 CST 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          60776
FF:           49540
DSP:           2996
BRAM:           121
SRL:           7552
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.952
Timing met
