<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2292</identifier><datestamp>2011-12-15T09:11:47Z</datestamp><dc:title>Extensive reliability analysis of Tungsten dot NC devices embedded in HfAlO high-k dielectric under NAND (FN/FN) operation</dc:title><dc:creator>SINGH, PK</dc:creator><dc:creator>NAINANI, A</dc:creator><dc:subject>metal nanocrystal memories</dc:subject><dc:subject>fabrication</dc:subject><dc:description>In this work we present an extensive reliability and performance evaluation of Tungsten dot Nanocrystal (NC) devices under NAND mode of operation. Improvement in performance and reliability was observed with scaling W and L. The use of better high-k processing is proposed to improve the reliability. We also propose a numerical simulation model for NC memory devices using transient capacitive charging model. The approach is very generic and computationally less extensive than the previous works.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-26T03:47:26Z</dc:date><dc:date>2011-12-15T09:11:47Z</dc:date><dc:date>2011-10-26T03:47:26Z</dc:date><dc:date>2011-12-15T09:11:47Z</dc:date><dc:date>2007</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL &amp; FAILURE ANALYSIS OF INTEGRATED CIRCUITS,197-201</dc:identifier><dc:identifier>978-1-4244-1014-9</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15900</dc:identifier><dc:identifier>http://hdl.handle.net/100/2292</dc:identifier><dc:source>14th International Symposium on the Physical and Failure Analysis of Integrated Circuits,Bangalore, INDIA,JUL 11-13, 2007</dc:source><dc:language>English</dc:language></oai_dc:dc>