// Seed: 383660692
module module_0;
  parameter id_1 = 1;
  union packed {
    logic id_2  = 1 & 1 == 1'b0;
    logic id_3;
  } id_4;
  reg id_5;
  wire id_6, id_7;
  always begin : LABEL_0
    id_5 <= 1;
    if (1) id_4 <= 1;
  end
  assign id_5 = -1 + -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout logic [7:0] id_1;
  parameter id_6 = -1;
  assign id_3 = id_6;
  module_0 modCall_1 ();
  assign id_4 = id_1;
  assign id_1[1] = id_1;
  parameter id_7 = id_6;
  logic id_8;
  ;
endmodule
