
PJ_TSLL_JoyCon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f44  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080060e4  080060e4  000070e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006170  08006170  00008084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006170  08006170  00007170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006178  08006178  00008084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006178  08006178  00007178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800617c  0800617c  0000717c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08006180  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  20000084  08006204  00008084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000047c  08006204  0000847c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb86  00000000  00000000  000080b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a2a  00000000  00000000  00017c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  0001a668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac3  00000000  00000000  0001b470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b8a  00000000  00000000  0001bf33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011895  00000000  00000000  00034abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009be1f  00000000  00000000  00046352  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2171  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ff0  00000000  00000000  000e21b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000e61a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080060cc 	.word	0x080060cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	080060cc 	.word	0x080060cc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Auto_Get>:
 */

#include "Gear_Button.h"


bool Auto_Get(){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
	static uint32_t Pre_Time = 0;
	static uint8_t Pre_State = 1; // 안눌려짐을 기본 값으로
	uint32_t Curr_Time = HAL_GetTick();
 80005b2:	f001 f907 	bl	80017c4 <HAL_GetTick>
 80005b6:	60b8      	str	r0, [r7, #8]
	bool Ret = false;//
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]

	bool Curr_State = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 80005bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005c0:	4814      	ldr	r0, [pc, #80]	@ (8000614 <Auto_Get+0x68>)
 80005c2:	f002 fccd 	bl	8002f60 <HAL_GPIO_ReadPin>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	bf14      	ite	ne
 80005cc:	2301      	movne	r3, #1
 80005ce:	2300      	moveq	r3, #0
 80005d0:	71fb      	strb	r3, [r7, #7]

	if(Curr_State == 0){
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	f083 0301 	eor.w	r3, r3, #1
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d012      	beq.n	8000604 <Auto_Get+0x58>
		if(Curr_Time - Pre_Time > 100){
 80005de:	4b0e      	ldr	r3, [pc, #56]	@ (8000618 <Auto_Get+0x6c>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	1ad3      	subs	r3, r2, r3
 80005e6:	2b64      	cmp	r3, #100	@ 0x64
 80005e8:	d905      	bls.n	80005f6 <Auto_Get+0x4a>
			if(Pre_State == 1) Ret = true;
 80005ea:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <Auto_Get+0x70>)
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	2b01      	cmp	r3, #1
 80005f0:	d101      	bne.n	80005f6 <Auto_Get+0x4a>
 80005f2:	2301      	movs	r3, #1
 80005f4:	73fb      	strb	r3, [r7, #15]
		}
		Pre_Time = Curr_Time;
 80005f6:	4a08      	ldr	r2, [pc, #32]	@ (8000618 <Auto_Get+0x6c>)
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	6013      	str	r3, [r2, #0]
		Pre_State = 0;
 80005fc:	4b07      	ldr	r3, [pc, #28]	@ (800061c <Auto_Get+0x70>)
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
 8000602:	e002      	b.n	800060a <Auto_Get+0x5e>
	}
	else{
		Pre_State = 1;
 8000604:	4b05      	ldr	r3, [pc, #20]	@ (800061c <Auto_Get+0x70>)
 8000606:	2201      	movs	r2, #1
 8000608:	701a      	strb	r2, [r3, #0]
	}
	return Ret;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40020800 	.word	0x40020800
 8000618:	200000a0 	.word	0x200000a0
 800061c:	20000000 	.word	0x20000000

08000620 <Gear_Get>:




bool Gear_Get(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
	static uint32_t Pre_Time = 0;
	static uint8_t Pre_State = 1; // 안눌려짐을 기본 값으로
	uint32_t Curr_Time = HAL_GetTick();
 8000626:	f001 f8cd 	bl	80017c4 <HAL_GetTick>
 800062a:	60b8      	str	r0, [r7, #8]
	bool Ret = false;//
 800062c:	2300      	movs	r3, #0
 800062e:	73fb      	strb	r3, [r7, #15]

	bool Curr_State = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_2);
 8000630:	2104      	movs	r1, #4
 8000632:	4815      	ldr	r0, [pc, #84]	@ (8000688 <Gear_Get+0x68>)
 8000634:	f002 fc94 	bl	8002f60 <HAL_GPIO_ReadPin>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	bf14      	ite	ne
 800063e:	2301      	movne	r3, #1
 8000640:	2300      	moveq	r3, #0
 8000642:	71fb      	strb	r3, [r7, #7]

	if(Curr_State == 0){
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	f083 0301 	eor.w	r3, r3, #1
 800064a:	b2db      	uxtb	r3, r3
 800064c:	2b00      	cmp	r3, #0
 800064e:	d012      	beq.n	8000676 <Gear_Get+0x56>
		if(Curr_Time - Pre_Time > 100){
 8000650:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <Gear_Get+0x6c>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	68ba      	ldr	r2, [r7, #8]
 8000656:	1ad3      	subs	r3, r2, r3
 8000658:	2b64      	cmp	r3, #100	@ 0x64
 800065a:	d905      	bls.n	8000668 <Gear_Get+0x48>
			if(Pre_State == 1) Ret = true;
 800065c:	4b0c      	ldr	r3, [pc, #48]	@ (8000690 <Gear_Get+0x70>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d101      	bne.n	8000668 <Gear_Get+0x48>
 8000664:	2301      	movs	r3, #1
 8000666:	73fb      	strb	r3, [r7, #15]
		}
		Pre_Time = Curr_Time;
 8000668:	4a08      	ldr	r2, [pc, #32]	@ (800068c <Gear_Get+0x6c>)
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	6013      	str	r3, [r2, #0]
		Pre_State = 0;
 800066e:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <Gear_Get+0x70>)
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
 8000674:	e002      	b.n	800067c <Gear_Get+0x5c>
	}
	else{
		Pre_State = 1;
 8000676:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <Gear_Get+0x70>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
	}
	return Ret;
 800067c:	7bfb      	ldrb	r3, [r7, #15]
}
 800067e:	4618      	mov	r0, r3
 8000680:	3710      	adds	r7, #16
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40020c00 	.word	0x40020c00
 800068c:	200000a4 	.word	0x200000a4
 8000690:	20000001 	.word	0x20000001

08000694 <LED_CON>:
		{GPIOC, GPIO_PIN_10},
		{GPIOC, GPIO_PIN_11}
};


void LED_CON(uint8_t Remote){
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]

	switch(Remote){
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	2b04      	cmp	r3, #4
 80006a2:	f200 808a 	bhi.w	80007ba <LED_CON+0x126>
 80006a6:	a201      	add	r2, pc, #4	@ (adr r2, 80006ac <LED_CON+0x18>)
 80006a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ac:	080006c1 	.word	0x080006c1
 80006b0:	080006f3 	.word	0x080006f3
 80006b4:	08000725 	.word	0x08000725
 80006b8:	08000757 	.word	0x08000757
 80006bc:	08000789 	.word	0x08000789
			case 0:
				HAL_GPIO_WritePin(LED[0].port, LED[0].Pin_Number,0);
 80006c0:	4b4c      	ldr	r3, [pc, #304]	@ (80007f4 <LED_CON+0x160>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a4b      	ldr	r2, [pc, #300]	@ (80007f4 <LED_CON+0x160>)
 80006c6:	8891      	ldrh	r1, [r2, #4]
 80006c8:	2200      	movs	r2, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f002 fc60 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[1].port, LED[1].Pin_Number,0);
 80006d0:	4b48      	ldr	r3, [pc, #288]	@ (80007f4 <LED_CON+0x160>)
 80006d2:	689b      	ldr	r3, [r3, #8]
 80006d4:	4a47      	ldr	r2, [pc, #284]	@ (80007f4 <LED_CON+0x160>)
 80006d6:	8991      	ldrh	r1, [r2, #12]
 80006d8:	2200      	movs	r2, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f002 fc58 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[2].port, LED[2].Pin_Number,0);
 80006e0:	4b44      	ldr	r3, [pc, #272]	@ (80007f4 <LED_CON+0x160>)
 80006e2:	691b      	ldr	r3, [r3, #16]
 80006e4:	4a43      	ldr	r2, [pc, #268]	@ (80007f4 <LED_CON+0x160>)
 80006e6:	8a91      	ldrh	r1, [r2, #20]
 80006e8:	2200      	movs	r2, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f002 fc50 	bl	8002f90 <HAL_GPIO_WritePin>
			break;
 80006f0:	e07c      	b.n	80007ec <LED_CON+0x158>

			case 1:
				HAL_GPIO_WritePin(LED[0].port, LED[0].Pin_Number,1);
 80006f2:	4b40      	ldr	r3, [pc, #256]	@ (80007f4 <LED_CON+0x160>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a3f      	ldr	r2, [pc, #252]	@ (80007f4 <LED_CON+0x160>)
 80006f8:	8891      	ldrh	r1, [r2, #4]
 80006fa:	2201      	movs	r2, #1
 80006fc:	4618      	mov	r0, r3
 80006fe:	f002 fc47 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[1].port, LED[1].Pin_Number,0);
 8000702:	4b3c      	ldr	r3, [pc, #240]	@ (80007f4 <LED_CON+0x160>)
 8000704:	689b      	ldr	r3, [r3, #8]
 8000706:	4a3b      	ldr	r2, [pc, #236]	@ (80007f4 <LED_CON+0x160>)
 8000708:	8991      	ldrh	r1, [r2, #12]
 800070a:	2200      	movs	r2, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f002 fc3f 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[2].port, LED[2].Pin_Number,0);
 8000712:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <LED_CON+0x160>)
 8000714:	691b      	ldr	r3, [r3, #16]
 8000716:	4a37      	ldr	r2, [pc, #220]	@ (80007f4 <LED_CON+0x160>)
 8000718:	8a91      	ldrh	r1, [r2, #20]
 800071a:	2200      	movs	r2, #0
 800071c:	4618      	mov	r0, r3
 800071e:	f002 fc37 	bl	8002f90 <HAL_GPIO_WritePin>
			break;
 8000722:	e063      	b.n	80007ec <LED_CON+0x158>

			case 2:
				HAL_GPIO_WritePin(LED[0].port, LED[0].Pin_Number,0);
 8000724:	4b33      	ldr	r3, [pc, #204]	@ (80007f4 <LED_CON+0x160>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a32      	ldr	r2, [pc, #200]	@ (80007f4 <LED_CON+0x160>)
 800072a:	8891      	ldrh	r1, [r2, #4]
 800072c:	2200      	movs	r2, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f002 fc2e 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[1].port, LED[1].Pin_Number,1);
 8000734:	4b2f      	ldr	r3, [pc, #188]	@ (80007f4 <LED_CON+0x160>)
 8000736:	689b      	ldr	r3, [r3, #8]
 8000738:	4a2e      	ldr	r2, [pc, #184]	@ (80007f4 <LED_CON+0x160>)
 800073a:	8991      	ldrh	r1, [r2, #12]
 800073c:	2201      	movs	r2, #1
 800073e:	4618      	mov	r0, r3
 8000740:	f002 fc26 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[2].port, LED[2].Pin_Number,0);
 8000744:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <LED_CON+0x160>)
 8000746:	691b      	ldr	r3, [r3, #16]
 8000748:	4a2a      	ldr	r2, [pc, #168]	@ (80007f4 <LED_CON+0x160>)
 800074a:	8a91      	ldrh	r1, [r2, #20]
 800074c:	2200      	movs	r2, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f002 fc1e 	bl	8002f90 <HAL_GPIO_WritePin>
			break;
 8000754:	e04a      	b.n	80007ec <LED_CON+0x158>

			case 3:
				HAL_GPIO_WritePin(LED[0].port, LED[0].Pin_Number,0);
 8000756:	4b27      	ldr	r3, [pc, #156]	@ (80007f4 <LED_CON+0x160>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4a26      	ldr	r2, [pc, #152]	@ (80007f4 <LED_CON+0x160>)
 800075c:	8891      	ldrh	r1, [r2, #4]
 800075e:	2200      	movs	r2, #0
 8000760:	4618      	mov	r0, r3
 8000762:	f002 fc15 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[1].port, LED[1].Pin_Number,0);
 8000766:	4b23      	ldr	r3, [pc, #140]	@ (80007f4 <LED_CON+0x160>)
 8000768:	689b      	ldr	r3, [r3, #8]
 800076a:	4a22      	ldr	r2, [pc, #136]	@ (80007f4 <LED_CON+0x160>)
 800076c:	8991      	ldrh	r1, [r2, #12]
 800076e:	2200      	movs	r2, #0
 8000770:	4618      	mov	r0, r3
 8000772:	f002 fc0d 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[2].port, LED[2].Pin_Number,1);
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <LED_CON+0x160>)
 8000778:	691b      	ldr	r3, [r3, #16]
 800077a:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <LED_CON+0x160>)
 800077c:	8a91      	ldrh	r1, [r2, #20]
 800077e:	2201      	movs	r2, #1
 8000780:	4618      	mov	r0, r3
 8000782:	f002 fc05 	bl	8002f90 <HAL_GPIO_WritePin>
			break;
 8000786:	e031      	b.n	80007ec <LED_CON+0x158>

			case 4:
				HAL_GPIO_WritePin(LED[0].port, LED[0].Pin_Number,1);
 8000788:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <LED_CON+0x160>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a19      	ldr	r2, [pc, #100]	@ (80007f4 <LED_CON+0x160>)
 800078e:	8891      	ldrh	r1, [r2, #4]
 8000790:	2201      	movs	r2, #1
 8000792:	4618      	mov	r0, r3
 8000794:	f002 fbfc 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[1].port, LED[1].Pin_Number,1);
 8000798:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <LED_CON+0x160>)
 800079a:	689b      	ldr	r3, [r3, #8]
 800079c:	4a15      	ldr	r2, [pc, #84]	@ (80007f4 <LED_CON+0x160>)
 800079e:	8991      	ldrh	r1, [r2, #12]
 80007a0:	2201      	movs	r2, #1
 80007a2:	4618      	mov	r0, r3
 80007a4:	f002 fbf4 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[2].port, LED[2].Pin_Number,1);
 80007a8:	4b12      	ldr	r3, [pc, #72]	@ (80007f4 <LED_CON+0x160>)
 80007aa:	691b      	ldr	r3, [r3, #16]
 80007ac:	4a11      	ldr	r2, [pc, #68]	@ (80007f4 <LED_CON+0x160>)
 80007ae:	8a91      	ldrh	r1, [r2, #20]
 80007b0:	2201      	movs	r2, #1
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 fbec 	bl	8002f90 <HAL_GPIO_WritePin>
			break;
 80007b8:	e018      	b.n	80007ec <LED_CON+0x158>

			default:
				HAL_GPIO_WritePin(LED[0].port, LED[0].Pin_Number,0);
 80007ba:	4b0e      	ldr	r3, [pc, #56]	@ (80007f4 <LED_CON+0x160>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a0d      	ldr	r2, [pc, #52]	@ (80007f4 <LED_CON+0x160>)
 80007c0:	8891      	ldrh	r1, [r2, #4]
 80007c2:	2200      	movs	r2, #0
 80007c4:	4618      	mov	r0, r3
 80007c6:	f002 fbe3 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[1].port, LED[1].Pin_Number,0);
 80007ca:	4b0a      	ldr	r3, [pc, #40]	@ (80007f4 <LED_CON+0x160>)
 80007cc:	689b      	ldr	r3, [r3, #8]
 80007ce:	4a09      	ldr	r2, [pc, #36]	@ (80007f4 <LED_CON+0x160>)
 80007d0:	8991      	ldrh	r1, [r2, #12]
 80007d2:	2200      	movs	r2, #0
 80007d4:	4618      	mov	r0, r3
 80007d6:	f002 fbdb 	bl	8002f90 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED[2].port, LED[2].Pin_Number,0);
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <LED_CON+0x160>)
 80007dc:	691b      	ldr	r3, [r3, #16]
 80007de:	4a05      	ldr	r2, [pc, #20]	@ (80007f4 <LED_CON+0x160>)
 80007e0:	8a91      	ldrh	r1, [r2, #20]
 80007e2:	2200      	movs	r2, #0
 80007e4:	4618      	mov	r0, r3
 80007e6:	f002 fbd3 	bl	8002f90 <HAL_GPIO_WritePin>
			break;
 80007ea:	bf00      	nop
	}
}
 80007ec:	bf00      	nop
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000004 	.word	0x20000004

080007f8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007fe:	463b      	mov	r3, r7
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800080a:	4b36      	ldr	r3, [pc, #216]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800080c:	4a36      	ldr	r2, [pc, #216]	@ (80008e8 <MX_ADC1_Init+0xf0>)
 800080e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000810:	4b34      	ldr	r3, [pc, #208]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000812:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000816:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000818:	4b32      	ldr	r3, [pc, #200]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800081e:	4b31      	ldr	r3, [pc, #196]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000820:	2201      	movs	r2, #1
 8000822:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000824:	4b2f      	ldr	r3, [pc, #188]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000826:	2201      	movs	r2, #1
 8000828:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800082a:	4b2e      	ldr	r3, [pc, #184]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800082c:	2200      	movs	r2, #0
 800082e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000832:	4b2c      	ldr	r3, [pc, #176]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000834:	2200      	movs	r2, #0
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000838:	4b2a      	ldr	r3, [pc, #168]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800083a:	4a2c      	ldr	r2, [pc, #176]	@ (80008ec <MX_ADC1_Init+0xf4>)
 800083c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800083e:	4b29      	ldr	r3, [pc, #164]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000844:	4b27      	ldr	r3, [pc, #156]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000846:	2204      	movs	r2, #4
 8000848:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800084a:	4b26      	ldr	r3, [pc, #152]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800084c:	2201      	movs	r2, #1
 800084e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b24      	ldr	r3, [pc, #144]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000854:	2201      	movs	r2, #1
 8000856:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000858:	4822      	ldr	r0, [pc, #136]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800085a:	f000 ffbf 	bl	80017dc <HAL_ADC_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000864:	f000 fc16 	bl	8001094 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000868:	2304      	movs	r3, #4
 800086a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800086c:	2302      	movs	r3, #2
 800086e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000870:	2306      	movs	r3, #6
 8000872:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000874:	463b      	mov	r3, r7
 8000876:	4619      	mov	r1, r3
 8000878:	481a      	ldr	r0, [pc, #104]	@ (80008e4 <MX_ADC1_Init+0xec>)
 800087a:	f001 fa1f 	bl	8001cbc <HAL_ADC_ConfigChannel>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000884:	f000 fc06 	bl	8001094 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000888:	2301      	movs	r3, #1
 800088a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800088c:	2301      	movs	r3, #1
 800088e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000890:	463b      	mov	r3, r7
 8000892:	4619      	mov	r1, r3
 8000894:	4813      	ldr	r0, [pc, #76]	@ (80008e4 <MX_ADC1_Init+0xec>)
 8000896:	f001 fa11 	bl	8001cbc <HAL_ADC_ConfigChannel>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80008a0:	f000 fbf8 	bl	8001094 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80008a4:	230c      	movs	r3, #12
 80008a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80008a8:	2303      	movs	r3, #3
 80008aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008ac:	463b      	mov	r3, r7
 80008ae:	4619      	mov	r1, r3
 80008b0:	480c      	ldr	r0, [pc, #48]	@ (80008e4 <MX_ADC1_Init+0xec>)
 80008b2:	f001 fa03 	bl	8001cbc <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80008bc:	f000 fbea 	bl	8001094 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80008c0:	230d      	movs	r3, #13
 80008c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80008c4:	2304      	movs	r3, #4
 80008c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c8:	463b      	mov	r3, r7
 80008ca:	4619      	mov	r1, r3
 80008cc:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_ADC1_Init+0xec>)
 80008ce:	f001 f9f5 	bl	8001cbc <HAL_ADC_ConfigChannel>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80008d8:	f000 fbdc 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008dc:	bf00      	nop
 80008de:	3710      	adds	r7, #16
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200000a8 	.word	0x200000a8
 80008e8:	40012000 	.word	0x40012000
 80008ec:	0f000001 	.word	0x0f000001

080008f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	@ 0x28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a40      	ldr	r2, [pc, #256]	@ (8000a10 <HAL_ADC_MspInit+0x120>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d179      	bne.n	8000a06 <HAL_ADC_MspInit+0x116>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
 8000916:	4b3f      	ldr	r3, [pc, #252]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800091a:	4a3e      	ldr	r2, [pc, #248]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 800091c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000920:	6453      	str	r3, [r2, #68]	@ 0x44
 8000922:	4b3c      	ldr	r3, [pc, #240]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	4b38      	ldr	r3, [pc, #224]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	4a37      	ldr	r2, [pc, #220]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	6313      	str	r3, [r2, #48]	@ 0x30
 800093e:	4b35      	ldr	r3, [pc, #212]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	f003 0304 	and.w	r3, r3, #4
 8000946:	60fb      	str	r3, [r7, #12]
 8000948:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	4b31      	ldr	r3, [pc, #196]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	4a30      	ldr	r2, [pc, #192]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	6313      	str	r3, [r2, #48]	@ 0x30
 800095a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a14 <HAL_ADC_MspInit+0x124>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000966:	230c      	movs	r3, #12
 8000968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800096a:	2303      	movs	r3, #3
 800096c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	4619      	mov	r1, r3
 8000978:	4827      	ldr	r0, [pc, #156]	@ (8000a18 <HAL_ADC_MspInit+0x128>)
 800097a:	f002 f96d 	bl	8002c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 800097e:	2312      	movs	r3, #18
 8000980:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000982:	2303      	movs	r3, #3
 8000984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	4619      	mov	r1, r3
 8000990:	4822      	ldr	r0, [pc, #136]	@ (8000a1c <HAL_ADC_MspInit+0x12c>)
 8000992:	f002 f961 	bl	8002c58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000996:	4b22      	ldr	r3, [pc, #136]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 8000998:	4a22      	ldr	r2, [pc, #136]	@ (8000a24 <HAL_ADC_MspInit+0x134>)
 800099a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800099c:	4b20      	ldr	r3, [pc, #128]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 800099e:	2200      	movs	r2, #0
 80009a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80009ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009b4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80009b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80009bc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80009c6:	4b16      	ldr	r3, [pc, #88]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009d4:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80009da:	4811      	ldr	r0, [pc, #68]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009dc:	f001 fd3a 	bl	8002454 <HAL_DMA_Init>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80009e6:	f000 fb55 	bl	8001094 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80009f0:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <HAL_ADC_MspInit+0x130>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80009f6:	2200      	movs	r2, #0
 80009f8:	2100      	movs	r1, #0
 80009fa:	2012      	movs	r0, #18
 80009fc:	f001 fcf3 	bl	80023e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000a00:	2012      	movs	r0, #18
 8000a02:	f001 fd0c 	bl	800241e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000a06:	bf00      	nop
 8000a08:	3728      	adds	r7, #40	@ 0x28
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40012000 	.word	0x40012000
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40020800 	.word	0x40020800
 8000a1c:	40020000 	.word	0x40020000
 8000a20:	200000f0 	.word	0x200000f0
 8000a24:	40026410 	.word	0x40026410

08000a28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <MX_DMA_Init+0x4c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	4a0f      	ldr	r2, [pc, #60]	@ (8000a74 <MX_DMA_Init+0x4c>)
 8000a38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a74 <MX_DMA_Init+0x4c>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	2038      	movs	r0, #56	@ 0x38
 8000a50:	f001 fcc9 	bl	80023e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000a54:	2038      	movs	r0, #56	@ 0x38
 8000a56:	f001 fce2 	bl	800241e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	203a      	movs	r0, #58	@ 0x3a
 8000a60:	f001 fcc1 	bl	80023e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000a64:	203a      	movs	r0, #58	@ 0x3a
 8000a66:	f001 fcda 	bl	800241e <HAL_NVIC_EnableIRQ>

}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800

08000a78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	@ 0x28
 8000a7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
 8000a8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	4b56      	ldr	r3, [pc, #344]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a55      	ldr	r2, [pc, #340]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b53      	ldr	r3, [pc, #332]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	4b4f      	ldr	r3, [pc, #316]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	4a4e      	ldr	r2, [pc, #312]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000ab4:	f043 0304 	orr.w	r3, r3, #4
 8000ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aba:	4b4c      	ldr	r3, [pc, #304]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	f003 0304 	and.w	r3, r3, #4
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	4b48      	ldr	r3, [pc, #288]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a47      	ldr	r2, [pc, #284]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad6:	4b45      	ldr	r3, [pc, #276]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b41      	ldr	r3, [pc, #260]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a40      	ldr	r2, [pc, #256]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000aec:	f043 0308 	orr.w	r3, r3, #8
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b3e      	ldr	r3, [pc, #248]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f003 0308 	and.w	r3, r3, #8
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	4b3a      	ldr	r3, [pc, #232]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	4a39      	ldr	r2, [pc, #228]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000b08:	f043 0302 	orr.w	r3, r3, #2
 8000b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0e:	4b37      	ldr	r3, [pc, #220]	@ (8000bec <MX_GPIO_Init+0x174>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(On_Board_LED_GPIO_Port, On_Board_LED_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2120      	movs	r1, #32
 8000b1e:	4834      	ldr	r0, [pc, #208]	@ (8000bf0 <MX_GPIO_Init+0x178>)
 8000b20:	f002 fa36 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8000b2a:	4832      	ldr	r0, [pc, #200]	@ (8000bf4 <MX_GPIO_Init+0x17c>)
 8000b2c:	f002 fa30 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b36:	4830      	ldr	r0, [pc, #192]	@ (8000bf8 <MX_GPIO_Init+0x180>)
 8000b38:	f002 fa2a 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : On_Board_LED_Pin */
  GPIO_InitStruct.Pin = On_Board_LED_Pin;
 8000b3c:	2320      	movs	r3, #32
 8000b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(On_Board_LED_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4619      	mov	r1, r3
 8000b52:	4827      	ldr	r0, [pc, #156]	@ (8000bf0 <MX_GPIO_Init+0x178>)
 8000b54:	f002 f880 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4821      	ldr	r0, [pc, #132]	@ (8000bf4 <MX_GPIO_Init+0x17c>)
 8000b6e:	f002 f873 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b78:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b82:	f107 0314 	add.w	r3, r7, #20
 8000b86:	4619      	mov	r1, r3
 8000b88:	481a      	ldr	r0, [pc, #104]	@ (8000bf4 <MX_GPIO_Init+0x17c>)
 8000b8a:	f002 f865 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000b8e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b94:	2301      	movs	r3, #1
 8000b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba0:	f107 0314 	add.w	r3, r7, #20
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4813      	ldr	r0, [pc, #76]	@ (8000bf4 <MX_GPIO_Init+0x17c>)
 8000ba8:	f002 f856 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bac:	2304      	movs	r3, #4
 8000bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	480f      	ldr	r0, [pc, #60]	@ (8000bfc <MX_GPIO_Init+0x184>)
 8000bc0:	f002 f84a 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4806      	ldr	r0, [pc, #24]	@ (8000bf8 <MX_GPIO_Init+0x180>)
 8000bde:	f002 f83b 	bl	8002c58 <HAL_GPIO_Init>

}
 8000be2:	bf00      	nop
 8000be4:	3728      	adds	r7, #40	@ 0x28
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	40023800 	.word	0x40023800
 8000bf0:	40020000 	.word	0x40020000
 8000bf4:	40020800 	.word	0x40020800
 8000bf8:	40020400 	.word	0x40020400
 8000bfc:	40020c00 	.word	0x40020c00

08000c00 <_write>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */

int _write(int file, unsigned char* p, int len){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]

    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, p, len, 100);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	2364      	movs	r3, #100	@ 0x64
 8000c12:	68b9      	ldr	r1, [r7, #8]
 8000c14:	4807      	ldr	r0, [pc, #28]	@ (8000c34 <_write+0x34>)
 8000c16:	f003 fb0e 	bl	8004236 <HAL_UART_Transmit>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	75fb      	strb	r3, [r7, #23]
    return (status == HAL_OK ? len : 0);
 8000c1e:	7dfb      	ldrb	r3, [r7, #23]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d101      	bne.n	8000c28 <_write+0x28>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	e000      	b.n	8000c2a <_write+0x2a>
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3718      	adds	r7, #24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000284 	.word	0x20000284

08000c38 <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1){	// BL에서 데이터를 받아오면
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a20      	ldr	r2, [pc, #128]	@ (8000cc8 <HAL_UART_RxCpltCallback+0x90>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d11a      	bne.n	8000c80 <HAL_UART_RxCpltCallback+0x48>
		Rx1_Buffer[Rx1_Write_Index] = Rx1_Data;
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <HAL_UART_RxCpltCallback+0x94>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	461a      	mov	r2, r3
 8000c52:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd0 <HAL_UART_RxCpltCallback+0x98>)
 8000c54:	7819      	ldrb	r1, [r3, #0]
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <HAL_UART_RxCpltCallback+0x9c>)
 8000c58:	5499      	strb	r1, [r3, r2]
		Rx1_Write_Index = (Rx1_Write_Index+1) % 64;
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <HAL_UART_RxCpltCallback+0x94>)
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	3301      	adds	r3, #1
 8000c62:	425a      	negs	r2, r3
 8000c64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000c68:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000c6c:	bf58      	it	pl
 8000c6e:	4253      	negpl	r3, r2
 8000c70:	b29a      	uxth	r2, r3
 8000c72:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <HAL_UART_RxCpltCallback+0x94>)
 8000c74:	801a      	strh	r2, [r3, #0]
		//HAL_UART_Transmit_IT(&huart2, &Rx1_Data, 1); // PC로 전달
		HAL_UART_Receive_IT(&huart1, &Rx1_Data,1);	// 다시 수신 대기
 8000c76:	2201      	movs	r2, #1
 8000c78:	4915      	ldr	r1, [pc, #84]	@ (8000cd0 <HAL_UART_RxCpltCallback+0x98>)
 8000c7a:	4817      	ldr	r0, [pc, #92]	@ (8000cd8 <HAL_UART_RxCpltCallback+0xa0>)
 8000c7c:	f003 fb66 	bl	800434c <HAL_UART_Receive_IT>
	}
	if(huart->Instance == USART2){ // PC에서 데이터가 오면
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a15      	ldr	r2, [pc, #84]	@ (8000cdc <HAL_UART_RxCpltCallback+0xa4>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d11a      	bne.n	8000cc0 <HAL_UART_RxCpltCallback+0x88>
		Rx2_Buffer[Rx2_Write_Index] = Rx2_Data;
 8000c8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ce0 <HAL_UART_RxCpltCallback+0xa8>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <HAL_UART_RxCpltCallback+0xac>)
 8000c94:	7819      	ldrb	r1, [r3, #0]
 8000c96:	4b14      	ldr	r3, [pc, #80]	@ (8000ce8 <HAL_UART_RxCpltCallback+0xb0>)
 8000c98:	5499      	strb	r1, [r3, r2]
		Rx2_Write_Index = (Rx2_Write_Index+1) % 64;
 8000c9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ce0 <HAL_UART_RxCpltCallback+0xa8>)
 8000c9c:	881b      	ldrh	r3, [r3, #0]
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	425a      	negs	r2, r3
 8000ca4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ca8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000cac:	bf58      	it	pl
 8000cae:	4253      	negpl	r3, r2
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <HAL_UART_RxCpltCallback+0xa8>)
 8000cb4:	801a      	strh	r2, [r3, #0]
		//HAL_UART_Transmit_IT(&huart2, &Rx2_Data, 1);	// BL로 전달
		HAL_UART_Receive_IT(&huart2, &Rx2_Data, 1);	// 수신대기
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	490a      	ldr	r1, [pc, #40]	@ (8000ce4 <HAL_UART_RxCpltCallback+0xac>)
 8000cba:	480c      	ldr	r0, [pc, #48]	@ (8000cec <HAL_UART_RxCpltCallback+0xb4>)
 8000cbc:	f003 fb46 	bl	800434c <HAL_UART_Receive_IT>
	}
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40011000 	.word	0x40011000
 8000ccc:	2000019c 	.word	0x2000019c
 8000cd0:	20000158 	.word	0x20000158
 8000cd4:	2000015c 	.word	0x2000015c
 8000cd8:	2000023c 	.word	0x2000023c
 8000cdc:	40004400 	.word	0x40004400
 8000ce0:	200001e4 	.word	0x200001e4
 8000ce4:	200001a0 	.word	0x200001a0
 8000ce8:	200001a4 	.word	0x200001a4
 8000cec:	20000284 	.word	0x20000284

08000cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf4:	f000 fd00 	bl	80016f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cf8:	f000 f964 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfc:	f7ff febc 	bl	8000a78 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d00:	f7ff fe92 	bl	8000a28 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d04:	f000 fbc4 	bl	8001490 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000d08:	f000 fb98 	bl	800143c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000d0c:	f7ff fd74 	bl	80007f8 <MX_ADC1_Init>
  MX_TIM11_Init();
 8000d10:	f000 faea 	bl	80012e8 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1); // 필요없음
 8000d14:	2100      	movs	r1, #0
 8000d16:	4895      	ldr	r0, [pc, #596]	@ (8000f6c <main+0x27c>)
 8000d18:	f002 fe94 	bl	8003a44 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1, Throttle, 4);
 8000d1c:	2204      	movs	r2, #4
 8000d1e:	4994      	ldr	r1, [pc, #592]	@ (8000f70 <main+0x280>)
 8000d20:	4894      	ldr	r0, [pc, #592]	@ (8000f74 <main+0x284>)
 8000d22:	f000 feaf 	bl	8001a84 <HAL_ADC_Start_DMA>
  HAL_UART_Receive_IT(&huart1, &Rx1_Data, 1);
 8000d26:	2201      	movs	r2, #1
 8000d28:	4993      	ldr	r1, [pc, #588]	@ (8000f78 <main+0x288>)
 8000d2a:	4894      	ldr	r0, [pc, #592]	@ (8000f7c <main+0x28c>)
 8000d2c:	f003 fb0e 	bl	800434c <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &Rx2_Data, 1);
 8000d30:	2201      	movs	r2, #1
 8000d32:	4993      	ldr	r1, [pc, #588]	@ (8000f80 <main+0x290>)
 8000d34:	4893      	ldr	r0, [pc, #588]	@ (8000f84 <main+0x294>)
 8000d36:	f003 fb09 	bl	800434c <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(Rx2_Read_Index != Rx2_Write_Index){
 8000d3a:	4b93      	ldr	r3, [pc, #588]	@ (8000f88 <main+0x298>)
 8000d3c:	881a      	ldrh	r2, [r3, #0]
 8000d3e:	4b93      	ldr	r3, [pc, #588]	@ (8000f8c <main+0x29c>)
 8000d40:	881b      	ldrh	r3, [r3, #0]
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d016      	beq.n	8000d76 <main+0x86>
		  HAL_UART_Transmit(&huart1, &Rx2_Buffer[Rx2_Read_Index], 1, 50);
 8000d48:	4b8f      	ldr	r3, [pc, #572]	@ (8000f88 <main+0x298>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	4b90      	ldr	r3, [pc, #576]	@ (8000f90 <main+0x2a0>)
 8000d50:	18d1      	adds	r1, r2, r3
 8000d52:	2332      	movs	r3, #50	@ 0x32
 8000d54:	2201      	movs	r2, #1
 8000d56:	4889      	ldr	r0, [pc, #548]	@ (8000f7c <main+0x28c>)
 8000d58:	f003 fa6d 	bl	8004236 <HAL_UART_Transmit>
		  Rx2_Read_Index = (Rx2_Read_Index+1) % 64;
 8000d5c:	4b8a      	ldr	r3, [pc, #552]	@ (8000f88 <main+0x298>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	425a      	negs	r2, r3
 8000d64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000d68:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000d6c:	bf58      	it	pl
 8000d6e:	4253      	negpl	r3, r2
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	4b85      	ldr	r3, [pc, #532]	@ (8000f88 <main+0x298>)
 8000d74:	801a      	strh	r2, [r3, #0]
	  }
	  if(Rx1_Read_Index != Rx1_Write_Index){
 8000d76:	4b87      	ldr	r3, [pc, #540]	@ (8000f94 <main+0x2a4>)
 8000d78:	881a      	ldrh	r2, [r3, #0]
 8000d7a:	4b87      	ldr	r3, [pc, #540]	@ (8000f98 <main+0x2a8>)
 8000d7c:	881b      	ldrh	r3, [r3, #0]
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d016      	beq.n	8000db2 <main+0xc2>
		  HAL_UART_Transmit(&huart2, &Rx1_Buffer[Rx1_Read_Index], 1, 50);
 8000d84:	4b83      	ldr	r3, [pc, #524]	@ (8000f94 <main+0x2a4>)
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b84      	ldr	r3, [pc, #528]	@ (8000f9c <main+0x2ac>)
 8000d8c:	18d1      	adds	r1, r2, r3
 8000d8e:	2332      	movs	r3, #50	@ 0x32
 8000d90:	2201      	movs	r2, #1
 8000d92:	487c      	ldr	r0, [pc, #496]	@ (8000f84 <main+0x294>)
 8000d94:	f003 fa4f 	bl	8004236 <HAL_UART_Transmit>
		  Rx1_Read_Index = (Rx1_Read_Index+1) % 64;
 8000d98:	4b7e      	ldr	r3, [pc, #504]	@ (8000f94 <main+0x2a4>)
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	425a      	negs	r2, r3
 8000da0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000da4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000da8:	bf58      	it	pl
 8000daa:	4253      	negpl	r3, r2
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b79      	ldr	r3, [pc, #484]	@ (8000f94 <main+0x2a4>)
 8000db0:	801a      	strh	r2, [r3, #0]
//	   SWB = 스로틀 속도
//	   SWA = 자율주행 ON / OFF


	  // SW들 값 받아오기 자율
	  if(Auto_Get() == 1){ // 자율주행 SW값 판독
 8000db2:	f7ff fbfb 	bl	80005ac <Auto_Get>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d00f      	beq.n	8000ddc <main+0xec>
		  Auto_Shift++;
 8000dbc:	4b78      	ldr	r3, [pc, #480]	@ (8000fa0 <main+0x2b0>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	4b76      	ldr	r3, [pc, #472]	@ (8000fa0 <main+0x2b0>)
 8000dc6:	701a      	strb	r2, [r3, #0]
		  if(Auto_Shift == 2){
 8000dc8:	4b75      	ldr	r3, [pc, #468]	@ (8000fa0 <main+0x2b0>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	2b02      	cmp	r3, #2
 8000dce:	d105      	bne.n	8000ddc <main+0xec>
			  Auto_Shift = 0;
 8000dd0:	4b73      	ldr	r3, [pc, #460]	@ (8000fa0 <main+0x2b0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	701a      	strb	r2, [r3, #0]
			  Gear_Shift = 0;
 8000dd6:	4b73      	ldr	r3, [pc, #460]	@ (8000fa4 <main+0x2b4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if(Gear_Get() == 1){	// 변속 SW값 판독
 8000ddc:	f7ff fc20 	bl	8000620 <Gear_Get>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d00c      	beq.n	8000e00 <main+0x110>
		  Gear_Shift++;
 8000de6:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa4 <main+0x2b4>)
 8000de8:	781b      	ldrb	r3, [r3, #0]
 8000dea:	3301      	adds	r3, #1
 8000dec:	b2da      	uxtb	r2, r3
 8000dee:	4b6d      	ldr	r3, [pc, #436]	@ (8000fa4 <main+0x2b4>)
 8000df0:	701a      	strb	r2, [r3, #0]
		  if(Gear_Shift == 4) Gear_Shift = 0;
 8000df2:	4b6c      	ldr	r3, [pc, #432]	@ (8000fa4 <main+0x2b4>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	d102      	bne.n	8000e00 <main+0x110>
 8000dfa:	4b6a      	ldr	r3, [pc, #424]	@ (8000fa4 <main+0x2b4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
	  }

	  if(Auto_Shift == 1)  LED_State = 4;
 8000e00:	4b67      	ldr	r3, [pc, #412]	@ (8000fa0 <main+0x2b0>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d103      	bne.n	8000e10 <main+0x120>
 8000e08:	4b67      	ldr	r3, [pc, #412]	@ (8000fa8 <main+0x2b8>)
 8000e0a:	2204      	movs	r2, #4
 8000e0c:	701a      	strb	r2, [r3, #0]
 8000e0e:	e01e      	b.n	8000e4e <main+0x15e>
	  else if(Gear_Shift == 0) LED_State = 0;
 8000e10:	4b64      	ldr	r3, [pc, #400]	@ (8000fa4 <main+0x2b4>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d103      	bne.n	8000e20 <main+0x130>
 8000e18:	4b63      	ldr	r3, [pc, #396]	@ (8000fa8 <main+0x2b8>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
 8000e1e:	e016      	b.n	8000e4e <main+0x15e>
	  else if(Gear_Shift == 1) LED_State = 1;
 8000e20:	4b60      	ldr	r3, [pc, #384]	@ (8000fa4 <main+0x2b4>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d103      	bne.n	8000e30 <main+0x140>
 8000e28:	4b5f      	ldr	r3, [pc, #380]	@ (8000fa8 <main+0x2b8>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	e00e      	b.n	8000e4e <main+0x15e>
	  else if(Gear_Shift == 2) LED_State = 2;
 8000e30:	4b5c      	ldr	r3, [pc, #368]	@ (8000fa4 <main+0x2b4>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d103      	bne.n	8000e40 <main+0x150>
 8000e38:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa8 <main+0x2b8>)
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	e006      	b.n	8000e4e <main+0x15e>
	  else if(Gear_Shift == 3) LED_State = 3;
 8000e40:	4b58      	ldr	r3, [pc, #352]	@ (8000fa4 <main+0x2b4>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	2b03      	cmp	r3, #3
 8000e46:	d102      	bne.n	8000e4e <main+0x15e>
 8000e48:	4b57      	ldr	r3, [pc, #348]	@ (8000fa8 <main+0x2b8>)
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	701a      	strb	r2, [r3, #0]

	  LED_CON(LED_State); //  상황따라 LED
 8000e4e:	4b56      	ldr	r3, [pc, #344]	@ (8000fa8 <main+0x2b8>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fc1e 	bl	8000694 <LED_CON>

	  if(Throttle[L_Y] > 3500){ 						// Y축이 앞쪽으로 전진상태
 8000e58:	4b45      	ldr	r3, [pc, #276]	@ (8000f70 <main+0x280>)
 8000e5a:	889b      	ldrh	r3, [r3, #4]
 8000e5c:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d916      	bls.n	8000e92 <main+0x1a2>
		  if(Throttle[L_X] > 3500) Direction = 1;		// Q방향이동
 8000e64:	4b42      	ldr	r3, [pc, #264]	@ (8000f70 <main+0x280>)
 8000e66:	881b      	ldrh	r3, [r3, #0]
 8000e68:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d903      	bls.n	8000e78 <main+0x188>
 8000e70:	4b4e      	ldr	r3, [pc, #312]	@ (8000fac <main+0x2bc>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	701a      	strb	r2, [r3, #0]
 8000e76:	e03e      	b.n	8000ef6 <main+0x206>
		  else if(Throttle[L_X] < 500) Direction = 3;	// E방향이동
 8000e78:	4b3d      	ldr	r3, [pc, #244]	@ (8000f70 <main+0x280>)
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e80:	d203      	bcs.n	8000e8a <main+0x19a>
 8000e82:	4b4a      	ldr	r3, [pc, #296]	@ (8000fac <main+0x2bc>)
 8000e84:	2203      	movs	r2, #3
 8000e86:	701a      	strb	r2, [r3, #0]
 8000e88:	e035      	b.n	8000ef6 <main+0x206>
		  else Direction = 2;
 8000e8a:	4b48      	ldr	r3, [pc, #288]	@ (8000fac <main+0x2bc>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	701a      	strb	r2, [r3, #0]
 8000e90:	e031      	b.n	8000ef6 <main+0x206>
	  }

	  else if(Throttle[L_Y] < 500){						// Y축이 아래쪽으로 후진상태
 8000e92:	4b37      	ldr	r3, [pc, #220]	@ (8000f70 <main+0x280>)
 8000e94:	889b      	ldrh	r3, [r3, #4]
 8000e96:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e9a:	d216      	bcs.n	8000eca <main+0x1da>
		  if(Throttle[L_X] > 3500) Direction = 7; 		// Z방향이동
 8000e9c:	4b34      	ldr	r3, [pc, #208]	@ (8000f70 <main+0x280>)
 8000e9e:	881b      	ldrh	r3, [r3, #0]
 8000ea0:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d903      	bls.n	8000eb0 <main+0x1c0>
 8000ea8:	4b40      	ldr	r3, [pc, #256]	@ (8000fac <main+0x2bc>)
 8000eaa:	2207      	movs	r2, #7
 8000eac:	701a      	strb	r2, [r3, #0]
 8000eae:	e022      	b.n	8000ef6 <main+0x206>
		  else if(Throttle[L_X] < 500) Direction = 9; 	// C방향이동
 8000eb0:	4b2f      	ldr	r3, [pc, #188]	@ (8000f70 <main+0x280>)
 8000eb2:	881b      	ldrh	r3, [r3, #0]
 8000eb4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eb8:	d203      	bcs.n	8000ec2 <main+0x1d2>
 8000eba:	4b3c      	ldr	r3, [pc, #240]	@ (8000fac <main+0x2bc>)
 8000ebc:	2209      	movs	r2, #9
 8000ebe:	701a      	strb	r2, [r3, #0]
 8000ec0:	e019      	b.n	8000ef6 <main+0x206>
		  else Direction = 8;
 8000ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fac <main+0x2bc>)
 8000ec4:	2208      	movs	r2, #8
 8000ec6:	701a      	strb	r2, [r3, #0]
 8000ec8:	e015      	b.n	8000ef6 <main+0x206>
	  }

	  else{	// Y축이 중앙쪽
		  if(Throttle[L_X] > 3500) Direction = 4;
 8000eca:	4b29      	ldr	r3, [pc, #164]	@ (8000f70 <main+0x280>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d903      	bls.n	8000ede <main+0x1ee>
 8000ed6:	4b35      	ldr	r3, [pc, #212]	@ (8000fac <main+0x2bc>)
 8000ed8:	2204      	movs	r2, #4
 8000eda:	701a      	strb	r2, [r3, #0]
 8000edc:	e00b      	b.n	8000ef6 <main+0x206>
		  else if(Throttle[L_X] < 500) Direction = 6;
 8000ede:	4b24      	ldr	r3, [pc, #144]	@ (8000f70 <main+0x280>)
 8000ee0:	881b      	ldrh	r3, [r3, #0]
 8000ee2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ee6:	d203      	bcs.n	8000ef0 <main+0x200>
 8000ee8:	4b30      	ldr	r3, [pc, #192]	@ (8000fac <main+0x2bc>)
 8000eea:	2206      	movs	r2, #6
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	e002      	b.n	8000ef6 <main+0x206>
		  else Direction = 5;
 8000ef0:	4b2e      	ldr	r3, [pc, #184]	@ (8000fac <main+0x2bc>)
 8000ef2:	2205      	movs	r2, #5
 8000ef4:	701a      	strb	r2, [r3, #0]
	  // Remote[0] gear
	  // Remote[1] direction
	  // Remote[2] auto
	  //Print_Joy(Throttle);  < 모니터링용
	  // 배열로 만들어서 던져줄라했었는데 순서를 잘못읽어서 걍 숫자로 던짐
		Remote = 100 * Auto_Shift + Gear_Shift * 10 + Direction;
 8000ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa0 <main+0x2b0>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	0092      	lsls	r2, r2, #2
 8000efe:	4413      	add	r3, r2
 8000f00:	461a      	mov	r2, r3
 8000f02:	0091      	lsls	r1, r2, #2
 8000f04:	461a      	mov	r2, r3
 8000f06:	460b      	mov	r3, r1
 8000f08:	4413      	add	r3, r2
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	4b25      	ldr	r3, [pc, #148]	@ (8000fa4 <main+0x2b4>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4619      	mov	r1, r3
 8000f14:	0089      	lsls	r1, r1, #2
 8000f16:	440b      	add	r3, r1
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	4413      	add	r3, r2
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	4b22      	ldr	r3, [pc, #136]	@ (8000fac <main+0x2bc>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	4413      	add	r3, r2
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	4b21      	ldr	r3, [pc, #132]	@ (8000fb0 <main+0x2c0>)
 8000f2a:	701a      	strb	r2, [r3, #0]

		printf("Gear : %d\n", Gear_Shift);
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <main+0x2b4>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	4619      	mov	r1, r3
 8000f32:	4820      	ldr	r0, [pc, #128]	@ (8000fb4 <main+0x2c4>)
 8000f34:	f004 fa5e 	bl	80053f4 <iprintf>
		printf("Direction : %d\n", Direction);
 8000f38:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <main+0x2bc>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	481e      	ldr	r0, [pc, #120]	@ (8000fb8 <main+0x2c8>)
 8000f40:	f004 fa58 	bl	80053f4 <iprintf>
		printf("auto : %d\n", Auto_Shift);
 8000f44:	4b16      	ldr	r3, [pc, #88]	@ (8000fa0 <main+0x2b0>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	481c      	ldr	r0, [pc, #112]	@ (8000fbc <main+0x2cc>)
 8000f4c:	f004 fa52 	bl	80053f4 <iprintf>
		printf("Remote : %d\n", Remote);
 8000f50:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <main+0x2c0>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	4619      	mov	r1, r3
 8000f56:	481a      	ldr	r0, [pc, #104]	@ (8000fc0 <main+0x2d0>)
 8000f58:	f004 fa4c 	bl	80053f4 <iprintf>

		HAL_UART_Transmit(&huart1, &Remote, 1, 10);
 8000f5c:	230a      	movs	r3, #10
 8000f5e:	2201      	movs	r2, #1
 8000f60:	4913      	ldr	r1, [pc, #76]	@ (8000fb0 <main+0x2c0>)
 8000f62:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <main+0x28c>)
 8000f64:	f003 f967 	bl	8004236 <HAL_UART_Transmit>
	  if(Rx2_Read_Index != Rx2_Write_Index){
 8000f68:	e6e7      	b.n	8000d3a <main+0x4a>
 8000f6a:	bf00      	nop
 8000f6c:	200001f4 	.word	0x200001f4
 8000f70:	20000150 	.word	0x20000150
 8000f74:	200000a8 	.word	0x200000a8
 8000f78:	20000158 	.word	0x20000158
 8000f7c:	2000023c 	.word	0x2000023c
 8000f80:	200001a0 	.word	0x200001a0
 8000f84:	20000284 	.word	0x20000284
 8000f88:	200001e6 	.word	0x200001e6
 8000f8c:	200001e4 	.word	0x200001e4
 8000f90:	200001a4 	.word	0x200001a4
 8000f94:	2000019e 	.word	0x2000019e
 8000f98:	2000019c 	.word	0x2000019c
 8000f9c:	2000015c 	.word	0x2000015c
 8000fa0:	200001ea 	.word	0x200001ea
 8000fa4:	200001e9 	.word	0x200001e9
 8000fa8:	200001ec 	.word	0x200001ec
 8000fac:	200001eb 	.word	0x200001eb
 8000fb0:	200001e8 	.word	0x200001e8
 8000fb4:	080060e4 	.word	0x080060e4
 8000fb8:	080060f0 	.word	0x080060f0
 8000fbc:	08006100 	.word	0x08006100
 8000fc0:	0800610c 	.word	0x0800610c

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	2230      	movs	r2, #48	@ 0x30
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f004 fa63 	bl	800549e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	4b27      	ldr	r3, [pc, #156]	@ (800108c <SystemClock_Config+0xc8>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a26      	ldr	r2, [pc, #152]	@ (800108c <SystemClock_Config+0xc8>)
 8000ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b24      	ldr	r3, [pc, #144]	@ (800108c <SystemClock_Config+0xc8>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	4b21      	ldr	r3, [pc, #132]	@ (8001090 <SystemClock_Config+0xcc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a20      	ldr	r2, [pc, #128]	@ (8001090 <SystemClock_Config+0xcc>)
 800100e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <SystemClock_Config+0xcc>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001020:	2301      	movs	r3, #1
 8001022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001024:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102a:	2302      	movs	r3, #2
 800102c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001034:	2304      	movs	r3, #4
 8001036:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001038:	2364      	movs	r3, #100	@ 0x64
 800103a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800103c:	2302      	movs	r3, #2
 800103e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001040:	2304      	movs	r3, #4
 8001042:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001044:	f107 0320 	add.w	r3, r7, #32
 8001048:	4618      	mov	r0, r3
 800104a:	f001 ffbb 	bl	8002fc4 <HAL_RCC_OscConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001054:	f000 f81e 	bl	8001094 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001058:	230f      	movs	r3, #15
 800105a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800105c:	2302      	movs	r3, #2
 800105e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001068:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800106e:	f107 030c 	add.w	r3, r7, #12
 8001072:	2103      	movs	r1, #3
 8001074:	4618      	mov	r0, r3
 8001076:	f002 fa1d 	bl	80034b4 <HAL_RCC_ClockConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001080:	f000 f808 	bl	8001094 <Error_Handler>
  }
}
 8001084:	bf00      	nop
 8001086:	3750      	adds	r7, #80	@ 0x50
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40023800 	.word	0x40023800
 8001090:	40007000 	.word	0x40007000

08001094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001098:	b672      	cpsid	i
}
 800109a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <Error_Handler+0x8>

080010a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <HAL_MspInit+0x4c>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ae:	4a0f      	ldr	r2, [pc, #60]	@ (80010ec <HAL_MspInit+0x4c>)
 80010b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010b6:	4b0d      	ldr	r3, [pc, #52]	@ (80010ec <HAL_MspInit+0x4c>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	603b      	str	r3, [r7, #0]
 80010c6:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <HAL_MspInit+0x4c>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	4a08      	ldr	r2, [pc, #32]	@ (80010ec <HAL_MspInit+0x4c>)
 80010cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d2:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <HAL_MspInit+0x4c>)
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010da:	603b      	str	r3, [r7, #0]
 80010dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800

080010f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <NMI_Handler+0x4>

080010f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <HardFault_Handler+0x4>

08001100 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <MemManage_Handler+0x4>

08001108 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <BusFault_Handler+0x4>

08001110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001114:	bf00      	nop
 8001116:	e7fd      	b.n	8001114 <UsageFault_Handler+0x4>

08001118 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001146:	f000 fb29 	bl	800179c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001154:	4802      	ldr	r0, [pc, #8]	@ (8001160 <ADC_IRQHandler+0x10>)
 8001156:	f000 fb84 	bl	8001862 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200000a8 	.word	0x200000a8

08001164 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001168:	4802      	ldr	r0, [pc, #8]	@ (8001174 <USART1_IRQHandler+0x10>)
 800116a:	f003 f915 	bl	8004398 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000023c 	.word	0x2000023c

08001178 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800117c:	4802      	ldr	r0, [pc, #8]	@ (8001188 <USART2_IRQHandler+0x10>)
 800117e:	f003 f90b 	bl	8004398 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000284 	.word	0x20000284

0800118c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001190:	4802      	ldr	r0, [pc, #8]	@ (800119c <DMA2_Stream0_IRQHandler+0x10>)
 8001192:	f001 faf7 	bl	8002784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200000f0 	.word	0x200000f0

080011a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80011a4:	4802      	ldr	r0, [pc, #8]	@ (80011b0 <DMA2_Stream2_IRQHandler+0x10>)
 80011a6:	f001 faed 	bl	8002784 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200002cc 	.word	0x200002cc

080011b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b086      	sub	sp, #24
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	e00a      	b.n	80011dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011c6:	f3af 8000 	nop.w
 80011ca:	4601      	mov	r1, r0
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	60ba      	str	r2, [r7, #8]
 80011d2:	b2ca      	uxtb	r2, r1
 80011d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	3301      	adds	r3, #1
 80011da:	617b      	str	r3, [r7, #20]
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	dbf0      	blt.n	80011c6 <_read+0x12>
  }

  return len;
 80011e4:	687b      	ldr	r3, [r7, #4]
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3718      	adds	r7, #24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <_close>:
  }
  return len;
}

int _close(int file)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b083      	sub	sp, #12
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
 800120e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001216:	605a      	str	r2, [r3, #4]
  return 0;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <_isatty>:

int _isatty(int file)
{
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800122e:	2301      	movs	r3, #1
}
 8001230:	4618      	mov	r0, r3
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
	...

08001258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001260:	4a14      	ldr	r2, [pc, #80]	@ (80012b4 <_sbrk+0x5c>)
 8001262:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <_sbrk+0x60>)
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800126c:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <_sbrk+0x64>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d102      	bne.n	800127a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <_sbrk+0x64>)
 8001276:	4a12      	ldr	r2, [pc, #72]	@ (80012c0 <_sbrk+0x68>)
 8001278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800127a:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <_sbrk+0x64>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	429a      	cmp	r2, r3
 8001286:	d207      	bcs.n	8001298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001288:	f004 f958 	bl	800553c <__errno>
 800128c:	4603      	mov	r3, r0
 800128e:	220c      	movs	r2, #12
 8001290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001296:	e009      	b.n	80012ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <_sbrk+0x64>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800129e:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <_sbrk+0x64>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	4a05      	ldr	r2, [pc, #20]	@ (80012bc <_sbrk+0x64>)
 80012a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012aa:	68fb      	ldr	r3, [r7, #12]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20020000 	.word	0x20020000
 80012b8:	00000400 	.word	0x00000400
 80012bc:	200001f0 	.word	0x200001f0
 80012c0:	20000480 	.word	0x20000480

080012c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c8:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <SystemInit+0x20>)
 80012ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ce:	4a05      	ldr	r2, [pc, #20]	@ (80012e4 <SystemInit+0x20>)
 80012d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000ed00 	.word	0xe000ed00

080012e8 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
 80012fc:	615a      	str	r2, [r3, #20]
 80012fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001300:	4b1e      	ldr	r3, [pc, #120]	@ (800137c <MX_TIM11_Init+0x94>)
 8001302:	4a1f      	ldr	r2, [pc, #124]	@ (8001380 <MX_TIM11_Init+0x98>)
 8001304:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1000 - 1;
 8001306:	4b1d      	ldr	r3, [pc, #116]	@ (800137c <MX_TIM11_Init+0x94>)
 8001308:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800130c:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b1b      	ldr	r3, [pc, #108]	@ (800137c <MX_TIM11_Init+0x94>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 4096 -1;
 8001314:	4b19      	ldr	r3, [pc, #100]	@ (800137c <MX_TIM11_Init+0x94>)
 8001316:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800131a:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b17      	ldr	r3, [pc, #92]	@ (800137c <MX_TIM11_Init+0x94>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001322:	4b16      	ldr	r3, [pc, #88]	@ (800137c <MX_TIM11_Init+0x94>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001328:	4814      	ldr	r0, [pc, #80]	@ (800137c <MX_TIM11_Init+0x94>)
 800132a:	f002 fae3 	bl	80038f4 <HAL_TIM_Base_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8001334:	f7ff feae 	bl	8001094 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8001338:	4810      	ldr	r0, [pc, #64]	@ (800137c <MX_TIM11_Init+0x94>)
 800133a:	f002 fb2a 	bl	8003992 <HAL_TIM_PWM_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8001344:	f7ff fea6 	bl	8001094 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001348:	2360      	movs	r3, #96	@ 0x60
 800134a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2200      	movs	r2, #0
 800135c:	4619      	mov	r1, r3
 800135e:	4807      	ldr	r0, [pc, #28]	@ (800137c <MX_TIM11_Init+0x94>)
 8001360:	f002 fc20 	bl	8003ba4 <HAL_TIM_PWM_ConfigChannel>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 800136a:	f7ff fe93 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800136e:	4803      	ldr	r0, [pc, #12]	@ (800137c <MX_TIM11_Init+0x94>)
 8001370:	f000 f82a 	bl	80013c8 <HAL_TIM_MspPostInit>

}
 8001374:	bf00      	nop
 8001376:	3720      	adds	r7, #32
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	200001f4 	.word	0x200001f4
 8001380:	40014800 	.word	0x40014800

08001384 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0b      	ldr	r2, [pc, #44]	@ (80013c0 <HAL_TIM_Base_MspInit+0x3c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d10d      	bne.n	80013b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <HAL_TIM_Base_MspInit+0x40>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	4a09      	ldr	r2, [pc, #36]	@ (80013c4 <HAL_TIM_Base_MspInit+0x40>)
 80013a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013a6:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <HAL_TIM_Base_MspInit+0x40>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40014800 	.word	0x40014800
 80013c4:	40023800 	.word	0x40023800

080013c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b088      	sub	sp, #32
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM11)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a12      	ldr	r2, [pc, #72]	@ (8001430 <HAL_TIM_MspPostInit+0x68>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d11e      	bne.n	8001428 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <HAL_TIM_MspPostInit+0x6c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	4a10      	ldr	r2, [pc, #64]	@ (8001434 <HAL_TIM_MspPostInit+0x6c>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <HAL_TIM_MspPostInit+0x6c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PB9     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001406:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800140a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140c:	2302      	movs	r3, #2
 800140e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2300      	movs	r3, #0
 8001416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001418:	2303      	movs	r3, #3
 800141a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	4619      	mov	r1, r3
 8001422:	4805      	ldr	r0, [pc, #20]	@ (8001438 <HAL_TIM_MspPostInit+0x70>)
 8001424:	f001 fc18 	bl	8002c58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8001428:	bf00      	nop
 800142a:	3720      	adds	r7, #32
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	40014800 	.word	0x40014800
 8001434:	40023800 	.word	0x40023800
 8001438:	40020400 	.word	0x40020400

0800143c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001440:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001442:	4a12      	ldr	r2, [pc, #72]	@ (800148c <MX_USART1_UART_Init+0x50>)
 8001444:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001448:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800144c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001462:	220c      	movs	r2, #12
 8001464:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001466:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 800146e:	2200      	movs	r2, #0
 8001470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <MX_USART1_UART_Init+0x4c>)
 8001474:	f002 fe8f 	bl	8004196 <HAL_UART_Init>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d001      	beq.n	8001482 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800147e:	f7ff fe09 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	2000023c 	.word	0x2000023c
 800148c:	40011000 	.word	0x40011000

08001490 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001494:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 8001496:	4a12      	ldr	r2, [pc, #72]	@ (80014e0 <MX_USART2_UART_Init+0x50>)
 8001498:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800149a:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 800149c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014a2:	4b0e      	ldr	r3, [pc, #56]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014a8:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ae:	4b0b      	ldr	r3, [pc, #44]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014b4:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014b6:	220c      	movs	r2, #12
 80014b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ba:	4b08      	ldr	r3, [pc, #32]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c6:	4805      	ldr	r0, [pc, #20]	@ (80014dc <MX_USART2_UART_Init+0x4c>)
 80014c8:	f002 fe65 	bl	8004196 <HAL_UART_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014d2:	f7ff fddf 	bl	8001094 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	20000284 	.word	0x20000284
 80014e0:	40004400 	.word	0x40004400

080014e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08c      	sub	sp, #48	@ 0x30
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ec:	f107 031c 	add.w	r3, r7, #28
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
 80014fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a61      	ldr	r2, [pc, #388]	@ (8001688 <HAL_UART_MspInit+0x1a4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	f040 8083 	bne.w	800160e <HAL_UART_MspInit+0x12a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
 800150c:	4b5f      	ldr	r3, [pc, #380]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800150e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001510:	4a5e      	ldr	r2, [pc, #376]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 8001512:	f043 0310 	orr.w	r3, r3, #16
 8001516:	6453      	str	r3, [r2, #68]	@ 0x44
 8001518:	4b5c      	ldr	r3, [pc, #368]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800151a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151c:	f003 0310 	and.w	r3, r3, #16
 8001520:	61bb      	str	r3, [r7, #24]
 8001522:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	4b58      	ldr	r3, [pc, #352]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800152a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152c:	4a57      	ldr	r2, [pc, #348]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800152e:	f043 0301 	orr.w	r3, r3, #1
 8001532:	6313      	str	r3, [r2, #48]	@ 0x30
 8001534:	4b55      	ldr	r3, [pc, #340]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 8001536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001538:	f003 0301 	and.w	r3, r3, #1
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001540:	2300      	movs	r3, #0
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	4b51      	ldr	r3, [pc, #324]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 8001546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001548:	4a50      	ldr	r2, [pc, #320]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800154a:	f043 0302 	orr.w	r3, r3, #2
 800154e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001550:	4b4e      	ldr	r3, [pc, #312]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 8001552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800155c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001562:	2302      	movs	r3, #2
 8001564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800156a:	2303      	movs	r3, #3
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800156e:	2307      	movs	r3, #7
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f107 031c 	add.w	r3, r7, #28
 8001576:	4619      	mov	r1, r3
 8001578:	4845      	ldr	r0, [pc, #276]	@ (8001690 <HAL_UART_MspInit+0x1ac>)
 800157a:	f001 fb6d 	bl	8002c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800157e:	2380      	movs	r3, #128	@ 0x80
 8001580:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001582:	2302      	movs	r3, #2
 8001584:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800158e:	2307      	movs	r3, #7
 8001590:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001592:	f107 031c 	add.w	r3, r7, #28
 8001596:	4619      	mov	r1, r3
 8001598:	483e      	ldr	r0, [pc, #248]	@ (8001694 <HAL_UART_MspInit+0x1b0>)
 800159a:	f001 fb5d 	bl	8002c58 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800159e:	4b3e      	ldr	r3, [pc, #248]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015a0:	4a3e      	ldr	r2, [pc, #248]	@ (800169c <HAL_UART_MspInit+0x1b8>)
 80015a2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80015a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015a6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80015aa:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015ac:	4b3a      	ldr	r3, [pc, #232]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015b2:	4b39      	ldr	r3, [pc, #228]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015b8:	4b37      	ldr	r3, [pc, #220]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015be:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015c0:	4b35      	ldr	r3, [pc, #212]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015c6:	4b34      	ldr	r3, [pc, #208]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80015cc:	4b32      	ldr	r3, [pc, #200]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015d2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015d4:	4b30      	ldr	r3, [pc, #192]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015da:	4b2f      	ldr	r3, [pc, #188]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015dc:	2200      	movs	r2, #0
 80015de:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80015e0:	482d      	ldr	r0, [pc, #180]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015e2:	f000 ff37 	bl	8002454 <HAL_DMA_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80015ec:	f7ff fd52 	bl	8001094 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a29      	ldr	r2, [pc, #164]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015f6:	4a28      	ldr	r2, [pc, #160]	@ (8001698 <HAL_UART_MspInit+0x1b4>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2100      	movs	r1, #0
 8001600:	2025      	movs	r0, #37	@ 0x25
 8001602:	f000 fef0 	bl	80023e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001606:	2025      	movs	r0, #37	@ 0x25
 8001608:	f000 ff09 	bl	800241e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800160c:	e038      	b.n	8001680 <HAL_UART_MspInit+0x19c>
  else if(uartHandle->Instance==USART2)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a23      	ldr	r2, [pc, #140]	@ (80016a0 <HAL_UART_MspInit+0x1bc>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d133      	bne.n	8001680 <HAL_UART_MspInit+0x19c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	4b1b      	ldr	r3, [pc, #108]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800161e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001620:	4a1a      	ldr	r2, [pc, #104]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 8001622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001626:	6413      	str	r3, [r2, #64]	@ 0x40
 8001628:	4b18      	ldr	r3, [pc, #96]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800162a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
 8001638:	4b14      	ldr	r3, [pc, #80]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800163a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163c:	4a13      	ldr	r2, [pc, #76]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6313      	str	r3, [r2, #48]	@ 0x30
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <HAL_UART_MspInit+0x1a8>)
 8001646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001650:	230c      	movs	r3, #12
 8001652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001654:	2302      	movs	r3, #2
 8001656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	2300      	movs	r3, #0
 800165a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165c:	2303      	movs	r3, #3
 800165e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001660:	2307      	movs	r3, #7
 8001662:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001664:	f107 031c 	add.w	r3, r7, #28
 8001668:	4619      	mov	r1, r3
 800166a:	4809      	ldr	r0, [pc, #36]	@ (8001690 <HAL_UART_MspInit+0x1ac>)
 800166c:	f001 faf4 	bl	8002c58 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001670:	2200      	movs	r2, #0
 8001672:	2100      	movs	r1, #0
 8001674:	2026      	movs	r0, #38	@ 0x26
 8001676:	f000 feb6 	bl	80023e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800167a:	2026      	movs	r0, #38	@ 0x26
 800167c:	f000 fecf 	bl	800241e <HAL_NVIC_EnableIRQ>
}
 8001680:	bf00      	nop
 8001682:	3730      	adds	r7, #48	@ 0x30
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40011000 	.word	0x40011000
 800168c:	40023800 	.word	0x40023800
 8001690:	40020000 	.word	0x40020000
 8001694:	40020400 	.word	0x40020400
 8001698:	200002cc 	.word	0x200002cc
 800169c:	40026440 	.word	0x40026440
 80016a0:	40004400 	.word	0x40004400

080016a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80016a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016a8:	f7ff fe0c 	bl	80012c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016ac:	480c      	ldr	r0, [pc, #48]	@ (80016e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016ae:	490d      	ldr	r1, [pc, #52]	@ (80016e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016b0:	4a0d      	ldr	r2, [pc, #52]	@ (80016e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b4:	e002      	b.n	80016bc <LoopCopyDataInit>

080016b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ba:	3304      	adds	r3, #4

080016bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c0:	d3f9      	bcc.n	80016b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016c4:	4c0a      	ldr	r4, [pc, #40]	@ (80016f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c8:	e001      	b.n	80016ce <LoopFillZerobss>

080016ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016cc:	3204      	adds	r2, #4

080016ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d0:	d3fb      	bcc.n	80016ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016d2:	f003 ff39 	bl	8005548 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016d6:	f7ff fb0b 	bl	8000cf0 <main>
  bx  lr    
 80016da:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80016dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016e4:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80016e8:	08006180 	.word	0x08006180
  ldr r2, =_sbss
 80016ec:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80016f0:	2000047c 	.word	0x2000047c

080016f4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f4:	e7fe      	b.n	80016f4 <DMA1_Stream0_IRQHandler>
	...

080016f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <HAL_Init+0x40>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a0d      	ldr	r2, [pc, #52]	@ (8001738 <HAL_Init+0x40>)
 8001702:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001706:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_Init+0x40>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a0a      	ldr	r2, [pc, #40]	@ (8001738 <HAL_Init+0x40>)
 800170e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001712:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <HAL_Init+0x40>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a07      	ldr	r2, [pc, #28]	@ (8001738 <HAL_Init+0x40>)
 800171a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800171e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001720:	2003      	movs	r0, #3
 8001722:	f000 fe55 	bl	80023d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001726:	200f      	movs	r0, #15
 8001728:	f000 f808 	bl	800173c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800172c:	f7ff fcb8 	bl	80010a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023c00 	.word	0x40023c00

0800173c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001744:	4b12      	ldr	r3, [pc, #72]	@ (8001790 <HAL_InitTick+0x54>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HAL_InitTick+0x58>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	4619      	mov	r1, r3
 800174e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001752:	fbb3 f3f1 	udiv	r3, r3, r1
 8001756:	fbb2 f3f3 	udiv	r3, r2, r3
 800175a:	4618      	mov	r0, r3
 800175c:	f000 fe6d 	bl	800243a <HAL_SYSTICK_Config>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e00e      	b.n	8001788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2b0f      	cmp	r3, #15
 800176e:	d80a      	bhi.n	8001786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001770:	2200      	movs	r2, #0
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001778:	f000 fe35 	bl	80023e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800177c:	4a06      	ldr	r2, [pc, #24]	@ (8001798 <HAL_InitTick+0x5c>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	e000      	b.n	8001788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	2000001c 	.word	0x2000001c
 8001794:	20000024 	.word	0x20000024
 8001798:	20000020 	.word	0x20000020

0800179c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a0:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <HAL_IncTick+0x20>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_IncTick+0x24>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <HAL_IncTick+0x24>)
 80017ae:	6013      	str	r3, [r2, #0]
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000024 	.word	0x20000024
 80017c0:	2000032c 	.word	0x2000032c

080017c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return uwTick;
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <HAL_GetTick+0x14>)
 80017ca:	681b      	ldr	r3, [r3, #0]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	2000032c 	.word	0x2000032c

080017dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e4:	2300      	movs	r3, #0
 80017e6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e033      	b.n	800185a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d109      	bne.n	800180e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff f878 	bl	80008f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f003 0310 	and.w	r3, r3, #16
 8001816:	2b00      	cmp	r3, #0
 8001818:	d118      	bne.n	800184c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001822:	f023 0302 	bic.w	r3, r3, #2
 8001826:	f043 0202 	orr.w	r2, r3, #2
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 fb76 	bl	8001f20 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183e:	f023 0303 	bic.w	r3, r3, #3
 8001842:	f043 0201 	orr.w	r2, r3, #1
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	641a      	str	r2, [r3, #64]	@ 0x40
 800184a:	e001      	b.n	8001850 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001858:	7bfb      	ldrb	r3, [r7, #15]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b086      	sub	sp, #24
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f003 0302 	and.w	r3, r3, #2
 8001888:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	f003 0320 	and.w	r3, r3, #32
 8001890:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d049      	beq.n	800192c <HAL_ADC_IRQHandler+0xca>
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d046      	beq.n	800192c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	f003 0310 	and.w	r3, r3, #16
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d105      	bne.n	80018b6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d12b      	bne.n	800191c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d127      	bne.n	800191c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d006      	beq.n	80018e8 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d119      	bne.n	800191c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0220 	bic.w	r2, r2, #32
 80018f6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001908:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d105      	bne.n	800191c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001914:	f043 0201 	orr.w	r2, r3, #1
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f000 f9a5 	bl	8001c6c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f06f 0212 	mvn.w	r2, #18
 800192a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800193a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d057      	beq.n	80019f2 <HAL_ADC_IRQHandler+0x190>
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d054      	beq.n	80019f2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194c:	f003 0310 	and.w	r3, r3, #16
 8001950:	2b00      	cmp	r3, #0
 8001952:	d105      	bne.n	8001960 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001958:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d139      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001974:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001978:	2b00      	cmp	r3, #0
 800197a:	d006      	beq.n	800198a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001986:	2b00      	cmp	r3, #0
 8001988:	d12b      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001994:	2b00      	cmp	r3, #0
 8001996:	d124      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d11d      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d119      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019bc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d105      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f043 0201 	orr.w	r2, r3, #1
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f000 fc1a 	bl	800221c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f06f 020c 	mvn.w	r2, #12
 80019f0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a00:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d017      	beq.n	8001a38 <HAL_ADC_IRQHandler+0x1d6>
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d014      	beq.n	8001a38 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d10d      	bne.n	8001a38 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f000 f933 	bl	8001c94 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f06f 0201 	mvn.w	r2, #1
 8001a36:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f003 0320 	and.w	r3, r3, #32
 8001a3e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a46:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d015      	beq.n	8001a7a <HAL_ADC_IRQHandler+0x218>
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d012      	beq.n	8001a7a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a58:	f043 0202 	orr.w	r2, r3, #2
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f06f 0220 	mvn.w	r2, #32
 8001a68:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f000 f91c 	bl	8001ca8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f06f 0220 	mvn.w	r2, #32
 8001a78:	601a      	str	r2, [r3, #0]
  }
}
 8001a7a:	bf00      	nop
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a94:	2300      	movs	r3, #0
 8001a96:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d101      	bne.n	8001aa6 <HAL_ADC_Start_DMA+0x22>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	e0d0      	b.n	8001c48 <HAL_ADC_Start_DMA+0x1c4>
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d018      	beq.n	8001aee <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689a      	ldr	r2, [r3, #8]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f042 0201 	orr.w	r2, r2, #1
 8001aca:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001acc:	4b60      	ldr	r3, [pc, #384]	@ (8001c50 <HAL_ADC_Start_DMA+0x1cc>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a60      	ldr	r2, [pc, #384]	@ (8001c54 <HAL_ADC_Start_DMA+0x1d0>)
 8001ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad6:	0c9a      	lsrs	r2, r3, #18
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001ae0:	e002      	b.n	8001ae8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f9      	bne.n	8001ae2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001af8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001afc:	d107      	bne.n	8001b0e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689a      	ldr	r2, [r3, #8]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b0c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	f040 8088 	bne.w	8001c2e <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b26:	f023 0301 	bic.w	r3, r3, #1
 8001b2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d007      	beq.n	8001b50 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b48:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b5c:	d106      	bne.n	8001b6c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b62:	f023 0206 	bic.w	r2, r3, #6
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b6a:	e002      	b.n	8001b72 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b7a:	4b37      	ldr	r3, [pc, #220]	@ (8001c58 <HAL_ADC_Start_DMA+0x1d4>)
 8001b7c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b82:	4a36      	ldr	r2, [pc, #216]	@ (8001c5c <HAL_ADC_Start_DMA+0x1d8>)
 8001b84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b8a:	4a35      	ldr	r2, [pc, #212]	@ (8001c60 <HAL_ADC_Start_DMA+0x1dc>)
 8001b8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b92:	4a34      	ldr	r2, [pc, #208]	@ (8001c64 <HAL_ADC_Start_DMA+0x1e0>)
 8001b94:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001b9e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001bae:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bbe:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	334c      	adds	r3, #76	@ 0x4c
 8001bca:	4619      	mov	r1, r3
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f000 fcee 	bl	80025b0 <HAL_DMA_Start_IT>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f003 031f 	and.w	r3, r3, #31
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10f      	bne.n	8001c04 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d129      	bne.n	8001c46 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	e020      	b.n	8001c46 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a17      	ldr	r2, [pc, #92]	@ (8001c68 <HAL_ADC_Start_DMA+0x1e4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d11b      	bne.n	8001c46 <HAL_ADC_Start_DMA+0x1c2>
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d114      	bne.n	8001c46 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	e00b      	b.n	8001c46 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f043 0210 	orr.w	r2, r3, #16
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	f043 0201 	orr.w	r2, r3, #1
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001c46:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3720      	adds	r7, #32
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	2000001c 	.word	0x2000001c
 8001c54:	431bde83 	.word	0x431bde83
 8001c58:	40012300 	.word	0x40012300
 8001c5c:	08002119 	.word	0x08002119
 8001c60:	080021d3 	.word	0x080021d3
 8001c64:	080021ef 	.word	0x080021ef
 8001c68:	40012000 	.word	0x40012000

08001c6c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d101      	bne.n	8001cd8 <HAL_ADC_ConfigChannel+0x1c>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e113      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x244>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b09      	cmp	r3, #9
 8001ce6:	d925      	bls.n	8001d34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68d9      	ldr	r1, [r3, #12]
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	3b1e      	subs	r3, #30
 8001cfe:	2207      	movs	r2, #7
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43da      	mvns	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	400a      	ands	r2, r1
 8001d0c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	68d9      	ldr	r1, [r3, #12]
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	4618      	mov	r0, r3
 8001d20:	4603      	mov	r3, r0
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	4403      	add	r3, r0
 8001d26:	3b1e      	subs	r3, #30
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	e022      	b.n	8001d7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6919      	ldr	r1, [r3, #16]
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	461a      	mov	r2, r3
 8001d42:	4613      	mov	r3, r2
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	4413      	add	r3, r2
 8001d48:	2207      	movs	r2, #7
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43da      	mvns	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	400a      	ands	r2, r1
 8001d56:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6919      	ldr	r1, [r3, #16]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4618      	mov	r0, r3
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4403      	add	r3, r0
 8001d70:	409a      	lsls	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b06      	cmp	r3, #6
 8001d80:	d824      	bhi.n	8001dcc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	3b05      	subs	r3, #5
 8001d94:	221f      	movs	r2, #31
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43da      	mvns	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	400a      	ands	r2, r1
 8001da2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	4618      	mov	r0, r3
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685a      	ldr	r2, [r3, #4]
 8001db6:	4613      	mov	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4413      	add	r3, r2
 8001dbc:	3b05      	subs	r3, #5
 8001dbe:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	430a      	orrs	r2, r1
 8001dc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dca:	e04c      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b0c      	cmp	r3, #12
 8001dd2:	d824      	bhi.n	8001e1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	4613      	mov	r3, r2
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	3b23      	subs	r3, #35	@ 0x23
 8001de6:	221f      	movs	r2, #31
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	43da      	mvns	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	400a      	ands	r2, r1
 8001df4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	4618      	mov	r0, r3
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3b23      	subs	r3, #35	@ 0x23
 8001e10:	fa00 f203 	lsl.w	r2, r0, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e1c:	e023      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3b41      	subs	r3, #65	@ 0x41
 8001e30:	221f      	movs	r2, #31
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43da      	mvns	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	400a      	ands	r2, r1
 8001e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	4613      	mov	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4413      	add	r3, r2
 8001e58:	3b41      	subs	r3, #65	@ 0x41
 8001e5a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e66:	4b29      	ldr	r3, [pc, #164]	@ (8001f0c <HAL_ADC_ConfigChannel+0x250>)
 8001e68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a28      	ldr	r2, [pc, #160]	@ (8001f10 <HAL_ADC_ConfigChannel+0x254>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d10f      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x1d8>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b12      	cmp	r3, #18
 8001e7a:	d10b      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a1d      	ldr	r2, [pc, #116]	@ (8001f10 <HAL_ADC_ConfigChannel+0x254>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d12b      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x23a>
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8001f14 <HAL_ADC_ConfigChannel+0x258>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d003      	beq.n	8001eb0 <HAL_ADC_ConfigChannel+0x1f4>
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b11      	cmp	r3, #17
 8001eae:	d122      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a11      	ldr	r2, [pc, #68]	@ (8001f14 <HAL_ADC_ConfigChannel+0x258>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d111      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ed2:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <HAL_ADC_ConfigChannel+0x25c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a11      	ldr	r2, [pc, #68]	@ (8001f1c <HAL_ADC_ConfigChannel+0x260>)
 8001ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8001edc:	0c9a      	lsrs	r2, r3, #18
 8001ede:	4613      	mov	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ee8:	e002      	b.n	8001ef0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	3b01      	subs	r3, #1
 8001eee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f9      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	40012300 	.word	0x40012300
 8001f10:	40012000 	.word	0x40012000
 8001f14:	10000012 	.word	0x10000012
 8001f18:	2000001c 	.word	0x2000001c
 8001f1c:	431bde83 	.word	0x431bde83

08001f20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b085      	sub	sp, #20
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f28:	4b79      	ldr	r3, [pc, #484]	@ (8002110 <ADC_Init+0x1f0>)
 8001f2a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	431a      	orrs	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6859      	ldr	r1, [r3, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	691b      	ldr	r3, [r3, #16]
 8001f60:	021a      	lsls	r2, r3, #8
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	6859      	ldr	r1, [r3, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6899      	ldr	r1, [r3, #8]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68da      	ldr	r2, [r3, #12]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	4a58      	ldr	r2, [pc, #352]	@ (8002114 <ADC_Init+0x1f4>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d022      	beq.n	8001ffe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fc6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6899      	ldr	r1, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	689a      	ldr	r2, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001fe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6899      	ldr	r1, [r3, #8]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	e00f      	b.n	800201e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800200c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800201c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 0202 	bic.w	r2, r2, #2
 800202c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6899      	ldr	r1, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e1b      	ldrb	r3, [r3, #24]
 8002038:	005a      	lsls	r2, r3, #1
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01b      	beq.n	8002084 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800205a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800206a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6859      	ldr	r1, [r3, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002076:	3b01      	subs	r3, #1
 8002078:	035a      	lsls	r2, r3, #13
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	e007      	b.n	8002094 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002092:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80020a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	051a      	lsls	r2, r3, #20
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80020c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6899      	ldr	r1, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020d6:	025a      	lsls	r2, r3, #9
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6899      	ldr	r1, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	029a      	lsls	r2, r3, #10
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	430a      	orrs	r2, r1
 8002102:	609a      	str	r2, [r3, #8]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	40012300 	.word	0x40012300
 8002114:	0f000001 	.word	0x0f000001

08002118 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002124:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800212e:	2b00      	cmp	r3, #0
 8002130:	d13c      	bne.n	80021ac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d12b      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002150:	2b00      	cmp	r3, #0
 8002152:	d127      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800215e:	2b00      	cmp	r3, #0
 8002160:	d006      	beq.n	8002170 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800216c:	2b00      	cmp	r3, #0
 800216e:	d119      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0220 	bic.w	r2, r2, #32
 800217e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d105      	bne.n	80021a4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021a4:	68f8      	ldr	r0, [r7, #12]
 80021a6:	f7ff fd61 	bl	8001c6c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80021aa:	e00e      	b.n	80021ca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	f003 0310 	and.w	r3, r3, #16
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f7ff fd75 	bl	8001ca8 <HAL_ADC_ErrorCallback>
}
 80021be:	e004      	b.n	80021ca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	4798      	blx	r3
}
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b084      	sub	sp, #16
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021de:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f7ff fd4d 	bl	8001c80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b084      	sub	sp, #16
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021fa:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2240      	movs	r2, #64	@ 0x40
 8002200:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	f043 0204 	orr.w	r2, r3, #4
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f7ff fd4a 	bl	8001ca8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002214:	bf00      	nop
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002240:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <__NVIC_SetPriorityGrouping+0x44>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800224c:	4013      	ands	r3, r2
 800224e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002258:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800225c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002260:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002262:	4a04      	ldr	r2, [pc, #16]	@ (8002274 <__NVIC_SetPriorityGrouping+0x44>)
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	60d3      	str	r3, [r2, #12]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	e000ed00 	.word	0xe000ed00

08002278 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800227c:	4b04      	ldr	r3, [pc, #16]	@ (8002290 <__NVIC_GetPriorityGrouping+0x18>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	0a1b      	lsrs	r3, r3, #8
 8002282:	f003 0307 	and.w	r3, r3, #7
}
 8002286:	4618      	mov	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	db0b      	blt.n	80022be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	f003 021f 	and.w	r2, r3, #31
 80022ac:	4907      	ldr	r1, [pc, #28]	@ (80022cc <__NVIC_EnableIRQ+0x38>)
 80022ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b2:	095b      	lsrs	r3, r3, #5
 80022b4:	2001      	movs	r0, #1
 80022b6:	fa00 f202 	lsl.w	r2, r0, r2
 80022ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022be:	bf00      	nop
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	e000e100 	.word	0xe000e100

080022d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	6039      	str	r1, [r7, #0]
 80022da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	db0a      	blt.n	80022fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	490c      	ldr	r1, [pc, #48]	@ (800231c <__NVIC_SetPriority+0x4c>)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	0112      	lsls	r2, r2, #4
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	440b      	add	r3, r1
 80022f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f8:	e00a      	b.n	8002310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	4908      	ldr	r1, [pc, #32]	@ (8002320 <__NVIC_SetPriority+0x50>)
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	3b04      	subs	r3, #4
 8002308:	0112      	lsls	r2, r2, #4
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	440b      	add	r3, r1
 800230e:	761a      	strb	r2, [r3, #24]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000e100 	.word	0xe000e100
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002324:	b480      	push	{r7}
 8002326:	b089      	sub	sp, #36	@ 0x24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f1c3 0307 	rsb	r3, r3, #7
 800233e:	2b04      	cmp	r3, #4
 8002340:	bf28      	it	cs
 8002342:	2304      	movcs	r3, #4
 8002344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	3304      	adds	r3, #4
 800234a:	2b06      	cmp	r3, #6
 800234c:	d902      	bls.n	8002354 <NVIC_EncodePriority+0x30>
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3b03      	subs	r3, #3
 8002352:	e000      	b.n	8002356 <NVIC_EncodePriority+0x32>
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43da      	mvns	r2, r3
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	401a      	ands	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800236c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	fa01 f303 	lsl.w	r3, r1, r3
 8002376:	43d9      	mvns	r1, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800237c:	4313      	orrs	r3, r2
         );
}
 800237e:	4618      	mov	r0, r3
 8002380:	3724      	adds	r7, #36	@ 0x24
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
	...

0800238c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800239c:	d301      	bcc.n	80023a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800239e:	2301      	movs	r3, #1
 80023a0:	e00f      	b.n	80023c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023a2:	4a0a      	ldr	r2, [pc, #40]	@ (80023cc <SysTick_Config+0x40>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023aa:	210f      	movs	r1, #15
 80023ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023b0:	f7ff ff8e 	bl	80022d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023b4:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <SysTick_Config+0x40>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ba:	4b04      	ldr	r3, [pc, #16]	@ (80023cc <SysTick_Config+0x40>)
 80023bc:	2207      	movs	r2, #7
 80023be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	e000e010 	.word	0xe000e010

080023d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff ff29 	bl	8002230 <__NVIC_SetPriorityGrouping>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b086      	sub	sp, #24
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	4603      	mov	r3, r0
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	607a      	str	r2, [r7, #4]
 80023f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023f8:	f7ff ff3e 	bl	8002278 <__NVIC_GetPriorityGrouping>
 80023fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	68b9      	ldr	r1, [r7, #8]
 8002402:	6978      	ldr	r0, [r7, #20]
 8002404:	f7ff ff8e 	bl	8002324 <NVIC_EncodePriority>
 8002408:	4602      	mov	r2, r0
 800240a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff ff5d 	bl	80022d0 <__NVIC_SetPriority>
}
 8002416:	bf00      	nop
 8002418:	3718      	adds	r7, #24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b082      	sub	sp, #8
 8002422:	af00      	add	r7, sp, #0
 8002424:	4603      	mov	r3, r0
 8002426:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff31 	bl	8002294 <__NVIC_EnableIRQ>
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7ff ffa2 	bl	800238c <SysTick_Config>
 8002448:	4603      	mov	r3, r0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002460:	f7ff f9b0 	bl	80017c4 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e099      	b.n	80025a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2202      	movs	r2, #2
 8002474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0201 	bic.w	r2, r2, #1
 800248e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002490:	e00f      	b.n	80024b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002492:	f7ff f997 	bl	80017c4 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b05      	cmp	r3, #5
 800249e:	d908      	bls.n	80024b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2220      	movs	r2, #32
 80024a4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2203      	movs	r2, #3
 80024aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e078      	b.n	80025a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1e8      	bne.n	8002492 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	4b38      	ldr	r3, [pc, #224]	@ (80025ac <HAL_DMA_Init+0x158>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a1b      	ldr	r3, [r3, #32]
 80024fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	4313      	orrs	r3, r2
 8002502:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002508:	2b04      	cmp	r3, #4
 800250a:	d107      	bne.n	800251c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002514:	4313      	orrs	r3, r2
 8002516:	697a      	ldr	r2, [r7, #20]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	697a      	ldr	r2, [r7, #20]
 8002522:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f023 0307 	bic.w	r3, r3, #7
 8002532:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	4313      	orrs	r3, r2
 800253c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002542:	2b04      	cmp	r3, #4
 8002544:	d117      	bne.n	8002576 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	4313      	orrs	r3, r2
 800254e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00e      	beq.n	8002576 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 fb01 	bl	8002b60 <DMA_CheckFifoParam>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d008      	beq.n	8002576 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2240      	movs	r2, #64	@ 0x40
 8002568:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002572:	2301      	movs	r3, #1
 8002574:	e016      	b.n	80025a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	697a      	ldr	r2, [r7, #20]
 800257c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f000 fab8 	bl	8002af4 <DMA_CalcBaseAndBitshift>
 8002584:	4603      	mov	r3, r0
 8002586:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800258c:	223f      	movs	r2, #63	@ 0x3f
 800258e:	409a      	lsls	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	f010803f 	.word	0xf010803f

080025b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d101      	bne.n	80025d6 <HAL_DMA_Start_IT+0x26>
 80025d2:	2302      	movs	r3, #2
 80025d4:	e040      	b.n	8002658 <HAL_DMA_Start_IT+0xa8>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d12f      	bne.n	800264a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2202      	movs	r2, #2
 80025ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2200      	movs	r2, #0
 80025f6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68b9      	ldr	r1, [r7, #8]
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 fa4a 	bl	8002a98 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	223f      	movs	r2, #63	@ 0x3f
 800260a:	409a      	lsls	r2, r3
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f042 0216 	orr.w	r2, r2, #22
 800261e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002624:	2b00      	cmp	r3, #0
 8002626:	d007      	beq.n	8002638 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 0208 	orr.w	r2, r2, #8
 8002636:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f042 0201 	orr.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	e005      	b.n	8002656 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002652:	2302      	movs	r3, #2
 8002654:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002656:	7dfb      	ldrb	r3, [r7, #23]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800266e:	f7ff f8a9 	bl	80017c4 <HAL_GetTick>
 8002672:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d008      	beq.n	8002692 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2280      	movs	r2, #128	@ 0x80
 8002684:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e052      	b.n	8002738 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 0216 	bic.w	r2, r2, #22
 80026a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	695a      	ldr	r2, [r3, #20]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d103      	bne.n	80026c2 <HAL_DMA_Abort+0x62>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d007      	beq.n	80026d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f022 0208 	bic.w	r2, r2, #8
 80026d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e2:	e013      	b.n	800270c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026e4:	f7ff f86e 	bl	80017c4 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b05      	cmp	r3, #5
 80026f0:	d90c      	bls.n	800270c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2220      	movs	r2, #32
 80026f6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2203      	movs	r2, #3
 80026fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e015      	b.n	8002738 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1e4      	bne.n	80026e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	223f      	movs	r2, #63	@ 0x3f
 8002720:	409a      	lsls	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d004      	beq.n	800275e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2280      	movs	r2, #128	@ 0x80
 8002758:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e00c      	b.n	8002778 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2205      	movs	r2, #5
 8002762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0201 	bic.w	r2, r2, #1
 8002774:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002790:	4b8e      	ldr	r3, [pc, #568]	@ (80029cc <HAL_DMA_IRQHandler+0x248>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a8e      	ldr	r2, [pc, #568]	@ (80029d0 <HAL_DMA_IRQHandler+0x24c>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	0a9b      	lsrs	r3, r3, #10
 800279c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ae:	2208      	movs	r2, #8
 80027b0:	409a      	lsls	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	4013      	ands	r3, r2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d01a      	beq.n	80027f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0304 	and.w	r3, r3, #4
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d013      	beq.n	80027f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0204 	bic.w	r2, r2, #4
 80027d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027dc:	2208      	movs	r2, #8
 80027de:	409a      	lsls	r2, r3
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e8:	f043 0201 	orr.w	r2, r3, #1
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f4:	2201      	movs	r2, #1
 80027f6:	409a      	lsls	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d012      	beq.n	8002826 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800280a:	2b00      	cmp	r3, #0
 800280c:	d00b      	beq.n	8002826 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002812:	2201      	movs	r2, #1
 8002814:	409a      	lsls	r2, r3
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281e:	f043 0202 	orr.w	r2, r3, #2
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282a:	2204      	movs	r2, #4
 800282c:	409a      	lsls	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	4013      	ands	r3, r2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d012      	beq.n	800285c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0302 	and.w	r3, r3, #2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00b      	beq.n	800285c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002848:	2204      	movs	r2, #4
 800284a:	409a      	lsls	r2, r3
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002854:	f043 0204 	orr.w	r2, r3, #4
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002860:	2210      	movs	r2, #16
 8002862:	409a      	lsls	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4013      	ands	r3, r2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d043      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0308 	and.w	r3, r3, #8
 8002876:	2b00      	cmp	r3, #0
 8002878:	d03c      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287e:	2210      	movs	r2, #16
 8002880:	409a      	lsls	r2, r3
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d018      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d108      	bne.n	80028b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d024      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
 80028b2:	e01f      	b.n	80028f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d01b      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	4798      	blx	r3
 80028c4:	e016      	b.n	80028f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d107      	bne.n	80028e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 0208 	bic.w	r2, r2, #8
 80028e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d003      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f8:	2220      	movs	r2, #32
 80028fa:	409a      	lsls	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 808f 	beq.w	8002a24 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0310 	and.w	r3, r3, #16
 8002910:	2b00      	cmp	r3, #0
 8002912:	f000 8087 	beq.w	8002a24 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291a:	2220      	movs	r2, #32
 800291c:	409a      	lsls	r2, r3
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b05      	cmp	r3, #5
 800292c:	d136      	bne.n	800299c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f022 0216 	bic.w	r2, r2, #22
 800293c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695a      	ldr	r2, [r3, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800294c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002952:	2b00      	cmp	r3, #0
 8002954:	d103      	bne.n	800295e <HAL_DMA_IRQHandler+0x1da>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800295a:	2b00      	cmp	r3, #0
 800295c:	d007      	beq.n	800296e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 0208 	bic.w	r2, r2, #8
 800296c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002972:	223f      	movs	r2, #63	@ 0x3f
 8002974:	409a      	lsls	r2, r3
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800298e:	2b00      	cmp	r3, #0
 8002990:	d07e      	beq.n	8002a90 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	4798      	blx	r3
        }
        return;
 800299a:	e079      	b.n	8002a90 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d01d      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10d      	bne.n	80029d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d031      	beq.n	8002a24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	4798      	blx	r3
 80029c8:	e02c      	b.n	8002a24 <HAL_DMA_IRQHandler+0x2a0>
 80029ca:	bf00      	nop
 80029cc:	2000001c 	.word	0x2000001c
 80029d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d023      	beq.n	8002a24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	4798      	blx	r3
 80029e4:	e01e      	b.n	8002a24 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10f      	bne.n	8002a14 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0210 	bic.w	r2, r2, #16
 8002a02:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d032      	beq.n	8002a92 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d022      	beq.n	8002a7e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2205      	movs	r2, #5
 8002a3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 0201 	bic.w	r2, r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	3301      	adds	r3, #1
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	697a      	ldr	r2, [r7, #20]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d307      	bcc.n	8002a6c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f2      	bne.n	8002a50 <HAL_DMA_IRQHandler+0x2cc>
 8002a6a:	e000      	b.n	8002a6e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a6c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	4798      	blx	r3
 8002a8e:	e000      	b.n	8002a92 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a90:	bf00      	nop
    }
  }
}
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ab4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b40      	cmp	r3, #64	@ 0x40
 8002ac4:	d108      	bne.n	8002ad8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ad6:	e007      	b.n	8002ae8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	60da      	str	r2, [r3, #12]
}
 8002ae8:	bf00      	nop
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	3b10      	subs	r3, #16
 8002b04:	4a14      	ldr	r2, [pc, #80]	@ (8002b58 <DMA_CalcBaseAndBitshift+0x64>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	091b      	lsrs	r3, r3, #4
 8002b0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b0e:	4a13      	ldr	r2, [pc, #76]	@ (8002b5c <DMA_CalcBaseAndBitshift+0x68>)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4413      	add	r3, r2
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	461a      	mov	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	d909      	bls.n	8002b36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b2a:	f023 0303 	bic.w	r3, r3, #3
 8002b2e:	1d1a      	adds	r2, r3, #4
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b34:	e007      	b.n	8002b46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b3e:	f023 0303 	bic.w	r3, r3, #3
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	aaaaaaab 	.word	0xaaaaaaab
 8002b5c:	08006134 	.word	0x08006134

08002b60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d11f      	bne.n	8002bba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b03      	cmp	r3, #3
 8002b7e:	d856      	bhi.n	8002c2e <DMA_CheckFifoParam+0xce>
 8002b80:	a201      	add	r2, pc, #4	@ (adr r2, 8002b88 <DMA_CheckFifoParam+0x28>)
 8002b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b86:	bf00      	nop
 8002b88:	08002b99 	.word	0x08002b99
 8002b8c:	08002bab 	.word	0x08002bab
 8002b90:	08002b99 	.word	0x08002b99
 8002b94:	08002c2f 	.word	0x08002c2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d046      	beq.n	8002c32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ba8:	e043      	b.n	8002c32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bb2:	d140      	bne.n	8002c36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bb8:	e03d      	b.n	8002c36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bc2:	d121      	bne.n	8002c08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d837      	bhi.n	8002c3a <DMA_CheckFifoParam+0xda>
 8002bca:	a201      	add	r2, pc, #4	@ (adr r2, 8002bd0 <DMA_CheckFifoParam+0x70>)
 8002bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd0:	08002be1 	.word	0x08002be1
 8002bd4:	08002be7 	.word	0x08002be7
 8002bd8:	08002be1 	.word	0x08002be1
 8002bdc:	08002bf9 	.word	0x08002bf9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	73fb      	strb	r3, [r7, #15]
      break;
 8002be4:	e030      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d025      	beq.n	8002c3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bf6:	e022      	b.n	8002c3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c00:	d11f      	bne.n	8002c42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c06:	e01c      	b.n	8002c42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d903      	bls.n	8002c16 <DMA_CheckFifoParam+0xb6>
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	d003      	beq.n	8002c1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c14:	e018      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	73fb      	strb	r3, [r7, #15]
      break;
 8002c1a:	e015      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00e      	beq.n	8002c46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c2c:	e00b      	b.n	8002c46 <DMA_CheckFifoParam+0xe6>
      break;
 8002c2e:	bf00      	nop
 8002c30:	e00a      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      break;
 8002c32:	bf00      	nop
 8002c34:	e008      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      break;
 8002c36:	bf00      	nop
 8002c38:	e006      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      break;
 8002c3a:	bf00      	nop
 8002c3c:	e004      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      break;
 8002c3e:	bf00      	nop
 8002c40:	e002      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c42:	bf00      	nop
 8002c44:	e000      	b.n	8002c48 <DMA_CheckFifoParam+0xe8>
      break;
 8002c46:	bf00      	nop
    }
  } 
  
  return status; 
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3714      	adds	r7, #20
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop

08002c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b089      	sub	sp, #36	@ 0x24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
 8002c72:	e159      	b.n	8002f28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c74:	2201      	movs	r2, #1
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4013      	ands	r3, r2
 8002c86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c88:	693a      	ldr	r2, [r7, #16]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	f040 8148 	bne.w	8002f22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d005      	beq.n	8002caa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d130      	bne.n	8002d0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	68da      	ldr	r2, [r3, #12]
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69ba      	ldr	r2, [r7, #24]
 8002cd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	091b      	lsrs	r3, r3, #4
 8002cf6:	f003 0201 	and.w	r2, r3, #1
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f003 0303 	and.w	r3, r3, #3
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d017      	beq.n	8002d48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	2203      	movs	r2, #3
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f003 0303 	and.w	r3, r3, #3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d123      	bne.n	8002d9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	08da      	lsrs	r2, r3, #3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3208      	adds	r2, #8
 8002d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	220f      	movs	r2, #15
 8002d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	08da      	lsrs	r2, r3, #3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	3208      	adds	r2, #8
 8002d96:	69b9      	ldr	r1, [r7, #24]
 8002d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	2203      	movs	r2, #3
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0203 	and.w	r2, r3, #3
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69ba      	ldr	r2, [r7, #24]
 8002dce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80a2 	beq.w	8002f22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	60fb      	str	r3, [r7, #12]
 8002de2:	4b57      	ldr	r3, [pc, #348]	@ (8002f40 <HAL_GPIO_Init+0x2e8>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	4a56      	ldr	r2, [pc, #344]	@ (8002f40 <HAL_GPIO_Init+0x2e8>)
 8002de8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dee:	4b54      	ldr	r3, [pc, #336]	@ (8002f40 <HAL_GPIO_Init+0x2e8>)
 8002df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dfa:	4a52      	ldr	r2, [pc, #328]	@ (8002f44 <HAL_GPIO_Init+0x2ec>)
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	089b      	lsrs	r3, r3, #2
 8002e00:	3302      	adds	r3, #2
 8002e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	220f      	movs	r2, #15
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a49      	ldr	r2, [pc, #292]	@ (8002f48 <HAL_GPIO_Init+0x2f0>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d019      	beq.n	8002e5a <HAL_GPIO_Init+0x202>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a48      	ldr	r2, [pc, #288]	@ (8002f4c <HAL_GPIO_Init+0x2f4>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d013      	beq.n	8002e56 <HAL_GPIO_Init+0x1fe>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a47      	ldr	r2, [pc, #284]	@ (8002f50 <HAL_GPIO_Init+0x2f8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00d      	beq.n	8002e52 <HAL_GPIO_Init+0x1fa>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a46      	ldr	r2, [pc, #280]	@ (8002f54 <HAL_GPIO_Init+0x2fc>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d007      	beq.n	8002e4e <HAL_GPIO_Init+0x1f6>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a45      	ldr	r2, [pc, #276]	@ (8002f58 <HAL_GPIO_Init+0x300>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d101      	bne.n	8002e4a <HAL_GPIO_Init+0x1f2>
 8002e46:	2304      	movs	r3, #4
 8002e48:	e008      	b.n	8002e5c <HAL_GPIO_Init+0x204>
 8002e4a:	2307      	movs	r3, #7
 8002e4c:	e006      	b.n	8002e5c <HAL_GPIO_Init+0x204>
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e004      	b.n	8002e5c <HAL_GPIO_Init+0x204>
 8002e52:	2302      	movs	r3, #2
 8002e54:	e002      	b.n	8002e5c <HAL_GPIO_Init+0x204>
 8002e56:	2301      	movs	r3, #1
 8002e58:	e000      	b.n	8002e5c <HAL_GPIO_Init+0x204>
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	69fa      	ldr	r2, [r7, #28]
 8002e5e:	f002 0203 	and.w	r2, r2, #3
 8002e62:	0092      	lsls	r2, r2, #2
 8002e64:	4093      	lsls	r3, r2
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e6c:	4935      	ldr	r1, [pc, #212]	@ (8002f44 <HAL_GPIO_Init+0x2ec>)
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	089b      	lsrs	r3, r3, #2
 8002e72:	3302      	adds	r3, #2
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e7a:	4b38      	ldr	r3, [pc, #224]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4013      	ands	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d003      	beq.n	8002ec8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ec8:	4a24      	ldr	r2, [pc, #144]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ece:	4b23      	ldr	r3, [pc, #140]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4013      	ands	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ef8:	4b18      	ldr	r3, [pc, #96]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d003      	beq.n	8002f1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f1c:	4a0f      	ldr	r2, [pc, #60]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	3301      	adds	r3, #1
 8002f26:	61fb      	str	r3, [r7, #28]
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	2b0f      	cmp	r3, #15
 8002f2c:	f67f aea2 	bls.w	8002c74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f30:	bf00      	nop
 8002f32:	bf00      	nop
 8002f34:	3724      	adds	r7, #36	@ 0x24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40013800 	.word	0x40013800
 8002f48:	40020000 	.word	0x40020000
 8002f4c:	40020400 	.word	0x40020400
 8002f50:	40020800 	.word	0x40020800
 8002f54:	40020c00 	.word	0x40020c00
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	40013c00 	.word	0x40013c00

08002f60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	887b      	ldrh	r3, [r7, #2]
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	73fb      	strb	r3, [r7, #15]
 8002f7c:	e001      	b.n	8002f82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fa0:	787b      	ldrb	r3, [r7, #1]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fa6:	887a      	ldrh	r2, [r7, #2]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fac:	e003      	b.n	8002fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fae:	887b      	ldrh	r3, [r7, #2]
 8002fb0:	041a      	lsls	r2, r3, #16
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	619a      	str	r2, [r3, #24]
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
	...

08002fc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e267      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d075      	beq.n	80030ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002fe2:	4b88      	ldr	r3, [pc, #544]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d00c      	beq.n	8003008 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fee:	4b85      	ldr	r3, [pc, #532]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d112      	bne.n	8003020 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ffa:	4b82      	ldr	r3, [pc, #520]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003002:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003006:	d10b      	bne.n	8003020 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003008:	4b7e      	ldr	r3, [pc, #504]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d05b      	beq.n	80030cc <HAL_RCC_OscConfig+0x108>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d157      	bne.n	80030cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e242      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003028:	d106      	bne.n	8003038 <HAL_RCC_OscConfig+0x74>
 800302a:	4b76      	ldr	r3, [pc, #472]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a75      	ldr	r2, [pc, #468]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	e01d      	b.n	8003074 <HAL_RCC_OscConfig+0xb0>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003040:	d10c      	bne.n	800305c <HAL_RCC_OscConfig+0x98>
 8003042:	4b70      	ldr	r3, [pc, #448]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a6f      	ldr	r2, [pc, #444]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003048:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	4b6d      	ldr	r3, [pc, #436]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a6c      	ldr	r2, [pc, #432]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	e00b      	b.n	8003074 <HAL_RCC_OscConfig+0xb0>
 800305c:	4b69      	ldr	r3, [pc, #420]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a68      	ldr	r2, [pc, #416]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003066:	6013      	str	r3, [r2, #0]
 8003068:	4b66      	ldr	r3, [pc, #408]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a65      	ldr	r2, [pc, #404]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 800306e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003072:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d013      	beq.n	80030a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7fe fba2 	bl	80017c4 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003084:	f7fe fb9e 	bl	80017c4 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b64      	cmp	r3, #100	@ 0x64
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e207      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	4b5b      	ldr	r3, [pc, #364]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0xc0>
 80030a2:	e014      	b.n	80030ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a4:	f7fe fb8e 	bl	80017c4 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ac:	f7fe fb8a 	bl	80017c4 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b64      	cmp	r3, #100	@ 0x64
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e1f3      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030be:	4b51      	ldr	r3, [pc, #324]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0xe8>
 80030ca:	e000      	b.n	80030ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d063      	beq.n	80031a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030da:	4b4a      	ldr	r3, [pc, #296]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030e6:	4b47      	ldr	r3, [pc, #284]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80030ee:	2b08      	cmp	r3, #8
 80030f0:	d11c      	bne.n	800312c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030f2:	4b44      	ldr	r3, [pc, #272]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d116      	bne.n	800312c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030fe:	4b41      	ldr	r3, [pc, #260]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <HAL_RCC_OscConfig+0x152>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d001      	beq.n	8003116 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e1c7      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003116:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	4937      	ldr	r1, [pc, #220]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003126:	4313      	orrs	r3, r2
 8003128:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312a:	e03a      	b.n	80031a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d020      	beq.n	8003176 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003134:	4b34      	ldr	r3, [pc, #208]	@ (8003208 <HAL_RCC_OscConfig+0x244>)
 8003136:	2201      	movs	r2, #1
 8003138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313a:	f7fe fb43 	bl	80017c4 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003142:	f7fe fb3f 	bl	80017c4 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e1a8      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003154:	4b2b      	ldr	r3, [pc, #172]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003160:	4b28      	ldr	r3, [pc, #160]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	4925      	ldr	r1, [pc, #148]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003170:	4313      	orrs	r3, r2
 8003172:	600b      	str	r3, [r1, #0]
 8003174:	e015      	b.n	80031a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003176:	4b24      	ldr	r3, [pc, #144]	@ (8003208 <HAL_RCC_OscConfig+0x244>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317c:	f7fe fb22 	bl	80017c4 <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003184:	f7fe fb1e 	bl	80017c4 <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e187      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003196:	4b1b      	ldr	r3, [pc, #108]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f0      	bne.n	8003184 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d036      	beq.n	800321c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d016      	beq.n	80031e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031b6:	4b15      	ldr	r3, [pc, #84]	@ (800320c <HAL_RCC_OscConfig+0x248>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031bc:	f7fe fb02 	bl	80017c4 <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c4:	f7fe fafe 	bl	80017c4 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e167      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <HAL_RCC_OscConfig+0x240>)
 80031d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0f0      	beq.n	80031c4 <HAL_RCC_OscConfig+0x200>
 80031e2:	e01b      	b.n	800321c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031e4:	4b09      	ldr	r3, [pc, #36]	@ (800320c <HAL_RCC_OscConfig+0x248>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ea:	f7fe faeb 	bl	80017c4 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f0:	e00e      	b.n	8003210 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f2:	f7fe fae7 	bl	80017c4 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d907      	bls.n	8003210 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e150      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
 8003204:	40023800 	.word	0x40023800
 8003208:	42470000 	.word	0x42470000
 800320c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003210:	4b88      	ldr	r3, [pc, #544]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ea      	bne.n	80031f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 8097 	beq.w	8003358 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800322a:	2300      	movs	r3, #0
 800322c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800322e:	4b81      	ldr	r3, [pc, #516]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10f      	bne.n	800325a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	60bb      	str	r3, [r7, #8]
 800323e:	4b7d      	ldr	r3, [pc, #500]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003242:	4a7c      	ldr	r2, [pc, #496]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003248:	6413      	str	r3, [r2, #64]	@ 0x40
 800324a:	4b7a      	ldr	r3, [pc, #488]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003252:	60bb      	str	r3, [r7, #8]
 8003254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003256:	2301      	movs	r3, #1
 8003258:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325a:	4b77      	ldr	r3, [pc, #476]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003262:	2b00      	cmp	r3, #0
 8003264:	d118      	bne.n	8003298 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003266:	4b74      	ldr	r3, [pc, #464]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a73      	ldr	r2, [pc, #460]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 800326c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003270:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003272:	f7fe faa7 	bl	80017c4 <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800327a:	f7fe faa3 	bl	80017c4 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e10c      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328c:	4b6a      	ldr	r3, [pc, #424]	@ (8003438 <HAL_RCC_OscConfig+0x474>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d106      	bne.n	80032ae <HAL_RCC_OscConfig+0x2ea>
 80032a0:	4b64      	ldr	r3, [pc, #400]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a4:	4a63      	ldr	r2, [pc, #396]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032a6:	f043 0301 	orr.w	r3, r3, #1
 80032aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ac:	e01c      	b.n	80032e8 <HAL_RCC_OscConfig+0x324>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b05      	cmp	r3, #5
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCC_OscConfig+0x30c>
 80032b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ba:	4a5e      	ldr	r2, [pc, #376]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032bc:	f043 0304 	orr.w	r3, r3, #4
 80032c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80032c2:	4b5c      	ldr	r3, [pc, #368]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c6:	4a5b      	ldr	r2, [pc, #364]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ce:	e00b      	b.n	80032e8 <HAL_RCC_OscConfig+0x324>
 80032d0:	4b58      	ldr	r3, [pc, #352]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d4:	4a57      	ldr	r2, [pc, #348]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032d6:	f023 0301 	bic.w	r3, r3, #1
 80032da:	6713      	str	r3, [r2, #112]	@ 0x70
 80032dc:	4b55      	ldr	r3, [pc, #340]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e0:	4a54      	ldr	r2, [pc, #336]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80032e2:	f023 0304 	bic.w	r3, r3, #4
 80032e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d015      	beq.n	800331c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f0:	f7fe fa68 	bl	80017c4 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f6:	e00a      	b.n	800330e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f8:	f7fe fa64 	bl	80017c4 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e0cb      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330e:	4b49      	ldr	r3, [pc, #292]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0ee      	beq.n	80032f8 <HAL_RCC_OscConfig+0x334>
 800331a:	e014      	b.n	8003346 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331c:	f7fe fa52 	bl	80017c4 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003322:	e00a      	b.n	800333a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003324:	f7fe fa4e 	bl	80017c4 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e0b5      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333a:	4b3e      	ldr	r3, [pc, #248]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1ee      	bne.n	8003324 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003346:	7dfb      	ldrb	r3, [r7, #23]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d105      	bne.n	8003358 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800334c:	4b39      	ldr	r3, [pc, #228]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	4a38      	ldr	r2, [pc, #224]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003356:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 80a1 	beq.w	80034a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003362:	4b34      	ldr	r3, [pc, #208]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 030c 	and.w	r3, r3, #12
 800336a:	2b08      	cmp	r3, #8
 800336c:	d05c      	beq.n	8003428 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d141      	bne.n	80033fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003376:	4b31      	ldr	r3, [pc, #196]	@ (800343c <HAL_RCC_OscConfig+0x478>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337c:	f7fe fa22 	bl	80017c4 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003384:	f7fe fa1e 	bl	80017c4 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e087      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003396:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f0      	bne.n	8003384 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	019b      	lsls	r3, r3, #6
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	3b01      	subs	r3, #1
 80033bc:	041b      	lsls	r3, r3, #16
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c4:	061b      	lsls	r3, r3, #24
 80033c6:	491b      	ldr	r1, [pc, #108]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033cc:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <HAL_RCC_OscConfig+0x478>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d2:	f7fe f9f7 	bl	80017c4 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033da:	f7fe f9f3 	bl	80017c4 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e05c      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ec:	4b11      	ldr	r3, [pc, #68]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x416>
 80033f8:	e054      	b.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fa:	4b10      	ldr	r3, [pc, #64]	@ (800343c <HAL_RCC_OscConfig+0x478>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7fe f9e0 	bl	80017c4 <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003408:	f7fe f9dc 	bl	80017c4 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e045      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341a:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <HAL_RCC_OscConfig+0x470>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x444>
 8003426:	e03d      	b.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e038      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
 8003434:	40023800 	.word	0x40023800
 8003438:	40007000 	.word	0x40007000
 800343c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003440:	4b1b      	ldr	r3, [pc, #108]	@ (80034b0 <HAL_RCC_OscConfig+0x4ec>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d028      	beq.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d121      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003466:	429a      	cmp	r2, r3
 8003468:	d11a      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003470:	4013      	ands	r3, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003476:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003478:	4293      	cmp	r3, r2
 800347a:	d111      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003486:	085b      	lsrs	r3, r3, #1
 8003488:	3b01      	subs	r3, #1
 800348a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800348c:	429a      	cmp	r2, r3
 800348e:	d107      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800349c:	429a      	cmp	r2, r3
 800349e:	d001      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40023800 	.word	0x40023800

080034b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0cc      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c8:	4b68      	ldr	r3, [pc, #416]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d90c      	bls.n	80034f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d6:	4b65      	ldr	r3, [pc, #404]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b63      	ldr	r3, [pc, #396]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d001      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0b8      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d020      	beq.n	800353e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003508:	4b59      	ldr	r3, [pc, #356]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	4a58      	ldr	r2, [pc, #352]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003512:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003520:	4b53      	ldr	r3, [pc, #332]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	4a52      	ldr	r2, [pc, #328]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800352a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b50      	ldr	r3, [pc, #320]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	494d      	ldr	r1, [pc, #308]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d044      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b47      	ldr	r3, [pc, #284]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d119      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e07f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d003      	beq.n	8003572 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800356e:	2b03      	cmp	r3, #3
 8003570:	d107      	bne.n	8003582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	4b3f      	ldr	r3, [pc, #252]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d109      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e06f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003582:	4b3b      	ldr	r3, [pc, #236]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e067      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003592:	4b37      	ldr	r3, [pc, #220]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f023 0203 	bic.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4934      	ldr	r1, [pc, #208]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035a4:	f7fe f90e 	bl	80017c4 <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035aa:	e00a      	b.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ac:	f7fe f90a 	bl	80017c4 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e04f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 020c 	and.w	r2, r3, #12
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d1eb      	bne.n	80035ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035d4:	4b25      	ldr	r3, [pc, #148]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d20c      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b22      	ldr	r3, [pc, #136]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b20      	ldr	r3, [pc, #128]	@ (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e032      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4916      	ldr	r1, [pc, #88]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	4313      	orrs	r3, r2
 8003618:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003626:	4b12      	ldr	r3, [pc, #72]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	490e      	ldr	r1, [pc, #56]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800363a:	f000 f821 	bl	8003680 <HAL_RCC_GetSysClockFreq>
 800363e:	4602      	mov	r2, r0
 8003640:	4b0b      	ldr	r3, [pc, #44]	@ (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	490a      	ldr	r1, [pc, #40]	@ (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	4a09      	ldr	r2, [pc, #36]	@ (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003656:	4b09      	ldr	r3, [pc, #36]	@ (800367c <HAL_RCC_ClockConfig+0x1c8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fe f86e 	bl	800173c <HAL_InitTick>

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40023c00 	.word	0x40023c00
 8003670:	40023800 	.word	0x40023800
 8003674:	0800611c 	.word	0x0800611c
 8003678:	2000001c 	.word	0x2000001c
 800367c:	20000020 	.word	0x20000020

08003680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003684:	b094      	sub	sp, #80	@ 0x50
 8003686:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003698:	4b79      	ldr	r3, [pc, #484]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d00d      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x40>
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	f200 80e1 	bhi.w	800386c <HAL_RCC_GetSysClockFreq+0x1ec>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0x34>
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d003      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x3a>
 80036b2:	e0db      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036b4:	4b73      	ldr	r3, [pc, #460]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x204>)
 80036b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036b8:	e0db      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036ba:	4b73      	ldr	r3, [pc, #460]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x208>)
 80036bc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036be:	e0d8      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036c8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d063      	beq.n	800379e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036d6:	4b6a      	ldr	r3, [pc, #424]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	099b      	lsrs	r3, r3, #6
 80036dc:	2200      	movs	r2, #0
 80036de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80036ea:	2300      	movs	r3, #0
 80036ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80036ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036f2:	4622      	mov	r2, r4
 80036f4:	462b      	mov	r3, r5
 80036f6:	f04f 0000 	mov.w	r0, #0
 80036fa:	f04f 0100 	mov.w	r1, #0
 80036fe:	0159      	lsls	r1, r3, #5
 8003700:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003704:	0150      	lsls	r0, r2, #5
 8003706:	4602      	mov	r2, r0
 8003708:	460b      	mov	r3, r1
 800370a:	4621      	mov	r1, r4
 800370c:	1a51      	subs	r1, r2, r1
 800370e:	6139      	str	r1, [r7, #16]
 8003710:	4629      	mov	r1, r5
 8003712:	eb63 0301 	sbc.w	r3, r3, r1
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	f04f 0200 	mov.w	r2, #0
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003724:	4659      	mov	r1, fp
 8003726:	018b      	lsls	r3, r1, #6
 8003728:	4651      	mov	r1, sl
 800372a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800372e:	4651      	mov	r1, sl
 8003730:	018a      	lsls	r2, r1, #6
 8003732:	4651      	mov	r1, sl
 8003734:	ebb2 0801 	subs.w	r8, r2, r1
 8003738:	4659      	mov	r1, fp
 800373a:	eb63 0901 	sbc.w	r9, r3, r1
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	f04f 0300 	mov.w	r3, #0
 8003746:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800374a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800374e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003752:	4690      	mov	r8, r2
 8003754:	4699      	mov	r9, r3
 8003756:	4623      	mov	r3, r4
 8003758:	eb18 0303 	adds.w	r3, r8, r3
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	462b      	mov	r3, r5
 8003760:	eb49 0303 	adc.w	r3, r9, r3
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003772:	4629      	mov	r1, r5
 8003774:	024b      	lsls	r3, r1, #9
 8003776:	4621      	mov	r1, r4
 8003778:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800377c:	4621      	mov	r1, r4
 800377e:	024a      	lsls	r2, r1, #9
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003786:	2200      	movs	r2, #0
 8003788:	62bb      	str	r3, [r7, #40]	@ 0x28
 800378a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800378c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003790:	f7fc fd76 	bl	8000280 <__aeabi_uldivmod>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4613      	mov	r3, r2
 800379a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800379c:	e058      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800379e:	4b38      	ldr	r3, [pc, #224]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	099b      	lsrs	r3, r3, #6
 80037a4:	2200      	movs	r2, #0
 80037a6:	4618      	mov	r0, r3
 80037a8:	4611      	mov	r1, r2
 80037aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037ae:	623b      	str	r3, [r7, #32]
 80037b0:	2300      	movs	r3, #0
 80037b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80037b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80037b8:	4642      	mov	r2, r8
 80037ba:	464b      	mov	r3, r9
 80037bc:	f04f 0000 	mov.w	r0, #0
 80037c0:	f04f 0100 	mov.w	r1, #0
 80037c4:	0159      	lsls	r1, r3, #5
 80037c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037ca:	0150      	lsls	r0, r2, #5
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4641      	mov	r1, r8
 80037d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80037d6:	4649      	mov	r1, r9
 80037d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037f0:	ebb2 040a 	subs.w	r4, r2, sl
 80037f4:	eb63 050b 	sbc.w	r5, r3, fp
 80037f8:	f04f 0200 	mov.w	r2, #0
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	00eb      	lsls	r3, r5, #3
 8003802:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003806:	00e2      	lsls	r2, r4, #3
 8003808:	4614      	mov	r4, r2
 800380a:	461d      	mov	r5, r3
 800380c:	4643      	mov	r3, r8
 800380e:	18e3      	adds	r3, r4, r3
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	464b      	mov	r3, r9
 8003814:	eb45 0303 	adc.w	r3, r5, r3
 8003818:	607b      	str	r3, [r7, #4]
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003826:	4629      	mov	r1, r5
 8003828:	028b      	lsls	r3, r1, #10
 800382a:	4621      	mov	r1, r4
 800382c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003830:	4621      	mov	r1, r4
 8003832:	028a      	lsls	r2, r1, #10
 8003834:	4610      	mov	r0, r2
 8003836:	4619      	mov	r1, r3
 8003838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800383a:	2200      	movs	r2, #0
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	61fa      	str	r2, [r7, #28]
 8003840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003844:	f7fc fd1c 	bl	8000280 <__aeabi_uldivmod>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	4613      	mov	r3, r2
 800384e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003850:	4b0b      	ldr	r3, [pc, #44]	@ (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	3301      	adds	r3, #1
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003860:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003862:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003864:	fbb2 f3f3 	udiv	r3, r2, r3
 8003868:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800386a:	e002      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800386c:	4b05      	ldr	r3, [pc, #20]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x204>)
 800386e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003870:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003872:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003874:	4618      	mov	r0, r3
 8003876:	3750      	adds	r7, #80	@ 0x50
 8003878:	46bd      	mov	sp, r7
 800387a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800387e:	bf00      	nop
 8003880:	40023800 	.word	0x40023800
 8003884:	00f42400 	.word	0x00f42400
 8003888:	007a1200 	.word	0x007a1200

0800388c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003890:	4b03      	ldr	r3, [pc, #12]	@ (80038a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	2000001c 	.word	0x2000001c

080038a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038a8:	f7ff fff0 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038ac:	4602      	mov	r2, r0
 80038ae:	4b05      	ldr	r3, [pc, #20]	@ (80038c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	0a9b      	lsrs	r3, r3, #10
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	4903      	ldr	r1, [pc, #12]	@ (80038c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038ba:	5ccb      	ldrb	r3, [r1, r3]
 80038bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40023800 	.word	0x40023800
 80038c8:	0800612c 	.word	0x0800612c

080038cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038d0:	f7ff ffdc 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038d4:	4602      	mov	r2, r0
 80038d6:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	0b5b      	lsrs	r3, r3, #13
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	4903      	ldr	r1, [pc, #12]	@ (80038f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038e2:	5ccb      	ldrb	r3, [r1, r3]
 80038e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40023800 	.word	0x40023800
 80038f0:	0800612c 	.word	0x0800612c

080038f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e041      	b.n	800398a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d106      	bne.n	8003920 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7fd fd32 	bl	8001384 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2202      	movs	r2, #2
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3304      	adds	r3, #4
 8003930:	4619      	mov	r1, r3
 8003932:	4610      	mov	r0, r2
 8003934:	f000 f9f8 	bl	8003d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}

08003992 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b082      	sub	sp, #8
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d101      	bne.n	80039a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e041      	b.n	8003a28 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d106      	bne.n	80039be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f839 	bl	8003a30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2202      	movs	r2, #2
 80039c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	3304      	adds	r3, #4
 80039ce:	4619      	mov	r1, r3
 80039d0:	4610      	mov	r0, r2
 80039d2:	f000 f9a9 	bl	8003d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2201      	movs	r2, #1
 80039da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d109      	bne.n	8003a68 <HAL_TIM_PWM_Start+0x24>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	bf14      	ite	ne
 8003a60:	2301      	movne	r3, #1
 8003a62:	2300      	moveq	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	e022      	b.n	8003aae <HAL_TIM_PWM_Start+0x6a>
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d109      	bne.n	8003a82 <HAL_TIM_PWM_Start+0x3e>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	bf14      	ite	ne
 8003a7a:	2301      	movne	r3, #1
 8003a7c:	2300      	moveq	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	e015      	b.n	8003aae <HAL_TIM_PWM_Start+0x6a>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d109      	bne.n	8003a9c <HAL_TIM_PWM_Start+0x58>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	bf14      	ite	ne
 8003a94:	2301      	movne	r3, #1
 8003a96:	2300      	moveq	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	e008      	b.n	8003aae <HAL_TIM_PWM_Start+0x6a>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	bf14      	ite	ne
 8003aa8:	2301      	movne	r3, #1
 8003aaa:	2300      	moveq	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e068      	b.n	8003b88 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d104      	bne.n	8003ac6 <HAL_TIM_PWM_Start+0x82>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ac4:	e013      	b.n	8003aee <HAL_TIM_PWM_Start+0xaa>
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d104      	bne.n	8003ad6 <HAL_TIM_PWM_Start+0x92>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ad4:	e00b      	b.n	8003aee <HAL_TIM_PWM_Start+0xaa>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	2b08      	cmp	r3, #8
 8003ada:	d104      	bne.n	8003ae6 <HAL_TIM_PWM_Start+0xa2>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ae4:	e003      	b.n	8003aee <HAL_TIM_PWM_Start+0xaa>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2202      	movs	r2, #2
 8003aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2201      	movs	r2, #1
 8003af4:	6839      	ldr	r1, [r7, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f000 fb28 	bl	800414c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a23      	ldr	r2, [pc, #140]	@ (8003b90 <HAL_TIM_PWM_Start+0x14c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d107      	bne.n	8003b16 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a1d      	ldr	r2, [pc, #116]	@ (8003b90 <HAL_TIM_PWM_Start+0x14c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d018      	beq.n	8003b52 <HAL_TIM_PWM_Start+0x10e>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b28:	d013      	beq.n	8003b52 <HAL_TIM_PWM_Start+0x10e>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a19      	ldr	r2, [pc, #100]	@ (8003b94 <HAL_TIM_PWM_Start+0x150>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d00e      	beq.n	8003b52 <HAL_TIM_PWM_Start+0x10e>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a17      	ldr	r2, [pc, #92]	@ (8003b98 <HAL_TIM_PWM_Start+0x154>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d009      	beq.n	8003b52 <HAL_TIM_PWM_Start+0x10e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a16      	ldr	r2, [pc, #88]	@ (8003b9c <HAL_TIM_PWM_Start+0x158>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d004      	beq.n	8003b52 <HAL_TIM_PWM_Start+0x10e>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a14      	ldr	r2, [pc, #80]	@ (8003ba0 <HAL_TIM_PWM_Start+0x15c>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d111      	bne.n	8003b76 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2b06      	cmp	r3, #6
 8003b62:	d010      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f042 0201 	orr.w	r2, r2, #1
 8003b72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b74:	e007      	b.n	8003b86 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f042 0201 	orr.w	r2, r2, #1
 8003b84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40010000 	.word	0x40010000
 8003b94:	40000400 	.word	0x40000400
 8003b98:	40000800 	.word	0x40000800
 8003b9c:	40000c00 	.word	0x40000c00
 8003ba0:	40014000 	.word	0x40014000

08003ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b086      	sub	sp, #24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e0ae      	b.n	8003d20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b0c      	cmp	r3, #12
 8003bce:	f200 809f 	bhi.w	8003d10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd8:	08003c0d 	.word	0x08003c0d
 8003bdc:	08003d11 	.word	0x08003d11
 8003be0:	08003d11 	.word	0x08003d11
 8003be4:	08003d11 	.word	0x08003d11
 8003be8:	08003c4d 	.word	0x08003c4d
 8003bec:	08003d11 	.word	0x08003d11
 8003bf0:	08003d11 	.word	0x08003d11
 8003bf4:	08003d11 	.word	0x08003d11
 8003bf8:	08003c8f 	.word	0x08003c8f
 8003bfc:	08003d11 	.word	0x08003d11
 8003c00:	08003d11 	.word	0x08003d11
 8003c04:	08003d11 	.word	0x08003d11
 8003c08:	08003ccf 	.word	0x08003ccf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68b9      	ldr	r1, [r7, #8]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f000 f90e 	bl	8003e34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699a      	ldr	r2, [r3, #24]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0208 	orr.w	r2, r2, #8
 8003c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699a      	ldr	r2, [r3, #24]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0204 	bic.w	r2, r2, #4
 8003c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6999      	ldr	r1, [r3, #24]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	691a      	ldr	r2, [r3, #16]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	430a      	orrs	r2, r1
 8003c48:	619a      	str	r2, [r3, #24]
      break;
 8003c4a:	e064      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68b9      	ldr	r1, [r7, #8]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 f954 	bl	8003f00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699a      	ldr	r2, [r3, #24]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699a      	ldr	r2, [r3, #24]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6999      	ldr	r1, [r3, #24]
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	021a      	lsls	r2, r3, #8
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	619a      	str	r2, [r3, #24]
      break;
 8003c8c:	e043      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68b9      	ldr	r1, [r7, #8]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 f99f 	bl	8003fd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	69da      	ldr	r2, [r3, #28]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f042 0208 	orr.w	r2, r2, #8
 8003ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	69da      	ldr	r2, [r3, #28]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0204 	bic.w	r2, r2, #4
 8003cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69d9      	ldr	r1, [r3, #28]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	691a      	ldr	r2, [r3, #16]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	61da      	str	r2, [r3, #28]
      break;
 8003ccc:	e023      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68b9      	ldr	r1, [r7, #8]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f9e9 	bl	80040ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69da      	ldr	r2, [r3, #28]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69d9      	ldr	r1, [r3, #28]
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	021a      	lsls	r2, r3, #8
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	61da      	str	r2, [r3, #28]
      break;
 8003d0e:	e002      	b.n	8003d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	75fb      	strb	r3, [r7, #23]
      break;
 8003d14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3718      	adds	r7, #24
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a37      	ldr	r2, [pc, #220]	@ (8003e18 <TIM_Base_SetConfig+0xf0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d00f      	beq.n	8003d60 <TIM_Base_SetConfig+0x38>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d46:	d00b      	beq.n	8003d60 <TIM_Base_SetConfig+0x38>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a34      	ldr	r2, [pc, #208]	@ (8003e1c <TIM_Base_SetConfig+0xf4>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d007      	beq.n	8003d60 <TIM_Base_SetConfig+0x38>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a33      	ldr	r2, [pc, #204]	@ (8003e20 <TIM_Base_SetConfig+0xf8>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d003      	beq.n	8003d60 <TIM_Base_SetConfig+0x38>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a32      	ldr	r2, [pc, #200]	@ (8003e24 <TIM_Base_SetConfig+0xfc>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d108      	bne.n	8003d72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a28      	ldr	r2, [pc, #160]	@ (8003e18 <TIM_Base_SetConfig+0xf0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d01b      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d80:	d017      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a25      	ldr	r2, [pc, #148]	@ (8003e1c <TIM_Base_SetConfig+0xf4>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a24      	ldr	r2, [pc, #144]	@ (8003e20 <TIM_Base_SetConfig+0xf8>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00f      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a23      	ldr	r2, [pc, #140]	@ (8003e24 <TIM_Base_SetConfig+0xfc>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d00b      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a22      	ldr	r2, [pc, #136]	@ (8003e28 <TIM_Base_SetConfig+0x100>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d007      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a21      	ldr	r2, [pc, #132]	@ (8003e2c <TIM_Base_SetConfig+0x104>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d003      	beq.n	8003db2 <TIM_Base_SetConfig+0x8a>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a20      	ldr	r2, [pc, #128]	@ (8003e30 <TIM_Base_SetConfig+0x108>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d108      	bne.n	8003dc4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689a      	ldr	r2, [r3, #8]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a0c      	ldr	r2, [pc, #48]	@ (8003e18 <TIM_Base_SetConfig+0xf0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d103      	bne.n	8003df2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	691a      	ldr	r2, [r3, #16]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f043 0204 	orr.w	r2, r3, #4
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	601a      	str	r2, [r3, #0]
}
 8003e0a:	bf00      	nop
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40010000 	.word	0x40010000
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40000800 	.word	0x40000800
 8003e24:	40000c00 	.word	0x40000c00
 8003e28:	40014000 	.word	0x40014000
 8003e2c:	40014400 	.word	0x40014400
 8003e30:	40014800 	.word	0x40014800

08003e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b087      	sub	sp, #28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f023 0201 	bic.w	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0303 	bic.w	r3, r3, #3
 8003e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f023 0302 	bic.w	r3, r3, #2
 8003e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003efc <TIM_OC1_SetConfig+0xc8>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d10c      	bne.n	8003eaa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f023 0308 	bic.w	r3, r3, #8
 8003e96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	f023 0304 	bic.w	r3, r3, #4
 8003ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a13      	ldr	r2, [pc, #76]	@ (8003efc <TIM_OC1_SetConfig+0xc8>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d111      	bne.n	8003ed6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	621a      	str	r2, [r3, #32]
}
 8003ef0:	bf00      	nop
 8003ef2:	371c      	adds	r7, #28
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	40010000 	.word	0x40010000

08003f00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b087      	sub	sp, #28
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	f023 0210 	bic.w	r2, r3, #16
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f023 0320 	bic.w	r3, r3, #32
 8003f4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	011b      	lsls	r3, r3, #4
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd4 <TIM_OC2_SetConfig+0xd4>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d10d      	bne.n	8003f7c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a15      	ldr	r2, [pc, #84]	@ (8003fd4 <TIM_OC2_SetConfig+0xd4>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d113      	bne.n	8003fac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	695b      	ldr	r3, [r3, #20]
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685a      	ldr	r2, [r3, #4]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	697a      	ldr	r2, [r7, #20]
 8003fc4:	621a      	str	r2, [r3, #32]
}
 8003fc6:	bf00      	nop
 8003fc8:	371c      	adds	r7, #28
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	40010000 	.word	0x40010000

08003fd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f023 0303 	bic.w	r3, r3, #3
 800400e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	021b      	lsls	r3, r3, #8
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4313      	orrs	r3, r2
 800402c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a1d      	ldr	r2, [pc, #116]	@ (80040a8 <TIM_OC3_SetConfig+0xd0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d10d      	bne.n	8004052 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800403c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	021b      	lsls	r3, r3, #8
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	4313      	orrs	r3, r2
 8004048:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004050:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4a14      	ldr	r2, [pc, #80]	@ (80040a8 <TIM_OC3_SetConfig+0xd0>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d113      	bne.n	8004082 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4313      	orrs	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	011b      	lsls	r3, r3, #4
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	4313      	orrs	r3, r2
 8004080:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	621a      	str	r2, [r3, #32]
}
 800409c:	bf00      	nop
 800409e:	371c      	adds	r7, #28
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	40010000 	.word	0x40010000

080040ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b087      	sub	sp, #28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	021b      	lsls	r3, r3, #8
 80040ea:	68fa      	ldr	r2, [r7, #12]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	031b      	lsls	r3, r3, #12
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4313      	orrs	r3, r2
 8004102:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a10      	ldr	r2, [pc, #64]	@ (8004148 <TIM_OC4_SetConfig+0x9c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d109      	bne.n	8004120 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004112:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	019b      	lsls	r3, r3, #6
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685a      	ldr	r2, [r3, #4]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	621a      	str	r2, [r3, #32]
}
 800413a:	bf00      	nop
 800413c:	371c      	adds	r7, #28
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	40010000 	.word	0x40010000

0800414c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f003 031f 	and.w	r3, r3, #31
 800415e:	2201      	movs	r2, #1
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a1a      	ldr	r2, [r3, #32]
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	43db      	mvns	r3, r3
 800416e:	401a      	ands	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6a1a      	ldr	r2, [r3, #32]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f003 031f 	and.w	r3, r3, #31
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	fa01 f303 	lsl.w	r3, r1, r3
 8004184:	431a      	orrs	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	621a      	str	r2, [r3, #32]
}
 800418a:	bf00      	nop
 800418c:	371c      	adds	r7, #28
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e042      	b.n	800422e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d106      	bne.n	80041c2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7fd f991 	bl	80014e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2224      	movs	r2, #36	@ 0x24
 80041c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68da      	ldr	r2, [r3, #12]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041d8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 fdd4 	bl	8004d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	691a      	ldr	r2, [r3, #16]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041ee:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695a      	ldr	r2, [r3, #20]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041fe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800420e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2220      	movs	r2, #32
 800421a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2220      	movs	r2, #32
 8004222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b08a      	sub	sp, #40	@ 0x28
 800423a:	af02      	add	r7, sp, #8
 800423c:	60f8      	str	r0, [r7, #12]
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	603b      	str	r3, [r7, #0]
 8004242:	4613      	mov	r3, r2
 8004244:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004246:	2300      	movs	r3, #0
 8004248:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b20      	cmp	r3, #32
 8004254:	d175      	bne.n	8004342 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d002      	beq.n	8004262 <HAL_UART_Transmit+0x2c>
 800425c:	88fb      	ldrh	r3, [r7, #6]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e06e      	b.n	8004344 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2221      	movs	r2, #33	@ 0x21
 8004270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004274:	f7fd faa6 	bl	80017c4 <HAL_GetTick>
 8004278:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	88fa      	ldrh	r2, [r7, #6]
 800427e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	88fa      	ldrh	r2, [r7, #6]
 8004284:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800428e:	d108      	bne.n	80042a2 <HAL_UART_Transmit+0x6c>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d104      	bne.n	80042a2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004298:	2300      	movs	r3, #0
 800429a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	61bb      	str	r3, [r7, #24]
 80042a0:	e003      	b.n	80042aa <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042aa:	e02e      	b.n	800430a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2200      	movs	r2, #0
 80042b4:	2180      	movs	r1, #128	@ 0x80
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 fb38 	bl	800492c <UART_WaitOnFlagUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2220      	movs	r2, #32
 80042c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e03a      	b.n	8004344 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10b      	bne.n	80042ec <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	881b      	ldrh	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042e2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	3302      	adds	r3, #2
 80042e8:	61bb      	str	r3, [r7, #24]
 80042ea:	e007      	b.n	80042fc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	781a      	ldrb	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	3301      	adds	r3, #1
 80042fa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004300:	b29b      	uxth	r3, r3
 8004302:	3b01      	subs	r3, #1
 8004304:	b29a      	uxth	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800430e:	b29b      	uxth	r3, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1cb      	bne.n	80042ac <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2200      	movs	r2, #0
 800431c:	2140      	movs	r1, #64	@ 0x40
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 fb04 	bl	800492c <UART_WaitOnFlagUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2220      	movs	r2, #32
 800432e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e006      	b.n	8004344 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2220      	movs	r2, #32
 800433a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800433e:	2300      	movs	r3, #0
 8004340:	e000      	b.n	8004344 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004342:	2302      	movs	r3, #2
  }
}
 8004344:	4618      	mov	r0, r3
 8004346:	3720      	adds	r7, #32
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	4613      	mov	r3, r2
 8004358:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b20      	cmp	r3, #32
 8004364:	d112      	bne.n	800438c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d002      	beq.n	8004372 <HAL_UART_Receive_IT+0x26>
 800436c:	88fb      	ldrh	r3, [r7, #6]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e00b      	b.n	800438e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800437c:	88fb      	ldrh	r3, [r7, #6]
 800437e:	461a      	mov	r2, r3
 8004380:	68b9      	ldr	r1, [r7, #8]
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 fb2b 	bl	80049de <UART_Start_Receive_IT>
 8004388:	4603      	mov	r3, r0
 800438a:	e000      	b.n	800438e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800438c:	2302      	movs	r3, #2
  }
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
	...

08004398 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b0ba      	sub	sp, #232	@ 0xe8
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80043be:	2300      	movs	r3, #0
 80043c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80043d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10f      	bne.n	80043fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043e2:	f003 0320 	and.w	r3, r3, #32
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d009      	beq.n	80043fe <HAL_UART_IRQHandler+0x66>
 80043ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ee:	f003 0320 	and.w	r3, r3, #32
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 fc07 	bl	8004c0a <UART_Receive_IT>
      return;
 80043fc:	e273      	b.n	80048e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80043fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 80de 	beq.w	80045c4 <HAL_UART_IRQHandler+0x22c>
 8004408:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d106      	bne.n	8004422 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004418:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80d1 	beq.w	80045c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00b      	beq.n	8004446 <HAL_UART_IRQHandler+0xae>
 800442e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004436:	2b00      	cmp	r3, #0
 8004438:	d005      	beq.n	8004446 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443e:	f043 0201 	orr.w	r2, r3, #1
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00b      	beq.n	800446a <HAL_UART_IRQHandler+0xd2>
 8004452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004456:	f003 0301 	and.w	r3, r3, #1
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004462:	f043 0202 	orr.w	r2, r3, #2
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800446a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00b      	beq.n	800448e <HAL_UART_IRQHandler+0xf6>
 8004476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d005      	beq.n	800448e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004486:	f043 0204 	orr.w	r2, r3, #4
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800448e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004492:	f003 0308 	and.w	r3, r3, #8
 8004496:	2b00      	cmp	r3, #0
 8004498:	d011      	beq.n	80044be <HAL_UART_IRQHandler+0x126>
 800449a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800449e:	f003 0320 	and.w	r3, r3, #32
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d105      	bne.n	80044b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d005      	beq.n	80044be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	f043 0208 	orr.w	r2, r3, #8
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 820a 	beq.w	80048dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044cc:	f003 0320 	and.w	r3, r3, #32
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d008      	beq.n	80044e6 <HAL_UART_IRQHandler+0x14e>
 80044d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044d8:	f003 0320 	and.w	r3, r3, #32
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 fb92 	bl	8004c0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f0:	2b40      	cmp	r3, #64	@ 0x40
 80044f2:	bf0c      	ite	eq
 80044f4:	2301      	moveq	r3, #1
 80044f6:	2300      	movne	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004502:	f003 0308 	and.w	r3, r3, #8
 8004506:	2b00      	cmp	r3, #0
 8004508:	d103      	bne.n	8004512 <HAL_UART_IRQHandler+0x17a>
 800450a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800450e:	2b00      	cmp	r3, #0
 8004510:	d04f      	beq.n	80045b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fa9d 	bl	8004a52 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004522:	2b40      	cmp	r3, #64	@ 0x40
 8004524:	d141      	bne.n	80045aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	3314      	adds	r3, #20
 800452c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004530:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004534:	e853 3f00 	ldrex	r3, [r3]
 8004538:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800453c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004540:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004544:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3314      	adds	r3, #20
 800454e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004552:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004556:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800455e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800456a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1d9      	bne.n	8004526 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004576:	2b00      	cmp	r3, #0
 8004578:	d013      	beq.n	80045a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800457e:	4a8a      	ldr	r2, [pc, #552]	@ (80047a8 <HAL_UART_IRQHandler+0x410>)
 8004580:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004586:	4618      	mov	r0, r3
 8004588:	f7fe f8da 	bl	8002740 <HAL_DMA_Abort_IT>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d016      	beq.n	80045c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800459c:	4610      	mov	r0, r2
 800459e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045a0:	e00e      	b.n	80045c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f9ac 	bl	8004900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045a8:	e00a      	b.n	80045c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f9a8 	bl	8004900 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045b0:	e006      	b.n	80045c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f9a4 	bl	8004900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80045be:	e18d      	b.n	80048dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045c0:	bf00      	nop
    return;
 80045c2:	e18b      	b.n	80048dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	f040 8167 	bne.w	800489c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045d2:	f003 0310 	and.w	r3, r3, #16
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 8160 	beq.w	800489c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80045dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045e0:	f003 0310 	and.w	r3, r3, #16
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 8159 	beq.w	800489c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045ea:	2300      	movs	r3, #0
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	60bb      	str	r3, [r7, #8]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	60bb      	str	r3, [r7, #8]
 80045fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460a:	2b40      	cmp	r3, #64	@ 0x40
 800460c:	f040 80ce 	bne.w	80047ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800461c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 80a9 	beq.w	8004778 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800462a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800462e:	429a      	cmp	r2, r3
 8004630:	f080 80a2 	bcs.w	8004778 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800463a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004646:	f000 8088 	beq.w	800475a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	330c      	adds	r3, #12
 8004650:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004654:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004658:	e853 3f00 	ldrex	r3, [r3]
 800465c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004660:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004668:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	330c      	adds	r3, #12
 8004672:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004676:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800467a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004682:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004686:	e841 2300 	strex	r3, r2, [r1]
 800468a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800468e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1d9      	bne.n	800464a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	3314      	adds	r3, #20
 800469c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046a0:	e853 3f00 	ldrex	r3, [r3]
 80046a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046a8:	f023 0301 	bic.w	r3, r3, #1
 80046ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	3314      	adds	r3, #20
 80046b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80046be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046c6:	e841 2300 	strex	r3, r2, [r1]
 80046ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1e1      	bne.n	8004696 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3314      	adds	r3, #20
 80046d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046dc:	e853 3f00 	ldrex	r3, [r3]
 80046e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80046e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	3314      	adds	r3, #20
 80046f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80046f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80046fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80046fe:	e841 2300 	strex	r3, r2, [r1]
 8004702:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004704:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1e3      	bne.n	80046d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	330c      	adds	r3, #12
 800471e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004722:	e853 3f00 	ldrex	r3, [r3]
 8004726:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800472a:	f023 0310 	bic.w	r3, r3, #16
 800472e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	330c      	adds	r3, #12
 8004738:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800473c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800473e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004740:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004742:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004744:	e841 2300 	strex	r3, r2, [r1]
 8004748:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800474a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1e3      	bne.n	8004718 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004754:	4618      	mov	r0, r3
 8004756:	f7fd ff83 	bl	8002660 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2202      	movs	r2, #2
 800475e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004768:	b29b      	uxth	r3, r3
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	b29b      	uxth	r3, r3
 800476e:	4619      	mov	r1, r3
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f8cf 	bl	8004914 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004776:	e0b3      	b.n	80048e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800477c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004780:	429a      	cmp	r2, r3
 8004782:	f040 80ad 	bne.w	80048e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004790:	f040 80a6 	bne.w	80048e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800479e:	4619      	mov	r1, r3
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 f8b7 	bl	8004914 <HAL_UARTEx_RxEventCallback>
      return;
 80047a6:	e09b      	b.n	80048e0 <HAL_UART_IRQHandler+0x548>
 80047a8:	08004b19 	.word	0x08004b19
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 808e 	beq.w	80048e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80047c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 8089 	beq.w	80048e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	330c      	adds	r3, #12
 80047f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80047f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80047f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047fe:	e841 2300 	strex	r3, r2, [r1]
 8004802:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004804:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1e3      	bne.n	80047d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3314      	adds	r3, #20
 8004810:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004814:	e853 3f00 	ldrex	r3, [r3]
 8004818:	623b      	str	r3, [r7, #32]
   return(result);
 800481a:	6a3b      	ldr	r3, [r7, #32]
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	3314      	adds	r3, #20
 800482a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800482e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004830:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004832:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004836:	e841 2300 	strex	r3, r2, [r1]
 800483a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800483c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1e3      	bne.n	800480a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f023 0310 	bic.w	r3, r3, #16
 8004866:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	330c      	adds	r3, #12
 8004870:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004874:	61fa      	str	r2, [r7, #28]
 8004876:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004878:	69b9      	ldr	r1, [r7, #24]
 800487a:	69fa      	ldr	r2, [r7, #28]
 800487c:	e841 2300 	strex	r3, r2, [r1]
 8004880:	617b      	str	r3, [r7, #20]
   return(result);
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1e3      	bne.n	8004850 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800488e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004892:	4619      	mov	r1, r3
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 f83d 	bl	8004914 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800489a:	e023      	b.n	80048e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800489c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d009      	beq.n	80048bc <HAL_UART_IRQHandler+0x524>
 80048a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 f940 	bl	8004b3a <UART_Transmit_IT>
    return;
 80048ba:	e014      	b.n	80048e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00e      	beq.n	80048e6 <HAL_UART_IRQHandler+0x54e>
 80048c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d008      	beq.n	80048e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 f980 	bl	8004bda <UART_EndTransmit_IT>
    return;
 80048da:	e004      	b.n	80048e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80048dc:	bf00      	nop
 80048de:	e002      	b.n	80048e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80048e0:	bf00      	nop
 80048e2:	e000      	b.n	80048e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80048e4:	bf00      	nop
  }
}
 80048e6:	37e8      	adds	r7, #232	@ 0xe8
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	460b      	mov	r3, r1
 800491e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	603b      	str	r3, [r7, #0]
 8004938:	4613      	mov	r3, r2
 800493a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800493c:	e03b      	b.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004944:	d037      	beq.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004946:	f7fc ff3d 	bl	80017c4 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	6a3a      	ldr	r2, [r7, #32]
 8004952:	429a      	cmp	r2, r3
 8004954:	d302      	bcc.n	800495c <UART_WaitOnFlagUntilTimeout+0x30>
 8004956:	6a3b      	ldr	r3, [r7, #32]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e03a      	b.n	80049d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f003 0304 	and.w	r3, r3, #4
 800496a:	2b00      	cmp	r3, #0
 800496c:	d023      	beq.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	2b80      	cmp	r3, #128	@ 0x80
 8004972:	d020      	beq.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	2b40      	cmp	r3, #64	@ 0x40
 8004978:	d01d      	beq.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b08      	cmp	r3, #8
 8004986:	d116      	bne.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004988:	2300      	movs	r3, #0
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	617b      	str	r3, [r7, #20]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 f857 	bl	8004a52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2208      	movs	r2, #8
 80049a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e00f      	b.n	80049d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	4013      	ands	r3, r2
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	bf0c      	ite	eq
 80049c6:	2301      	moveq	r3, #1
 80049c8:	2300      	movne	r3, #0
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	461a      	mov	r2, r3
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d0b4      	beq.n	800493e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049de:	b480      	push	{r7}
 80049e0:	b085      	sub	sp, #20
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	4613      	mov	r3, r2
 80049ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	88fa      	ldrh	r2, [r7, #6]
 80049f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	88fa      	ldrh	r2, [r7, #6]
 80049fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2222      	movs	r2, #34	@ 0x22
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d007      	beq.n	8004a24 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a22:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695a      	ldr	r2, [r3, #20]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0201 	orr.w	r2, r2, #1
 8004a32:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0220 	orr.w	r2, r2, #32
 8004a42:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr

08004a52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b095      	sub	sp, #84	@ 0x54
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	330c      	adds	r3, #12
 8004a60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a64:	e853 3f00 	ldrex	r3, [r3]
 8004a68:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	330c      	adds	r3, #12
 8004a78:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a7a:	643a      	str	r2, [r7, #64]	@ 0x40
 8004a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004a80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a82:	e841 2300 	strex	r3, r2, [r1]
 8004a86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1e5      	bne.n	8004a5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	3314      	adds	r3, #20
 8004a94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	e853 3f00 	ldrex	r3, [r3]
 8004a9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	f023 0301 	bic.w	r3, r3, #1
 8004aa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3314      	adds	r3, #20
 8004aac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004aae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ab4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ab6:	e841 2300 	strex	r3, r2, [r1]
 8004aba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1e5      	bne.n	8004a8e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d119      	bne.n	8004afe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	330c      	adds	r3, #12
 8004ad0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f023 0310 	bic.w	r3, r3, #16
 8004ae0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	330c      	adds	r3, #12
 8004ae8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004aea:	61ba      	str	r2, [r7, #24]
 8004aec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aee:	6979      	ldr	r1, [r7, #20]
 8004af0:	69ba      	ldr	r2, [r7, #24]
 8004af2:	e841 2300 	strex	r3, r2, [r1]
 8004af6:	613b      	str	r3, [r7, #16]
   return(result);
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d1e5      	bne.n	8004aca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b0c:	bf00      	nop
 8004b0e:	3754      	adds	r7, #84	@ 0x54
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f7ff fee7 	bl	8004900 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b32:	bf00      	nop
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b085      	sub	sp, #20
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b21      	cmp	r3, #33	@ 0x21
 8004b4c:	d13e      	bne.n	8004bcc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	689b      	ldr	r3, [r3, #8]
 8004b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b56:	d114      	bne.n	8004b82 <UART_Transmit_IT+0x48>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d110      	bne.n	8004b82 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	881b      	ldrh	r3, [r3, #0]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	1c9a      	adds	r2, r3, #2
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	621a      	str	r2, [r3, #32]
 8004b80:	e008      	b.n	8004b94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6a1b      	ldr	r3, [r3, #32]
 8004b86:	1c59      	adds	r1, r3, #1
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6211      	str	r1, [r2, #32]
 8004b8c:	781a      	ldrb	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d10f      	bne.n	8004bc8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68da      	ldr	r2, [r3, #12]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004bb6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68da      	ldr	r2, [r3, #12]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e000      	b.n	8004bce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bcc:	2302      	movs	r3, #2
  }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b082      	sub	sp, #8
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68da      	ldr	r2, [r3, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bf0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7ff fe76 	bl	80048ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b08c      	sub	sp, #48	@ 0x30
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b22      	cmp	r3, #34	@ 0x22
 8004c24:	f040 80aa 	bne.w	8004d7c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c30:	d115      	bne.n	8004c5e <UART_Receive_IT+0x54>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d111      	bne.n	8004c5e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c56:	1c9a      	adds	r2, r3, #2
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c5c:	e024      	b.n	8004ca8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c6c:	d007      	beq.n	8004c7e <UART_Receive_IT+0x74>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d10a      	bne.n	8004c8c <UART_Receive_IT+0x82>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d106      	bne.n	8004c8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	b2da      	uxtb	r2, r3
 8004c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c88:	701a      	strb	r2, [r3, #0]
 8004c8a:	e008      	b.n	8004c9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca2:	1c5a      	adds	r2, r3, #1
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d15d      	bne.n	8004d78 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68da      	ldr	r2, [r3, #12]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0220 	bic.w	r2, r2, #32
 8004cca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	695a      	ldr	r2, [r3, #20]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 0201 	bic.w	r2, r2, #1
 8004cea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d135      	bne.n	8004d6e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	330c      	adds	r3, #12
 8004d0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	e853 3f00 	ldrex	r3, [r3]
 8004d16:	613b      	str	r3, [r7, #16]
   return(result);
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	f023 0310 	bic.w	r3, r3, #16
 8004d1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	330c      	adds	r3, #12
 8004d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d28:	623a      	str	r2, [r7, #32]
 8004d2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2c:	69f9      	ldr	r1, [r7, #28]
 8004d2e:	6a3a      	ldr	r2, [r7, #32]
 8004d30:	e841 2300 	strex	r3, r2, [r1]
 8004d34:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e5      	bne.n	8004d08 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0310 	and.w	r3, r3, #16
 8004d46:	2b10      	cmp	r3, #16
 8004d48:	d10a      	bne.n	8004d60 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	60fb      	str	r3, [r7, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	60fb      	str	r3, [r7, #12]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d64:	4619      	mov	r1, r3
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7ff fdd4 	bl	8004914 <HAL_UARTEx_RxEventCallback>
 8004d6c:	e002      	b.n	8004d74 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fb ff62 	bl	8000c38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	e002      	b.n	8004d7e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	e000      	b.n	8004d7e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d7c:	2302      	movs	r3, #2
  }
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3730      	adds	r7, #48	@ 0x30
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d8c:	b0c0      	sub	sp, #256	@ 0x100
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da4:	68d9      	ldr	r1, [r3, #12]
 8004da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	ea40 0301 	orr.w	r3, r0, r1
 8004db0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db6:	689a      	ldr	r2, [r3, #8]
 8004db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dcc:	69db      	ldr	r3, [r3, #28]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004de0:	f021 010c 	bic.w	r1, r1, #12
 8004de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004dee:	430b      	orrs	r3, r1
 8004df0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e02:	6999      	ldr	r1, [r3, #24]
 8004e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	ea40 0301 	orr.w	r3, r0, r1
 8004e0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	4b8f      	ldr	r3, [pc, #572]	@ (8005054 <UART_SetConfig+0x2cc>)
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d005      	beq.n	8004e28 <UART_SetConfig+0xa0>
 8004e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	4b8d      	ldr	r3, [pc, #564]	@ (8005058 <UART_SetConfig+0x2d0>)
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d104      	bne.n	8004e32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e28:	f7fe fd50 	bl	80038cc <HAL_RCC_GetPCLK2Freq>
 8004e2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e30:	e003      	b.n	8004e3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e32:	f7fe fd37 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004e36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e44:	f040 810c 	bne.w	8005060 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e5a:	4622      	mov	r2, r4
 8004e5c:	462b      	mov	r3, r5
 8004e5e:	1891      	adds	r1, r2, r2
 8004e60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e62:	415b      	adcs	r3, r3
 8004e64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e6a:	4621      	mov	r1, r4
 8004e6c:	eb12 0801 	adds.w	r8, r2, r1
 8004e70:	4629      	mov	r1, r5
 8004e72:	eb43 0901 	adc.w	r9, r3, r1
 8004e76:	f04f 0200 	mov.w	r2, #0
 8004e7a:	f04f 0300 	mov.w	r3, #0
 8004e7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e8a:	4690      	mov	r8, r2
 8004e8c:	4699      	mov	r9, r3
 8004e8e:	4623      	mov	r3, r4
 8004e90:	eb18 0303 	adds.w	r3, r8, r3
 8004e94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e98:	462b      	mov	r3, r5
 8004e9a:	eb49 0303 	adc.w	r3, r9, r3
 8004e9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004eae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004eb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	18db      	adds	r3, r3, r3
 8004eba:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	eb42 0303 	adc.w	r3, r2, r3
 8004ec2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ec4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ec8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ecc:	f7fb f9d8 	bl	8000280 <__aeabi_uldivmod>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4b61      	ldr	r3, [pc, #388]	@ (800505c <UART_SetConfig+0x2d4>)
 8004ed6:	fba3 2302 	umull	r2, r3, r3, r2
 8004eda:	095b      	lsrs	r3, r3, #5
 8004edc:	011c      	lsls	r4, r3, #4
 8004ede:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ee8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004eec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ef0:	4642      	mov	r2, r8
 8004ef2:	464b      	mov	r3, r9
 8004ef4:	1891      	adds	r1, r2, r2
 8004ef6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004ef8:	415b      	adcs	r3, r3
 8004efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004efc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f00:	4641      	mov	r1, r8
 8004f02:	eb12 0a01 	adds.w	sl, r2, r1
 8004f06:	4649      	mov	r1, r9
 8004f08:	eb43 0b01 	adc.w	fp, r3, r1
 8004f0c:	f04f 0200 	mov.w	r2, #0
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f20:	4692      	mov	sl, r2
 8004f22:	469b      	mov	fp, r3
 8004f24:	4643      	mov	r3, r8
 8004f26:	eb1a 0303 	adds.w	r3, sl, r3
 8004f2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f2e:	464b      	mov	r3, r9
 8004f30:	eb4b 0303 	adc.w	r3, fp, r3
 8004f34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	18db      	adds	r3, r3, r3
 8004f50:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f52:	4613      	mov	r3, r2
 8004f54:	eb42 0303 	adc.w	r3, r2, r3
 8004f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f62:	f7fb f98d 	bl	8000280 <__aeabi_uldivmod>
 8004f66:	4602      	mov	r2, r0
 8004f68:	460b      	mov	r3, r1
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	4b3b      	ldr	r3, [pc, #236]	@ (800505c <UART_SetConfig+0x2d4>)
 8004f6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004f72:	095b      	lsrs	r3, r3, #5
 8004f74:	2264      	movs	r2, #100	@ 0x64
 8004f76:	fb02 f303 	mul.w	r3, r2, r3
 8004f7a:	1acb      	subs	r3, r1, r3
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004f82:	4b36      	ldr	r3, [pc, #216]	@ (800505c <UART_SetConfig+0x2d4>)
 8004f84:	fba3 2302 	umull	r2, r3, r3, r2
 8004f88:	095b      	lsrs	r3, r3, #5
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004f90:	441c      	add	r4, r3
 8004f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f96:	2200      	movs	r2, #0
 8004f98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004fa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004fa4:	4642      	mov	r2, r8
 8004fa6:	464b      	mov	r3, r9
 8004fa8:	1891      	adds	r1, r2, r2
 8004faa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fac:	415b      	adcs	r3, r3
 8004fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fb4:	4641      	mov	r1, r8
 8004fb6:	1851      	adds	r1, r2, r1
 8004fb8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fba:	4649      	mov	r1, r9
 8004fbc:	414b      	adcs	r3, r1
 8004fbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fc0:	f04f 0200 	mov.w	r2, #0
 8004fc4:	f04f 0300 	mov.w	r3, #0
 8004fc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004fcc:	4659      	mov	r1, fp
 8004fce:	00cb      	lsls	r3, r1, #3
 8004fd0:	4651      	mov	r1, sl
 8004fd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fd6:	4651      	mov	r1, sl
 8004fd8:	00ca      	lsls	r2, r1, #3
 8004fda:	4610      	mov	r0, r2
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4603      	mov	r3, r0
 8004fe0:	4642      	mov	r2, r8
 8004fe2:	189b      	adds	r3, r3, r2
 8004fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fe8:	464b      	mov	r3, r9
 8004fea:	460a      	mov	r2, r1
 8004fec:	eb42 0303 	adc.w	r3, r2, r3
 8004ff0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005000:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005004:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005008:	460b      	mov	r3, r1
 800500a:	18db      	adds	r3, r3, r3
 800500c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800500e:	4613      	mov	r3, r2
 8005010:	eb42 0303 	adc.w	r3, r2, r3
 8005014:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005016:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800501a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800501e:	f7fb f92f 	bl	8000280 <__aeabi_uldivmod>
 8005022:	4602      	mov	r2, r0
 8005024:	460b      	mov	r3, r1
 8005026:	4b0d      	ldr	r3, [pc, #52]	@ (800505c <UART_SetConfig+0x2d4>)
 8005028:	fba3 1302 	umull	r1, r3, r3, r2
 800502c:	095b      	lsrs	r3, r3, #5
 800502e:	2164      	movs	r1, #100	@ 0x64
 8005030:	fb01 f303 	mul.w	r3, r1, r3
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	3332      	adds	r3, #50	@ 0x32
 800503a:	4a08      	ldr	r2, [pc, #32]	@ (800505c <UART_SetConfig+0x2d4>)
 800503c:	fba2 2303 	umull	r2, r3, r2, r3
 8005040:	095b      	lsrs	r3, r3, #5
 8005042:	f003 0207 	and.w	r2, r3, #7
 8005046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4422      	add	r2, r4
 800504e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005050:	e106      	b.n	8005260 <UART_SetConfig+0x4d8>
 8005052:	bf00      	nop
 8005054:	40011000 	.word	0x40011000
 8005058:	40011400 	.word	0x40011400
 800505c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005060:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005064:	2200      	movs	r2, #0
 8005066:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800506a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800506e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005072:	4642      	mov	r2, r8
 8005074:	464b      	mov	r3, r9
 8005076:	1891      	adds	r1, r2, r2
 8005078:	6239      	str	r1, [r7, #32]
 800507a:	415b      	adcs	r3, r3
 800507c:	627b      	str	r3, [r7, #36]	@ 0x24
 800507e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005082:	4641      	mov	r1, r8
 8005084:	1854      	adds	r4, r2, r1
 8005086:	4649      	mov	r1, r9
 8005088:	eb43 0501 	adc.w	r5, r3, r1
 800508c:	f04f 0200 	mov.w	r2, #0
 8005090:	f04f 0300 	mov.w	r3, #0
 8005094:	00eb      	lsls	r3, r5, #3
 8005096:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800509a:	00e2      	lsls	r2, r4, #3
 800509c:	4614      	mov	r4, r2
 800509e:	461d      	mov	r5, r3
 80050a0:	4643      	mov	r3, r8
 80050a2:	18e3      	adds	r3, r4, r3
 80050a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050a8:	464b      	mov	r3, r9
 80050aa:	eb45 0303 	adc.w	r3, r5, r3
 80050ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050c2:	f04f 0200 	mov.w	r2, #0
 80050c6:	f04f 0300 	mov.w	r3, #0
 80050ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050ce:	4629      	mov	r1, r5
 80050d0:	008b      	lsls	r3, r1, #2
 80050d2:	4621      	mov	r1, r4
 80050d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050d8:	4621      	mov	r1, r4
 80050da:	008a      	lsls	r2, r1, #2
 80050dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80050e0:	f7fb f8ce 	bl	8000280 <__aeabi_uldivmod>
 80050e4:	4602      	mov	r2, r0
 80050e6:	460b      	mov	r3, r1
 80050e8:	4b60      	ldr	r3, [pc, #384]	@ (800526c <UART_SetConfig+0x4e4>)
 80050ea:	fba3 2302 	umull	r2, r3, r3, r2
 80050ee:	095b      	lsrs	r3, r3, #5
 80050f0:	011c      	lsls	r4, r3, #4
 80050f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050f6:	2200      	movs	r2, #0
 80050f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80050fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005100:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005104:	4642      	mov	r2, r8
 8005106:	464b      	mov	r3, r9
 8005108:	1891      	adds	r1, r2, r2
 800510a:	61b9      	str	r1, [r7, #24]
 800510c:	415b      	adcs	r3, r3
 800510e:	61fb      	str	r3, [r7, #28]
 8005110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005114:	4641      	mov	r1, r8
 8005116:	1851      	adds	r1, r2, r1
 8005118:	6139      	str	r1, [r7, #16]
 800511a:	4649      	mov	r1, r9
 800511c:	414b      	adcs	r3, r1
 800511e:	617b      	str	r3, [r7, #20]
 8005120:	f04f 0200 	mov.w	r2, #0
 8005124:	f04f 0300 	mov.w	r3, #0
 8005128:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800512c:	4659      	mov	r1, fp
 800512e:	00cb      	lsls	r3, r1, #3
 8005130:	4651      	mov	r1, sl
 8005132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005136:	4651      	mov	r1, sl
 8005138:	00ca      	lsls	r2, r1, #3
 800513a:	4610      	mov	r0, r2
 800513c:	4619      	mov	r1, r3
 800513e:	4603      	mov	r3, r0
 8005140:	4642      	mov	r2, r8
 8005142:	189b      	adds	r3, r3, r2
 8005144:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005148:	464b      	mov	r3, r9
 800514a:	460a      	mov	r2, r1
 800514c:	eb42 0303 	adc.w	r3, r2, r3
 8005150:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800515e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005160:	f04f 0200 	mov.w	r2, #0
 8005164:	f04f 0300 	mov.w	r3, #0
 8005168:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800516c:	4649      	mov	r1, r9
 800516e:	008b      	lsls	r3, r1, #2
 8005170:	4641      	mov	r1, r8
 8005172:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005176:	4641      	mov	r1, r8
 8005178:	008a      	lsls	r2, r1, #2
 800517a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800517e:	f7fb f87f 	bl	8000280 <__aeabi_uldivmod>
 8005182:	4602      	mov	r2, r0
 8005184:	460b      	mov	r3, r1
 8005186:	4611      	mov	r1, r2
 8005188:	4b38      	ldr	r3, [pc, #224]	@ (800526c <UART_SetConfig+0x4e4>)
 800518a:	fba3 2301 	umull	r2, r3, r3, r1
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	2264      	movs	r2, #100	@ 0x64
 8005192:	fb02 f303 	mul.w	r3, r2, r3
 8005196:	1acb      	subs	r3, r1, r3
 8005198:	011b      	lsls	r3, r3, #4
 800519a:	3332      	adds	r3, #50	@ 0x32
 800519c:	4a33      	ldr	r2, [pc, #204]	@ (800526c <UART_SetConfig+0x4e4>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	095b      	lsrs	r3, r3, #5
 80051a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051a8:	441c      	add	r4, r3
 80051aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ae:	2200      	movs	r2, #0
 80051b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80051b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80051b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051b8:	4642      	mov	r2, r8
 80051ba:	464b      	mov	r3, r9
 80051bc:	1891      	adds	r1, r2, r2
 80051be:	60b9      	str	r1, [r7, #8]
 80051c0:	415b      	adcs	r3, r3
 80051c2:	60fb      	str	r3, [r7, #12]
 80051c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051c8:	4641      	mov	r1, r8
 80051ca:	1851      	adds	r1, r2, r1
 80051cc:	6039      	str	r1, [r7, #0]
 80051ce:	4649      	mov	r1, r9
 80051d0:	414b      	adcs	r3, r1
 80051d2:	607b      	str	r3, [r7, #4]
 80051d4:	f04f 0200 	mov.w	r2, #0
 80051d8:	f04f 0300 	mov.w	r3, #0
 80051dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051e0:	4659      	mov	r1, fp
 80051e2:	00cb      	lsls	r3, r1, #3
 80051e4:	4651      	mov	r1, sl
 80051e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051ea:	4651      	mov	r1, sl
 80051ec:	00ca      	lsls	r2, r1, #3
 80051ee:	4610      	mov	r0, r2
 80051f0:	4619      	mov	r1, r3
 80051f2:	4603      	mov	r3, r0
 80051f4:	4642      	mov	r2, r8
 80051f6:	189b      	adds	r3, r3, r2
 80051f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80051fa:	464b      	mov	r3, r9
 80051fc:	460a      	mov	r2, r1
 80051fe:	eb42 0303 	adc.w	r3, r2, r3
 8005202:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	663b      	str	r3, [r7, #96]	@ 0x60
 800520e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005210:	f04f 0200 	mov.w	r2, #0
 8005214:	f04f 0300 	mov.w	r3, #0
 8005218:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800521c:	4649      	mov	r1, r9
 800521e:	008b      	lsls	r3, r1, #2
 8005220:	4641      	mov	r1, r8
 8005222:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005226:	4641      	mov	r1, r8
 8005228:	008a      	lsls	r2, r1, #2
 800522a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800522e:	f7fb f827 	bl	8000280 <__aeabi_uldivmod>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	4b0d      	ldr	r3, [pc, #52]	@ (800526c <UART_SetConfig+0x4e4>)
 8005238:	fba3 1302 	umull	r1, r3, r3, r2
 800523c:	095b      	lsrs	r3, r3, #5
 800523e:	2164      	movs	r1, #100	@ 0x64
 8005240:	fb01 f303 	mul.w	r3, r1, r3
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	011b      	lsls	r3, r3, #4
 8005248:	3332      	adds	r3, #50	@ 0x32
 800524a:	4a08      	ldr	r2, [pc, #32]	@ (800526c <UART_SetConfig+0x4e4>)
 800524c:	fba2 2303 	umull	r2, r3, r2, r3
 8005250:	095b      	lsrs	r3, r3, #5
 8005252:	f003 020f 	and.w	r2, r3, #15
 8005256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4422      	add	r2, r4
 800525e:	609a      	str	r2, [r3, #8]
}
 8005260:	bf00      	nop
 8005262:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005266:	46bd      	mov	sp, r7
 8005268:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800526c:	51eb851f 	.word	0x51eb851f

08005270 <std>:
 8005270:	2300      	movs	r3, #0
 8005272:	b510      	push	{r4, lr}
 8005274:	4604      	mov	r4, r0
 8005276:	e9c0 3300 	strd	r3, r3, [r0]
 800527a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800527e:	6083      	str	r3, [r0, #8]
 8005280:	8181      	strh	r1, [r0, #12]
 8005282:	6643      	str	r3, [r0, #100]	@ 0x64
 8005284:	81c2      	strh	r2, [r0, #14]
 8005286:	6183      	str	r3, [r0, #24]
 8005288:	4619      	mov	r1, r3
 800528a:	2208      	movs	r2, #8
 800528c:	305c      	adds	r0, #92	@ 0x5c
 800528e:	f000 f906 	bl	800549e <memset>
 8005292:	4b0d      	ldr	r3, [pc, #52]	@ (80052c8 <std+0x58>)
 8005294:	6263      	str	r3, [r4, #36]	@ 0x24
 8005296:	4b0d      	ldr	r3, [pc, #52]	@ (80052cc <std+0x5c>)
 8005298:	62a3      	str	r3, [r4, #40]	@ 0x28
 800529a:	4b0d      	ldr	r3, [pc, #52]	@ (80052d0 <std+0x60>)
 800529c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800529e:	4b0d      	ldr	r3, [pc, #52]	@ (80052d4 <std+0x64>)
 80052a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80052a2:	4b0d      	ldr	r3, [pc, #52]	@ (80052d8 <std+0x68>)
 80052a4:	6224      	str	r4, [r4, #32]
 80052a6:	429c      	cmp	r4, r3
 80052a8:	d006      	beq.n	80052b8 <std+0x48>
 80052aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80052ae:	4294      	cmp	r4, r2
 80052b0:	d002      	beq.n	80052b8 <std+0x48>
 80052b2:	33d0      	adds	r3, #208	@ 0xd0
 80052b4:	429c      	cmp	r4, r3
 80052b6:	d105      	bne.n	80052c4 <std+0x54>
 80052b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80052bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052c0:	f000 b966 	b.w	8005590 <__retarget_lock_init_recursive>
 80052c4:	bd10      	pop	{r4, pc}
 80052c6:	bf00      	nop
 80052c8:	08005419 	.word	0x08005419
 80052cc:	0800543b 	.word	0x0800543b
 80052d0:	08005473 	.word	0x08005473
 80052d4:	08005497 	.word	0x08005497
 80052d8:	20000330 	.word	0x20000330

080052dc <stdio_exit_handler>:
 80052dc:	4a02      	ldr	r2, [pc, #8]	@ (80052e8 <stdio_exit_handler+0xc>)
 80052de:	4903      	ldr	r1, [pc, #12]	@ (80052ec <stdio_exit_handler+0x10>)
 80052e0:	4803      	ldr	r0, [pc, #12]	@ (80052f0 <stdio_exit_handler+0x14>)
 80052e2:	f000 b869 	b.w	80053b8 <_fwalk_sglue>
 80052e6:	bf00      	nop
 80052e8:	20000028 	.word	0x20000028
 80052ec:	08005e2d 	.word	0x08005e2d
 80052f0:	20000038 	.word	0x20000038

080052f4 <cleanup_stdio>:
 80052f4:	6841      	ldr	r1, [r0, #4]
 80052f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005328 <cleanup_stdio+0x34>)
 80052f8:	4299      	cmp	r1, r3
 80052fa:	b510      	push	{r4, lr}
 80052fc:	4604      	mov	r4, r0
 80052fe:	d001      	beq.n	8005304 <cleanup_stdio+0x10>
 8005300:	f000 fd94 	bl	8005e2c <_fflush_r>
 8005304:	68a1      	ldr	r1, [r4, #8]
 8005306:	4b09      	ldr	r3, [pc, #36]	@ (800532c <cleanup_stdio+0x38>)
 8005308:	4299      	cmp	r1, r3
 800530a:	d002      	beq.n	8005312 <cleanup_stdio+0x1e>
 800530c:	4620      	mov	r0, r4
 800530e:	f000 fd8d 	bl	8005e2c <_fflush_r>
 8005312:	68e1      	ldr	r1, [r4, #12]
 8005314:	4b06      	ldr	r3, [pc, #24]	@ (8005330 <cleanup_stdio+0x3c>)
 8005316:	4299      	cmp	r1, r3
 8005318:	d004      	beq.n	8005324 <cleanup_stdio+0x30>
 800531a:	4620      	mov	r0, r4
 800531c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005320:	f000 bd84 	b.w	8005e2c <_fflush_r>
 8005324:	bd10      	pop	{r4, pc}
 8005326:	bf00      	nop
 8005328:	20000330 	.word	0x20000330
 800532c:	20000398 	.word	0x20000398
 8005330:	20000400 	.word	0x20000400

08005334 <global_stdio_init.part.0>:
 8005334:	b510      	push	{r4, lr}
 8005336:	4b0b      	ldr	r3, [pc, #44]	@ (8005364 <global_stdio_init.part.0+0x30>)
 8005338:	4c0b      	ldr	r4, [pc, #44]	@ (8005368 <global_stdio_init.part.0+0x34>)
 800533a:	4a0c      	ldr	r2, [pc, #48]	@ (800536c <global_stdio_init.part.0+0x38>)
 800533c:	601a      	str	r2, [r3, #0]
 800533e:	4620      	mov	r0, r4
 8005340:	2200      	movs	r2, #0
 8005342:	2104      	movs	r1, #4
 8005344:	f7ff ff94 	bl	8005270 <std>
 8005348:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800534c:	2201      	movs	r2, #1
 800534e:	2109      	movs	r1, #9
 8005350:	f7ff ff8e 	bl	8005270 <std>
 8005354:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005358:	2202      	movs	r2, #2
 800535a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535e:	2112      	movs	r1, #18
 8005360:	f7ff bf86 	b.w	8005270 <std>
 8005364:	20000468 	.word	0x20000468
 8005368:	20000330 	.word	0x20000330
 800536c:	080052dd 	.word	0x080052dd

08005370 <__sfp_lock_acquire>:
 8005370:	4801      	ldr	r0, [pc, #4]	@ (8005378 <__sfp_lock_acquire+0x8>)
 8005372:	f000 b90e 	b.w	8005592 <__retarget_lock_acquire_recursive>
 8005376:	bf00      	nop
 8005378:	20000471 	.word	0x20000471

0800537c <__sfp_lock_release>:
 800537c:	4801      	ldr	r0, [pc, #4]	@ (8005384 <__sfp_lock_release+0x8>)
 800537e:	f000 b909 	b.w	8005594 <__retarget_lock_release_recursive>
 8005382:	bf00      	nop
 8005384:	20000471 	.word	0x20000471

08005388 <__sinit>:
 8005388:	b510      	push	{r4, lr}
 800538a:	4604      	mov	r4, r0
 800538c:	f7ff fff0 	bl	8005370 <__sfp_lock_acquire>
 8005390:	6a23      	ldr	r3, [r4, #32]
 8005392:	b11b      	cbz	r3, 800539c <__sinit+0x14>
 8005394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005398:	f7ff bff0 	b.w	800537c <__sfp_lock_release>
 800539c:	4b04      	ldr	r3, [pc, #16]	@ (80053b0 <__sinit+0x28>)
 800539e:	6223      	str	r3, [r4, #32]
 80053a0:	4b04      	ldr	r3, [pc, #16]	@ (80053b4 <__sinit+0x2c>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1f5      	bne.n	8005394 <__sinit+0xc>
 80053a8:	f7ff ffc4 	bl	8005334 <global_stdio_init.part.0>
 80053ac:	e7f2      	b.n	8005394 <__sinit+0xc>
 80053ae:	bf00      	nop
 80053b0:	080052f5 	.word	0x080052f5
 80053b4:	20000468 	.word	0x20000468

080053b8 <_fwalk_sglue>:
 80053b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053bc:	4607      	mov	r7, r0
 80053be:	4688      	mov	r8, r1
 80053c0:	4614      	mov	r4, r2
 80053c2:	2600      	movs	r6, #0
 80053c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80053c8:	f1b9 0901 	subs.w	r9, r9, #1
 80053cc:	d505      	bpl.n	80053da <_fwalk_sglue+0x22>
 80053ce:	6824      	ldr	r4, [r4, #0]
 80053d0:	2c00      	cmp	r4, #0
 80053d2:	d1f7      	bne.n	80053c4 <_fwalk_sglue+0xc>
 80053d4:	4630      	mov	r0, r6
 80053d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053da:	89ab      	ldrh	r3, [r5, #12]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d907      	bls.n	80053f0 <_fwalk_sglue+0x38>
 80053e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053e4:	3301      	adds	r3, #1
 80053e6:	d003      	beq.n	80053f0 <_fwalk_sglue+0x38>
 80053e8:	4629      	mov	r1, r5
 80053ea:	4638      	mov	r0, r7
 80053ec:	47c0      	blx	r8
 80053ee:	4306      	orrs	r6, r0
 80053f0:	3568      	adds	r5, #104	@ 0x68
 80053f2:	e7e9      	b.n	80053c8 <_fwalk_sglue+0x10>

080053f4 <iprintf>:
 80053f4:	b40f      	push	{r0, r1, r2, r3}
 80053f6:	b507      	push	{r0, r1, r2, lr}
 80053f8:	4906      	ldr	r1, [pc, #24]	@ (8005414 <iprintf+0x20>)
 80053fa:	ab04      	add	r3, sp, #16
 80053fc:	6808      	ldr	r0, [r1, #0]
 80053fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005402:	6881      	ldr	r1, [r0, #8]
 8005404:	9301      	str	r3, [sp, #4]
 8005406:	f000 f9e9 	bl	80057dc <_vfiprintf_r>
 800540a:	b003      	add	sp, #12
 800540c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005410:	b004      	add	sp, #16
 8005412:	4770      	bx	lr
 8005414:	20000034 	.word	0x20000034

08005418 <__sread>:
 8005418:	b510      	push	{r4, lr}
 800541a:	460c      	mov	r4, r1
 800541c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005420:	f000 f868 	bl	80054f4 <_read_r>
 8005424:	2800      	cmp	r0, #0
 8005426:	bfab      	itete	ge
 8005428:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800542a:	89a3      	ldrhlt	r3, [r4, #12]
 800542c:	181b      	addge	r3, r3, r0
 800542e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005432:	bfac      	ite	ge
 8005434:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005436:	81a3      	strhlt	r3, [r4, #12]
 8005438:	bd10      	pop	{r4, pc}

0800543a <__swrite>:
 800543a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800543e:	461f      	mov	r7, r3
 8005440:	898b      	ldrh	r3, [r1, #12]
 8005442:	05db      	lsls	r3, r3, #23
 8005444:	4605      	mov	r5, r0
 8005446:	460c      	mov	r4, r1
 8005448:	4616      	mov	r6, r2
 800544a:	d505      	bpl.n	8005458 <__swrite+0x1e>
 800544c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005450:	2302      	movs	r3, #2
 8005452:	2200      	movs	r2, #0
 8005454:	f000 f83c 	bl	80054d0 <_lseek_r>
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800545e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005462:	81a3      	strh	r3, [r4, #12]
 8005464:	4632      	mov	r2, r6
 8005466:	463b      	mov	r3, r7
 8005468:	4628      	mov	r0, r5
 800546a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800546e:	f000 b853 	b.w	8005518 <_write_r>

08005472 <__sseek>:
 8005472:	b510      	push	{r4, lr}
 8005474:	460c      	mov	r4, r1
 8005476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800547a:	f000 f829 	bl	80054d0 <_lseek_r>
 800547e:	1c43      	adds	r3, r0, #1
 8005480:	89a3      	ldrh	r3, [r4, #12]
 8005482:	bf15      	itete	ne
 8005484:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005486:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800548a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800548e:	81a3      	strheq	r3, [r4, #12]
 8005490:	bf18      	it	ne
 8005492:	81a3      	strhne	r3, [r4, #12]
 8005494:	bd10      	pop	{r4, pc}

08005496 <__sclose>:
 8005496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800549a:	f000 b809 	b.w	80054b0 <_close_r>

0800549e <memset>:
 800549e:	4402      	add	r2, r0
 80054a0:	4603      	mov	r3, r0
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d100      	bne.n	80054a8 <memset+0xa>
 80054a6:	4770      	bx	lr
 80054a8:	f803 1b01 	strb.w	r1, [r3], #1
 80054ac:	e7f9      	b.n	80054a2 <memset+0x4>
	...

080054b0 <_close_r>:
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4d06      	ldr	r5, [pc, #24]	@ (80054cc <_close_r+0x1c>)
 80054b4:	2300      	movs	r3, #0
 80054b6:	4604      	mov	r4, r0
 80054b8:	4608      	mov	r0, r1
 80054ba:	602b      	str	r3, [r5, #0]
 80054bc:	f7fb fe97 	bl	80011ee <_close>
 80054c0:	1c43      	adds	r3, r0, #1
 80054c2:	d102      	bne.n	80054ca <_close_r+0x1a>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	b103      	cbz	r3, 80054ca <_close_r+0x1a>
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	2000046c 	.word	0x2000046c

080054d0 <_lseek_r>:
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4d07      	ldr	r5, [pc, #28]	@ (80054f0 <_lseek_r+0x20>)
 80054d4:	4604      	mov	r4, r0
 80054d6:	4608      	mov	r0, r1
 80054d8:	4611      	mov	r1, r2
 80054da:	2200      	movs	r2, #0
 80054dc:	602a      	str	r2, [r5, #0]
 80054de:	461a      	mov	r2, r3
 80054e0:	f7fb feac 	bl	800123c <_lseek>
 80054e4:	1c43      	adds	r3, r0, #1
 80054e6:	d102      	bne.n	80054ee <_lseek_r+0x1e>
 80054e8:	682b      	ldr	r3, [r5, #0]
 80054ea:	b103      	cbz	r3, 80054ee <_lseek_r+0x1e>
 80054ec:	6023      	str	r3, [r4, #0]
 80054ee:	bd38      	pop	{r3, r4, r5, pc}
 80054f0:	2000046c 	.word	0x2000046c

080054f4 <_read_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	4d07      	ldr	r5, [pc, #28]	@ (8005514 <_read_r+0x20>)
 80054f8:	4604      	mov	r4, r0
 80054fa:	4608      	mov	r0, r1
 80054fc:	4611      	mov	r1, r2
 80054fe:	2200      	movs	r2, #0
 8005500:	602a      	str	r2, [r5, #0]
 8005502:	461a      	mov	r2, r3
 8005504:	f7fb fe56 	bl	80011b4 <_read>
 8005508:	1c43      	adds	r3, r0, #1
 800550a:	d102      	bne.n	8005512 <_read_r+0x1e>
 800550c:	682b      	ldr	r3, [r5, #0]
 800550e:	b103      	cbz	r3, 8005512 <_read_r+0x1e>
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	bd38      	pop	{r3, r4, r5, pc}
 8005514:	2000046c 	.word	0x2000046c

08005518 <_write_r>:
 8005518:	b538      	push	{r3, r4, r5, lr}
 800551a:	4d07      	ldr	r5, [pc, #28]	@ (8005538 <_write_r+0x20>)
 800551c:	4604      	mov	r4, r0
 800551e:	4608      	mov	r0, r1
 8005520:	4611      	mov	r1, r2
 8005522:	2200      	movs	r2, #0
 8005524:	602a      	str	r2, [r5, #0]
 8005526:	461a      	mov	r2, r3
 8005528:	f7fb fb6a 	bl	8000c00 <_write>
 800552c:	1c43      	adds	r3, r0, #1
 800552e:	d102      	bne.n	8005536 <_write_r+0x1e>
 8005530:	682b      	ldr	r3, [r5, #0]
 8005532:	b103      	cbz	r3, 8005536 <_write_r+0x1e>
 8005534:	6023      	str	r3, [r4, #0]
 8005536:	bd38      	pop	{r3, r4, r5, pc}
 8005538:	2000046c 	.word	0x2000046c

0800553c <__errno>:
 800553c:	4b01      	ldr	r3, [pc, #4]	@ (8005544 <__errno+0x8>)
 800553e:	6818      	ldr	r0, [r3, #0]
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	20000034 	.word	0x20000034

08005548 <__libc_init_array>:
 8005548:	b570      	push	{r4, r5, r6, lr}
 800554a:	4d0d      	ldr	r5, [pc, #52]	@ (8005580 <__libc_init_array+0x38>)
 800554c:	4c0d      	ldr	r4, [pc, #52]	@ (8005584 <__libc_init_array+0x3c>)
 800554e:	1b64      	subs	r4, r4, r5
 8005550:	10a4      	asrs	r4, r4, #2
 8005552:	2600      	movs	r6, #0
 8005554:	42a6      	cmp	r6, r4
 8005556:	d109      	bne.n	800556c <__libc_init_array+0x24>
 8005558:	4d0b      	ldr	r5, [pc, #44]	@ (8005588 <__libc_init_array+0x40>)
 800555a:	4c0c      	ldr	r4, [pc, #48]	@ (800558c <__libc_init_array+0x44>)
 800555c:	f000 fdb6 	bl	80060cc <_init>
 8005560:	1b64      	subs	r4, r4, r5
 8005562:	10a4      	asrs	r4, r4, #2
 8005564:	2600      	movs	r6, #0
 8005566:	42a6      	cmp	r6, r4
 8005568:	d105      	bne.n	8005576 <__libc_init_array+0x2e>
 800556a:	bd70      	pop	{r4, r5, r6, pc}
 800556c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005570:	4798      	blx	r3
 8005572:	3601      	adds	r6, #1
 8005574:	e7ee      	b.n	8005554 <__libc_init_array+0xc>
 8005576:	f855 3b04 	ldr.w	r3, [r5], #4
 800557a:	4798      	blx	r3
 800557c:	3601      	adds	r6, #1
 800557e:	e7f2      	b.n	8005566 <__libc_init_array+0x1e>
 8005580:	08006178 	.word	0x08006178
 8005584:	08006178 	.word	0x08006178
 8005588:	08006178 	.word	0x08006178
 800558c:	0800617c 	.word	0x0800617c

08005590 <__retarget_lock_init_recursive>:
 8005590:	4770      	bx	lr

08005592 <__retarget_lock_acquire_recursive>:
 8005592:	4770      	bx	lr

08005594 <__retarget_lock_release_recursive>:
 8005594:	4770      	bx	lr
	...

08005598 <_free_r>:
 8005598:	b538      	push	{r3, r4, r5, lr}
 800559a:	4605      	mov	r5, r0
 800559c:	2900      	cmp	r1, #0
 800559e:	d041      	beq.n	8005624 <_free_r+0x8c>
 80055a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055a4:	1f0c      	subs	r4, r1, #4
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	bfb8      	it	lt
 80055aa:	18e4      	addlt	r4, r4, r3
 80055ac:	f000 f8e0 	bl	8005770 <__malloc_lock>
 80055b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005628 <_free_r+0x90>)
 80055b2:	6813      	ldr	r3, [r2, #0]
 80055b4:	b933      	cbnz	r3, 80055c4 <_free_r+0x2c>
 80055b6:	6063      	str	r3, [r4, #4]
 80055b8:	6014      	str	r4, [r2, #0]
 80055ba:	4628      	mov	r0, r5
 80055bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055c0:	f000 b8dc 	b.w	800577c <__malloc_unlock>
 80055c4:	42a3      	cmp	r3, r4
 80055c6:	d908      	bls.n	80055da <_free_r+0x42>
 80055c8:	6820      	ldr	r0, [r4, #0]
 80055ca:	1821      	adds	r1, r4, r0
 80055cc:	428b      	cmp	r3, r1
 80055ce:	bf01      	itttt	eq
 80055d0:	6819      	ldreq	r1, [r3, #0]
 80055d2:	685b      	ldreq	r3, [r3, #4]
 80055d4:	1809      	addeq	r1, r1, r0
 80055d6:	6021      	streq	r1, [r4, #0]
 80055d8:	e7ed      	b.n	80055b6 <_free_r+0x1e>
 80055da:	461a      	mov	r2, r3
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	b10b      	cbz	r3, 80055e4 <_free_r+0x4c>
 80055e0:	42a3      	cmp	r3, r4
 80055e2:	d9fa      	bls.n	80055da <_free_r+0x42>
 80055e4:	6811      	ldr	r1, [r2, #0]
 80055e6:	1850      	adds	r0, r2, r1
 80055e8:	42a0      	cmp	r0, r4
 80055ea:	d10b      	bne.n	8005604 <_free_r+0x6c>
 80055ec:	6820      	ldr	r0, [r4, #0]
 80055ee:	4401      	add	r1, r0
 80055f0:	1850      	adds	r0, r2, r1
 80055f2:	4283      	cmp	r3, r0
 80055f4:	6011      	str	r1, [r2, #0]
 80055f6:	d1e0      	bne.n	80055ba <_free_r+0x22>
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	6053      	str	r3, [r2, #4]
 80055fe:	4408      	add	r0, r1
 8005600:	6010      	str	r0, [r2, #0]
 8005602:	e7da      	b.n	80055ba <_free_r+0x22>
 8005604:	d902      	bls.n	800560c <_free_r+0x74>
 8005606:	230c      	movs	r3, #12
 8005608:	602b      	str	r3, [r5, #0]
 800560a:	e7d6      	b.n	80055ba <_free_r+0x22>
 800560c:	6820      	ldr	r0, [r4, #0]
 800560e:	1821      	adds	r1, r4, r0
 8005610:	428b      	cmp	r3, r1
 8005612:	bf04      	itt	eq
 8005614:	6819      	ldreq	r1, [r3, #0]
 8005616:	685b      	ldreq	r3, [r3, #4]
 8005618:	6063      	str	r3, [r4, #4]
 800561a:	bf04      	itt	eq
 800561c:	1809      	addeq	r1, r1, r0
 800561e:	6021      	streq	r1, [r4, #0]
 8005620:	6054      	str	r4, [r2, #4]
 8005622:	e7ca      	b.n	80055ba <_free_r+0x22>
 8005624:	bd38      	pop	{r3, r4, r5, pc}
 8005626:	bf00      	nop
 8005628:	20000478 	.word	0x20000478

0800562c <sbrk_aligned>:
 800562c:	b570      	push	{r4, r5, r6, lr}
 800562e:	4e0f      	ldr	r6, [pc, #60]	@ (800566c <sbrk_aligned+0x40>)
 8005630:	460c      	mov	r4, r1
 8005632:	6831      	ldr	r1, [r6, #0]
 8005634:	4605      	mov	r5, r0
 8005636:	b911      	cbnz	r1, 800563e <sbrk_aligned+0x12>
 8005638:	f000 fcb4 	bl	8005fa4 <_sbrk_r>
 800563c:	6030      	str	r0, [r6, #0]
 800563e:	4621      	mov	r1, r4
 8005640:	4628      	mov	r0, r5
 8005642:	f000 fcaf 	bl	8005fa4 <_sbrk_r>
 8005646:	1c43      	adds	r3, r0, #1
 8005648:	d103      	bne.n	8005652 <sbrk_aligned+0x26>
 800564a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800564e:	4620      	mov	r0, r4
 8005650:	bd70      	pop	{r4, r5, r6, pc}
 8005652:	1cc4      	adds	r4, r0, #3
 8005654:	f024 0403 	bic.w	r4, r4, #3
 8005658:	42a0      	cmp	r0, r4
 800565a:	d0f8      	beq.n	800564e <sbrk_aligned+0x22>
 800565c:	1a21      	subs	r1, r4, r0
 800565e:	4628      	mov	r0, r5
 8005660:	f000 fca0 	bl	8005fa4 <_sbrk_r>
 8005664:	3001      	adds	r0, #1
 8005666:	d1f2      	bne.n	800564e <sbrk_aligned+0x22>
 8005668:	e7ef      	b.n	800564a <sbrk_aligned+0x1e>
 800566a:	bf00      	nop
 800566c:	20000474 	.word	0x20000474

08005670 <_malloc_r>:
 8005670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005674:	1ccd      	adds	r5, r1, #3
 8005676:	f025 0503 	bic.w	r5, r5, #3
 800567a:	3508      	adds	r5, #8
 800567c:	2d0c      	cmp	r5, #12
 800567e:	bf38      	it	cc
 8005680:	250c      	movcc	r5, #12
 8005682:	2d00      	cmp	r5, #0
 8005684:	4606      	mov	r6, r0
 8005686:	db01      	blt.n	800568c <_malloc_r+0x1c>
 8005688:	42a9      	cmp	r1, r5
 800568a:	d904      	bls.n	8005696 <_malloc_r+0x26>
 800568c:	230c      	movs	r3, #12
 800568e:	6033      	str	r3, [r6, #0]
 8005690:	2000      	movs	r0, #0
 8005692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005696:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800576c <_malloc_r+0xfc>
 800569a:	f000 f869 	bl	8005770 <__malloc_lock>
 800569e:	f8d8 3000 	ldr.w	r3, [r8]
 80056a2:	461c      	mov	r4, r3
 80056a4:	bb44      	cbnz	r4, 80056f8 <_malloc_r+0x88>
 80056a6:	4629      	mov	r1, r5
 80056a8:	4630      	mov	r0, r6
 80056aa:	f7ff ffbf 	bl	800562c <sbrk_aligned>
 80056ae:	1c43      	adds	r3, r0, #1
 80056b0:	4604      	mov	r4, r0
 80056b2:	d158      	bne.n	8005766 <_malloc_r+0xf6>
 80056b4:	f8d8 4000 	ldr.w	r4, [r8]
 80056b8:	4627      	mov	r7, r4
 80056ba:	2f00      	cmp	r7, #0
 80056bc:	d143      	bne.n	8005746 <_malloc_r+0xd6>
 80056be:	2c00      	cmp	r4, #0
 80056c0:	d04b      	beq.n	800575a <_malloc_r+0xea>
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	4639      	mov	r1, r7
 80056c6:	4630      	mov	r0, r6
 80056c8:	eb04 0903 	add.w	r9, r4, r3
 80056cc:	f000 fc6a 	bl	8005fa4 <_sbrk_r>
 80056d0:	4581      	cmp	r9, r0
 80056d2:	d142      	bne.n	800575a <_malloc_r+0xea>
 80056d4:	6821      	ldr	r1, [r4, #0]
 80056d6:	1a6d      	subs	r5, r5, r1
 80056d8:	4629      	mov	r1, r5
 80056da:	4630      	mov	r0, r6
 80056dc:	f7ff ffa6 	bl	800562c <sbrk_aligned>
 80056e0:	3001      	adds	r0, #1
 80056e2:	d03a      	beq.n	800575a <_malloc_r+0xea>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	442b      	add	r3, r5
 80056e8:	6023      	str	r3, [r4, #0]
 80056ea:	f8d8 3000 	ldr.w	r3, [r8]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	bb62      	cbnz	r2, 800574c <_malloc_r+0xdc>
 80056f2:	f8c8 7000 	str.w	r7, [r8]
 80056f6:	e00f      	b.n	8005718 <_malloc_r+0xa8>
 80056f8:	6822      	ldr	r2, [r4, #0]
 80056fa:	1b52      	subs	r2, r2, r5
 80056fc:	d420      	bmi.n	8005740 <_malloc_r+0xd0>
 80056fe:	2a0b      	cmp	r2, #11
 8005700:	d917      	bls.n	8005732 <_malloc_r+0xc2>
 8005702:	1961      	adds	r1, r4, r5
 8005704:	42a3      	cmp	r3, r4
 8005706:	6025      	str	r5, [r4, #0]
 8005708:	bf18      	it	ne
 800570a:	6059      	strne	r1, [r3, #4]
 800570c:	6863      	ldr	r3, [r4, #4]
 800570e:	bf08      	it	eq
 8005710:	f8c8 1000 	streq.w	r1, [r8]
 8005714:	5162      	str	r2, [r4, r5]
 8005716:	604b      	str	r3, [r1, #4]
 8005718:	4630      	mov	r0, r6
 800571a:	f000 f82f 	bl	800577c <__malloc_unlock>
 800571e:	f104 000b 	add.w	r0, r4, #11
 8005722:	1d23      	adds	r3, r4, #4
 8005724:	f020 0007 	bic.w	r0, r0, #7
 8005728:	1ac2      	subs	r2, r0, r3
 800572a:	bf1c      	itt	ne
 800572c:	1a1b      	subne	r3, r3, r0
 800572e:	50a3      	strne	r3, [r4, r2]
 8005730:	e7af      	b.n	8005692 <_malloc_r+0x22>
 8005732:	6862      	ldr	r2, [r4, #4]
 8005734:	42a3      	cmp	r3, r4
 8005736:	bf0c      	ite	eq
 8005738:	f8c8 2000 	streq.w	r2, [r8]
 800573c:	605a      	strne	r2, [r3, #4]
 800573e:	e7eb      	b.n	8005718 <_malloc_r+0xa8>
 8005740:	4623      	mov	r3, r4
 8005742:	6864      	ldr	r4, [r4, #4]
 8005744:	e7ae      	b.n	80056a4 <_malloc_r+0x34>
 8005746:	463c      	mov	r4, r7
 8005748:	687f      	ldr	r7, [r7, #4]
 800574a:	e7b6      	b.n	80056ba <_malloc_r+0x4a>
 800574c:	461a      	mov	r2, r3
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	42a3      	cmp	r3, r4
 8005752:	d1fb      	bne.n	800574c <_malloc_r+0xdc>
 8005754:	2300      	movs	r3, #0
 8005756:	6053      	str	r3, [r2, #4]
 8005758:	e7de      	b.n	8005718 <_malloc_r+0xa8>
 800575a:	230c      	movs	r3, #12
 800575c:	6033      	str	r3, [r6, #0]
 800575e:	4630      	mov	r0, r6
 8005760:	f000 f80c 	bl	800577c <__malloc_unlock>
 8005764:	e794      	b.n	8005690 <_malloc_r+0x20>
 8005766:	6005      	str	r5, [r0, #0]
 8005768:	e7d6      	b.n	8005718 <_malloc_r+0xa8>
 800576a:	bf00      	nop
 800576c:	20000478 	.word	0x20000478

08005770 <__malloc_lock>:
 8005770:	4801      	ldr	r0, [pc, #4]	@ (8005778 <__malloc_lock+0x8>)
 8005772:	f7ff bf0e 	b.w	8005592 <__retarget_lock_acquire_recursive>
 8005776:	bf00      	nop
 8005778:	20000470 	.word	0x20000470

0800577c <__malloc_unlock>:
 800577c:	4801      	ldr	r0, [pc, #4]	@ (8005784 <__malloc_unlock+0x8>)
 800577e:	f7ff bf09 	b.w	8005594 <__retarget_lock_release_recursive>
 8005782:	bf00      	nop
 8005784:	20000470 	.word	0x20000470

08005788 <__sfputc_r>:
 8005788:	6893      	ldr	r3, [r2, #8]
 800578a:	3b01      	subs	r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	b410      	push	{r4}
 8005790:	6093      	str	r3, [r2, #8]
 8005792:	da08      	bge.n	80057a6 <__sfputc_r+0x1e>
 8005794:	6994      	ldr	r4, [r2, #24]
 8005796:	42a3      	cmp	r3, r4
 8005798:	db01      	blt.n	800579e <__sfputc_r+0x16>
 800579a:	290a      	cmp	r1, #10
 800579c:	d103      	bne.n	80057a6 <__sfputc_r+0x1e>
 800579e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057a2:	f000 bb6b 	b.w	8005e7c <__swbuf_r>
 80057a6:	6813      	ldr	r3, [r2, #0]
 80057a8:	1c58      	adds	r0, r3, #1
 80057aa:	6010      	str	r0, [r2, #0]
 80057ac:	7019      	strb	r1, [r3, #0]
 80057ae:	4608      	mov	r0, r1
 80057b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057b4:	4770      	bx	lr

080057b6 <__sfputs_r>:
 80057b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b8:	4606      	mov	r6, r0
 80057ba:	460f      	mov	r7, r1
 80057bc:	4614      	mov	r4, r2
 80057be:	18d5      	adds	r5, r2, r3
 80057c0:	42ac      	cmp	r4, r5
 80057c2:	d101      	bne.n	80057c8 <__sfputs_r+0x12>
 80057c4:	2000      	movs	r0, #0
 80057c6:	e007      	b.n	80057d8 <__sfputs_r+0x22>
 80057c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057cc:	463a      	mov	r2, r7
 80057ce:	4630      	mov	r0, r6
 80057d0:	f7ff ffda 	bl	8005788 <__sfputc_r>
 80057d4:	1c43      	adds	r3, r0, #1
 80057d6:	d1f3      	bne.n	80057c0 <__sfputs_r+0xa>
 80057d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057dc <_vfiprintf_r>:
 80057dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e0:	460d      	mov	r5, r1
 80057e2:	b09d      	sub	sp, #116	@ 0x74
 80057e4:	4614      	mov	r4, r2
 80057e6:	4698      	mov	r8, r3
 80057e8:	4606      	mov	r6, r0
 80057ea:	b118      	cbz	r0, 80057f4 <_vfiprintf_r+0x18>
 80057ec:	6a03      	ldr	r3, [r0, #32]
 80057ee:	b90b      	cbnz	r3, 80057f4 <_vfiprintf_r+0x18>
 80057f0:	f7ff fdca 	bl	8005388 <__sinit>
 80057f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057f6:	07d9      	lsls	r1, r3, #31
 80057f8:	d405      	bmi.n	8005806 <_vfiprintf_r+0x2a>
 80057fa:	89ab      	ldrh	r3, [r5, #12]
 80057fc:	059a      	lsls	r2, r3, #22
 80057fe:	d402      	bmi.n	8005806 <_vfiprintf_r+0x2a>
 8005800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005802:	f7ff fec6 	bl	8005592 <__retarget_lock_acquire_recursive>
 8005806:	89ab      	ldrh	r3, [r5, #12]
 8005808:	071b      	lsls	r3, r3, #28
 800580a:	d501      	bpl.n	8005810 <_vfiprintf_r+0x34>
 800580c:	692b      	ldr	r3, [r5, #16]
 800580e:	b99b      	cbnz	r3, 8005838 <_vfiprintf_r+0x5c>
 8005810:	4629      	mov	r1, r5
 8005812:	4630      	mov	r0, r6
 8005814:	f000 fb70 	bl	8005ef8 <__swsetup_r>
 8005818:	b170      	cbz	r0, 8005838 <_vfiprintf_r+0x5c>
 800581a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800581c:	07dc      	lsls	r4, r3, #31
 800581e:	d504      	bpl.n	800582a <_vfiprintf_r+0x4e>
 8005820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005824:	b01d      	add	sp, #116	@ 0x74
 8005826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800582a:	89ab      	ldrh	r3, [r5, #12]
 800582c:	0598      	lsls	r0, r3, #22
 800582e:	d4f7      	bmi.n	8005820 <_vfiprintf_r+0x44>
 8005830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005832:	f7ff feaf 	bl	8005594 <__retarget_lock_release_recursive>
 8005836:	e7f3      	b.n	8005820 <_vfiprintf_r+0x44>
 8005838:	2300      	movs	r3, #0
 800583a:	9309      	str	r3, [sp, #36]	@ 0x24
 800583c:	2320      	movs	r3, #32
 800583e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005842:	f8cd 800c 	str.w	r8, [sp, #12]
 8005846:	2330      	movs	r3, #48	@ 0x30
 8005848:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80059f8 <_vfiprintf_r+0x21c>
 800584c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005850:	f04f 0901 	mov.w	r9, #1
 8005854:	4623      	mov	r3, r4
 8005856:	469a      	mov	sl, r3
 8005858:	f813 2b01 	ldrb.w	r2, [r3], #1
 800585c:	b10a      	cbz	r2, 8005862 <_vfiprintf_r+0x86>
 800585e:	2a25      	cmp	r2, #37	@ 0x25
 8005860:	d1f9      	bne.n	8005856 <_vfiprintf_r+0x7a>
 8005862:	ebba 0b04 	subs.w	fp, sl, r4
 8005866:	d00b      	beq.n	8005880 <_vfiprintf_r+0xa4>
 8005868:	465b      	mov	r3, fp
 800586a:	4622      	mov	r2, r4
 800586c:	4629      	mov	r1, r5
 800586e:	4630      	mov	r0, r6
 8005870:	f7ff ffa1 	bl	80057b6 <__sfputs_r>
 8005874:	3001      	adds	r0, #1
 8005876:	f000 80a7 	beq.w	80059c8 <_vfiprintf_r+0x1ec>
 800587a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800587c:	445a      	add	r2, fp
 800587e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005880:	f89a 3000 	ldrb.w	r3, [sl]
 8005884:	2b00      	cmp	r3, #0
 8005886:	f000 809f 	beq.w	80059c8 <_vfiprintf_r+0x1ec>
 800588a:	2300      	movs	r3, #0
 800588c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005890:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005894:	f10a 0a01 	add.w	sl, sl, #1
 8005898:	9304      	str	r3, [sp, #16]
 800589a:	9307      	str	r3, [sp, #28]
 800589c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80058a2:	4654      	mov	r4, sl
 80058a4:	2205      	movs	r2, #5
 80058a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058aa:	4853      	ldr	r0, [pc, #332]	@ (80059f8 <_vfiprintf_r+0x21c>)
 80058ac:	f7fa fc98 	bl	80001e0 <memchr>
 80058b0:	9a04      	ldr	r2, [sp, #16]
 80058b2:	b9d8      	cbnz	r0, 80058ec <_vfiprintf_r+0x110>
 80058b4:	06d1      	lsls	r1, r2, #27
 80058b6:	bf44      	itt	mi
 80058b8:	2320      	movmi	r3, #32
 80058ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058be:	0713      	lsls	r3, r2, #28
 80058c0:	bf44      	itt	mi
 80058c2:	232b      	movmi	r3, #43	@ 0x2b
 80058c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058c8:	f89a 3000 	ldrb.w	r3, [sl]
 80058cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80058ce:	d015      	beq.n	80058fc <_vfiprintf_r+0x120>
 80058d0:	9a07      	ldr	r2, [sp, #28]
 80058d2:	4654      	mov	r4, sl
 80058d4:	2000      	movs	r0, #0
 80058d6:	f04f 0c0a 	mov.w	ip, #10
 80058da:	4621      	mov	r1, r4
 80058dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058e0:	3b30      	subs	r3, #48	@ 0x30
 80058e2:	2b09      	cmp	r3, #9
 80058e4:	d94b      	bls.n	800597e <_vfiprintf_r+0x1a2>
 80058e6:	b1b0      	cbz	r0, 8005916 <_vfiprintf_r+0x13a>
 80058e8:	9207      	str	r2, [sp, #28]
 80058ea:	e014      	b.n	8005916 <_vfiprintf_r+0x13a>
 80058ec:	eba0 0308 	sub.w	r3, r0, r8
 80058f0:	fa09 f303 	lsl.w	r3, r9, r3
 80058f4:	4313      	orrs	r3, r2
 80058f6:	9304      	str	r3, [sp, #16]
 80058f8:	46a2      	mov	sl, r4
 80058fa:	e7d2      	b.n	80058a2 <_vfiprintf_r+0xc6>
 80058fc:	9b03      	ldr	r3, [sp, #12]
 80058fe:	1d19      	adds	r1, r3, #4
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	9103      	str	r1, [sp, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	bfbb      	ittet	lt
 8005908:	425b      	neglt	r3, r3
 800590a:	f042 0202 	orrlt.w	r2, r2, #2
 800590e:	9307      	strge	r3, [sp, #28]
 8005910:	9307      	strlt	r3, [sp, #28]
 8005912:	bfb8      	it	lt
 8005914:	9204      	strlt	r2, [sp, #16]
 8005916:	7823      	ldrb	r3, [r4, #0]
 8005918:	2b2e      	cmp	r3, #46	@ 0x2e
 800591a:	d10a      	bne.n	8005932 <_vfiprintf_r+0x156>
 800591c:	7863      	ldrb	r3, [r4, #1]
 800591e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005920:	d132      	bne.n	8005988 <_vfiprintf_r+0x1ac>
 8005922:	9b03      	ldr	r3, [sp, #12]
 8005924:	1d1a      	adds	r2, r3, #4
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	9203      	str	r2, [sp, #12]
 800592a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800592e:	3402      	adds	r4, #2
 8005930:	9305      	str	r3, [sp, #20]
 8005932:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005a08 <_vfiprintf_r+0x22c>
 8005936:	7821      	ldrb	r1, [r4, #0]
 8005938:	2203      	movs	r2, #3
 800593a:	4650      	mov	r0, sl
 800593c:	f7fa fc50 	bl	80001e0 <memchr>
 8005940:	b138      	cbz	r0, 8005952 <_vfiprintf_r+0x176>
 8005942:	9b04      	ldr	r3, [sp, #16]
 8005944:	eba0 000a 	sub.w	r0, r0, sl
 8005948:	2240      	movs	r2, #64	@ 0x40
 800594a:	4082      	lsls	r2, r0
 800594c:	4313      	orrs	r3, r2
 800594e:	3401      	adds	r4, #1
 8005950:	9304      	str	r3, [sp, #16]
 8005952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005956:	4829      	ldr	r0, [pc, #164]	@ (80059fc <_vfiprintf_r+0x220>)
 8005958:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800595c:	2206      	movs	r2, #6
 800595e:	f7fa fc3f 	bl	80001e0 <memchr>
 8005962:	2800      	cmp	r0, #0
 8005964:	d03f      	beq.n	80059e6 <_vfiprintf_r+0x20a>
 8005966:	4b26      	ldr	r3, [pc, #152]	@ (8005a00 <_vfiprintf_r+0x224>)
 8005968:	bb1b      	cbnz	r3, 80059b2 <_vfiprintf_r+0x1d6>
 800596a:	9b03      	ldr	r3, [sp, #12]
 800596c:	3307      	adds	r3, #7
 800596e:	f023 0307 	bic.w	r3, r3, #7
 8005972:	3308      	adds	r3, #8
 8005974:	9303      	str	r3, [sp, #12]
 8005976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005978:	443b      	add	r3, r7
 800597a:	9309      	str	r3, [sp, #36]	@ 0x24
 800597c:	e76a      	b.n	8005854 <_vfiprintf_r+0x78>
 800597e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005982:	460c      	mov	r4, r1
 8005984:	2001      	movs	r0, #1
 8005986:	e7a8      	b.n	80058da <_vfiprintf_r+0xfe>
 8005988:	2300      	movs	r3, #0
 800598a:	3401      	adds	r4, #1
 800598c:	9305      	str	r3, [sp, #20]
 800598e:	4619      	mov	r1, r3
 8005990:	f04f 0c0a 	mov.w	ip, #10
 8005994:	4620      	mov	r0, r4
 8005996:	f810 2b01 	ldrb.w	r2, [r0], #1
 800599a:	3a30      	subs	r2, #48	@ 0x30
 800599c:	2a09      	cmp	r2, #9
 800599e:	d903      	bls.n	80059a8 <_vfiprintf_r+0x1cc>
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0c6      	beq.n	8005932 <_vfiprintf_r+0x156>
 80059a4:	9105      	str	r1, [sp, #20]
 80059a6:	e7c4      	b.n	8005932 <_vfiprintf_r+0x156>
 80059a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80059ac:	4604      	mov	r4, r0
 80059ae:	2301      	movs	r3, #1
 80059b0:	e7f0      	b.n	8005994 <_vfiprintf_r+0x1b8>
 80059b2:	ab03      	add	r3, sp, #12
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	462a      	mov	r2, r5
 80059b8:	4b12      	ldr	r3, [pc, #72]	@ (8005a04 <_vfiprintf_r+0x228>)
 80059ba:	a904      	add	r1, sp, #16
 80059bc:	4630      	mov	r0, r6
 80059be:	f3af 8000 	nop.w
 80059c2:	4607      	mov	r7, r0
 80059c4:	1c78      	adds	r0, r7, #1
 80059c6:	d1d6      	bne.n	8005976 <_vfiprintf_r+0x19a>
 80059c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80059ca:	07d9      	lsls	r1, r3, #31
 80059cc:	d405      	bmi.n	80059da <_vfiprintf_r+0x1fe>
 80059ce:	89ab      	ldrh	r3, [r5, #12]
 80059d0:	059a      	lsls	r2, r3, #22
 80059d2:	d402      	bmi.n	80059da <_vfiprintf_r+0x1fe>
 80059d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80059d6:	f7ff fddd 	bl	8005594 <__retarget_lock_release_recursive>
 80059da:	89ab      	ldrh	r3, [r5, #12]
 80059dc:	065b      	lsls	r3, r3, #25
 80059de:	f53f af1f 	bmi.w	8005820 <_vfiprintf_r+0x44>
 80059e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059e4:	e71e      	b.n	8005824 <_vfiprintf_r+0x48>
 80059e6:	ab03      	add	r3, sp, #12
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	462a      	mov	r2, r5
 80059ec:	4b05      	ldr	r3, [pc, #20]	@ (8005a04 <_vfiprintf_r+0x228>)
 80059ee:	a904      	add	r1, sp, #16
 80059f0:	4630      	mov	r0, r6
 80059f2:	f000 f879 	bl	8005ae8 <_printf_i>
 80059f6:	e7e4      	b.n	80059c2 <_vfiprintf_r+0x1e6>
 80059f8:	0800613c 	.word	0x0800613c
 80059fc:	08006146 	.word	0x08006146
 8005a00:	00000000 	.word	0x00000000
 8005a04:	080057b7 	.word	0x080057b7
 8005a08:	08006142 	.word	0x08006142

08005a0c <_printf_common>:
 8005a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a10:	4616      	mov	r6, r2
 8005a12:	4698      	mov	r8, r3
 8005a14:	688a      	ldr	r2, [r1, #8]
 8005a16:	690b      	ldr	r3, [r1, #16]
 8005a18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	bfb8      	it	lt
 8005a20:	4613      	movlt	r3, r2
 8005a22:	6033      	str	r3, [r6, #0]
 8005a24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a28:	4607      	mov	r7, r0
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	b10a      	cbz	r2, 8005a32 <_printf_common+0x26>
 8005a2e:	3301      	adds	r3, #1
 8005a30:	6033      	str	r3, [r6, #0]
 8005a32:	6823      	ldr	r3, [r4, #0]
 8005a34:	0699      	lsls	r1, r3, #26
 8005a36:	bf42      	ittt	mi
 8005a38:	6833      	ldrmi	r3, [r6, #0]
 8005a3a:	3302      	addmi	r3, #2
 8005a3c:	6033      	strmi	r3, [r6, #0]
 8005a3e:	6825      	ldr	r5, [r4, #0]
 8005a40:	f015 0506 	ands.w	r5, r5, #6
 8005a44:	d106      	bne.n	8005a54 <_printf_common+0x48>
 8005a46:	f104 0a19 	add.w	sl, r4, #25
 8005a4a:	68e3      	ldr	r3, [r4, #12]
 8005a4c:	6832      	ldr	r2, [r6, #0]
 8005a4e:	1a9b      	subs	r3, r3, r2
 8005a50:	42ab      	cmp	r3, r5
 8005a52:	dc26      	bgt.n	8005aa2 <_printf_common+0x96>
 8005a54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a58:	6822      	ldr	r2, [r4, #0]
 8005a5a:	3b00      	subs	r3, #0
 8005a5c:	bf18      	it	ne
 8005a5e:	2301      	movne	r3, #1
 8005a60:	0692      	lsls	r2, r2, #26
 8005a62:	d42b      	bmi.n	8005abc <_printf_common+0xb0>
 8005a64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a68:	4641      	mov	r1, r8
 8005a6a:	4638      	mov	r0, r7
 8005a6c:	47c8      	blx	r9
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d01e      	beq.n	8005ab0 <_printf_common+0xa4>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	6922      	ldr	r2, [r4, #16]
 8005a76:	f003 0306 	and.w	r3, r3, #6
 8005a7a:	2b04      	cmp	r3, #4
 8005a7c:	bf02      	ittt	eq
 8005a7e:	68e5      	ldreq	r5, [r4, #12]
 8005a80:	6833      	ldreq	r3, [r6, #0]
 8005a82:	1aed      	subeq	r5, r5, r3
 8005a84:	68a3      	ldr	r3, [r4, #8]
 8005a86:	bf0c      	ite	eq
 8005a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a8c:	2500      	movne	r5, #0
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	bfc4      	itt	gt
 8005a92:	1a9b      	subgt	r3, r3, r2
 8005a94:	18ed      	addgt	r5, r5, r3
 8005a96:	2600      	movs	r6, #0
 8005a98:	341a      	adds	r4, #26
 8005a9a:	42b5      	cmp	r5, r6
 8005a9c:	d11a      	bne.n	8005ad4 <_printf_common+0xc8>
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	e008      	b.n	8005ab4 <_printf_common+0xa8>
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	4652      	mov	r2, sl
 8005aa6:	4641      	mov	r1, r8
 8005aa8:	4638      	mov	r0, r7
 8005aaa:	47c8      	blx	r9
 8005aac:	3001      	adds	r0, #1
 8005aae:	d103      	bne.n	8005ab8 <_printf_common+0xac>
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab8:	3501      	adds	r5, #1
 8005aba:	e7c6      	b.n	8005a4a <_printf_common+0x3e>
 8005abc:	18e1      	adds	r1, r4, r3
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	2030      	movs	r0, #48	@ 0x30
 8005ac2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ac6:	4422      	add	r2, r4
 8005ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005acc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ad0:	3302      	adds	r3, #2
 8005ad2:	e7c7      	b.n	8005a64 <_printf_common+0x58>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	4622      	mov	r2, r4
 8005ad8:	4641      	mov	r1, r8
 8005ada:	4638      	mov	r0, r7
 8005adc:	47c8      	blx	r9
 8005ade:	3001      	adds	r0, #1
 8005ae0:	d0e6      	beq.n	8005ab0 <_printf_common+0xa4>
 8005ae2:	3601      	adds	r6, #1
 8005ae4:	e7d9      	b.n	8005a9a <_printf_common+0x8e>
	...

08005ae8 <_printf_i>:
 8005ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aec:	7e0f      	ldrb	r7, [r1, #24]
 8005aee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005af0:	2f78      	cmp	r7, #120	@ 0x78
 8005af2:	4691      	mov	r9, r2
 8005af4:	4680      	mov	r8, r0
 8005af6:	460c      	mov	r4, r1
 8005af8:	469a      	mov	sl, r3
 8005afa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005afe:	d807      	bhi.n	8005b10 <_printf_i+0x28>
 8005b00:	2f62      	cmp	r7, #98	@ 0x62
 8005b02:	d80a      	bhi.n	8005b1a <_printf_i+0x32>
 8005b04:	2f00      	cmp	r7, #0
 8005b06:	f000 80d1 	beq.w	8005cac <_printf_i+0x1c4>
 8005b0a:	2f58      	cmp	r7, #88	@ 0x58
 8005b0c:	f000 80b8 	beq.w	8005c80 <_printf_i+0x198>
 8005b10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b18:	e03a      	b.n	8005b90 <_printf_i+0xa8>
 8005b1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b1e:	2b15      	cmp	r3, #21
 8005b20:	d8f6      	bhi.n	8005b10 <_printf_i+0x28>
 8005b22:	a101      	add	r1, pc, #4	@ (adr r1, 8005b28 <_printf_i+0x40>)
 8005b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b28:	08005b81 	.word	0x08005b81
 8005b2c:	08005b95 	.word	0x08005b95
 8005b30:	08005b11 	.word	0x08005b11
 8005b34:	08005b11 	.word	0x08005b11
 8005b38:	08005b11 	.word	0x08005b11
 8005b3c:	08005b11 	.word	0x08005b11
 8005b40:	08005b95 	.word	0x08005b95
 8005b44:	08005b11 	.word	0x08005b11
 8005b48:	08005b11 	.word	0x08005b11
 8005b4c:	08005b11 	.word	0x08005b11
 8005b50:	08005b11 	.word	0x08005b11
 8005b54:	08005c93 	.word	0x08005c93
 8005b58:	08005bbf 	.word	0x08005bbf
 8005b5c:	08005c4d 	.word	0x08005c4d
 8005b60:	08005b11 	.word	0x08005b11
 8005b64:	08005b11 	.word	0x08005b11
 8005b68:	08005cb5 	.word	0x08005cb5
 8005b6c:	08005b11 	.word	0x08005b11
 8005b70:	08005bbf 	.word	0x08005bbf
 8005b74:	08005b11 	.word	0x08005b11
 8005b78:	08005b11 	.word	0x08005b11
 8005b7c:	08005c55 	.word	0x08005c55
 8005b80:	6833      	ldr	r3, [r6, #0]
 8005b82:	1d1a      	adds	r2, r3, #4
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	6032      	str	r2, [r6, #0]
 8005b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b90:	2301      	movs	r3, #1
 8005b92:	e09c      	b.n	8005cce <_printf_i+0x1e6>
 8005b94:	6833      	ldr	r3, [r6, #0]
 8005b96:	6820      	ldr	r0, [r4, #0]
 8005b98:	1d19      	adds	r1, r3, #4
 8005b9a:	6031      	str	r1, [r6, #0]
 8005b9c:	0606      	lsls	r6, r0, #24
 8005b9e:	d501      	bpl.n	8005ba4 <_printf_i+0xbc>
 8005ba0:	681d      	ldr	r5, [r3, #0]
 8005ba2:	e003      	b.n	8005bac <_printf_i+0xc4>
 8005ba4:	0645      	lsls	r5, r0, #25
 8005ba6:	d5fb      	bpl.n	8005ba0 <_printf_i+0xb8>
 8005ba8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005bac:	2d00      	cmp	r5, #0
 8005bae:	da03      	bge.n	8005bb8 <_printf_i+0xd0>
 8005bb0:	232d      	movs	r3, #45	@ 0x2d
 8005bb2:	426d      	negs	r5, r5
 8005bb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bb8:	4858      	ldr	r0, [pc, #352]	@ (8005d1c <_printf_i+0x234>)
 8005bba:	230a      	movs	r3, #10
 8005bbc:	e011      	b.n	8005be2 <_printf_i+0xfa>
 8005bbe:	6821      	ldr	r1, [r4, #0]
 8005bc0:	6833      	ldr	r3, [r6, #0]
 8005bc2:	0608      	lsls	r0, r1, #24
 8005bc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005bc8:	d402      	bmi.n	8005bd0 <_printf_i+0xe8>
 8005bca:	0649      	lsls	r1, r1, #25
 8005bcc:	bf48      	it	mi
 8005bce:	b2ad      	uxthmi	r5, r5
 8005bd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005bd2:	4852      	ldr	r0, [pc, #328]	@ (8005d1c <_printf_i+0x234>)
 8005bd4:	6033      	str	r3, [r6, #0]
 8005bd6:	bf14      	ite	ne
 8005bd8:	230a      	movne	r3, #10
 8005bda:	2308      	moveq	r3, #8
 8005bdc:	2100      	movs	r1, #0
 8005bde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005be2:	6866      	ldr	r6, [r4, #4]
 8005be4:	60a6      	str	r6, [r4, #8]
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	db05      	blt.n	8005bf6 <_printf_i+0x10e>
 8005bea:	6821      	ldr	r1, [r4, #0]
 8005bec:	432e      	orrs	r6, r5
 8005bee:	f021 0104 	bic.w	r1, r1, #4
 8005bf2:	6021      	str	r1, [r4, #0]
 8005bf4:	d04b      	beq.n	8005c8e <_printf_i+0x1a6>
 8005bf6:	4616      	mov	r6, r2
 8005bf8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bfc:	fb03 5711 	mls	r7, r3, r1, r5
 8005c00:	5dc7      	ldrb	r7, [r0, r7]
 8005c02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c06:	462f      	mov	r7, r5
 8005c08:	42bb      	cmp	r3, r7
 8005c0a:	460d      	mov	r5, r1
 8005c0c:	d9f4      	bls.n	8005bf8 <_printf_i+0x110>
 8005c0e:	2b08      	cmp	r3, #8
 8005c10:	d10b      	bne.n	8005c2a <_printf_i+0x142>
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	07df      	lsls	r7, r3, #31
 8005c16:	d508      	bpl.n	8005c2a <_printf_i+0x142>
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	6861      	ldr	r1, [r4, #4]
 8005c1c:	4299      	cmp	r1, r3
 8005c1e:	bfde      	ittt	le
 8005c20:	2330      	movle	r3, #48	@ 0x30
 8005c22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c26:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005c2a:	1b92      	subs	r2, r2, r6
 8005c2c:	6122      	str	r2, [r4, #16]
 8005c2e:	f8cd a000 	str.w	sl, [sp]
 8005c32:	464b      	mov	r3, r9
 8005c34:	aa03      	add	r2, sp, #12
 8005c36:	4621      	mov	r1, r4
 8005c38:	4640      	mov	r0, r8
 8005c3a:	f7ff fee7 	bl	8005a0c <_printf_common>
 8005c3e:	3001      	adds	r0, #1
 8005c40:	d14a      	bne.n	8005cd8 <_printf_i+0x1f0>
 8005c42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c46:	b004      	add	sp, #16
 8005c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	f043 0320 	orr.w	r3, r3, #32
 8005c52:	6023      	str	r3, [r4, #0]
 8005c54:	4832      	ldr	r0, [pc, #200]	@ (8005d20 <_printf_i+0x238>)
 8005c56:	2778      	movs	r7, #120	@ 0x78
 8005c58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c5c:	6823      	ldr	r3, [r4, #0]
 8005c5e:	6831      	ldr	r1, [r6, #0]
 8005c60:	061f      	lsls	r7, r3, #24
 8005c62:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c66:	d402      	bmi.n	8005c6e <_printf_i+0x186>
 8005c68:	065f      	lsls	r7, r3, #25
 8005c6a:	bf48      	it	mi
 8005c6c:	b2ad      	uxthmi	r5, r5
 8005c6e:	6031      	str	r1, [r6, #0]
 8005c70:	07d9      	lsls	r1, r3, #31
 8005c72:	bf44      	itt	mi
 8005c74:	f043 0320 	orrmi.w	r3, r3, #32
 8005c78:	6023      	strmi	r3, [r4, #0]
 8005c7a:	b11d      	cbz	r5, 8005c84 <_printf_i+0x19c>
 8005c7c:	2310      	movs	r3, #16
 8005c7e:	e7ad      	b.n	8005bdc <_printf_i+0xf4>
 8005c80:	4826      	ldr	r0, [pc, #152]	@ (8005d1c <_printf_i+0x234>)
 8005c82:	e7e9      	b.n	8005c58 <_printf_i+0x170>
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	f023 0320 	bic.w	r3, r3, #32
 8005c8a:	6023      	str	r3, [r4, #0]
 8005c8c:	e7f6      	b.n	8005c7c <_printf_i+0x194>
 8005c8e:	4616      	mov	r6, r2
 8005c90:	e7bd      	b.n	8005c0e <_printf_i+0x126>
 8005c92:	6833      	ldr	r3, [r6, #0]
 8005c94:	6825      	ldr	r5, [r4, #0]
 8005c96:	6961      	ldr	r1, [r4, #20]
 8005c98:	1d18      	adds	r0, r3, #4
 8005c9a:	6030      	str	r0, [r6, #0]
 8005c9c:	062e      	lsls	r6, r5, #24
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	d501      	bpl.n	8005ca6 <_printf_i+0x1be>
 8005ca2:	6019      	str	r1, [r3, #0]
 8005ca4:	e002      	b.n	8005cac <_printf_i+0x1c4>
 8005ca6:	0668      	lsls	r0, r5, #25
 8005ca8:	d5fb      	bpl.n	8005ca2 <_printf_i+0x1ba>
 8005caa:	8019      	strh	r1, [r3, #0]
 8005cac:	2300      	movs	r3, #0
 8005cae:	6123      	str	r3, [r4, #16]
 8005cb0:	4616      	mov	r6, r2
 8005cb2:	e7bc      	b.n	8005c2e <_printf_i+0x146>
 8005cb4:	6833      	ldr	r3, [r6, #0]
 8005cb6:	1d1a      	adds	r2, r3, #4
 8005cb8:	6032      	str	r2, [r6, #0]
 8005cba:	681e      	ldr	r6, [r3, #0]
 8005cbc:	6862      	ldr	r2, [r4, #4]
 8005cbe:	2100      	movs	r1, #0
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	f7fa fa8d 	bl	80001e0 <memchr>
 8005cc6:	b108      	cbz	r0, 8005ccc <_printf_i+0x1e4>
 8005cc8:	1b80      	subs	r0, r0, r6
 8005cca:	6060      	str	r0, [r4, #4]
 8005ccc:	6863      	ldr	r3, [r4, #4]
 8005cce:	6123      	str	r3, [r4, #16]
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cd6:	e7aa      	b.n	8005c2e <_printf_i+0x146>
 8005cd8:	6923      	ldr	r3, [r4, #16]
 8005cda:	4632      	mov	r2, r6
 8005cdc:	4649      	mov	r1, r9
 8005cde:	4640      	mov	r0, r8
 8005ce0:	47d0      	blx	sl
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	d0ad      	beq.n	8005c42 <_printf_i+0x15a>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	079b      	lsls	r3, r3, #30
 8005cea:	d413      	bmi.n	8005d14 <_printf_i+0x22c>
 8005cec:	68e0      	ldr	r0, [r4, #12]
 8005cee:	9b03      	ldr	r3, [sp, #12]
 8005cf0:	4298      	cmp	r0, r3
 8005cf2:	bfb8      	it	lt
 8005cf4:	4618      	movlt	r0, r3
 8005cf6:	e7a6      	b.n	8005c46 <_printf_i+0x15e>
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	4649      	mov	r1, r9
 8005cfe:	4640      	mov	r0, r8
 8005d00:	47d0      	blx	sl
 8005d02:	3001      	adds	r0, #1
 8005d04:	d09d      	beq.n	8005c42 <_printf_i+0x15a>
 8005d06:	3501      	adds	r5, #1
 8005d08:	68e3      	ldr	r3, [r4, #12]
 8005d0a:	9903      	ldr	r1, [sp, #12]
 8005d0c:	1a5b      	subs	r3, r3, r1
 8005d0e:	42ab      	cmp	r3, r5
 8005d10:	dcf2      	bgt.n	8005cf8 <_printf_i+0x210>
 8005d12:	e7eb      	b.n	8005cec <_printf_i+0x204>
 8005d14:	2500      	movs	r5, #0
 8005d16:	f104 0619 	add.w	r6, r4, #25
 8005d1a:	e7f5      	b.n	8005d08 <_printf_i+0x220>
 8005d1c:	0800614d 	.word	0x0800614d
 8005d20:	0800615e 	.word	0x0800615e

08005d24 <__sflush_r>:
 8005d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d2c:	0716      	lsls	r6, r2, #28
 8005d2e:	4605      	mov	r5, r0
 8005d30:	460c      	mov	r4, r1
 8005d32:	d454      	bmi.n	8005dde <__sflush_r+0xba>
 8005d34:	684b      	ldr	r3, [r1, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	dc02      	bgt.n	8005d40 <__sflush_r+0x1c>
 8005d3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	dd48      	ble.n	8005dd2 <__sflush_r+0xae>
 8005d40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d42:	2e00      	cmp	r6, #0
 8005d44:	d045      	beq.n	8005dd2 <__sflush_r+0xae>
 8005d46:	2300      	movs	r3, #0
 8005d48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d4c:	682f      	ldr	r7, [r5, #0]
 8005d4e:	6a21      	ldr	r1, [r4, #32]
 8005d50:	602b      	str	r3, [r5, #0]
 8005d52:	d030      	beq.n	8005db6 <__sflush_r+0x92>
 8005d54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d56:	89a3      	ldrh	r3, [r4, #12]
 8005d58:	0759      	lsls	r1, r3, #29
 8005d5a:	d505      	bpl.n	8005d68 <__sflush_r+0x44>
 8005d5c:	6863      	ldr	r3, [r4, #4]
 8005d5e:	1ad2      	subs	r2, r2, r3
 8005d60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d62:	b10b      	cbz	r3, 8005d68 <__sflush_r+0x44>
 8005d64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d66:	1ad2      	subs	r2, r2, r3
 8005d68:	2300      	movs	r3, #0
 8005d6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d6c:	6a21      	ldr	r1, [r4, #32]
 8005d6e:	4628      	mov	r0, r5
 8005d70:	47b0      	blx	r6
 8005d72:	1c43      	adds	r3, r0, #1
 8005d74:	89a3      	ldrh	r3, [r4, #12]
 8005d76:	d106      	bne.n	8005d86 <__sflush_r+0x62>
 8005d78:	6829      	ldr	r1, [r5, #0]
 8005d7a:	291d      	cmp	r1, #29
 8005d7c:	d82b      	bhi.n	8005dd6 <__sflush_r+0xb2>
 8005d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8005e28 <__sflush_r+0x104>)
 8005d80:	40ca      	lsrs	r2, r1
 8005d82:	07d6      	lsls	r6, r2, #31
 8005d84:	d527      	bpl.n	8005dd6 <__sflush_r+0xb2>
 8005d86:	2200      	movs	r2, #0
 8005d88:	6062      	str	r2, [r4, #4]
 8005d8a:	04d9      	lsls	r1, r3, #19
 8005d8c:	6922      	ldr	r2, [r4, #16]
 8005d8e:	6022      	str	r2, [r4, #0]
 8005d90:	d504      	bpl.n	8005d9c <__sflush_r+0x78>
 8005d92:	1c42      	adds	r2, r0, #1
 8005d94:	d101      	bne.n	8005d9a <__sflush_r+0x76>
 8005d96:	682b      	ldr	r3, [r5, #0]
 8005d98:	b903      	cbnz	r3, 8005d9c <__sflush_r+0x78>
 8005d9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d9e:	602f      	str	r7, [r5, #0]
 8005da0:	b1b9      	cbz	r1, 8005dd2 <__sflush_r+0xae>
 8005da2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005da6:	4299      	cmp	r1, r3
 8005da8:	d002      	beq.n	8005db0 <__sflush_r+0x8c>
 8005daa:	4628      	mov	r0, r5
 8005dac:	f7ff fbf4 	bl	8005598 <_free_r>
 8005db0:	2300      	movs	r3, #0
 8005db2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005db4:	e00d      	b.n	8005dd2 <__sflush_r+0xae>
 8005db6:	2301      	movs	r3, #1
 8005db8:	4628      	mov	r0, r5
 8005dba:	47b0      	blx	r6
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	1c50      	adds	r0, r2, #1
 8005dc0:	d1c9      	bne.n	8005d56 <__sflush_r+0x32>
 8005dc2:	682b      	ldr	r3, [r5, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0c6      	beq.n	8005d56 <__sflush_r+0x32>
 8005dc8:	2b1d      	cmp	r3, #29
 8005dca:	d001      	beq.n	8005dd0 <__sflush_r+0xac>
 8005dcc:	2b16      	cmp	r3, #22
 8005dce:	d11e      	bne.n	8005e0e <__sflush_r+0xea>
 8005dd0:	602f      	str	r7, [r5, #0]
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	e022      	b.n	8005e1c <__sflush_r+0xf8>
 8005dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dda:	b21b      	sxth	r3, r3
 8005ddc:	e01b      	b.n	8005e16 <__sflush_r+0xf2>
 8005dde:	690f      	ldr	r7, [r1, #16]
 8005de0:	2f00      	cmp	r7, #0
 8005de2:	d0f6      	beq.n	8005dd2 <__sflush_r+0xae>
 8005de4:	0793      	lsls	r3, r2, #30
 8005de6:	680e      	ldr	r6, [r1, #0]
 8005de8:	bf08      	it	eq
 8005dea:	694b      	ldreq	r3, [r1, #20]
 8005dec:	600f      	str	r7, [r1, #0]
 8005dee:	bf18      	it	ne
 8005df0:	2300      	movne	r3, #0
 8005df2:	eba6 0807 	sub.w	r8, r6, r7
 8005df6:	608b      	str	r3, [r1, #8]
 8005df8:	f1b8 0f00 	cmp.w	r8, #0
 8005dfc:	dde9      	ble.n	8005dd2 <__sflush_r+0xae>
 8005dfe:	6a21      	ldr	r1, [r4, #32]
 8005e00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005e02:	4643      	mov	r3, r8
 8005e04:	463a      	mov	r2, r7
 8005e06:	4628      	mov	r0, r5
 8005e08:	47b0      	blx	r6
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	dc08      	bgt.n	8005e20 <__sflush_r+0xfc>
 8005e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e16:	81a3      	strh	r3, [r4, #12]
 8005e18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e20:	4407      	add	r7, r0
 8005e22:	eba8 0800 	sub.w	r8, r8, r0
 8005e26:	e7e7      	b.n	8005df8 <__sflush_r+0xd4>
 8005e28:	20400001 	.word	0x20400001

08005e2c <_fflush_r>:
 8005e2c:	b538      	push	{r3, r4, r5, lr}
 8005e2e:	690b      	ldr	r3, [r1, #16]
 8005e30:	4605      	mov	r5, r0
 8005e32:	460c      	mov	r4, r1
 8005e34:	b913      	cbnz	r3, 8005e3c <_fflush_r+0x10>
 8005e36:	2500      	movs	r5, #0
 8005e38:	4628      	mov	r0, r5
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	b118      	cbz	r0, 8005e46 <_fflush_r+0x1a>
 8005e3e:	6a03      	ldr	r3, [r0, #32]
 8005e40:	b90b      	cbnz	r3, 8005e46 <_fflush_r+0x1a>
 8005e42:	f7ff faa1 	bl	8005388 <__sinit>
 8005e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0f3      	beq.n	8005e36 <_fflush_r+0xa>
 8005e4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e50:	07d0      	lsls	r0, r2, #31
 8005e52:	d404      	bmi.n	8005e5e <_fflush_r+0x32>
 8005e54:	0599      	lsls	r1, r3, #22
 8005e56:	d402      	bmi.n	8005e5e <_fflush_r+0x32>
 8005e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e5a:	f7ff fb9a 	bl	8005592 <__retarget_lock_acquire_recursive>
 8005e5e:	4628      	mov	r0, r5
 8005e60:	4621      	mov	r1, r4
 8005e62:	f7ff ff5f 	bl	8005d24 <__sflush_r>
 8005e66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e68:	07da      	lsls	r2, r3, #31
 8005e6a:	4605      	mov	r5, r0
 8005e6c:	d4e4      	bmi.n	8005e38 <_fflush_r+0xc>
 8005e6e:	89a3      	ldrh	r3, [r4, #12]
 8005e70:	059b      	lsls	r3, r3, #22
 8005e72:	d4e1      	bmi.n	8005e38 <_fflush_r+0xc>
 8005e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e76:	f7ff fb8d 	bl	8005594 <__retarget_lock_release_recursive>
 8005e7a:	e7dd      	b.n	8005e38 <_fflush_r+0xc>

08005e7c <__swbuf_r>:
 8005e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e7e:	460e      	mov	r6, r1
 8005e80:	4614      	mov	r4, r2
 8005e82:	4605      	mov	r5, r0
 8005e84:	b118      	cbz	r0, 8005e8e <__swbuf_r+0x12>
 8005e86:	6a03      	ldr	r3, [r0, #32]
 8005e88:	b90b      	cbnz	r3, 8005e8e <__swbuf_r+0x12>
 8005e8a:	f7ff fa7d 	bl	8005388 <__sinit>
 8005e8e:	69a3      	ldr	r3, [r4, #24]
 8005e90:	60a3      	str	r3, [r4, #8]
 8005e92:	89a3      	ldrh	r3, [r4, #12]
 8005e94:	071a      	lsls	r2, r3, #28
 8005e96:	d501      	bpl.n	8005e9c <__swbuf_r+0x20>
 8005e98:	6923      	ldr	r3, [r4, #16]
 8005e9a:	b943      	cbnz	r3, 8005eae <__swbuf_r+0x32>
 8005e9c:	4621      	mov	r1, r4
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	f000 f82a 	bl	8005ef8 <__swsetup_r>
 8005ea4:	b118      	cbz	r0, 8005eae <__swbuf_r+0x32>
 8005ea6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005eaa:	4638      	mov	r0, r7
 8005eac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005eae:	6823      	ldr	r3, [r4, #0]
 8005eb0:	6922      	ldr	r2, [r4, #16]
 8005eb2:	1a98      	subs	r0, r3, r2
 8005eb4:	6963      	ldr	r3, [r4, #20]
 8005eb6:	b2f6      	uxtb	r6, r6
 8005eb8:	4283      	cmp	r3, r0
 8005eba:	4637      	mov	r7, r6
 8005ebc:	dc05      	bgt.n	8005eca <__swbuf_r+0x4e>
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	f7ff ffb3 	bl	8005e2c <_fflush_r>
 8005ec6:	2800      	cmp	r0, #0
 8005ec8:	d1ed      	bne.n	8005ea6 <__swbuf_r+0x2a>
 8005eca:	68a3      	ldr	r3, [r4, #8]
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	60a3      	str	r3, [r4, #8]
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	6022      	str	r2, [r4, #0]
 8005ed6:	701e      	strb	r6, [r3, #0]
 8005ed8:	6962      	ldr	r2, [r4, #20]
 8005eda:	1c43      	adds	r3, r0, #1
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d004      	beq.n	8005eea <__swbuf_r+0x6e>
 8005ee0:	89a3      	ldrh	r3, [r4, #12]
 8005ee2:	07db      	lsls	r3, r3, #31
 8005ee4:	d5e1      	bpl.n	8005eaa <__swbuf_r+0x2e>
 8005ee6:	2e0a      	cmp	r6, #10
 8005ee8:	d1df      	bne.n	8005eaa <__swbuf_r+0x2e>
 8005eea:	4621      	mov	r1, r4
 8005eec:	4628      	mov	r0, r5
 8005eee:	f7ff ff9d 	bl	8005e2c <_fflush_r>
 8005ef2:	2800      	cmp	r0, #0
 8005ef4:	d0d9      	beq.n	8005eaa <__swbuf_r+0x2e>
 8005ef6:	e7d6      	b.n	8005ea6 <__swbuf_r+0x2a>

08005ef8 <__swsetup_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4b29      	ldr	r3, [pc, #164]	@ (8005fa0 <__swsetup_r+0xa8>)
 8005efc:	4605      	mov	r5, r0
 8005efe:	6818      	ldr	r0, [r3, #0]
 8005f00:	460c      	mov	r4, r1
 8005f02:	b118      	cbz	r0, 8005f0c <__swsetup_r+0x14>
 8005f04:	6a03      	ldr	r3, [r0, #32]
 8005f06:	b90b      	cbnz	r3, 8005f0c <__swsetup_r+0x14>
 8005f08:	f7ff fa3e 	bl	8005388 <__sinit>
 8005f0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f10:	0719      	lsls	r1, r3, #28
 8005f12:	d422      	bmi.n	8005f5a <__swsetup_r+0x62>
 8005f14:	06da      	lsls	r2, r3, #27
 8005f16:	d407      	bmi.n	8005f28 <__swsetup_r+0x30>
 8005f18:	2209      	movs	r2, #9
 8005f1a:	602a      	str	r2, [r5, #0]
 8005f1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f20:	81a3      	strh	r3, [r4, #12]
 8005f22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f26:	e033      	b.n	8005f90 <__swsetup_r+0x98>
 8005f28:	0758      	lsls	r0, r3, #29
 8005f2a:	d512      	bpl.n	8005f52 <__swsetup_r+0x5a>
 8005f2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f2e:	b141      	cbz	r1, 8005f42 <__swsetup_r+0x4a>
 8005f30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f34:	4299      	cmp	r1, r3
 8005f36:	d002      	beq.n	8005f3e <__swsetup_r+0x46>
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f7ff fb2d 	bl	8005598 <_free_r>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f42:	89a3      	ldrh	r3, [r4, #12]
 8005f44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f48:	81a3      	strh	r3, [r4, #12]
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	6063      	str	r3, [r4, #4]
 8005f4e:	6923      	ldr	r3, [r4, #16]
 8005f50:	6023      	str	r3, [r4, #0]
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	f043 0308 	orr.w	r3, r3, #8
 8005f58:	81a3      	strh	r3, [r4, #12]
 8005f5a:	6923      	ldr	r3, [r4, #16]
 8005f5c:	b94b      	cbnz	r3, 8005f72 <__swsetup_r+0x7a>
 8005f5e:	89a3      	ldrh	r3, [r4, #12]
 8005f60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f68:	d003      	beq.n	8005f72 <__swsetup_r+0x7a>
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	f000 f84f 	bl	8006010 <__smakebuf_r>
 8005f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f76:	f013 0201 	ands.w	r2, r3, #1
 8005f7a:	d00a      	beq.n	8005f92 <__swsetup_r+0x9a>
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	60a2      	str	r2, [r4, #8]
 8005f80:	6962      	ldr	r2, [r4, #20]
 8005f82:	4252      	negs	r2, r2
 8005f84:	61a2      	str	r2, [r4, #24]
 8005f86:	6922      	ldr	r2, [r4, #16]
 8005f88:	b942      	cbnz	r2, 8005f9c <__swsetup_r+0xa4>
 8005f8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f8e:	d1c5      	bne.n	8005f1c <__swsetup_r+0x24>
 8005f90:	bd38      	pop	{r3, r4, r5, pc}
 8005f92:	0799      	lsls	r1, r3, #30
 8005f94:	bf58      	it	pl
 8005f96:	6962      	ldrpl	r2, [r4, #20]
 8005f98:	60a2      	str	r2, [r4, #8]
 8005f9a:	e7f4      	b.n	8005f86 <__swsetup_r+0x8e>
 8005f9c:	2000      	movs	r0, #0
 8005f9e:	e7f7      	b.n	8005f90 <__swsetup_r+0x98>
 8005fa0:	20000034 	.word	0x20000034

08005fa4 <_sbrk_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4d06      	ldr	r5, [pc, #24]	@ (8005fc0 <_sbrk_r+0x1c>)
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4604      	mov	r4, r0
 8005fac:	4608      	mov	r0, r1
 8005fae:	602b      	str	r3, [r5, #0]
 8005fb0:	f7fb f952 	bl	8001258 <_sbrk>
 8005fb4:	1c43      	adds	r3, r0, #1
 8005fb6:	d102      	bne.n	8005fbe <_sbrk_r+0x1a>
 8005fb8:	682b      	ldr	r3, [r5, #0]
 8005fba:	b103      	cbz	r3, 8005fbe <_sbrk_r+0x1a>
 8005fbc:	6023      	str	r3, [r4, #0]
 8005fbe:	bd38      	pop	{r3, r4, r5, pc}
 8005fc0:	2000046c 	.word	0x2000046c

08005fc4 <__swhatbuf_r>:
 8005fc4:	b570      	push	{r4, r5, r6, lr}
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fcc:	2900      	cmp	r1, #0
 8005fce:	b096      	sub	sp, #88	@ 0x58
 8005fd0:	4615      	mov	r5, r2
 8005fd2:	461e      	mov	r6, r3
 8005fd4:	da0d      	bge.n	8005ff2 <__swhatbuf_r+0x2e>
 8005fd6:	89a3      	ldrh	r3, [r4, #12]
 8005fd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005fdc:	f04f 0100 	mov.w	r1, #0
 8005fe0:	bf14      	ite	ne
 8005fe2:	2340      	movne	r3, #64	@ 0x40
 8005fe4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fe8:	2000      	movs	r0, #0
 8005fea:	6031      	str	r1, [r6, #0]
 8005fec:	602b      	str	r3, [r5, #0]
 8005fee:	b016      	add	sp, #88	@ 0x58
 8005ff0:	bd70      	pop	{r4, r5, r6, pc}
 8005ff2:	466a      	mov	r2, sp
 8005ff4:	f000 f848 	bl	8006088 <_fstat_r>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	dbec      	blt.n	8005fd6 <__swhatbuf_r+0x12>
 8005ffc:	9901      	ldr	r1, [sp, #4]
 8005ffe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006002:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006006:	4259      	negs	r1, r3
 8006008:	4159      	adcs	r1, r3
 800600a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800600e:	e7eb      	b.n	8005fe8 <__swhatbuf_r+0x24>

08006010 <__smakebuf_r>:
 8006010:	898b      	ldrh	r3, [r1, #12]
 8006012:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006014:	079d      	lsls	r5, r3, #30
 8006016:	4606      	mov	r6, r0
 8006018:	460c      	mov	r4, r1
 800601a:	d507      	bpl.n	800602c <__smakebuf_r+0x1c>
 800601c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006020:	6023      	str	r3, [r4, #0]
 8006022:	6123      	str	r3, [r4, #16]
 8006024:	2301      	movs	r3, #1
 8006026:	6163      	str	r3, [r4, #20]
 8006028:	b003      	add	sp, #12
 800602a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800602c:	ab01      	add	r3, sp, #4
 800602e:	466a      	mov	r2, sp
 8006030:	f7ff ffc8 	bl	8005fc4 <__swhatbuf_r>
 8006034:	9f00      	ldr	r7, [sp, #0]
 8006036:	4605      	mov	r5, r0
 8006038:	4639      	mov	r1, r7
 800603a:	4630      	mov	r0, r6
 800603c:	f7ff fb18 	bl	8005670 <_malloc_r>
 8006040:	b948      	cbnz	r0, 8006056 <__smakebuf_r+0x46>
 8006042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006046:	059a      	lsls	r2, r3, #22
 8006048:	d4ee      	bmi.n	8006028 <__smakebuf_r+0x18>
 800604a:	f023 0303 	bic.w	r3, r3, #3
 800604e:	f043 0302 	orr.w	r3, r3, #2
 8006052:	81a3      	strh	r3, [r4, #12]
 8006054:	e7e2      	b.n	800601c <__smakebuf_r+0xc>
 8006056:	89a3      	ldrh	r3, [r4, #12]
 8006058:	6020      	str	r0, [r4, #0]
 800605a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800605e:	81a3      	strh	r3, [r4, #12]
 8006060:	9b01      	ldr	r3, [sp, #4]
 8006062:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006066:	b15b      	cbz	r3, 8006080 <__smakebuf_r+0x70>
 8006068:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800606c:	4630      	mov	r0, r6
 800606e:	f000 f81d 	bl	80060ac <_isatty_r>
 8006072:	b128      	cbz	r0, 8006080 <__smakebuf_r+0x70>
 8006074:	89a3      	ldrh	r3, [r4, #12]
 8006076:	f023 0303 	bic.w	r3, r3, #3
 800607a:	f043 0301 	orr.w	r3, r3, #1
 800607e:	81a3      	strh	r3, [r4, #12]
 8006080:	89a3      	ldrh	r3, [r4, #12]
 8006082:	431d      	orrs	r5, r3
 8006084:	81a5      	strh	r5, [r4, #12]
 8006086:	e7cf      	b.n	8006028 <__smakebuf_r+0x18>

08006088 <_fstat_r>:
 8006088:	b538      	push	{r3, r4, r5, lr}
 800608a:	4d07      	ldr	r5, [pc, #28]	@ (80060a8 <_fstat_r+0x20>)
 800608c:	2300      	movs	r3, #0
 800608e:	4604      	mov	r4, r0
 8006090:	4608      	mov	r0, r1
 8006092:	4611      	mov	r1, r2
 8006094:	602b      	str	r3, [r5, #0]
 8006096:	f7fb f8b6 	bl	8001206 <_fstat>
 800609a:	1c43      	adds	r3, r0, #1
 800609c:	d102      	bne.n	80060a4 <_fstat_r+0x1c>
 800609e:	682b      	ldr	r3, [r5, #0]
 80060a0:	b103      	cbz	r3, 80060a4 <_fstat_r+0x1c>
 80060a2:	6023      	str	r3, [r4, #0]
 80060a4:	bd38      	pop	{r3, r4, r5, pc}
 80060a6:	bf00      	nop
 80060a8:	2000046c 	.word	0x2000046c

080060ac <_isatty_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	4d06      	ldr	r5, [pc, #24]	@ (80060c8 <_isatty_r+0x1c>)
 80060b0:	2300      	movs	r3, #0
 80060b2:	4604      	mov	r4, r0
 80060b4:	4608      	mov	r0, r1
 80060b6:	602b      	str	r3, [r5, #0]
 80060b8:	f7fb f8b5 	bl	8001226 <_isatty>
 80060bc:	1c43      	adds	r3, r0, #1
 80060be:	d102      	bne.n	80060c6 <_isatty_r+0x1a>
 80060c0:	682b      	ldr	r3, [r5, #0]
 80060c2:	b103      	cbz	r3, 80060c6 <_isatty_r+0x1a>
 80060c4:	6023      	str	r3, [r4, #0]
 80060c6:	bd38      	pop	{r3, r4, r5, pc}
 80060c8:	2000046c 	.word	0x2000046c

080060cc <_init>:
 80060cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ce:	bf00      	nop
 80060d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060d2:	bc08      	pop	{r3}
 80060d4:	469e      	mov	lr, r3
 80060d6:	4770      	bx	lr

080060d8 <_fini>:
 80060d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060da:	bf00      	nop
 80060dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060de:	bc08      	pop	{r3}
 80060e0:	469e      	mov	lr, r3
 80060e2:	4770      	bx	lr
