{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734075010108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734075010152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:30:10 2024 " "Processing started: Fri Dec 13 02:30:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734075010152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075010152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_driver_to_frame_buf -c vga_driver_to_frame_buf " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_driver_to_frame_buf -c vga_driver_to_frame_buf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075010152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734075011948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_frame_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_frame_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame_driver " "Found entity 1: vga_frame_driver" {  } { { "vga_frame_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075016574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075016574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame " "Found entity 1: vga_frame" {  } { { "vga_frame.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075016650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075016650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switches " "Found entity 1: debounce_switches" {  } { { "debounce.v" "" { Text "M:/Project/New Approach/Project Folder/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075016739 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "debounce.v" "" { Text "M:/Project/New Approach/Project Folder/debounce.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075016739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075016739 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "current_state vga_driver_to_frame_buf.v(158) " "Verilog HDL Declaration error at vga_driver_to_frame_buf.v(158): identifier \"current_state\" is already declared in the present scope" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 158 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734075016825 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "next_state vga_driver_to_frame_buf.v(158) " "Verilog HDL Declaration error at vga_driver_to_frame_buf.v(158): identifier \"next_state\" is already declared in the present scope" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 158 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734075016829 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ship vga_driver_to_frame_buf.v(159) " "Verilog HDL Declaration error at vga_driver_to_frame_buf.v(159): identifier \"ship\" is already declared in the present scope" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 159 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1734075016834 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_driver_to_frame_buf vga_driver_to_frame_buf.v(1) " "Ignored design unit \"vga_driver_to_frame_buf\" at vga_driver_to_frame_buf.v(1) due to previous errors" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734075016835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver_to_frame_buf.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_driver_to_frame_buf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075016841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_driver.v(60) " "Verilog HDL information at vga_driver.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "vga_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734075016913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075016918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075016918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734075017959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 13 02:30:17 2024 " "Processing ended: Fri Dec 13 02:30:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734075017959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734075017959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734075017959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075017959 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075019282 ""}
