\chapter{Brief Descriptions}
\hypertarget{brief}{}\label{brief}\index{Brief Descriptions@{Brief Descriptions}}

\begin{DoxyRefList}
\item[Class \doxylink{classbaud__gen}{baud\+\_\+gen} ]\label{brief__brief000051}%
\Hypertarget{brief__brief000051}%
 Baud Rate Generator Entity 
\item[Class \doxylink{classbaud__gen_1_1behavioral}{baud\+\_\+gen.behavioral} ]\label{brief__brief000054}%
\Hypertarget{brief__brief000054}%
 Behavioral Architecture of Baud Rate Generator 
\item[Member \doxylink{classbaud__gen_1_1behavioral_a4ddc30b8838c6c2209465b01d30acb6a}{baud\+\_\+gen.behavioral.s\+\_\+reset} ]\label{brief__brief000056}%
\Hypertarget{brief__brief000056}%
 Counter output.  
\item[Member \doxylink{classbaud__gen_1_1behavioral_a91db294fcb9fcb66fc8d9ca0f821c4a6}{baud\+\_\+gen.behavioral.sync\+\_\+par\+\_\+counter} ]\label{brief__brief000055}%
\Hypertarget{brief__brief000055}%
 Modulus of the counter.  
\item[Member \doxylink{classbaud__gen_a854af6183d8d62f266ebd83de2b04898}{baud\+\_\+gen.divisor} std\+\_\+logic\+\_\+vector( 10 downto  0) ]\label{brief__brief000052}%
\Hypertarget{brief__brief000052}%
 Reset input. 



Baud rate divisor. 
\item[Member \doxylink{classbaud__gen_a44e47ddb8ef04ddc92f33575b084e05a}{baud\+\_\+gen.tick} std\+\_\+logic ]\label{brief__brief000053}%
\Hypertarget{brief__brief000053}%
 Baud rate tick output.  
\item[File \doxylink{baud__gen_8vhdl}{baud\+\_\+gen.vhdl} ]\label{brief__brief000050}%
\Hypertarget{brief__brief000050}%
 Baud Rate Generator Entity Implementation 
\item[Class \doxylink{classcomm__interface}{comm\+\_\+interface} ]\label{brief__brief000084}%
\Hypertarget{brief__brief000084}%
 Entity for communication interface.  
\item[Member \doxylink{classcomm__interface_1_1behavioral_a866ed29475d4663ccbdaa470c4846b27}{comm\+\_\+interface.behavioral.rd\+\_\+uart} ]\label{brief__brief000088}%
\Hypertarget{brief__brief000088}%
 Output data of the register.  
\item[Member \doxylink{classcomm__interface_1_1behavioral_abb1f4b1077fed42215491ace6164cf2c}{comm\+\_\+interface.behavioral.register\+\_\+d} ]\label{brief__brief000087}%
\Hypertarget{brief__brief000087}%
 Data read from UART.  
\item[Member \doxylink{classcomm__interface_1_1behavioral_a169d0b4cc1e83e6cfd48bb4d8fb324fd}{comm\+\_\+interface.behavioral.uart} ]\label{brief__brief000086}%
\Hypertarget{brief__brief000086}%
 Data bits.  
\item[Member \doxylink{classcomm__interface_a98dd33b35444db986d99130a0fecc550}{comm\+\_\+interface.tx} std\+\_\+logic ]\label{brief__brief000085}%
\Hypertarget{brief__brief000085}%
 UART transmit signal.  
\item[File \doxylink{comm__interface_8vhdl}{comm\+\_\+interface.vhdl} ]\label{brief__brief000083}%
\Hypertarget{brief__brief000083}%
 VHDL module for communication interface.  
\item[Class \doxylink{classfifo}{fifo} ]\label{brief__brief000023}%
\Hypertarget{brief__brief000023}%
 FIFO Entity 
\item[Member \doxylink{classfifo_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{fifo.ADDR\+\_\+\+WIDTH} natural \+:= 4]\label{brief__brief000024}%
\Hypertarget{brief__brief000024}%
 Width of the address bus.  
\item[Member \doxylink{classfifo_a36d8aa71ffe3ac859b8553aaf2542c20}{fifo.r\+\_\+data} std\+\_\+logic\+\_\+vector( DATA\+\_\+\+WIDTH-\/ 1 downto 0) ]\label{brief__brief000025}%
\Hypertarget{brief__brief000025}%
 Data output for reading.  
\item[Class \doxylink{classfifo_1_1structural}{fifo.structural} ]\label{brief__brief000026}%
\Hypertarget{brief__brief000026}%
 Structural Architecture of FIFO 
\item[Member \doxylink{classfifo_1_1structural_a836a588bee2503d0b00431df0b751bb4}{fifo.structural.fifo\+\_\+ctrl} ]\label{brief__brief000027}%
\Hypertarget{brief__brief000027}%
 FIFO Control Component 
\item[Member \doxylink{classfifo_1_1structural_ad2c653f0e637ddfbcf83b2efe8e40556}{fifo.structural.reg\+\_\+file} ]\label{brief__brief000028}%
\Hypertarget{brief__brief000028}%
 Read address output.  
\item[Member \doxylink{classfifo_1_1structural_ae014d091fdea9b7180c03636469e2e11}{fifo.structural.w\+\_\+addr} ]\label{brief__brief000029}%
\Hypertarget{brief__brief000029}%
 Data output for reading.  
\item[File \doxylink{fifo_8vhdl}{fifo.vhdl} ]\label{brief__brief000022}%
\Hypertarget{brief__brief000022}%
 FIFO (First-\/\+In-\/\+First-\/\+Out) Buffer Implementation 
\item[Class \doxylink{classfifo__ctrl}{fifo\+\_\+ctrl} ]\label{brief__brief000031}%
\Hypertarget{brief__brief000031}%
 FIFO Control Entity 
\item[Member \doxylink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{fifo\+\_\+ctrl.ADDR\+\_\+\+WIDTH} natural \+:= 4]\label{brief__brief000032}%
\Hypertarget{brief__brief000032}%
 Width of the address bus.  
\item[Class \doxylink{classfifo__ctrl_1_1behavioral}{fifo\+\_\+ctrl.behavioral} ]\label{brief__brief000034}%
\Hypertarget{brief__brief000034}%
 Behavioral Architecture of FIFO Control 
\item[Member \doxylink{classfifo__ctrl_1_1behavioral_abb1f4b1077fed42215491ace6164cf2c}{fifo\+\_\+ctrl.behavioral.register\+\_\+d} ]\label{brief__brief000036}%
\Hypertarget{brief__brief000036}%
 Counter output.  
\item[Member \doxylink{classfifo__ctrl_1_1behavioral_a91db294fcb9fcb66fc8d9ca0f821c4a6}{fifo\+\_\+ctrl.behavioral.sync\+\_\+par\+\_\+counter} ]\label{brief__brief000035}%
\Hypertarget{brief__brief000035}%
 Synchronous Parallel Counter Component 
\item[Member \doxylink{classfifo__ctrl_1_1behavioral_a83591d3b1f60415f3d298e96d62fc453}{fifo\+\_\+ctrl.behavioral.w\+\_\+ptr\+\_\+logic\+\_\+reset} ]\label{brief__brief000037}%
\Hypertarget{brief__brief000037}%
 Data output.  
\item[Member \doxylink{classfifo__ctrl_ad1f8c802bb96762f4248ed7ec1013525}{fifo\+\_\+ctrl.r\+\_\+addr} std\+\_\+logic\+\_\+vector( ADDR\+\_\+\+WIDTH-\/ 1 downto 0) ]\label{brief__brief000033}%
\Hypertarget{brief__brief000033}%
 Read address output.  
\item[File \doxylink{fifo__ctrl_8vhdl}{fifo\+\_\+ctrl.vhdl} ]\label{brief__brief000030}%
\Hypertarget{brief__brief000030}%
 FIFO Control Entity Implementation 
\item[Class \doxylink{classfp__sp__adder__dp}{fp\+\_\+sp\+\_\+adder\+\_\+dp} ]\label{brief__brief000046}%
\Hypertarget{brief__brief000046}%
 Entity for FP\+\_\+\+SP\+\_\+\+ADDER\+\_\+\+DP 
\item[Class \doxylink{classfp__sp__adder__dp_1_1structural}{fp\+\_\+sp\+\_\+adder\+\_\+dp.structural} ]\label{brief__brief000047}%
\Hypertarget{brief__brief000047}%
 Structural architecture of FP\+\_\+\+SP\+\_\+\+ADDER\+\_\+\+DP 
\item[Member \doxylink{classfp__sp__adder__dp_1_1structural_a61bb95b7aff675edd529b4109382862f}{fp\+\_\+sp\+\_\+adder\+\_\+dp.structural.sklansky\+\_\+adder} ]\label{brief__brief000048}%
\Hypertarget{brief__brief000048}%
 Sklansky Adder Component 
\item[File \doxylink{fp__sp__adder__dp_8vhdl}{fp\+\_\+sp\+\_\+adder\+\_\+dp.vhdl} ]\label{brief__brief000045}%
\Hypertarget{brief__brief000045}%
 Floating Point Single Precision Adder Double Precision (\doxylink{classfp__sp__adder__dp}{fp\+\_\+sp\+\_\+adder\+\_\+dp}) 
\item[Class \doxylink{classhcsr04}{hcsr04} ]\label{brief__brief000090}%
\Hypertarget{brief__brief000090}%
 Entity for interfacing with the HCSR04 ultrasonic sensor.  
\item[Member \doxylink{classhcsr04_a3e54dae1b6039ba2a8b11c22d8da7b34}{hcsr04.db\+\_\+estado} std\+\_\+logic\+\_\+vector( 6 downto  0) ]\label{brief__brief000091}%
\Hypertarget{brief__brief000091}%
 Debug signal representing the state of the control unit.  
\item[Member \doxylink{classhcsr04_1_1structural_ab6f0cbc00f845983e264a9e29cdd3091}{hcsr04.structural.hcsr04\+\_\+interface} ]\label{brief__brief000093}%
\Hypertarget{brief__brief000093}%
 7-\/segment display output.  
\item[Member \doxylink{classhcsr04_1_1structural_aa5b74bab2ae2cf05d2545639786dd91c}{hcsr04.structural.hexa7seg} ]\label{brief__brief000092}%
\Hypertarget{brief__brief000092}%
 4-\/bit hexadecimal input.  
\item[File \doxylink{hcsr04_8vhdl}{hcsr04.vhdl} ]\label{brief__brief000089}%
\Hypertarget{brief__brief000089}%
 VHDL module for interfacing with the HCSR04 ultrasonic sensor.  
\item[Class \doxylink{classhcsr04__ctrl}{hcsr04\+\_\+ctrl} ]\label{brief__brief000095}%
\Hypertarget{brief__brief000095}%
 Entity for controlling the HCSR04 ultrasonic sensor.  
\item[Member \doxylink{classhcsr04__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}{hcsr04\+\_\+ctrl.clock} std\+\_\+logic ]\label{brief__brief000096}%
\Hypertarget{brief__brief000096}%
 System clock signal.  
\item[Member \doxylink{classhcsr04__ctrl_a6b5bfff0fc8a6aa092a71c69ed92822f}{hcsr04\+\_\+ctrl.db\+\_\+estado} std\+\_\+logic\+\_\+vector( 3 downto  0) ]\label{brief__brief000108}%
\Hypertarget{brief__brief000108}%
 Debug signal representing the state of the control unit.  
\item[Member \doxylink{classhcsr04__ctrl_a6b5c00a7cdd7df827680371cea5a815e}{hcsr04\+\_\+ctrl.echo} std\+\_\+logic ]\label{brief__brief000099}%
\Hypertarget{brief__brief000099}%
 Echo signal from the sensor.  
\item[Member \doxylink{classhcsr04__ctrl_a686849a232320b41e5541cc0566c350c}{hcsr04\+\_\+ctrl.generate\+\_\+pulse} std\+\_\+logic ]\label{brief__brief000102}%
\Hypertarget{brief__brief000102}%
 Signal to generate a pulse.  
\item[Member \doxylink{classhcsr04__ctrl_aa5fbb6d3d35eae436714f958dd5b9eee}{hcsr04\+\_\+ctrl.mensurar} std\+\_\+logic ]\label{brief__brief000098}%
\Hypertarget{brief__brief000098}%
 Trigger signal to start measurement.  
\item[Member \doxylink{classhcsr04__ctrl_a9b8c532fce6acef2d3050ba3876c13eb}{hcsr04\+\_\+ctrl.pronto} std\+\_\+logic ]\label{brief__brief000107}%
\Hypertarget{brief__brief000107}%
 Signal indicating the process is complete.  
\item[Member \doxylink{classhcsr04__ctrl_ac83f68cbbc9928bc5acfbcc8e83ea407}{hcsr04\+\_\+ctrl.pulse\+\_\+sent} std\+\_\+logic ]\label{brief__brief000100}%
\Hypertarget{brief__brief000100}%
 Indicates if a pulse was sent.  
\item[Member \doxylink{classhcsr04__ctrl_a108f6801ba4104063b9d5f9286194302}{hcsr04\+\_\+ctrl.reset} std\+\_\+logic ]\label{brief__brief000097}%
\Hypertarget{brief__brief000097}%
 System reset signal.  
\item[Member \doxylink{classhcsr04__ctrl_ada4e6b0d9659b2741d41de9e476d608d}{hcsr04\+\_\+ctrl.reset\+\_\+counters} std\+\_\+logic ]\label{brief__brief000103}%
\Hypertarget{brief__brief000103}%
 Signal to reset counters.  
\item[Member \doxylink{classhcsr04__ctrl_a54374e0f546c44acc926c1f7f79fc412}{hcsr04\+\_\+ctrl.reset\+\_\+watchdog} std\+\_\+logic ]\label{brief__brief000106}%
\Hypertarget{brief__brief000106}%
 Reset signal for the watchdog timer.  
\item[Member \doxylink{classhcsr04__ctrl_ad9147cb1dd1d2bea129491a23c407f26}{hcsr04\+\_\+ctrl.store\+\_\+measurement} std\+\_\+logic ]\label{brief__brief000104}%
\Hypertarget{brief__brief000104}%
 Signal to store the measurement.  
\item[Member \doxylink{classhcsr04__ctrl_a5e775577baceffd3007625e67fa087ba}{hcsr04\+\_\+ctrl.timeout} std\+\_\+logic ]\label{brief__brief000101}%
\Hypertarget{brief__brief000101}%
 Timeout signal.  
\item[File \doxylink{hcsr04__ctrl_8vhdl}{hcsr04\+\_\+ctrl.vhdl} ]\label{brief__brief000094}%
\Hypertarget{brief__brief000094}%
 This file contains the \doxylink{classhcsr04__ctrl}{hcsr04\+\_\+ctrl} entity which controls the HCSR04 ultrasonic sensor.  
\item[Member \doxylink{classhcsr04__ctrl_aa4efab7a74eeea9c9d26d0a99c2ab49d}{hcsr04\+\_\+ctrl.watchdog\+\_\+en} std\+\_\+logic ]\label{brief__brief000105}%
\Hypertarget{brief__brief000105}%
 Enable signal for the watchdog timer.  
\item[Class \doxylink{classhcsr04__interface}{hcsr04\+\_\+interface} ]\label{brief__brief000110}%
\Hypertarget{brief__brief000110}%
 Entity for interfacing with the HCSR04 ultrasonic sensor.  
\item[Member \doxylink{classhcsr04__interface_a430c0ea27be353392423a03839bb3862}{hcsr04\+\_\+interface.dist\+\_\+h} std\+\_\+logic\+\_\+vector( 7 downto  0) ]\label{brief__brief000111}%
\Hypertarget{brief__brief000111}%
 Higher byte of the measured distance.  
\item[Member \doxylink{classhcsr04__interface_1_1rtl_a56e8055f97c4f280a519cc8361d119cc}{hcsr04\+\_\+interface.rtl.gerador\+\_\+pulso} ]\label{brief__brief000112}%
\Hypertarget{brief__brief000112}%
 Pulse width.  
\item[Member \doxylink{classhcsr04__interface_1_1rtl_abb1f4b1077fed42215491ace6164cf2c}{hcsr04\+\_\+interface.rtl.register\+\_\+d} ]\label{brief__brief000114}%
\Hypertarget{brief__brief000114}%
 Output value of the counter.  
\item[Member \doxylink{classhcsr04__interface_1_1rtl_abe5ea6dffb009dcf2f9eaeb4d8714846}{hcsr04\+\_\+interface.rtl.s\+\_\+half} ]\label{brief__brief000115}%
\Hypertarget{brief__brief000115}%
 Output data of the register.  
\item[Member \doxylink{classhcsr04__interface_1_1rtl_a91db294fcb9fcb66fc8d9ca0f821c4a6}{hcsr04\+\_\+interface.rtl.sync\+\_\+par\+\_\+counter} ]\label{brief__brief000113}%
\Hypertarget{brief__brief000113}%
 Signal indicating pulse generation is complete.  
\item[File \doxylink{hcsr04__interface_8vhdl}{hcsr04\+\_\+interface.vhdl} ]\label{brief__brief000109}%
\Hypertarget{brief__brief000109}%
 VHDL module for interfacing with the HCSR04 ultrasonic sensor.  
\item[Class \doxylink{classmain}{main} ]\label{brief__brief000122}%
\Hypertarget{brief__brief000122}%
 Entity for the main system integration.  
\item[Member \doxylink{classmain_afea280bba5f8db4afa551c47088c77a6}{main.db\+\_\+dist\+\_\+h1} std\+\_\+logic\+\_\+vector( 6 downto  0) ]\label{brief__brief000123}%
\Hypertarget{brief__brief000123}%
 Debugging signal for upper byte of HC-\/\+SR04 distance.  
\item[File \doxylink{main_8vhdl}{main.vhdl} ]\label{brief__brief000121}%
\Hypertarget{brief__brief000121}%
 VHDL module for the main system integration.  
\item[Class \doxylink{classprefix__operator}{prefix\+\_\+operator} ]\label{brief__brief000002}%
\Hypertarget{brief__brief000002}%
 Prefix Operator Entity 
\item[Class \doxylink{classprefix__operator_1_1dataflow}{prefix\+\_\+operator.dataflow} ]\label{brief__brief000004}%
\Hypertarget{brief__brief000004}%
 Dataflow Architecture of Prefix Operator 
\item[Member \doxylink{classprefix__operator_a3d0e56e7ace0f89e409185c135055ec2}{prefix\+\_\+operator.p} std\+\_\+logic ]\label{brief__brief000003}%
\Hypertarget{brief__brief000003}%
 Propagate output.  
\item[File \doxylink{prefix__operator_8vhdl}{prefix\+\_\+operator.vhdl} ]\label{brief__brief000001}%
\Hypertarget{brief__brief000001}%
 Prefix Operator Entity Implementation 
\item[Class \doxylink{classreg__file}{reg\+\_\+file} ]\label{brief__brief000039}%
\Hypertarget{brief__brief000039}%
 Register File Entity 
\item[Member \doxylink{classreg__file_aa743b3ca5c40506bdf726a9631d3717a}{reg\+\_\+file.ADDR\+\_\+\+WIDTH} natural \+:= 2]\label{brief__brief000040}%
\Hypertarget{brief__brief000040}%
 Width of the address bus.  
\item[Member \doxylink{classreg__file_a36d8aa71ffe3ac859b8553aaf2542c20}{reg\+\_\+file.r\+\_\+data} std\+\_\+logic\+\_\+vector( DATA\+\_\+\+WIDTH-\/ 1 downto 0) ]\label{brief__brief000041}%
\Hypertarget{brief__brief000041}%
 Data output for reading.  
\item[Class \doxylink{classreg__file_1_1structural}{reg\+\_\+file.structural} ]\label{brief__brief000042}%
\Hypertarget{brief__brief000042}%
 Structural Architecture of Register File 
\item[Member \doxylink{classreg__file_1_1structural_a27d4b44d02c9a88dd627c148ae910909}{reg\+\_\+file.structural.array\+\_\+reg\+\_\+type} ]\label{brief__brief000044}%
\Hypertarget{brief__brief000044}%
 Data output.  
\item[Member \doxylink{classreg__file_1_1structural_abb1f4b1077fed42215491ace6164cf2c}{reg\+\_\+file.structural.register\+\_\+d} ]\label{brief__brief000043}%
\Hypertarget{brief__brief000043}%
 D-\/\+Type Register Component 
\item[File \doxylink{reg__file_8vhdl}{reg\+\_\+file.vhdl} ]\label{brief__brief000038}%
\Hypertarget{brief__brief000038}%
 Register File Entity Implementation 
\item[Class \doxylink{classsklansky__adder}{sklansky\+\_\+adder} ]\label{brief__brief000006}%
\Hypertarget{brief__brief000006}%
 Sklansky Parallel Prefix Adder Entity 
\item[Class \doxylink{classsklansky__adder_1_1behavioral}{sklansky\+\_\+adder.behavioral} ]\label{brief__brief000009}%
\Hypertarget{brief__brief000009}%
 Behavioral Architecture of Sklansky Adder 
\item[Member \doxylink{classsklansky__adder_1_1behavioral_ae8551e3946dae47f9fbe6964583652fa}{sklansky\+\_\+adder.behavioral.prefix\+\_\+operator} ]\label{brief__brief000010}%
\Hypertarget{brief__brief000010}%
 Prefix Operator Component 
\item[Member \doxylink{classsklansky__adder_1_1behavioral_a39d66a8e0eab82099e0559f55b6fbd0b}{sklansky\+\_\+adder.behavioral.wire\+\_\+array} ]\label{brief__brief000011}%
\Hypertarget{brief__brief000011}%
 Propagate output.  
\item[Member \doxylink{classsklansky__adder_aa6ab4105edafc4f8606fc3187c8b9b28}{sklansky\+\_\+adder.s} std\+\_\+logic\+\_\+vector( WIDTH-\/ 1 downto 0) ]\label{brief__brief000008}%
\Hypertarget{brief__brief000008}%
 Sum output.  
\item[File \doxylink{sklansky__adder_8vhdl}{sklansky\+\_\+adder.vhdl} ]\label{brief__brief000005}%
\Hypertarget{brief__brief000005}%
 Sklansky Adder Entity Implementation 
\item[Member \doxylink{classsklansky__adder_a32e10d680aa71558b1e483678f455210}{sklansky\+\_\+adder.WIDTH} natural \+:= 16]\label{brief__brief000007}%
\Hypertarget{brief__brief000007}%
 Width of the operands.  
\item[Class \doxylink{classsync__par__counter}{sync\+\_\+par\+\_\+counter} ]\label{brief__brief000013}%
\Hypertarget{brief__brief000013}%
 Synchronous Parallel Counter Entity 
\item[Class \doxylink{classsync__par__counter_1_1behavioral}{sync\+\_\+par\+\_\+counter.behavioral} ]\label{brief__brief000016}%
\Hypertarget{brief__brief000016}%
 Behavioral Architecture of Synchronous Parallel Counter 
\item[Member \doxylink{classsync__par__counter_ad1fb3d73ae420e915d17d2d6526a8b38}{sync\+\_\+par\+\_\+counter.MODU} natural \+:= 16]\label{brief__brief000014}%
\Hypertarget{brief__brief000014}%
 Modulus of the counter.  
\item[Member \doxylink{classsync__par__counter_a8d41d53e3a519b0fa3bc795b56294a03}{sync\+\_\+par\+\_\+counter.q} std\+\_\+logic\+\_\+vector( natural( ceil( log2( real( MODU ) ) ) )-\/ 1 downto 0) ]\label{brief__brief000015}%
\Hypertarget{brief__brief000015}%
 Counter output.  
\item[File \doxylink{sync__par__counter_8vhdl}{sync\+\_\+par\+\_\+counter.vhdl} ]\label{brief__brief000012}%
\Hypertarget{brief__brief000012}%
 Synchronous Parallel Counter Entity Implementation 
\item[Class \doxylink{classt__flip__flop}{t\+\_\+flip\+\_\+flop} ]\label{brief__brief000018}%
\Hypertarget{brief__brief000018}%
 T Flip-\/\+Flop Entity 
\item[Class \doxylink{classt__flip__flop_1_1behavioral}{t\+\_\+flip\+\_\+flop.behavioral} ]\label{brief__brief000020}%
\Hypertarget{brief__brief000020}%
 Behavioral Architecture of T Flip-\/\+Flop 
\item[Member \doxylink{classt__flip__flop_1_1behavioral_a54bf197e3eeb676efeef9c4c9a251a35}{t\+\_\+flip\+\_\+flop.behavioral.behavior} clock,reset]\label{brief__brief000021}%
\Hypertarget{brief__brief000021}%
 Behavior Process of T Flip-\/\+Flop 
\item[Member \doxylink{classt__flip__flop_a9a2435598d86e246a9a61de35350938b}{t\+\_\+flip\+\_\+flop.q} std\+\_\+logic ]\label{brief__brief000019}%
\Hypertarget{brief__brief000019}%
 Output of the flip-\/flop.  
\item[File \doxylink{t__flip__flop_8vhdl}{t\+\_\+flip\+\_\+flop.vhdl} ]\label{brief__brief000017}%
\Hypertarget{brief__brief000017}%
 T Flip-\/\+Flop Entity Implementation 
\item[Class \doxylink{classuart}{uart} ]\label{brief__brief000059}%
\Hypertarget{brief__brief000059}%
 UART Interface Entity 
\item[Member \doxylink{classuart_a5300a12082350406618a83d2adaeef83}{uart.FIFO\+\_\+W} natural \+:= 2]\label{brief__brief000060}%
\Hypertarget{brief__brief000060}%
 FIFO width (depth).  
\item[Member \doxylink{classuart_a20f317dc09f223fdeb538339f8032ea9}{uart.r\+\_\+data} std\+\_\+logic\+\_\+vector( DBIT-\/ 1 downto 0) ]\label{brief__brief000061}%
\Hypertarget{brief__brief000061}%
 Parallel data output from reception.  
\item[Class \doxylink{classuart_1_1structural}{uart.structural} ]\label{brief__brief000062}%
\Hypertarget{brief__brief000062}%
 Structural Architecture of UART Interface 
\item[Member \doxylink{classuart_1_1structural_a576cc2b7670fbb1753a2eb96fe3c0d1d}{uart.structural.fifo} ]\label{brief__brief000065}%
\Hypertarget{brief__brief000065}%
 Parallel data output.  
\item[Member \doxylink{classuart_1_1structural_adeddca5f4fe6074d6d63b3e011a02ca5}{uart.structural.tick} ]\label{brief__brief000066}%
\Hypertarget{brief__brief000066}%
 Data output.  
\item[Member \doxylink{classuart_1_1structural_addf6a9a572ef84949a21d72fc26b2497}{uart.structural.uart\+\_\+rx} ]\label{brief__brief000064}%
\Hypertarget{brief__brief000064}%
 Serial data output.  
\item[Member \doxylink{classuart_1_1structural_a6c58c94e66d38e41efd03b5400f7d411}{uart.structural.uart\+\_\+tx} ]\label{brief__brief000063}%
\Hypertarget{brief__brief000063}%
 Baud rate tick output.  
\item[File \doxylink{uart_8vhdl}{uart.vhdl} ]\label{brief__brief000058}%
\Hypertarget{brief__brief000058}%
 UART Interface Entity Implementation 
\item[Class \doxylink{classuart__rx}{uart\+\_\+rx} ]\label{brief__brief000068}%
\Hypertarget{brief__brief000068}%
 UART Receiver Entity 
\item[Class \doxylink{classuart__rx_1_1behavioral}{uart\+\_\+rx.behavioral} ]\label{brief__brief000071}%
\Hypertarget{brief__brief000071}%
 Behavioral Architecture of UART Receiver 
\item[Member \doxylink{classuart__rx_1_1behavioral_a6a880a0d780cd5e4e54fb5d6081f2e21}{uart\+\_\+rx.behavioral.n\+\_\+counter\+\_\+max} ]\label{brief__brief000074}%
\Hypertarget{brief__brief000074}%
 Data output.  
\item[Member \doxylink{classuart__rx_1_1behavioral_abb1f4b1077fed42215491ace6164cf2c}{uart\+\_\+rx.behavioral.register\+\_\+d} ]\label{brief__brief000073}%
\Hypertarget{brief__brief000073}%
 Counter output.  
\item[Member \doxylink{classuart__rx_1_1behavioral_a91db294fcb9fcb66fc8d9ca0f821c4a6}{uart\+\_\+rx.behavioral.sync\+\_\+par\+\_\+counter} ]\label{brief__brief000072}%
\Hypertarget{brief__brief000072}%
 Modulus of the counter.  
\item[Member \doxylink{classuart__rx_a2bc0176254244b80e2399ad17f1f956d}{uart\+\_\+rx.dout} std\+\_\+logic\+\_\+vector( DBIT-\/ 1 downto 0) ]\label{brief__brief000070}%
\Hypertarget{brief__brief000070}%
 Parallel data output.  
\item[Member \doxylink{classuart__rx_ae74a9b328cac9ecf06f54be731e2023c}{uart\+\_\+rx.SB\+\_\+\+TICK} natural \+:= 16]\label{brief__brief000069}%
\Hypertarget{brief__brief000069}%
 Number of ticks for stop bits. 16\+: 1 stop bit, 24\+: 1.\+5 stop bit, 32\+: 2 stop bits.  
\item[File \doxylink{uart__rx_8vhdl}{uart\+\_\+rx.vhdl} ]\label{brief__brief000067}%
\Hypertarget{brief__brief000067}%
 UART Receiver Entity Implementation 
\item[Class \doxylink{classuart__tx}{uart\+\_\+tx} ]\label{brief__brief000076}%
\Hypertarget{brief__brief000076}%
 UART Transmitter Entity 
\item[Class \doxylink{classuart__tx_1_1behavioral}{uart\+\_\+tx.behavioral} ]\label{brief__brief000079}%
\Hypertarget{brief__brief000079}%
 Behavioral Architecture of UART Transmitter 
\item[Member \doxylink{classuart__tx_1_1behavioral_a6a880a0d780cd5e4e54fb5d6081f2e21}{uart\+\_\+tx.behavioral.n\+\_\+counter\+\_\+max} ]\label{brief__brief000082}%
\Hypertarget{brief__brief000082}%
 Data output.  
\item[Member \doxylink{classuart__tx_1_1behavioral_abb1f4b1077fed42215491ace6164cf2c}{uart\+\_\+tx.behavioral.register\+\_\+d} ]\label{brief__brief000081}%
\Hypertarget{brief__brief000081}%
 Counter output.  
\item[Member \doxylink{classuart__tx_1_1behavioral_a91db294fcb9fcb66fc8d9ca0f821c4a6}{uart\+\_\+tx.behavioral.sync\+\_\+par\+\_\+counter} ]\label{brief__brief000080}%
\Hypertarget{brief__brief000080}%
 Modulus of the counter.  
\item[Member \doxylink{classuart__tx_ae74a9b328cac9ecf06f54be731e2023c}{uart\+\_\+tx.SB\+\_\+\+TICK} natural \+:= 16]\label{brief__brief000077}%
\Hypertarget{brief__brief000077}%
 Number of ticks for stop bits. 16\+: 1 stop bit, 24\+: 1.\+5 stop bit, 32\+: 2 stop bits.  
\item[Member \doxylink{classuart__tx_a98dd33b35444db986d99130a0fecc550}{uart\+\_\+tx.tx} std\+\_\+logic ]\label{brief__brief000078}%
\Hypertarget{brief__brief000078}%
 Serial data output.  
\item[File \doxylink{uart__tx_8vhdl}{uart\+\_\+tx.vhdl} ]\label{brief__brief000075}%
\Hypertarget{brief__brief000075}%
 UART Transmitter Entity Implementation
\end{DoxyRefList}