INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/ip/design_1_xup_xor2_0_0/sim/design_1_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EGR_224/Lab3/labtest/labtest.srcs/sim_1/new/labtest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labtest_tb
