{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674222945513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674222945521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 14:55:45 2023 " "Processing started: Fri Jan 20 14:55:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674222945521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222945521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_with_vga_controller -c nios_with_vga_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_with_vga_controller -c nios_with_vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222945521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674222946700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674222946700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_with_vga_controller_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_with_vga_controller_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_with_vga_controller_top-rtl " "Found design unit 1: nios_with_vga_controller_top-rtl" {  } { { "nios_with_vga_controller_top.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/nios_with_vga_controller_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222956985 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_with_vga_controller_top " "Found entity 1: nios_with_vga_controller_top" {  } { { "nios_with_vga_controller_top.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/nios_with_vga_controller_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222956985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222956985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_image_viewer_system-rtl " "Found design unit 1: vga_image_viewer_system-rtl" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222956992 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system " "Found entity 1: vga_image_viewer_system" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222956992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222956992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_irq_mapper " "Found entity 1: vga_image_viewer_system_irq_mapper" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_irq_mapper.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0 " "Found entity 1: vga_image_viewer_system_mm_interconnect_0" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_rsp_mux_001" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_rsp_mux " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_rsp_mux" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_rsp_demux_003" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_rsp_demux " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_rsp_demux" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_cmd_mux_003" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_cmd_mux " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_cmd_mux" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_cmd_demux_001" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_cmd_demux " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_cmd_demux" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957134 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_image_viewer_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_image_viewer_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_router_005_default_decode" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957144 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_image_viewer_system_mm_interconnect_0_router_005 " "Found entity 2: vga_image_viewer_system_mm_interconnect_0_router_005" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_image_viewer_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_image_viewer_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_router_002_default_decode" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957148 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_image_viewer_system_mm_interconnect_0_router_002 " "Found entity 2: vga_image_viewer_system_mm_interconnect_0_router_002" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_image_viewer_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_image_viewer_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_router_001_default_decode" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957157 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_image_viewer_system_mm_interconnect_0_router_001 " "Found entity 2: vga_image_viewer_system_mm_interconnect_0_router_001" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_image_viewer_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_image_viewer_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at vga_image_viewer_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674222957166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_mm_interconnect_0_router_default_decode " "Found entity 1: vga_image_viewer_system_mm_interconnect_0_router_default_decode" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957167 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_image_viewer_system_mm_interconnect_0_router " "Found entity 2: vga_image_viewer_system_mm_interconnect_0_router" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_sync-implementation " "Found design unit 1: VGA_sync-implementation" {  } { { "vga_image_viewer_system/synthesis/submodules/VGA_sync.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/VGA_sync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957216 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "vga_image_viewer_system/synthesis/submodules/VGA_sync.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/VGA_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "vga_image_viewer_system/synthesis/submodules/reg32.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957222 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "vga_image_viewer_system/synthesis/submodules/reg32.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_image_viewer-rtl " "Found design unit 1: vga_image_viewer-rtl" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957226 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer " "Found entity 1: vga_image_viewer" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_sysid_qsys_0 " "Found entity 1: vga_image_viewer_system_sysid_qsys_0" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_sysid_qsys_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_onchip_memory2_0 " "Found entity 1: vga_image_viewer_system_onchip_memory2_0" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0 " "Found entity 1: vga_image_viewer_system_nios2_gen2_0" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_image_viewer_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: vga_image_viewer_system_nios2_gen2_0_cpu_bht_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "8 vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "9 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "10 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "11 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "12 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "13 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "14 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "15 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "16 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "17 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "18 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "19 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "20 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "21 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "22 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "23 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "24 vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "25 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "26 vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""} { "Info" "ISGN_ENTITY_NAME" "27 vga_image_viewer_system_nios2_gen2_0_cpu " "Found entity 27: vga_image_viewer_system_nios2_gen2_0_cpu" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222957990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222957990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: vga_image_viewer_system_nios2_gen2_0_cpu_test_bench" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_viewer_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: vga_image_viewer_system_jtag_uart_0_sim_scfifo_w" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958041 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_image_viewer_system_jtag_uart_0_scfifo_w " "Found entity 2: vga_image_viewer_system_jtag_uart_0_scfifo_w" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958041 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_image_viewer_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: vga_image_viewer_system_jtag_uart_0_sim_scfifo_r" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958041 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_image_viewer_system_jtag_uart_0_scfifo_r " "Found entity 4: vga_image_viewer_system_jtag_uart_0_scfifo_r" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958041 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_image_viewer_system_jtag_uart_0 " "Found entity 5: vga_image_viewer_system_jtag_uart_0" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_with_vga_controller_top " "Elaborating entity \"nios_with_vga_controller_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674222958312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system vga_image_viewer_system:u0 " "Elaborating entity \"vga_image_viewer_system\" for hierarchy \"vga_image_viewer_system:u0\"" {  } { { "nios_with_vga_controller_top.vhd" "u0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/nios_with_vga_controller_top.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_jtag_uart_0 vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"vga_image_viewer_system_jtag_uart_0\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "jtag_uart_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_jtag_uart_0_scfifo_w vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w " "Elaborating entity \"vga_image_viewer_system_jtag_uart_0_scfifo_w\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "the_vga_image_viewer_system_jtag_uart_0_scfifo_w" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "wfifo" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222958595 ""}  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674222958595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222958873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222958873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_w:the_vga_image_viewer_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_jtag_uart_0_scfifo_r vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r " "Elaborating entity \"vga_image_viewer_system_jtag_uart_0_scfifo_r\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|vga_image_viewer_system_jtag_uart_0_scfifo_r:the_vga_image_viewer_system_jtag_uart_0_scfifo_r\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "the_vga_image_viewer_system_jtag_uart_0_scfifo_r" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222958894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222959216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222959216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222959216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222959216 ""}  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674222959216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_image_viewer_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "nios2_gen2_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0.v" "cpu" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_test_bench vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_test_bench:the_vga_image_viewer_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_test_bench:the_vga_image_viewer_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_test_bench" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222959996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_ic_data" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222960212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222960212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222960377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222960377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_bht_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_bht" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222960512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222960512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_bht_module:vga_image_viewer_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222960653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222960653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b_module:vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_register_bank_b" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222960848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222960848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222960996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222961955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222962000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell:the_vga_image_viewer_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222962045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pi1 " "Found entity 1: altsyncram_3pi1" {  } { { "db/altsyncram_3pi1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_3pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222963795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222963795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pi1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated " "Elaborating entity \"altsyncram_3pi1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_3pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_dc_data" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222963937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222963937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_data_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222963993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222964082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222964082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim_module:vga_image_viewer_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_td_mode vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222964974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222965044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222965044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_ocimem\|vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_image_viewer_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0\|vga_image_viewer_system_nios2_gen2_0_cpu:cpu\|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci\|vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_image_viewer_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_onchip_memory2_0 vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"vga_image_viewer_system_onchip_memory2_0\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "onchip_memory2_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" "the_altsyncram" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vga_image_viewer_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"vga_image_viewer_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 62500 " "Parameter \"maximum_depth\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 62500 " "Parameter \"numwords_a\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674222965603 ""}  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674222965603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3p1 " "Found entity 1: altsyncram_t3p1" {  } { { "db/altsyncram_t3p1.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_t3p1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222965693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222965693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3p1 vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3p1:auto_generated " "Elaborating entity \"altsyncram_t3p1\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222965695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222967326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222967326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3p1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3p1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_t3p1.tdf" "decode3" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_t3p1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222967327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222967385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222967385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3p1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_t3p1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_t3p1.tdf" "mux2" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/altsyncram_t3p1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222967386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_sysid_qsys_0 vga_image_viewer_system:u0\|vga_image_viewer_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"vga_image_viewer_system_sysid_qsys_0\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "sysid_qsys_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer vga_image_viewer_system:u0\|vga_image_viewer:vga_image_viewer_0 " "Elaborating entity \"vga_image_viewer\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer:vga_image_viewer_0\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "vga_image_viewer_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968140 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[0\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[0\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[1\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[1\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[2\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[2\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[3\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[3\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[4\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[4\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[5\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[5\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[6\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[6\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[7\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[7\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[8\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[8\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[9\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[9\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[10\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[10\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[11\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[11\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[12\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[12\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968144 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[13\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[13\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[14\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[14\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[15\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[15\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[16\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[16\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[17\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[17\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[18\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[18\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[19\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[19\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[20\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[20\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[21\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[21\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[22\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[22\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[23\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[23\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[24\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[24\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[25\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[25\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[26\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[26\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[27\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[27\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[28\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[28\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968145 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[29\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[29\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968146 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[30\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[30\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968146 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "local_to_pixel_reg_s\[31\] vga_image_viewer.vhd(117) " "Inferred latch for \"local_to_pixel_reg_s\[31\]\" at vga_image_viewer.vhd(117)" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222968146 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer:vga_image_viewer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 vga_image_viewer_system:u0\|vga_image_viewer:vga_image_viewer_0\|reg32:pm_reg32 " "Elaborating entity \"reg32\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer:vga_image_viewer_0\|reg32:pm_reg32\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "pm_reg32" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync vga_image_viewer_system:u0\|vga_image_viewer:vga_image_viewer_0\|VGA_sync:pm_VGA_sync " "Elaborating entity \"VGA_sync\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer:vga_image_viewer_0\|VGA_sync:pm_VGA_sync\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" "pm_VGA_sync" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "mm_interconnect_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_image_viewer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_image_viewer_0_avalon_slave_0_translator\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "vga_image_viewer_0_avalon_slave_0_translator" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router:router " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router:router\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "router" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_default_decode vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router:router\|vga_image_viewer_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_default_decode\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router:router\|vga_image_viewer_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_001 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_001\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_001:router_001\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "router_001" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_001_default_decode vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_001:router_001\|vga_image_viewer_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_001:router_001\|vga_image_viewer_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_002 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_002\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_002:router_002\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "router_002" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_002_default_decode vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_002:router_002\|vga_image_viewer_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_002:router_002\|vga_image_viewer_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_005 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_005\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_005:router_005\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "router_005" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_router_005_default_decode vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_005:router_005\|vga_image_viewer_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_router_005:router_005\|vga_image_viewer_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_cmd_demux vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_cmd_demux\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "cmd_demux" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_cmd_demux_001 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_cmd_mux vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_cmd_mux\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "cmd_mux" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_cmd_mux_003 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "cmd_mux_003" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_rsp_demux vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_rsp_demux\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "rsp_demux" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_rsp_demux_003 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "rsp_demux_003" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_rsp_mux vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_rsp_mux\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "rsp_mux" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_rsp_mux_001 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_mm_interconnect_0:mm_interconnect_0\|vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_viewer_system_irq_mapper vga_image_viewer_system:u0\|vga_image_viewer_system_irq_mapper:irq_mapper " "Elaborating entity \"vga_image_viewer_system_irq_mapper\" for hierarchy \"vga_image_viewer_system:u0\|vga_image_viewer_system_irq_mapper:irq_mapper\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "irq_mapper" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga_image_viewer_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga_image_viewer_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" "rst_controller" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/vga_image_viewer_system.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga_image_viewer_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga_image_viewer_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222968991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga_image_viewer_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga_image_viewer_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222969002 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" "the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/vga_image_viewer_system/synthesis/submodules/vga_image_viewer_system_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1674222969892 "|nios_with_vga_controller_top|vga_image_viewer_system:u0|vga_image_viewer_system_nios2_gen2_0:nios2_gen2_0|vga_image_viewer_system_nios2_gen2_0_cpu:cpu|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci|vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_image_viewer_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674222970640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.20.14:56:14 Progress: Loading sld07675444/alt_sld_fab_wrapper_hw.tcl " "2023.01.20.14:56:14 Progress: Loading sld07675444/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222974764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222978685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222978857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222985035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222985122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222985213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222985326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222985332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222985333 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674222986020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07675444/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07675444/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07675444/alt_sld_fab.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222986235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222986329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222986341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222986401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986487 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222986487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/db/ip/sld07675444/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674222986551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222986551 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1674222990838 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1674222990838 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1674222990880 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1674222990880 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1674222990880 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1674222990880 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1674222990880 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674222990896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "nios_with_vga_controller_top.vhd" "" { Text "E:/School/minor_ES/CSC10/nios_vga_controller/nios_with_vga_controller_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674222992932 "|nios_with_vga_controller_top|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674222992932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222993223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674222994794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222995052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222995454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/minor_ES/CSC10/nios_vga_controller/output_files/nios_with_vga_controller.map.smsg " "Generated suppressed messages file E:/School/minor_ES/CSC10/nios_vga_controller/output_files/nios_with_vga_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222995998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674222998835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674222998835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3999 " "Implemented 3999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674222999272 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674222999272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3469 " "Implemented 3469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674222999272 ""} { "Info" "ICUT_CUT_TM_RAMS" "491 " "Implemented 491 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674222999272 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674222999272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674222999272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674222999342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 14:56:39 2023 " "Processing ended: Fri Jan 20 14:56:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674222999342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674222999342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674222999342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674222999342 ""}
