DECL|DMA1_CHANNEL1_RMP|macro|DMA1_CHANNEL1_RMP
DECL|DMA1_CHANNEL2_RMP|macro|DMA1_CHANNEL2_RMP
DECL|DMA1_CHANNEL3_RMP|macro|DMA1_CHANNEL3_RMP
DECL|DMA1_CHANNEL4_RMP|macro|DMA1_CHANNEL4_RMP
DECL|DMA1_CHANNEL5_RMP|macro|DMA1_CHANNEL5_RMP
DECL|DMA1_CHANNEL6_RMP|macro|DMA1_CHANNEL6_RMP
DECL|DMA1_CHANNEL7_RMP|macro|DMA1_CHANNEL7_RMP
DECL|DMA2_CHANNEL1_RMP|macro|DMA2_CHANNEL1_RMP
DECL|DMA2_CHANNEL2_RMP|macro|DMA2_CHANNEL2_RMP
DECL|DMA2_CHANNEL3_RMP|macro|DMA2_CHANNEL3_RMP
DECL|DMA2_CHANNEL4_RMP|macro|DMA2_CHANNEL4_RMP
DECL|DMA2_CHANNEL5_RMP|macro|DMA2_CHANNEL5_RMP
DECL|HAL_DMA1_CH1_ADC|macro|HAL_DMA1_CH1_ADC
DECL|HAL_DMA1_CH1_DEFAULT|macro|HAL_DMA1_CH1_DEFAULT
DECL|HAL_DMA1_CH1_TIM17_CH1|macro|HAL_DMA1_CH1_TIM17_CH1
DECL|HAL_DMA1_CH1_TIM17_UP|macro|HAL_DMA1_CH1_TIM17_UP
DECL|HAL_DMA1_CH1_USART1_RX|macro|HAL_DMA1_CH1_USART1_RX
DECL|HAL_DMA1_CH1_USART2_RX|macro|HAL_DMA1_CH1_USART2_RX
DECL|HAL_DMA1_CH1_USART3_RX|macro|HAL_DMA1_CH1_USART3_RX
DECL|HAL_DMA1_CH1_USART4_RX|macro|HAL_DMA1_CH1_USART4_RX
DECL|HAL_DMA1_CH1_USART5_RX|macro|HAL_DMA1_CH1_USART5_RX
DECL|HAL_DMA1_CH1_USART6_RX|macro|HAL_DMA1_CH1_USART6_RX
DECL|HAL_DMA1_CH1_USART7_RX|macro|HAL_DMA1_CH1_USART7_RX
DECL|HAL_DMA1_CH1_USART8_RX|macro|HAL_DMA1_CH1_USART8_RX
DECL|HAL_DMA1_CH2_ADC|macro|HAL_DMA1_CH2_ADC
DECL|HAL_DMA1_CH2_DEFAULT|macro|HAL_DMA1_CH2_DEFAULT
DECL|HAL_DMA1_CH2_I2C1_TX|macro|HAL_DMA1_CH2_I2C1_TX
DECL|HAL_DMA1_CH2_SPI1_RX|macro|HAL_DMA1_CH2_SPI1_RX
DECL|HAL_DMA1_CH2_TIM17_CH1|macro|HAL_DMA1_CH2_TIM17_CH1
DECL|HAL_DMA1_CH2_TIM17_UP|macro|HAL_DMA1_CH2_TIM17_UP
DECL|HAL_DMA1_CH2_TIM1_CH1|macro|HAL_DMA1_CH2_TIM1_CH1
DECL|HAL_DMA1_CH2_USART1_TX|macro|HAL_DMA1_CH2_USART1_TX
DECL|HAL_DMA1_CH2_USART2_TX|macro|HAL_DMA1_CH2_USART2_TX
DECL|HAL_DMA1_CH2_USART3_TX|macro|HAL_DMA1_CH2_USART3_TX
DECL|HAL_DMA1_CH2_USART4_TX|macro|HAL_DMA1_CH2_USART4_TX
DECL|HAL_DMA1_CH2_USART5_TX|macro|HAL_DMA1_CH2_USART5_TX
DECL|HAL_DMA1_CH2_USART6_TX|macro|HAL_DMA1_CH2_USART6_TX
DECL|HAL_DMA1_CH2_USART7_TX|macro|HAL_DMA1_CH2_USART7_TX
DECL|HAL_DMA1_CH2_USART8_TX|macro|HAL_DMA1_CH2_USART8_TX
DECL|HAL_DMA1_CH3_DAC_CH1|macro|HAL_DMA1_CH3_DAC_CH1
DECL|HAL_DMA1_CH3_DEFAULT|macro|HAL_DMA1_CH3_DEFAULT
DECL|HAL_DMA1_CH3_I2C1_RX|macro|HAL_DMA1_CH3_I2C1_RX
DECL|HAL_DMA1_CH3_SPI1_TX|macro|HAL_DMA1_CH3_SPI1_TX
DECL|HAL_DMA1_CH3_TIM16_CH1|macro|HAL_DMA1_CH3_TIM16_CH1
DECL|HAL_DMA1_CH3_TIM16_UP|macro|HAL_DMA1_CH3_TIM16_UP
DECL|HAL_DMA1_CH3_TIM1_CH2|macro|HAL_DMA1_CH3_TIM1_CH2
DECL|HAL_DMA1_CH3_TIM2_CH2|macro|HAL_DMA1_CH3_TIM2_CH2
DECL|HAL_DMA1_CH3_TIM6_UP|macro|HAL_DMA1_CH3_TIM6_UP
DECL|HAL_DMA1_CH3_USART1_RX|macro|HAL_DMA1_CH3_USART1_RX
DECL|HAL_DMA1_CH3_USART2_RX|macro|HAL_DMA1_CH3_USART2_RX
DECL|HAL_DMA1_CH3_USART3_RX|macro|HAL_DMA1_CH3_USART3_RX
DECL|HAL_DMA1_CH3_USART4_RX|macro|HAL_DMA1_CH3_USART4_RX
DECL|HAL_DMA1_CH3_USART5_RX|macro|HAL_DMA1_CH3_USART5_RX
DECL|HAL_DMA1_CH3_USART6_RX|macro|HAL_DMA1_CH3_USART6_RX
DECL|HAL_DMA1_CH3_USART7_RX|macro|HAL_DMA1_CH3_USART7_RX
DECL|HAL_DMA1_CH3_USART8_RX|macro|HAL_DMA1_CH3_USART8_RX
DECL|HAL_DMA1_CH4_DAC_CH2|macro|HAL_DMA1_CH4_DAC_CH2
DECL|HAL_DMA1_CH4_DEFAULT|macro|HAL_DMA1_CH4_DEFAULT
DECL|HAL_DMA1_CH4_I2C2_TX|macro|HAL_DMA1_CH4_I2C2_TX
DECL|HAL_DMA1_CH4_SPI2_RX|macro|HAL_DMA1_CH4_SPI2_RX
DECL|HAL_DMA1_CH4_TIM16_CH1|macro|HAL_DMA1_CH4_TIM16_CH1
DECL|HAL_DMA1_CH4_TIM16_UP|macro|HAL_DMA1_CH4_TIM16_UP
DECL|HAL_DMA1_CH4_TIM2_CH4|macro|HAL_DMA1_CH4_TIM2_CH4
DECL|HAL_DMA1_CH4_TIM3_CH1|macro|HAL_DMA1_CH4_TIM3_CH1
DECL|HAL_DMA1_CH4_TIM3_TRIG|macro|HAL_DMA1_CH4_TIM3_TRIG
DECL|HAL_DMA1_CH4_TIM7_UP|macro|HAL_DMA1_CH4_TIM7_UP
DECL|HAL_DMA1_CH4_USART1_TX|macro|HAL_DMA1_CH4_USART1_TX
DECL|HAL_DMA1_CH4_USART2_TX|macro|HAL_DMA1_CH4_USART2_TX
DECL|HAL_DMA1_CH4_USART3_TX|macro|HAL_DMA1_CH4_USART3_TX
DECL|HAL_DMA1_CH4_USART4_TX|macro|HAL_DMA1_CH4_USART4_TX
DECL|HAL_DMA1_CH4_USART5_TX|macro|HAL_DMA1_CH4_USART5_TX
DECL|HAL_DMA1_CH4_USART6_TX|macro|HAL_DMA1_CH4_USART6_TX
DECL|HAL_DMA1_CH4_USART7_TX|macro|HAL_DMA1_CH4_USART7_TX
DECL|HAL_DMA1_CH4_USART8_TX|macro|HAL_DMA1_CH4_USART8_TX
DECL|HAL_DMA1_CH5_DEFAULT|macro|HAL_DMA1_CH5_DEFAULT
DECL|HAL_DMA1_CH5_I2C2_RX|macro|HAL_DMA1_CH5_I2C2_RX
DECL|HAL_DMA1_CH5_SPI2_TX|macro|HAL_DMA1_CH5_SPI2_TX
DECL|HAL_DMA1_CH5_TIM1_CH3|macro|HAL_DMA1_CH5_TIM1_CH3
DECL|HAL_DMA1_CH5_USART1_RX|macro|HAL_DMA1_CH5_USART1_RX
DECL|HAL_DMA1_CH5_USART2_RX|macro|HAL_DMA1_CH5_USART2_RX
DECL|HAL_DMA1_CH5_USART3_RX|macro|HAL_DMA1_CH5_USART3_RX
DECL|HAL_DMA1_CH5_USART4_RX|macro|HAL_DMA1_CH5_USART4_RX
DECL|HAL_DMA1_CH5_USART5_RX|macro|HAL_DMA1_CH5_USART5_RX
DECL|HAL_DMA1_CH5_USART6_RX|macro|HAL_DMA1_CH5_USART6_RX
DECL|HAL_DMA1_CH5_USART7_RX|macro|HAL_DMA1_CH5_USART7_RX
DECL|HAL_DMA1_CH5_USART8_RX|macro|HAL_DMA1_CH5_USART8_RX
DECL|HAL_DMA1_CH6_DEFAULT|macro|HAL_DMA1_CH6_DEFAULT
DECL|HAL_DMA1_CH6_I2C1_TX|macro|HAL_DMA1_CH6_I2C1_TX
DECL|HAL_DMA1_CH6_SPI2_RX|macro|HAL_DMA1_CH6_SPI2_RX
DECL|HAL_DMA1_CH6_TIM16_CH1|macro|HAL_DMA1_CH6_TIM16_CH1
DECL|HAL_DMA1_CH6_TIM16_UP|macro|HAL_DMA1_CH6_TIM16_UP
DECL|HAL_DMA1_CH6_TIM1_CH1|macro|HAL_DMA1_CH6_TIM1_CH1
DECL|HAL_DMA1_CH6_TIM1_CH2|macro|HAL_DMA1_CH6_TIM1_CH2
DECL|HAL_DMA1_CH6_TIM1_CH3|macro|HAL_DMA1_CH6_TIM1_CH3
DECL|HAL_DMA1_CH6_TIM3_CH1|macro|HAL_DMA1_CH6_TIM3_CH1
DECL|HAL_DMA1_CH6_TIM3_TRIG|macro|HAL_DMA1_CH6_TIM3_TRIG
DECL|HAL_DMA1_CH6_USART1_RX|macro|HAL_DMA1_CH6_USART1_RX
DECL|HAL_DMA1_CH6_USART2_RX|macro|HAL_DMA1_CH6_USART2_RX
DECL|HAL_DMA1_CH6_USART3_RX|macro|HAL_DMA1_CH6_USART3_RX
DECL|HAL_DMA1_CH6_USART4_RX|macro|HAL_DMA1_CH6_USART4_RX
DECL|HAL_DMA1_CH6_USART5_RX|macro|HAL_DMA1_CH6_USART5_RX
DECL|HAL_DMA1_CH6_USART6_RX|macro|HAL_DMA1_CH6_USART6_RX
DECL|HAL_DMA1_CH6_USART7_RX|macro|HAL_DMA1_CH6_USART7_RX
DECL|HAL_DMA1_CH6_USART8_RX|macro|HAL_DMA1_CH6_USART8_RX
DECL|HAL_DMA1_CH7_DEFAULT|macro|HAL_DMA1_CH7_DEFAULT
DECL|HAL_DMA1_CH7_I2C1_RX|macro|HAL_DMA1_CH7_I2C1_RX
DECL|HAL_DMA1_CH7_SPI2_TX|macro|HAL_DMA1_CH7_SPI2_TX
DECL|HAL_DMA1_CH7_TIM17_CH1|macro|HAL_DMA1_CH7_TIM17_CH1
DECL|HAL_DMA1_CH7_TIM17_UP|macro|HAL_DMA1_CH7_TIM17_UP
DECL|HAL_DMA1_CH7_TIM2_CH2|macro|HAL_DMA1_CH7_TIM2_CH2
DECL|HAL_DMA1_CH7_TIM2_CH4|macro|HAL_DMA1_CH7_TIM2_CH4
DECL|HAL_DMA1_CH7_USART1_TX|macro|HAL_DMA1_CH7_USART1_TX
DECL|HAL_DMA1_CH7_USART2_TX|macro|HAL_DMA1_CH7_USART2_TX
DECL|HAL_DMA1_CH7_USART3_TX|macro|HAL_DMA1_CH7_USART3_TX
DECL|HAL_DMA1_CH7_USART4_TX|macro|HAL_DMA1_CH7_USART4_TX
DECL|HAL_DMA1_CH7_USART5_TX|macro|HAL_DMA1_CH7_USART5_TX
DECL|HAL_DMA1_CH7_USART6_TX|macro|HAL_DMA1_CH7_USART6_TX
DECL|HAL_DMA1_CH7_USART7_TX|macro|HAL_DMA1_CH7_USART7_TX
DECL|HAL_DMA1_CH7_USART8_TX|macro|HAL_DMA1_CH7_USART8_TX
DECL|HAL_DMA2_CH1_DEFAULT|macro|HAL_DMA2_CH1_DEFAULT
DECL|HAL_DMA2_CH1_I2C2_TX|macro|HAL_DMA2_CH1_I2C2_TX
DECL|HAL_DMA2_CH1_USART1_TX|macro|HAL_DMA2_CH1_USART1_TX
DECL|HAL_DMA2_CH1_USART2_TX|macro|HAL_DMA2_CH1_USART2_TX
DECL|HAL_DMA2_CH1_USART3_TX|macro|HAL_DMA2_CH1_USART3_TX
DECL|HAL_DMA2_CH1_USART4_TX|macro|HAL_DMA2_CH1_USART4_TX
DECL|HAL_DMA2_CH1_USART5_TX|macro|HAL_DMA2_CH1_USART5_TX
DECL|HAL_DMA2_CH1_USART6_TX|macro|HAL_DMA2_CH1_USART6_TX
DECL|HAL_DMA2_CH1_USART7_TX|macro|HAL_DMA2_CH1_USART7_TX
DECL|HAL_DMA2_CH1_USART8_TX|macro|HAL_DMA2_CH1_USART8_TX
DECL|HAL_DMA2_CH2_DEFAULT|macro|HAL_DMA2_CH2_DEFAULT
DECL|HAL_DMA2_CH2_I2C2_RX|macro|HAL_DMA2_CH2_I2C2_RX
DECL|HAL_DMA2_CH2_USART1_RX|macro|HAL_DMA2_CH2_USART1_RX
DECL|HAL_DMA2_CH2_USART2_RX|macro|HAL_DMA2_CH2_USART2_RX
DECL|HAL_DMA2_CH2_USART3_RX|macro|HAL_DMA2_CH2_USART3_RX
DECL|HAL_DMA2_CH2_USART4_RX|macro|HAL_DMA2_CH2_USART4_RX
DECL|HAL_DMA2_CH2_USART5_RX|macro|HAL_DMA2_CH2_USART5_RX
DECL|HAL_DMA2_CH2_USART6_RX|macro|HAL_DMA2_CH2_USART6_RX
DECL|HAL_DMA2_CH2_USART7_RX|macro|HAL_DMA2_CH2_USART7_RX
DECL|HAL_DMA2_CH2_USART8_RX|macro|HAL_DMA2_CH2_USART8_RX
DECL|HAL_DMA2_CH3_DAC_CH1|macro|HAL_DMA2_CH3_DAC_CH1
DECL|HAL_DMA2_CH3_DEFAULT|macro|HAL_DMA2_CH3_DEFAULT
DECL|HAL_DMA2_CH3_SPI1_RX|macro|HAL_DMA2_CH3_SPI1_RX
DECL|HAL_DMA2_CH3_TIM6_UP|macro|HAL_DMA2_CH3_TIM6_UP
DECL|HAL_DMA2_CH3_USART1_RX|macro|HAL_DMA2_CH3_USART1_RX
DECL|HAL_DMA2_CH3_USART2_RX|macro|HAL_DMA2_CH3_USART2_RX
DECL|HAL_DMA2_CH3_USART3_RX|macro|HAL_DMA2_CH3_USART3_RX
DECL|HAL_DMA2_CH3_USART4_RX|macro|HAL_DMA2_CH3_USART4_RX
DECL|HAL_DMA2_CH3_USART5_RX|macro|HAL_DMA2_CH3_USART5_RX
DECL|HAL_DMA2_CH3_USART6_RX|macro|HAL_DMA2_CH3_USART6_RX
DECL|HAL_DMA2_CH3_USART7_RX|macro|HAL_DMA2_CH3_USART7_RX
DECL|HAL_DMA2_CH3_USART8_RX|macro|HAL_DMA2_CH3_USART8_RX
DECL|HAL_DMA2_CH4_DAC_CH2|macro|HAL_DMA2_CH4_DAC_CH2
DECL|HAL_DMA2_CH4_DEFAULT|macro|HAL_DMA2_CH4_DEFAULT
DECL|HAL_DMA2_CH4_SPI1_TX|macro|HAL_DMA2_CH4_SPI1_TX
DECL|HAL_DMA2_CH4_TIM7_UP|macro|HAL_DMA2_CH4_TIM7_UP
DECL|HAL_DMA2_CH4_USART1_TX|macro|HAL_DMA2_CH4_USART1_TX
DECL|HAL_DMA2_CH4_USART2_TX|macro|HAL_DMA2_CH4_USART2_TX
DECL|HAL_DMA2_CH4_USART3_TX|macro|HAL_DMA2_CH4_USART3_TX
DECL|HAL_DMA2_CH4_USART4_TX|macro|HAL_DMA2_CH4_USART4_TX
DECL|HAL_DMA2_CH4_USART5_TX|macro|HAL_DMA2_CH4_USART5_TX
DECL|HAL_DMA2_CH4_USART6_TX|macro|HAL_DMA2_CH4_USART6_TX
DECL|HAL_DMA2_CH4_USART7_TX|macro|HAL_DMA2_CH4_USART7_TX
DECL|HAL_DMA2_CH4_USART8_TX|macro|HAL_DMA2_CH4_USART8_TX
DECL|HAL_DMA2_CH5_ADC|macro|HAL_DMA2_CH5_ADC
DECL|HAL_DMA2_CH5_DEFAULT|macro|HAL_DMA2_CH5_DEFAULT
DECL|HAL_DMA2_CH5_USART1_TX|macro|HAL_DMA2_CH5_USART1_TX
DECL|HAL_DMA2_CH5_USART2_TX|macro|HAL_DMA2_CH5_USART2_TX
DECL|HAL_DMA2_CH5_USART3_TX|macro|HAL_DMA2_CH5_USART3_TX
DECL|HAL_DMA2_CH5_USART4_TX|macro|HAL_DMA2_CH5_USART4_TX
DECL|HAL_DMA2_CH5_USART5_TX|macro|HAL_DMA2_CH5_USART5_TX
DECL|HAL_DMA2_CH5_USART6_TX|macro|HAL_DMA2_CH5_USART6_TX
DECL|HAL_DMA2_CH5_USART7_TX|macro|HAL_DMA2_CH5_USART7_TX
DECL|HAL_DMA2_CH5_USART8_TX|macro|HAL_DMA2_CH5_USART8_TX
DECL|IS_HAL_DMA1_REMAP|macro|IS_HAL_DMA1_REMAP
DECL|IS_HAL_DMA1_REMAP|macro|IS_HAL_DMA1_REMAP
DECL|IS_HAL_DMA2_REMAP|macro|IS_HAL_DMA2_REMAP
DECL|__HAL_DMA1_REMAP|macro|__HAL_DMA1_REMAP
DECL|__HAL_DMA2_REMAP|macro|__HAL_DMA2_REMAP
DECL|__HAL_DMA_CLEAR_FLAG|macro|__HAL_DMA_CLEAR_FLAG
DECL|__HAL_DMA_CLEAR_FLAG|macro|__HAL_DMA_CLEAR_FLAG
DECL|__HAL_DMA_CLEAR_FLAG|macro|__HAL_DMA_CLEAR_FLAG
DECL|__HAL_DMA_GET_FLAG|macro|__HAL_DMA_GET_FLAG
DECL|__HAL_DMA_GET_FLAG|macro|__HAL_DMA_GET_FLAG
DECL|__HAL_DMA_GET_FLAG|macro|__HAL_DMA_GET_FLAG
DECL|__HAL_DMA_GET_GI_FLAG_INDEX|macro|__HAL_DMA_GET_GI_FLAG_INDEX
DECL|__HAL_DMA_GET_GI_FLAG_INDEX|macro|__HAL_DMA_GET_GI_FLAG_INDEX
DECL|__HAL_DMA_GET_GI_FLAG_INDEX|macro|__HAL_DMA_GET_GI_FLAG_INDEX
DECL|__HAL_DMA_GET_HT_FLAG_INDEX|macro|__HAL_DMA_GET_HT_FLAG_INDEX
DECL|__HAL_DMA_GET_HT_FLAG_INDEX|macro|__HAL_DMA_GET_HT_FLAG_INDEX
DECL|__HAL_DMA_GET_HT_FLAG_INDEX|macro|__HAL_DMA_GET_HT_FLAG_INDEX
DECL|__HAL_DMA_GET_TC_FLAG_INDEX|macro|__HAL_DMA_GET_TC_FLAG_INDEX
DECL|__HAL_DMA_GET_TC_FLAG_INDEX|macro|__HAL_DMA_GET_TC_FLAG_INDEX
DECL|__HAL_DMA_GET_TC_FLAG_INDEX|macro|__HAL_DMA_GET_TC_FLAG_INDEX
DECL|__HAL_DMA_GET_TE_FLAG_INDEX|macro|__HAL_DMA_GET_TE_FLAG_INDEX
DECL|__HAL_DMA_GET_TE_FLAG_INDEX|macro|__HAL_DMA_GET_TE_FLAG_INDEX
DECL|__HAL_DMA_GET_TE_FLAG_INDEX|macro|__HAL_DMA_GET_TE_FLAG_INDEX
DECL|__STM32F0xx_HAL_DMA_EX_H|macro|__STM32F0xx_HAL_DMA_EX_H
