// Seed: 3926552083
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output reg id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    output id_15,
    input reg id_16,
    input logic id_17,
    input id_18,
    output id_19,
    input logic id_20,
    input id_21,
    output logic id_22,
    input id_23,
    input id_24,
    input logic id_25,
    input id_26,
    output logic id_27,
    output logic id_28
    , id_37,
    input logic id_29,
    output logic id_30,
    output id_31,
    input logic id_32,
    output logic id_33,
    input logic id_34,
    input id_35,
    input id_36
);
  always id_6 <= id_16;
  type_58(
      1, id_4, id_5, 1, id_18, id_24, 1, id_1, (id_7), id_22
  );
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    id_1
);
  inout id_1;
  logic id_37, id_38;
  logic id_39, id_40;
  logic id_41, id_42, id_43, id_44, id_45, id_46;
  logic id_47;
  assign id_38 = 0;
  type_54 id_48 (1);
  type_55(
      .id_0(1), .id_1(~1'b0), .id_2(1), .id_3(&1), .id_4(id_29), .id_5(id_34), .id_6(1)
  );
  logic id_49 = id_23;
endmodule
module module_2 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  assign id_19 = id_23;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_15 = 1'b0;
  assign id_0  = 1;
endmodule
