void F_1 ( void )\r\n{\r\nT_1 V_1 = 1020 ;\r\nT_2 * V_2 = F_2 ( V_1 , V_3 ) ;\r\nV_2 [ 1024 / sizeof( T_2 ) ] = 0x12345678 ;\r\nF_3 ( V_2 ) ;\r\n}\r\nvoid F_4 ( void )\r\n{\r\nint * V_4 , * V_5 ;\r\nT_1 V_1 = 1024 ;\r\nT_1 V_6 = ( V_1 / sizeof( * V_4 ) ) / 2 ;\r\nV_4 = F_2 ( V_1 , V_3 ) ;\r\nF_5 ( L_1 , V_4 , & V_4 [ V_6 * 2 ] ) ;\r\nF_5 ( L_2 ,\r\n& V_4 [ V_6 ] ) ;\r\nF_3 ( V_4 ) ;\r\nV_4 [ V_6 ] = 0x0abcdef0 ;\r\nV_5 = F_2 ( V_1 , V_3 ) ;\r\nF_3 ( V_5 ) ;\r\nif ( V_5 != V_4 )\r\nF_5 ( L_3 ) ;\r\n}\r\nvoid F_6 ( void )\r\n{\r\nint * V_4 , * V_7 , V_8 ;\r\nT_1 V_1 = 1024 ;\r\nT_1 V_6 = ( V_1 / sizeof( * V_4 ) ) / 2 ;\r\nV_4 = F_2 ( V_1 , V_3 ) ;\r\nif ( ! V_4 ) {\r\nF_5 ( L_4 ) ;\r\nreturn;\r\n}\r\nV_7 = F_2 ( V_1 , V_3 ) ;\r\nif ( ! V_7 ) {\r\nF_5 ( L_5 ) ;\r\nF_3 ( V_4 ) ;\r\nreturn;\r\n}\r\n* V_7 = 0x12345678 ;\r\nV_4 [ V_6 ] = * V_7 ;\r\nF_5 ( L_6 , V_4 [ V_6 ] ) ;\r\nF_3 ( V_4 ) ;\r\nF_5 ( L_7 ) ;\r\nV_8 = V_4 [ V_6 ] ;\r\nif ( V_8 != * V_7 ) {\r\nF_5 ( L_8 , V_8 ) ;\r\nF_7 () ;\r\n}\r\nF_5 ( L_9 ) ;\r\nF_3 ( V_7 ) ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\nunsigned long V_9 = F_9 ( V_3 ) ;\r\nif ( ! V_9 ) {\r\nF_5 ( L_10 ) ;\r\nreturn;\r\n}\r\nF_5 ( L_11 ) ;\r\nmemset ( ( void * ) V_9 , 0x3 , V_10 ) ;\r\nF_10 ( V_9 ) ;\r\nF_11 () ;\r\nF_5 ( L_12 ) ;\r\nmemset ( ( void * ) V_9 , 0x78 , V_10 ) ;\r\nV_9 = F_9 ( V_3 ) ;\r\nF_10 ( V_9 ) ;\r\nF_11 () ;\r\n}\r\nvoid F_12 ( void )\r\n{\r\nunsigned long V_9 = F_9 ( V_3 ) ;\r\nint V_8 , * V_7 ;\r\nint * V_4 ;\r\nif ( ! V_9 ) {\r\nF_5 ( L_10 ) ;\r\nreturn;\r\n}\r\nV_7 = F_2 ( 1024 , V_3 ) ;\r\nif ( ! V_7 ) {\r\nF_5 ( L_5 ) ;\r\nF_10 ( V_9 ) ;\r\nreturn;\r\n}\r\nV_4 = ( int * ) V_9 ;\r\n* V_7 = 0x12345678 ;\r\nV_4 [ 0 ] = * V_7 ;\r\nF_5 ( L_6 , V_4 [ 0 ] ) ;\r\nF_10 ( V_9 ) ;\r\nF_5 ( L_13 ) ;\r\nV_8 = V_4 [ 0 ] ;\r\nif ( V_8 != * V_7 ) {\r\nF_5 ( L_8 , V_8 ) ;\r\nF_7 () ;\r\n}\r\nF_5 ( L_14 ) ;\r\nF_3 ( V_7 ) ;\r\n}
