Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:35:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/UniformILPNew/fir_GM_UniformILPNew_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.926ns (30.581%)  route 2.102ns (69.419%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 6.563 - 4.000 ) 
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.167ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.916ns (routing 1.060ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=3200, routed)        2.239     3.176    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X123Y361       FDCE                                         r  Delay1No11_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y361       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.255 r  Delay1No11_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.350     3.605    Delay1No10_instance/Y_reg[33]_0[2]
    SLICE_X119Y360       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     3.695 r  Delay1No10_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.704    Sum7_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X119Y360       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.890 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.916    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X119Y361       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.931 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.957    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X119Y362       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.009 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.287     4.296    Delay1No10_instance/CO[0]
    SLICE_X120Y362       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     4.453 r  Delay1No10_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.177     4.630    Delay1No10_instance/Sum7_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X120Y362       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.753 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.093     4.846    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X120Y362       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     4.896 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.392     5.288    Delay1No11_instance/shiftVal__5[0]
    SLICE_X117Y358       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.412 r  Delay1No11_instance/shiftedFracY_d1[34]_i_2__0/O
                         net (fo=4, routed)           0.358     5.770    Delay1No11_instance/Sum7_1_impl_instance/level2[11]
    SLICE_X120Y357       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     5.820 r  Delay1No11_instance/shiftedFracY_d1[10]_i_2__0/O
                         net (fo=2, routed)           0.384     6.204    Sum7_1_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X118Y354       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=3200, routed)        1.916     6.563    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X118Y354       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.398     6.960    
                         clock uncertainty           -0.035     6.925    
    SLICE_X118Y354       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.950    Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  0.746    




