<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 (Version 2023.2.0.8)</text>
<text>Date: Mon Mar 17 14:06:35 2025
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0</cell>
 <cell>(722, 1)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell>4448</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0</cell>
 <cell>(721, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>2170</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0</cell>
 <cell>(725, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_Y</cell>
 <cell>1517</cell>
</row>
<row>
 <cell>4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0</cell>
 <cell>(723, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>17</cell>
</row>
<row>
 <cell>5</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0</cell>
 <cell>(724, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0_Y</cell>
 <cell>2</cell>
</row>
<row>
 <cell>6</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8/U0</cell>
 <cell>(720, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8/U0_Y</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0</cell>
 <cell>(722, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0</cell>
 <cell>(731, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:Q</cell>
 <cell>(830, 73)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160:CLK</cell>
 <cell>(656, 5)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_RCOSC_160MHZ_CLK_DIV</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160:CLK</cell>
 <cell>(656, 5)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_RCOSC_160MHZ_CLK_DIV</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0:DIV_CLK</cell>
 <cell>(1014, 77)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0_CLK_125</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>(732, 215)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(732, 215)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(732, 215)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT2</cell>
 <cell>(732, 215)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_8</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0:OUT0</cell>
 <cell>(0, 8)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160:CLK</cell>
 <cell>(656, 5)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(732, 215)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_RCOSC_160MHZ_CLK_DIV</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160:CLK</cell>
 <cell>(656, 5)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 8)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_RCOSC_160MHZ_CLK_DIV</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0</cell>
 <cell>(722, 1)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell>4448</cell>
 <cell>1</cell>
 <cell>(722, 17)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(728, 17)</cell>
 <cell>192</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(728, 44)</cell>
 <cell>1090</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(728, 71)</cell>
 <cell>1314</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(728, 98)</cell>
 <cell>1340</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(728, 125)</cell>
 <cell>504</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0</cell>
 <cell>(721, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>2170</cell>
 <cell>1</cell>
 <cell>(729, 42)</cell>
 <cell>242</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(729, 69)</cell>
 <cell>328</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(729, 96)</cell>
 <cell>305</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(729, 123)</cell>
 <cell>948</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(729, 150)</cell>
 <cell>347</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0</cell>
 <cell>(725, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_Y</cell>
 <cell>1517</cell>
 <cell>1</cell>
 <cell>(723, 16)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(729, 16)</cell>
 <cell>192</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(729, 43)</cell>
 <cell>938</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(729, 70)</cell>
 <cell>331</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(729, 97)</cell>
 <cell>46</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(729, 124)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0</cell>
 <cell>(723, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>17</cell>
 <cell>1</cell>
 <cell>(730, 125)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(730, 152)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(730, 179)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0</cell>
 <cell>(724, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160_INT/U0_Y</cell>
 <cell>2</cell>
 <cell>1</cell>
 <cell>(720, 16)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(726, 205)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8/U0</cell>
 <cell>(720, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_8/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(726, 123)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0</cell>
 <cell>(722, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(727, 17)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0</cell>
 <cell>(731, 0)</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/GLITCHLESS_MUX_inst_0/GLITCHLESS_MUX_0/I_CLKINT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(731, 70)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>3</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>13</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>43</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>718</cell>
</row>
</table>
<text></text>
</section>
</doc>
