Download All files in "TOP" and "Other Modules" to Vivado, and create a block design according to the picture below (Vivado_Block_Design.png). Setting the base address of the bram ctrl to 0x4000_0000 and address range to 32K (10000). Enable FIFO in AXI Interconnect. After finishing the block design, export the tcl, hwh, bit files and run the code in "Preprocess." Make sure the three files have the same name.

![Alt Text](Vivado_Block_Design.png)

