<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcku5p-ffvb676-2-e" LaunchTime="1524606330">
  <File Type="VDS-TIMING-PB" Name="example_ibert_bank_all_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="example_ibert_bank_all_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="example_ibert_bank_all.dcp"/>
  <File Type="RDS-UTIL-PB" Name="example_ibert_bank_all_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="example_ibert_bank_all_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="example_ibert_bank_all_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="example_ibert_bank_all.vds"/>
  <File Type="REPORTS-TCL" Name="example_ibert_bank_all_reports.tcl"/>
  <File Type="PA-TCL" Name="example_ibert_bank_all.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/imports/example_ibert_bank_all.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/example_top_verilog.txt"/>
    <File Path="$PPRDIR/imports/ibert_ultrascale_gty_example_top.txt"/>
    <File Path="$PPRDIR/imports/ibert_ultrascale_gty_ip_example.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="example_ibert_bank_all"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/imports/example_ibert_bank_all.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/imports/ibert_ultrascale_gty_ip_example.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ibert_bank_all"/>
</GenRun>
