<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arielo/repos/Digital_P/Calculadora/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/arielo/repos/Digital_P/Calculadora/sipeed_tang_primer_25k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/arielo/repos/Digital_P/Calculadora/sipeed_tang_primer_25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 24 09:23:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5727</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5865</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>700</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>bin2bcd0/bin2bcd0_0/control0/n51_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>bin2bcd0/bin2bcd0_0/control0/n51_s8/F </td>
</tr>
<tr>
<td>3</td>
<td>bcd2bin0/bcd2bin0_0/control0/n51_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>bcd2bin0/bcd2bin0_0/control0/n51_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>51.981(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of bin2bcd0/bin2bcd0_0/control0/n51_13!</h4>
<h4>No timing paths to get frequency of bcd2bin0/bcd2bin0_0/control0/n51_13!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bin2bcd0/bin2bcd0_0/control0/n51_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bin2bcd0/bin2bcd0_0/control0/n51_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bcd2bin0/bcd2bin0_0/control0/n51_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bcd2bin0/bcd2bin0_0/control0/n51_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.381</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[1]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>9.537</td>
</tr>
<tr>
<td>2</td>
<td>0.391</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[3]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>9.537</td>
</tr>
<tr>
<td>3</td>
<td>0.391</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[10]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>9.537</td>
</tr>
<tr>
<td>4</td>
<td>0.488</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[8]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>9.433</td>
</tr>
<tr>
<td>5</td>
<td>0.617</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[9]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>9.311</td>
</tr>
<tr>
<td>6</td>
<td>0.617</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[12]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.015</td>
<td>9.311</td>
</tr>
<tr>
<td>7</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>8</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>9</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>10</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>11</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>12</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>13</td>
<td>0.761</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.037</td>
<td>9.020</td>
</tr>
<tr>
<td>14</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>15</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>16</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>17</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>18</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>19</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>20</td>
<td>0.770</td>
<td>CPU/instr_5_s0/Q</td>
<td>sqrt1/A_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>10.000</td>
<td>-0.046</td>
<td>9.020</td>
</tr>
<tr>
<td>21</td>
<td>0.835</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[7]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>9.101</td>
</tr>
<tr>
<td>22</td>
<td>0.835</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[26]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.001</td>
<td>9.101</td>
</tr>
<tr>
<td>23</td>
<td>0.844</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[4]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>9.101</td>
</tr>
<tr>
<td>24</td>
<td>0.844</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[16]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>9.101</td>
</tr>
<tr>
<td>25</td>
<td>0.879</td>
<td>sqrt1/d_out_15_s0/Q</td>
<td>CPU/registerFile[17]_22_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>9.033</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.273</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1/Q</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>2</td>
<td>0.273</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12/Q</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>3</td>
<td>0.273</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10/Q</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>4</td>
<td>0.273</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0/Q</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>5</td>
<td>0.273</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0/Q</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>6</td>
<td>0.273</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0/Q</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>7</td>
<td>0.273</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3/Q</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>div1/div1_0/done_s4/Q</td>
<td>div1/div1_0/done_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>per_uart/uart0/rx_count16_0_s2/Q</td>
<td>per_uart/uart0/rx_count16_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>per_uart/uart0/rx_bitcount_1_s0/Q</td>
<td>per_uart/uart0/rx_bitcount_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>CPU/state_0_s6/Q</td>
<td>CPU/state_0_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>CPU/aluShamt_3_s1/Q</td>
<td>CPU/aluShamt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.276</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0/Q</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>14</td>
<td>0.276</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1/Q</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>15</td>
<td>0.276</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1/Q</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1/Q</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1/Q</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>sqrt1/sqrt0/control0/state_1_s1/Q</td>
<td>sqrt1/sqrt0/control0/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>sqrt1/sqrt0/control0/count_5_s1/Q</td>
<td>sqrt1/sqrt0/control0/count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>div1/div1_0/count_3_s0/Q</td>
<td>div1/div1_0/count_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>div1/div1_0/count_4_s0/Q</td>
<td>div1/div1_0/count_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>per_uart/uart0/tx_count16_0_s3/Q</td>
<td>per_uart/uart0/tx_count16_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>per_uart/uart0/tx_bitcount_1_s0/Q</td>
<td>per_uart/uart0/tx_bitcount_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>per_uart/uart0/tx_bitcount_2_s0/Q</td>
<td>per_uart/uart0/tx_bitcount_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.279</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1/Q</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.490</td>
<td>8.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_1_MEM_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.490</td>
<td>8.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_1_MEM_1_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>7.490</td>
<td>8.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_2_MEM_2_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.490</td>
<td>8.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_3_MEM_3_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>7.494</td>
<td>8.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_1_MEM_1_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.494</td>
<td>8.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_1_MEM_1_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>7.494</td>
<td>8.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_2_MEM_2_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.494</td>
<td>8.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_3_MEM_3_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>RAM/MEM_3_MEM_3_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[1]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.537</td>
<td>3.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[1]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>CPU/registerFile[1]_22_s0/CLK</td>
</tr>
<tr>
<td>22.918</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>CPU/registerFile[1]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.236, 23.448%; route: 6.867, 72.003%; tC2Q: 0.434, 4.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.155%; route: 1.929, 64.845%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[3]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.537</td>
<td>3.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[3]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>CPU/registerFile[3]_22_s0/CLK</td>
</tr>
<tr>
<td>22.927</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>CPU/registerFile[3]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.236, 23.448%; route: 6.867, 72.003%; tC2Q: 0.434, 4.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[10]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.537</td>
<td>3.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[10]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>CPU/registerFile[10]_22_s0/CLK</td>
</tr>
<tr>
<td>22.927</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C20[1][A]</td>
<td>CPU/registerFile[10]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.236, 23.448%; route: 6.867, 72.003%; tC2Q: 0.434, 4.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[8]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.433</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[8]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>CPU/registerFile[8]_22_s0/CLK</td>
</tr>
<tr>
<td>22.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C18[2][A]</td>
<td>CPU/registerFile[8]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 23.998%; route: 6.736, 71.404%; tC2Q: 0.434, 4.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[9]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.310</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[9]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>CPU/registerFile[9]_22_s0/CLK</td>
</tr>
<tr>
<td>22.927</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>CPU/registerFile[9]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.236, 24.018%; route: 6.641, 71.323%; tC2Q: 0.434, 4.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[12]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.458</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.310</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[12]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>CPU/registerFile[12]_22_s0/CLK</td>
</tr>
<tr>
<td>22.927</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C18[1][B]</td>
<td>CPU/registerFile[12]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.236, 24.018%; route: 6.641, 71.323%; tC2Q: 0.434, 4.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">sqrt1/A_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>sqrt1/A_2_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][B]</td>
<td>sqrt1/A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" font-weight:bold;">sqrt1/A_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>sqrt1/A_4_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>sqrt1/A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">sqrt1/A_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>sqrt1/A_6_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>sqrt1/A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">sqrt1/A_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>sqrt1/A_8_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>sqrt1/A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" font-weight:bold;">sqrt1/A_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>sqrt1/A_10_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>sqrt1/A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">sqrt1/A_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>sqrt1/A_13_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>sqrt1/A_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">sqrt1/A_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.991</td>
<td>1.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>sqrt1/A_15_s0/CLK</td>
</tr>
<tr>
<td>12.734</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>sqrt1/A_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.975%; route: 1.945, 65.025%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">sqrt1/A_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>sqrt1/A_1_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>sqrt1/A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">sqrt1/A_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>sqrt1/A_3_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>sqrt1/A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" font-weight:bold;">sqrt1/A_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>sqrt1/A_5_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>sqrt1/A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">sqrt1/A_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>sqrt1/A_7_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>sqrt1/A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">sqrt1/A_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>sqrt1/A_9_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>sqrt1/A_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">sqrt1/A_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>sqrt1/A_11_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>sqrt1/A_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/A_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.954</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>CPU/instr_5_s0/CLK</td>
</tr>
<tr>
<td>3.336</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">CPU/instr_5_s0/Q</td>
</tr>
<tr>
<td>4.591</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CPU/n434_s0/I2</td>
</tr>
<tr>
<td>5.113</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CPU/n434_s0/F</td>
</tr>
<tr>
<td>5.685</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[0][B]</td>
<td>CPU/loadstore_addr_1_s/I1</td>
</tr>
<tr>
<td>6.178</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>6.178</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][A]</td>
<td>CPU/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>6.228</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>6.228</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C36[1][B]</td>
<td>CPU/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>6.524</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/loadstore_addr_3_s/SUM</td>
</tr>
<tr>
<td>6.851</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>CPU/mem_addr_Z_3_s12/I1</td>
</tr>
<tr>
<td>7.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R16C36[1][B]</td>
<td style=" background: #97FFFF;">CPU/mem_addr_Z_3_s12/F</td>
</tr>
<tr>
<td>9.501</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>mult1/n393_s10/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">mult1/n393_s10/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>sqrt1/n296_s2/I2</td>
</tr>
<tr>
<td>11.611</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R26C31[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/n296_s2/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">sqrt1/A_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>sqrt1/A_14_s0/CLK</td>
</tr>
<tr>
<td>12.744</td>
<td>-0.256</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>sqrt1/A_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.412%; route: 1.908, 64.588%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.677, 29.684%; route: 5.960, 66.075%; tC2Q: 0.382, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.866%; route: 1.954, 65.134%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[7]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.100</td>
<td>2.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[7]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.999</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>CPU/registerFile[7]_22_s0/CLK</td>
</tr>
<tr>
<td>22.935</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>CPU/registerFile[7]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 24.875%; route: 6.403, 70.359%; tC2Q: 0.434, 4.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.877%; route: 1.953, 65.123%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[26]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.100</td>
<td>2.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[26]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.999</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>CPU/registerFile[26]_22_s0/CLK</td>
</tr>
<tr>
<td>22.935</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>CPU/registerFile[26]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 24.875%; route: 6.403, 70.359%; tC2Q: 0.434, 4.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.877%; route: 1.953, 65.123%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[4]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.100</td>
<td>2.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[4]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.008</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>CPU/registerFile[4]_22_s0/CLK</td>
</tr>
<tr>
<td>22.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>CPU/registerFile[4]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 24.875%; route: 6.403, 70.359%; tC2Q: 0.434, 4.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.768%; route: 1.962, 65.232%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[16]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.100</td>
<td>2.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" font-weight:bold;">CPU/registerFile[16]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.008</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>CPU/registerFile[16]_22_s0/CLK</td>
</tr>
<tr>
<td>22.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C17[0][B]</td>
<td>CPU/registerFile[16]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 24.875%; route: 6.403, 70.359%; tC2Q: 0.434, 4.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.768%; route: 1.962, 65.232%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/d_out_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/registerFile[17]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.000</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td>sqrt1/d_out_15_s0/CLK</td>
</tr>
<tr>
<td>13.433</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R21C31[0][B]</td>
<td style=" font-weight:bold;">sqrt1/d_out_15_s0/Q</td>
</tr>
<tr>
<td>13.947</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>mem_rdata_15_s11/I1</td>
</tr>
<tr>
<td>14.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s11/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>mem_rdata_15_s10/I0</td>
</tr>
<tr>
<td>15.262</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>514</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_15_s10/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>CPU/writeBackData_7_s7/I1</td>
</tr>
<tr>
<td>16.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_7_s7/F</td>
</tr>
<tr>
<td>16.767</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>CPU/writeBackData_16_s1/I0</td>
</tr>
<tr>
<td>17.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_16_s1/F</td>
</tr>
<tr>
<td>19.223</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>CPU/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>19.486</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C36[1][A]</td>
<td style=" background: #97FFFF;">CPU/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>22.033</td>
<td>2.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td style=" font-weight:bold;">CPU/registerFile[17]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[2][A]</td>
<td>CPU/registerFile[17]_22_s0/CLK</td>
</tr>
<tr>
<td>22.912</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C15[2][A]</td>
<td>CPU/registerFile[17]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 25.061%; route: 6.336, 70.138%; tC2Q: 0.434, 4.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.155%; route: 1.929, 64.845%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.495</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1/CLK</td>
</tr>
<tr>
<td>11.651</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">bcd2bin0/bcd2bin0_0/rsr40/data_27_s1/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/n75_s4/I1</td>
</tr>
<tr>
<td>11.810</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">bcd2bin0/bcd2bin0_0/rsr40/n75_s4/F</td>
</tr>
<tr>
<td>11.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">bcd2bin0/bcd2bin0_0/rsr40/data_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.495</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1/CLK</td>
</tr>
<tr>
<td>11.537</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/rsr40/data_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.710%; route: 0.722, 48.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.710%; route: 0.722, 48.290%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.499</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12/CLK</td>
</tr>
<tr>
<td>11.655</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_3_s12/Q</td>
</tr>
<tr>
<td>11.661</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s14/I3</td>
</tr>
<tr>
<td>11.814</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/count0/cont_3_s14/F</td>
</tr>
<tr>
<td>11.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_3_s12/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.499</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12/CLK</td>
</tr>
<tr>
<td>11.541</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_3_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.572%; route: 0.726, 48.428%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.572%; route: 0.726, 48.428%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.501</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10/CLK</td>
</tr>
<tr>
<td>11.657</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_4_s10/Q</td>
</tr>
<tr>
<td>11.663</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s12/I3</td>
</tr>
<tr>
<td>11.816</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/count0/cont_4_s12/F</td>
</tr>
<tr>
<td>11.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_4_s10/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.501</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10/CLK</td>
</tr>
<tr>
<td>11.543</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_4_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.503%; route: 0.728, 48.497%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.503%; route: 0.728, 48.497%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.491</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_0_s0/Q</td>
</tr>
<tr>
<td>11.653</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/n12_s5/I0</td>
</tr>
<tr>
<td>11.806</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/count0/n12_s5/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.491</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0/CLK</td>
</tr>
<tr>
<td>11.533</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.848%; route: 0.718, 48.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.848%; route: 0.718, 48.152%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.491</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_1_s0/Q</td>
</tr>
<tr>
<td>11.653</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/n11_s4/I1</td>
</tr>
<tr>
<td>11.806</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/count0/n11_s4/F</td>
</tr>
<tr>
<td>11.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.491</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0/CLK</td>
</tr>
<tr>
<td>11.533</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.848%; route: 0.718, 48.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.848%; route: 0.718, 48.152%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.495</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0/CLK</td>
</tr>
<tr>
<td>11.651</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_2_s0/Q</td>
</tr>
<tr>
<td>11.657</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/n10_s4/I2</td>
</tr>
<tr>
<td>11.810</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/count0/n10_s4/F</td>
</tr>
<tr>
<td>11.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/count0/cont_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.495</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0/CLK</td>
</tr>
<tr>
<td>11.537</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/count0/cont_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.710%; route: 0.722, 48.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.710%; route: 0.722, 48.290%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.475</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3/CLK</td>
</tr>
<tr>
<td>11.631</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">mult1/mult1_0/rsr0/s_B_15_s3/Q</td>
</tr>
<tr>
<td>11.637</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>mult1/mult1_0/rsr0/n6_s3/I1</td>
</tr>
<tr>
<td>11.790</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" background: #97FFFF;">mult1/mult1_0/rsr0/n6_s3/F</td>
</tr>
<tr>
<td>11.790</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">mult1/mult1_0/rsr0/s_B_15_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.475</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3/CLK</td>
</tr>
<tr>
<td>11.517</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>mult1/mult1_0/rsr0/s_B_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.429%; route: 0.702, 47.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.429%; route: 0.702, 47.571%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>div1/div1_0/done_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>div1/div1_0/done_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>div1/div1_0/done_s4/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">div1/div1_0/done_s4/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>div1/div1_0/n217_s22/I0</td>
</tr>
<tr>
<td>1.773</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">div1/div1_0/n217_s22/F</td>
</tr>
<tr>
<td>1.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">div1/div1_0/done_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>div1/div1_0/done_s4/CLK</td>
</tr>
<tr>
<td>1.498</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>div1/div1_0/done_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.482%; route: 0.700, 47.518%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.482%; route: 0.700, 47.518%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/rx_count16_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/rx_count16_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>per_uart/uart0/rx_count16_0_s2/CLK</td>
</tr>
<tr>
<td>1.612</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/rx_count16_0_s2/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>per_uart/uart0/n100_s4/I3</td>
</tr>
<tr>
<td>1.771</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n100_s4/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/rx_count16_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>per_uart/uart0/rx_count16_0_s2/CLK</td>
</tr>
<tr>
<td>1.496</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>per_uart/uart0/rx_count16_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.553%; route: 0.698, 47.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.553%; route: 0.698, 47.447%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/rx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/rx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>per_uart/uart0/rx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/rx_bitcount_1_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>per_uart/uart0/n199_s1/I1</td>
</tr>
<tr>
<td>1.773</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n199_s1/F</td>
</tr>
<tr>
<td>1.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/rx_bitcount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.473</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>per_uart/uart0/rx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>1.498</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>per_uart/uart0/rx_bitcount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.482%; route: 0.700, 47.518%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.482%; route: 0.700, 47.518%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/state_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/state_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>CPU/state_0_s6/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R32C34[0][A]</td>
<td style=" font-weight:bold;">CPU/state_0_s6/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>CPU/n7349_s15/I1</td>
</tr>
<tr>
<td>1.766</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/n7349_s15/F</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td style=" font-weight:bold;">CPU/state_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>CPU/state_0_s6/CLK</td>
</tr>
<tr>
<td>1.491</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C34[0][A]</td>
<td>CPU/state_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/aluShamt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/aluShamt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>CPU/aluShamt_3_s1/CLK</td>
</tr>
<tr>
<td>1.612</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C34[0][A]</td>
<td style=" font-weight:bold;">CPU/aluShamt_3_s1/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>CPU/n6705_s1/I1</td>
</tr>
<tr>
<td>1.771</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" background: #97FFFF;">CPU/n6705_s1/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" font-weight:bold;">CPU/aluShamt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>CPU/aluShamt_3_s1/CLK</td>
</tr>
<tr>
<td>1.496</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>CPU/aluShamt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.544%; route: 0.698, 47.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.544%; route: 0.698, 47.456%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.486</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0/CLK</td>
</tr>
<tr>
<td>11.642</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">bcd2bin0/bcd2bin0_0/count0/cont_1_s0/Q</td>
</tr>
<tr>
<td>11.651</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/count0/n11_s4/I1</td>
</tr>
<tr>
<td>11.804</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" background: #97FFFF;">bcd2bin0/bcd2bin0_0/count0/n11_s4/F</td>
</tr>
<tr>
<td>11.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">bcd2bin0/bcd2bin0_0/count0/cont_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.486</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0/CLK</td>
</tr>
<tr>
<td>11.528</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/count0/cont_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.014%; route: 0.713, 47.986%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.014%; route: 0.713, 47.986%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.493</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1/CLK</td>
</tr>
<tr>
<td>11.649</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/lsr40/data_22_s1/Q</td>
</tr>
<tr>
<td>11.658</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/n43_s0/I3</td>
</tr>
<tr>
<td>11.811</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/lsr40/n43_s0/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/lsr40/data_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.493</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1/CLK</td>
</tr>
<tr>
<td>11.535</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.779%; route: 0.720, 48.221%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.779%; route: 0.720, 48.221%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.497</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1/CLK</td>
</tr>
<tr>
<td>11.653</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/lsr40/data_28_s1/Q</td>
</tr>
<tr>
<td>11.662</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/n35_s0/I0</td>
</tr>
<tr>
<td>11.815</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/lsr40/n35_s0/F</td>
</tr>
<tr>
<td>11.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/lsr40/data_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.497</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1/CLK</td>
</tr>
<tr>
<td>11.539</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.641%; route: 0.724, 48.359%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.113%; route: 0.009, 2.830%; tC2Q: 0.156, 49.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.641%; route: 0.724, 48.359%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">bcd2bin0/bcd2bin0_0/control0/count_4_s1/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/control0/n21_s10/I0</td>
</tr>
<tr>
<td>1.797</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">bcd2bin0/bcd2bin0_0/control0/n21_s10/F</td>
</tr>
<tr>
<td>1.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">bcd2bin0/bcd2bin0_0/control0/count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>bcd2bin0/bcd2bin0_0/control0/count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/control0/count_4_s1/Q</td>
</tr>
<tr>
<td>1.642</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/control0/n21_s10/I0</td>
</tr>
<tr>
<td>1.795</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/control0/n21_s10/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/control0/count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>bin2bcd0/bin2bcd0_0/control0/count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.805%; route: 0.719, 48.195%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/sqrt0/control0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/sqrt0/control0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.495</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>sqrt1/sqrt0/control0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">sqrt1/sqrt0/control0/state_1_s1/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>sqrt1/sqrt0/control0/n27_s16/I1</td>
</tr>
<tr>
<td>1.798</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">sqrt1/sqrt0/control0/n27_s16/F</td>
</tr>
<tr>
<td>1.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">sqrt1/sqrt0/control0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.495</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>sqrt1/sqrt0/control0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>sqrt1/sqrt0/control0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.727%; route: 0.722, 48.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.727%; route: 0.722, 48.273%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">From</td>
<td>sqrt1/sqrt0/control0/count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sqrt1/sqrt0/control0/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>sqrt1/sqrt0/control0/count_5_s1/CLK</td>
</tr>
<tr>
<td>1.632</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">sqrt1/sqrt0/control0/count_5_s1/Q</td>
</tr>
<tr>
<td>1.641</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>sqrt1/sqrt0/control0/n31_s13/I0</td>
</tr>
<tr>
<td>1.794</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">sqrt1/sqrt0/control0/n31_s13/F</td>
</tr>
<tr>
<td>1.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">sqrt1/sqrt0/control0/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>sqrt1/sqrt0/control0/count_5_s1/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>sqrt1/sqrt0/control0/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>div1/div1_0/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div1/div1_0/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>div1/div1_0/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.608</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">div1/div1_0/count_3_s0/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>div1/div1_0/n251_s9/I1</td>
</tr>
<tr>
<td>1.770</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">div1/div1_0/n251_s9/F</td>
</tr>
<tr>
<td>1.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">div1/div1_0/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.467</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>div1/div1_0/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>div1/div1_0/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.697%; route: 0.694, 47.303%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>div1/div1_0/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div1/div1_0/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>div1/div1_0/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">div1/div1_0/count_4_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>div1/div1_0/n250_s10/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">div1/div1_0/n250_s10/F</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">div1/div1_0/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>div1/div1_0/count_4_s0/CLK</td>
</tr>
<tr>
<td>1.483</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>div1/div1_0/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_count16_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_count16_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>per_uart/uart0/tx_count16_0_s3/CLK</td>
</tr>
<tr>
<td>1.618</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_count16_0_s3/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>per_uart/uart0/n318_s3/I3</td>
</tr>
<tr>
<td>1.780</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n318_s3/F</td>
</tr>
<tr>
<td>1.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_count16_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>per_uart/uart0/tx_count16_0_s3/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>per_uart/uart0/tx_count16_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.340%; route: 0.704, 47.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.340%; route: 0.704, 47.660%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_bitcount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[1][A]</td>
<td>per_uart/uart0/tx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C40[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_1_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[1][A]</td>
<td>per_uart/uart0/n401_s2/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C40[1][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n401_s2/F</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[1][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[1][A]</td>
<td>per_uart/uart0/tx_bitcount_1_s0/CLK</td>
</tr>
<tr>
<td>1.483</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C40[1][A]</td>
<td>per_uart/uart0/tx_bitcount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">From</td>
<td>per_uart/uart0/tx_bitcount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>per_uart/uart0/tx_bitcount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td>per_uart/uart0/tx_bitcount_2_s0/CLK</td>
</tr>
<tr>
<td>1.599</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C40[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_2_s0/Q</td>
</tr>
<tr>
<td>1.608</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td>per_uart/uart0/n400_s4/I1</td>
</tr>
<tr>
<td>1.761</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td style=" background: #97FFFF;">per_uart/uart0/n400_s4/F</td>
</tr>
<tr>
<td>1.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td style=" font-weight:bold;">per_uart/uart0/tx_bitcount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.458</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C40[0][A]</td>
<td>per_uart/uart0/tx_bitcount_2_s0/CLK</td>
</tr>
<tr>
<td>1.483</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C40[0][A]</td>
<td>per_uart/uart0/tx_bitcount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 53.022%; route: 0.685, 46.978%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.491</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R25C42[1][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/lsr40/data_20_s1/Q</td>
</tr>
<tr>
<td>11.659</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/n45_s0/I0</td>
</tr>
<tr>
<td>11.812</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" background: #97FFFF;">bin2bcd0/bin2bcd0_0/lsr40/n45_s0/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td style=" font-weight:bold;">bin2bcd0/bin2bcd0_0/lsr40/data_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>1859</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.491</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1/CLK</td>
</tr>
<tr>
<td>11.533</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C42[1][A]</td>
<td>bin2bcd0/bin2bcd0_0/lsr40/data_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.848%; route: 0.718, 48.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 47.664%; route: 0.012, 3.738%; tC2Q: 0.156, 48.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.848%; route: 0.718, 48.152%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_1_MEM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_1_MEM_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_1_MEM_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_1_MEM_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_2_MEM_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_2_MEM_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_2_MEM_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_3_MEM_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_3_MEM_3_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_3_MEM_3_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_1_MEM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_1_MEM_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_1_MEM_1_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_1_MEM_1_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_2_MEM_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_2_MEM_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_2_MEM_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_3_MEM_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_3_MEM_3_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_3_MEM_3_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.976</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_0_MEM_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_0_MEM_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>RAM/MEM_3_MEM_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.976</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>RAM/MEM_3_MEM_3_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>RAM/MEM_3_MEM_3_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1859</td>
<td>clk_d</td>
<td>0.761</td>
<td>1.975</td>
</tr>
<tr>
<td>516</td>
<td>mem_rdata[20]</td>
<td>3.313</td>
<td>3.929</td>
</tr>
<tr>
<td>514</td>
<td>mem_rdata_15_14</td>
<td>0.381</td>
<td>3.455</td>
</tr>
<tr>
<td>514</td>
<td>mem_rdata_15_13</td>
<td>3.835</td>
<td>2.710</td>
</tr>
<tr>
<td>260</td>
<td>mem_rdata[21]</td>
<td>3.915</td>
<td>3.749</td>
</tr>
<tr>
<td>259</td>
<td>mem_rdata[16]</td>
<td>6.210</td>
<td>3.325</td>
</tr>
<tr>
<td>132</td>
<td>mem_rdata[17]</td>
<td>5.005</td>
<td>2.561</td>
</tr>
<tr>
<td>132</td>
<td>mem_rdata[22]</td>
<td>4.149</td>
<td>3.128</td>
</tr>
<tr>
<td>120</td>
<td>mem_addr_Z[2]</td>
<td>1.587</td>
<td>2.229</td>
</tr>
<tr>
<td>90</td>
<td>state[1]</td>
<td>1.821</td>
<td>2.835</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C63</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C61</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C88</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20.0 [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
