

================================================================
== Vitis HLS Report for 'cyt_rdma'
================================================================
* Date:           Sat Dec 30 12:25:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dummy_cyt_rdma_stack
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.353 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+----------+
        |                                   |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |              Instance             |      Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_cyt_rdma_tx_fu_124             |cyt_rdma_tx      |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |grp_cyt_rdma_rx_fu_162             |cyt_rdma_rx      |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |call_ln174_cyt_rdma_wr_sts_fu_208  |cyt_rdma_wr_sts  |        0|        0|      0 ns|      0 ns|    1|    1|  yes(flp)|
        +-----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln172 = call void @cyt_rdma_tx, i128 %rdma_sq, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i1 %txFsmState, i32 %command_len_V, i64 %command_vaddr_V, i8 %command_host_V, i16 %command_qpn_V, i8 %command_opcode_V" [dummy_cyt_rdma_stack.cpp:172]   --->   Operation 5 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln173 = call void @cyt_rdma_rx, i64 %notif, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V" [dummy_cyt_rdma_stack.cpp:173]   --->   Operation 6 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln172 = call void @cyt_rdma_tx, i128 %rdma_sq, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i1 %txFsmState, i32 %command_len_V, i64 %command_vaddr_V, i8 %command_host_V, i16 %command_qpn_V, i8 %command_opcode_V" [dummy_cyt_rdma_stack.cpp:172]   --->   Operation 7 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln173 = call void @cyt_rdma_rx, i64 %notif, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V" [dummy_cyt_rdma_stack.cpp:173]   --->   Operation 8 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln169 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_6" [dummy_cyt_rdma_stack.cpp:169]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln147 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [dummy_cyt_rdma_stack.cpp:147]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln147 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0" [dummy_cyt_rdma_stack.cpp:147]   --->   Operation 11 'specinterface' 'specinterface_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rdma_sq, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %rdma_sq"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %notif, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %notif"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %send_data_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %send_data_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %send_data_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %send_data_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %send_data_V_dest_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %recv_data_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %recv_data_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %recv_data_V_strb_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %recv_data_V_last_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %recv_data_V_dest_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %wr_data_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %wr_data_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %wr_data_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wr_data_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wr_data_V_dest_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i104 %wr_cmd_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %wr_cmd_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %wr_cmd_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wr_cmd_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %wr_cmd_V_dest_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wr_sts, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wr_sts"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %rx_V_data_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rx_V_keep_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rx_V_strb_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %rx_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %rx_V_dest_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %tx_V_data_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tx_V_keep_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tx_V_strb_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %tx_V_last_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %tx_V_dest_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln176 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 0, i1 %rx_V_last_V, i1 0, i8 %rx_V_dest_V, void @empty_9" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln176 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 0, i1 %send_data_V_last_V, i1 0, i8 %send_data_V_dest_V, void @empty_4" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 55 'specaxissidechannel' 'specaxissidechannel_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln176 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 0, i1 %wr_data_V_last_V, i1 0, i8 %wr_data_V_dest_V, void @empty_5" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 56 'specaxissidechannel' 'specaxissidechannel_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln176 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 0, i1 %recv_data_V_last_V, i1 0, i8 %recv_data_V_dest_V, void @empty_7" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 57 'specaxissidechannel' 'specaxissidechannel_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln176 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 0, i1 %tx_V_last_V, i1 0, i8 %tx_V_dest_V, void @empty_1" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 58 'specaxissidechannel' 'specaxissidechannel_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln176 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 0, i1 %wr_cmd_V_last_V, i1 0, i8 %wr_cmd_V_dest_V, void @empty_0" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 59 'specaxissidechannel' 'specaxissidechannel_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%call_ln174 = call void @cyt_rdma_wr_sts, i32 %wr_sts" [dummy_cyt_rdma_stack.cpp:174]   --->   Operation 60 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln176 = ret" [dummy_cyt_rdma_stack.cpp:176]   --->   Operation 61 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ rdma_sq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ notif]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ recv_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_cmd_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wr_sts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rx_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txFsmState]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ command_len_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ command_vaddr_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ command_host_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ command_qpn_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ command_opcode_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln172                 (call                ) [ 00000]
call_ln173                 (call                ) [ 00000]
specdataflowpipeline_ln169 (specdataflowpipeline) [ 00000]
spectopmodule_ln147        (spectopmodule       ) [ 00000]
specinterface_ln147        (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specbitsmap_ln0            (specbitsmap         ) [ 00000]
specaxissidechannel_ln176  (specaxissidechannel ) [ 00000]
specaxissidechannel_ln176  (specaxissidechannel ) [ 00000]
specaxissidechannel_ln176  (specaxissidechannel ) [ 00000]
specaxissidechannel_ln176  (specaxissidechannel ) [ 00000]
specaxissidechannel_ln176  (specaxissidechannel ) [ 00000]
specaxissidechannel_ln176  (specaxissidechannel ) [ 00000]
call_ln174                 (call                ) [ 00000]
ret_ln176                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rdma_sq">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdma_sq"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="notif">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="notif"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="send_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="send_data_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="send_data_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="send_data_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="send_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="recv_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="recv_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="recv_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="recv_data_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="recv_data_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="wr_data_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="wr_data_V_keep_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="wr_data_V_strb_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wr_data_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="wr_data_V_dest_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="wr_cmd_V_data_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="wr_cmd_V_keep_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="wr_cmd_V_strb_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="wr_cmd_V_last_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="wr_cmd_V_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_cmd_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="wr_sts">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_sts"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rx_V_data_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rx_V_keep_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rx_V_strb_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rx_V_last_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rx_V_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="tx_V_data_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="tx_V_keep_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="tx_V_strb_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="tx_V_last_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="tx_V_dest_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="txFsmState">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txFsmState"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="command_len_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_len_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="command_vaddr_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_vaddr_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="command_host_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_host_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="command_qpn_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_qpn_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="command_opcode_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_opcode_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyt_rdma_tx"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyt_rdma_rx"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyt_rdma_wr_sts"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="grp_cyt_rdma_tx_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="512" slack="0"/>
<pin id="128" dir="0" index="3" bw="64" slack="0"/>
<pin id="129" dir="0" index="4" bw="64" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="8" slack="0"/>
<pin id="132" dir="0" index="7" bw="512" slack="0"/>
<pin id="133" dir="0" index="8" bw="64" slack="0"/>
<pin id="134" dir="0" index="9" bw="64" slack="0"/>
<pin id="135" dir="0" index="10" bw="1" slack="0"/>
<pin id="136" dir="0" index="11" bw="8" slack="0"/>
<pin id="137" dir="0" index="12" bw="1" slack="0"/>
<pin id="138" dir="0" index="13" bw="32" slack="0"/>
<pin id="139" dir="0" index="14" bw="64" slack="0"/>
<pin id="140" dir="0" index="15" bw="8" slack="0"/>
<pin id="141" dir="0" index="16" bw="16" slack="0"/>
<pin id="142" dir="0" index="17" bw="8" slack="0"/>
<pin id="143" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln172/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_cyt_rdma_rx_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="512" slack="0"/>
<pin id="166" dir="0" index="3" bw="64" slack="0"/>
<pin id="167" dir="0" index="4" bw="64" slack="0"/>
<pin id="168" dir="0" index="5" bw="1" slack="0"/>
<pin id="169" dir="0" index="6" bw="8" slack="0"/>
<pin id="170" dir="0" index="7" bw="512" slack="0"/>
<pin id="171" dir="0" index="8" bw="64" slack="0"/>
<pin id="172" dir="0" index="9" bw="64" slack="0"/>
<pin id="173" dir="0" index="10" bw="1" slack="0"/>
<pin id="174" dir="0" index="11" bw="8" slack="0"/>
<pin id="175" dir="0" index="12" bw="104" slack="0"/>
<pin id="176" dir="0" index="13" bw="13" slack="0"/>
<pin id="177" dir="0" index="14" bw="13" slack="0"/>
<pin id="178" dir="0" index="15" bw="1" slack="0"/>
<pin id="179" dir="0" index="16" bw="8" slack="0"/>
<pin id="180" dir="0" index="17" bw="512" slack="0"/>
<pin id="181" dir="0" index="18" bw="64" slack="0"/>
<pin id="182" dir="0" index="19" bw="64" slack="0"/>
<pin id="183" dir="0" index="20" bw="1" slack="0"/>
<pin id="184" dir="0" index="21" bw="8" slack="0"/>
<pin id="185" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln173/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="call_ln174_cyt_rdma_wr_sts_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="78" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="124" pin=10"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="124" pin=11"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="124" pin=12"/></net>

<net id="157"><net_src comp="68" pin="0"/><net_sink comp="124" pin=13"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="124" pin=14"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="124" pin=15"/></net>

<net id="160"><net_src comp="74" pin="0"/><net_sink comp="124" pin=16"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="124" pin=17"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="162" pin=4"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="162" pin=5"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="162" pin=6"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="162" pin=7"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="162" pin=8"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="162" pin=9"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="162" pin=10"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="162" pin=11"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="162" pin=12"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="162" pin=13"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="162" pin=14"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="162" pin=15"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="162" pin=16"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="162" pin=17"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="162" pin=18"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="162" pin=19"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="162" pin=20"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="162" pin=21"/></net>

<net id="212"><net_src comp="122" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="44" pin="0"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: notif | {2 3 }
	Port: recv_data_V_data_V | {2 3 }
	Port: recv_data_V_keep_V | {2 3 }
	Port: recv_data_V_strb_V | {2 3 }
	Port: recv_data_V_last_V | {2 3 }
	Port: recv_data_V_dest_V | {2 3 }
	Port: wr_data_V_data_V | {2 3 }
	Port: wr_data_V_keep_V | {2 3 }
	Port: wr_data_V_strb_V | {2 3 }
	Port: wr_data_V_last_V | {2 3 }
	Port: wr_data_V_dest_V | {2 3 }
	Port: wr_cmd_V_data_V | {2 3 }
	Port: wr_cmd_V_keep_V | {2 3 }
	Port: wr_cmd_V_strb_V | {2 3 }
	Port: wr_cmd_V_last_V | {2 3 }
	Port: wr_cmd_V_dest_V | {2 3 }
	Port: tx_V_data_V | {2 3 }
	Port: tx_V_keep_V | {2 3 }
	Port: tx_V_strb_V | {2 3 }
	Port: tx_V_last_V | {2 3 }
	Port: tx_V_dest_V | {2 3 }
	Port: txFsmState | {2 3 }
	Port: command_len_V | {2 3 }
	Port: command_vaddr_V | {2 3 }
	Port: command_host_V | {2 3 }
	Port: command_qpn_V | {2 3 }
	Port: command_opcode_V | {2 3 }
 - Input state : 
	Port: cyt_rdma : rdma_sq | {2 3 }
	Port: cyt_rdma : send_data_V_data_V | {2 3 }
	Port: cyt_rdma : send_data_V_keep_V | {2 3 }
	Port: cyt_rdma : send_data_V_strb_V | {2 3 }
	Port: cyt_rdma : send_data_V_last_V | {2 3 }
	Port: cyt_rdma : send_data_V_dest_V | {2 3 }
	Port: cyt_rdma : wr_sts | {4 }
	Port: cyt_rdma : rx_V_data_V | {2 3 }
	Port: cyt_rdma : rx_V_keep_V | {2 3 }
	Port: cyt_rdma : rx_V_strb_V | {2 3 }
	Port: cyt_rdma : rx_V_last_V | {2 3 }
	Port: cyt_rdma : rx_V_dest_V | {2 3 }
	Port: cyt_rdma : txFsmState | {2 3 }
	Port: cyt_rdma : command_len_V | {2 3 }
	Port: cyt_rdma : command_vaddr_V | {2 3 }
	Port: cyt_rdma : command_host_V | {2 3 }
	Port: cyt_rdma : command_qpn_V | {2 3 }
	Port: cyt_rdma : command_opcode_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |       grp_cyt_rdma_tx_fu_124      |  0.387  |   843   |   268   |
|   call   |       grp_cyt_rdma_rx_fu_162      |  1.161  |   177   |    81   |
|          | call_ln174_cyt_rdma_wr_sts_fu_208 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |  1.548  |   1020  |   349   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |  1020  |   349  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1020  |   349  |
+-----------+--------+--------+--------+
