[ START MERGED ]
n5709 DS18B20Z_inst/one_wire_N_502
OLED12832_inst/n25769 OLED12832_inst/cnt_main_4
piano_out_I_0/Beeper_inst/n25816 piano_out_I_0/data_buffer_reg_4
[ END MERGED ]
[ START CLIPPED ]
GND_net
VCC_net
DS18B20Z_inst/add_76_21/S1
DS18B20Z_inst/add_76_21/CO
DS18B20Z_inst/sub_1360_add_2_1/S1
DS18B20Z_inst/sub_1360_add_2_1/S0
DS18B20Z_inst/sub_1360_add_2_1/CI
DS18B20Z_inst/sub_1360_add_2_3/S1
DS18B20Z_inst/sub_1360_add_2_3/S0
DS18B20Z_inst/sub_1360_add_2_5/S1
DS18B20Z_inst/sub_1360_add_2_5/S0
DS18B20Z_inst/sub_1360_add_2_7/S1
DS18B20Z_inst/sub_1360_add_2_7/S0
DS18B20Z_inst/sub_1360_add_2_9/S1
DS18B20Z_inst/sub_1360_add_2_9/S0
DS18B20Z_inst/sub_1360_add_2_11/S1
DS18B20Z_inst/sub_1360_add_2_11/S0
DS18B20Z_inst/sub_1360_add_2_13/S1
DS18B20Z_inst/sub_1360_add_2_13/S0
DS18B20Z_inst/add_76_1/S0
DS18B20Z_inst/add_76_1/CI
DS18B20Z_inst/sub_1360_add_2_15/S1
DS18B20Z_inst/sub_1360_add_2_15/S0
DS18B20Z_inst/sub_1360_add_2_17/S1
DS18B20Z_inst/sub_1360_add_2_17/S0
DS18B20Z_inst/sub_1360_add_2_19/S1
DS18B20Z_inst/sub_1360_add_2_19/S0
DS18B20Z_inst/sub_1360_add_2_21/S0
DS18B20Z_inst/sub_1360_add_2_21/CO
uart_top_inst/baud_rx_ins/cnt_1983_add_4_1/S0
uart_top_inst/baud_rx_ins/cnt_1983_add_4_1/CI
uart_top_inst/baud_rx_ins/cnt_1983_add_4_13/CO
uart_top_inst/baud_tx_ins/cnt_1985_add_4_1/S0
uart_top_inst/baud_tx_ins/cnt_1985_add_4_1/CI
uart_top_inst/baud_tx_ins/cnt_1985_add_4_13/CO
uart_top_inst/add_35_1/S0
uart_top_inst/add_35_1/CI
uart_top_inst/add_35_11/S1
uart_top_inst/add_35_11/CO
piano_out_I_0/Beeper_inst/time_cnt_1987_add_4_1/S0
piano_out_I_0/Beeper_inst/time_cnt_1987_add_4_1/CI
piano_out_I_0/Beeper_inst/time_cnt_1987_add_4_19/S1
piano_out_I_0/Beeper_inst/time_cnt_1987_add_4_19/CO
piano_out_I_0/Beeper_inst/add_1033_1/S0
piano_out_I_0/Beeper_inst/add_1033_1/CI
piano_out_I_0/Beeper_inst/add_1033_19/CO
piano_out_I_0/cnt_1981_add_4_1/S0
piano_out_I_0/cnt_1981_add_4_1/CI
piano_out_I_0/cnt_1981_add_4_25/S1
piano_out_I_0/cnt_1981_add_4_25/CO
piano_out_I_0/data_length_reg_1982_add_4_1/S1
piano_out_I_0/data_length_reg_1982_add_4_1/S0
piano_out_I_0/data_length_reg_1982_add_4_1/CI
piano_out_I_0/data_length_reg_1982_add_4_11/CO
OLED12832_inst/sub_104_add_2_1/S0
OLED12832_inst/sub_104_add_2_1/CI
OLED12832_inst/sub_104_add_2_9/S1
OLED12832_inst/sub_104_add_2_9/CO
OLED12832_inst/sub_79_add_2_1/S0
OLED12832_inst/sub_79_add_2_1/CI
OLED12832_inst/sub_79_add_2_9/S1
OLED12832_inst/sub_79_add_2_9/CO
OLED12832_inst/add_38_1/S0
OLED12832_inst/add_38_1/CI
OLED12832_inst/add_2997_1/S1
OLED12832_inst/add_2997_1/S0
OLED12832_inst/add_2997_1/CI
OLED12832_inst/add_38_17/S1
OLED12832_inst/add_38_17/CO
OLED12832_inst/add_2997_7/CO
OLED12832_inst/add_143_1/S0
OLED12832_inst/add_143_1/CI
OLED12832_inst/sub_1361_add_2_1/S1
OLED12832_inst/sub_1361_add_2_1/S0
OLED12832_inst/sub_1361_add_2_1/CI
OLED12832_inst/sub_1361_add_2_3/S1
OLED12832_inst/sub_1361_add_2_3/S0
OLED12832_inst/sub_1361_add_2_5/S1
OLED12832_inst/sub_1361_add_2_5/S0
OLED12832_inst/sub_1361_add_2_7/S1
OLED12832_inst/sub_1361_add_2_7/S0
OLED12832_inst/sub_1361_add_2_9/S1
OLED12832_inst/sub_1361_add_2_9/S0
OLED12832_inst/sub_1361_add_2_11/S1
OLED12832_inst/sub_1361_add_2_11/S0
OLED12832_inst/sub_1361_add_2_13/S1
OLED12832_inst/sub_1361_add_2_13/S0
OLED12832_inst/sub_1361_add_2_15/S1
OLED12832_inst/sub_1361_add_2_15/S0
OLED12832_inst/sub_1361_add_2_17/S0
OLED12832_inst/sub_1361_add_2_17/CO
OLED12832_inst/add_143_17/S1
OLED12832_inst/add_143_17/CO
time_generator_inst/add_6_1/S0
time_generator_inst/add_6_1/CI
time_generator_inst/add_6_25/S1
time_generator_inst/add_6_25/CO
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.11.0.396.4 -- WARNING: Map write only section -- Thu Feb 25 11:56:11 2021

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "rs232_rx" SITE "C8" ;
LOCATE COMP "key[0]" SITE "M13" ;
LOCATE COMP "key[1]" SITE "M14" ;
LOCATE COMP "key[2]" SITE "N14" ;
LOCATE COMP "rst_n" SITE "L14" ;
LOCATE COMP "clk" SITE "C1" ;
LOCATE COMP "oled_dat" SITE "F12" ;
LOCATE COMP "oled_clk" SITE "E12" ;
LOCATE COMP "oled_dcn" SITE "F13" ;
LOCATE COMP "oled_rst" SITE "G12" ;
LOCATE COMP "oled_csn" SITE "F14" ;
LOCATE COMP "piano_out" SITE "P8" ;
LOCATE COMP "rs232_tx" SITE "B8" ;
LOCATE COMP "en" SITE "P9" ;
LOCATE COMP "rgb_led2[0]" SITE "M3" ;
LOCATE COMP "led[5]" SITE "N10" ;
LOCATE COMP "led[6]" SITE "N9" ;
LOCATE COMP "one_wire" SITE "N7" ;
LOCATE COMP "rgb_led2[2]" SITE "P4" ;
LOCATE COMP "rgb_led1[0]" SITE "M2" ;
LOCATE COMP "rgb_led1[1]" SITE "N2" ;
LOCATE COMP "rgb_led1[2]" SITE "P2" ;
LOCATE COMP "led[0]" SITE "N13" ;
LOCATE COMP "led[1]" SITE "M12" ;
LOCATE COMP "led[2]" SITE "P12" ;
LOCATE COMP "led[3]" SITE "M11" ;
LOCATE COMP "led[4]" SITE "P11" ;
LOCATE COMP "rgb_led2[1]" SITE "N3" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
