{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/tmp/04a801c6c66b4b3fbfe8fefb9f23e58a.lib ",
   "modules": {
      "\\clk_int_div": {
         "num_wires":         130,
         "num_wire_bits":     147,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 45,
         "num_ports":         9,
         "num_port_bits":     15,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         138,
         "num_cells_by_type": {
            "$_ANDNOT_": 37,
            "$_AND_": 3,
            "$_DFFE_NN0P_": 1,
            "$_DFFE_PN0P_": 11,
            "$_DFFE_PN1P_": 2,
            "$_DFF_NN0_": 1,
            "$_DFF_PN0_": 1,
            "$_DLATCH_P_": 1,
            "$_MUX_": 3,
            "$_NAND_": 4,
            "$_NOR_": 11,
            "$_NOT_": 10,
            "$_ORNOT_": 3,
            "$_OR_": 26,
            "$_XNOR_": 4,
            "$_XOR_": 20
         }
      }
   },
      "design": {
         "num_wires":         130,
         "num_wire_bits":     147,
         "num_pub_wires":     28,
         "num_pub_wire_bits": 45,
         "num_ports":         9,
         "num_port_bits":     15,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         138,
         "num_cells_by_type": {
            "$_ANDNOT_": 37,
            "$_AND_": 3,
            "$_DFFE_NN0P_": 1,
            "$_DFFE_PN0P_": 11,
            "$_DFFE_PN1P_": 2,
            "$_DFF_NN0_": 1,
            "$_DFF_PN0_": 1,
            "$_DLATCH_P_": 1,
            "$_MUX_": 3,
            "$_NAND_": 4,
            "$_NOR_": 11,
            "$_NOT_": 10,
            "$_ORNOT_": 3,
            "$_OR_": 26,
            "$_XNOR_": 4,
            "$_XOR_": 20
         }
      }
}

