
closed_current_loop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da5c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  0800db70  0800db70  0001db70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de40  0800de40  0002023c  2**0
                  CONTENTS
  4 .ARM          00000000  0800de40  0800de40  0002023c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800de40  0800de40  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de40  0800de40  0001de40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800de44  0800de44  0001de44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  0800de48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014c0  20000240  0800e084  00020240  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001700  0800e084  00021700  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020265  2**0
                  CONTENTS, READONLY
 13 .debug_info   000159cd  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d02  00000000  00000000  00035c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013e8  00000000  00000000  00039978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f12  00000000  00000000  0003ad60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bfd8  00000000  00000000  0003bc72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019132  00000000  00000000  00057c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00094807  00000000  00000000  00070d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c90  00000000  00000000  00105584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000240 	.word	0x20000240
 800012c:	00000000 	.word	0x00000000
 8000130:	0800db54 	.word	0x0800db54

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000244 	.word	0x20000244
 800014c:	0800db54 	.word	0x0800db54

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <spiCalcEvenParity>:
 *  Created on: Jun 8, 2023
 *      Author: hht
 */

#include "as5048a.h"
uint8_t spiCalcEvenParity(uint16_t value){
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	80fb      	strh	r3, [r7, #6]
	uint8_t cnt = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	for (i = 0; i < 16; i++)
 800111e:	2300      	movs	r3, #0
 8001120:	73bb      	strb	r3, [r7, #14]
 8001122:	e00d      	b.n	8001140 <spiCalcEvenParity+0x30>
	{
		if (value & 0x1)
 8001124:	88fb      	ldrh	r3, [r7, #6]
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <spiCalcEvenParity+0x24>
		{
			cnt++;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	3301      	adds	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
		}
		value >>= 1;
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	085b      	lsrs	r3, r3, #1
 8001138:	80fb      	strh	r3, [r7, #6]
	for (i = 0; i < 16; i++)
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	3301      	adds	r3, #1
 800113e:	73bb      	strb	r3, [r7, #14]
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	d9ee      	bls.n	8001124 <spiCalcEvenParity+0x14>
	}
	return cnt & 0x1;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
}
 800114e:	4618      	mov	r0, r3
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <read>:

uint16_t read(SPI_HandleTypeDef* _spi, GPIO_TypeDef* _ps, uint16_t _cs,uint16_t registerAddress){
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af02      	add	r7, sp, #8
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	4611      	mov	r1, r2
 8001164:	461a      	mov	r2, r3
 8001166:	460b      	mov	r3, r1
 8001168:	80fb      	strh	r3, [r7, #6]
 800116a:	4613      	mov	r3, r2
 800116c:	80bb      	strh	r3, [r7, #4]

	uint8_t send_data[2];
	uint8_t recv_data[2];
//	uint16_t data2;
	uint16_t command = 0b0100000000000000; // PAR=0 R/W=R
 800116e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001172:	82fb      	strh	r3, [r7, #22]
	command = command | registerAddress;
 8001174:	8afa      	ldrh	r2, [r7, #22]
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	4313      	orrs	r3, r2
 800117a:	82fb      	strh	r3, [r7, #22]

	//Add a parity bit on the the MSB
	command |= ((uint16_t)spiCalcEvenParity(command)<<15);
 800117c:	8afb      	ldrh	r3, [r7, #22]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ffc6 	bl	8001110 <spiCalcEvenParity>
 8001184:	4603      	mov	r3, r0
 8001186:	03db      	lsls	r3, r3, #15
 8001188:	b21a      	sxth	r2, r3
 800118a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800118e:	4313      	orrs	r3, r2
 8001190:	b21b      	sxth	r3, r3
 8001192:	82fb      	strh	r3, [r7, #22]

	//Split the command into two bytes
	send_data[1] = command & 0xFF;
 8001194:	8afb      	ldrh	r3, [r7, #22]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	757b      	strb	r3, [r7, #21]
	send_data[0] = ( command >> 8 ) & 0xFF;
 800119a:	8afb      	ldrh	r3, [r7, #22]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	753b      	strb	r3, [r7, #20]

	EN_SPI;
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	2200      	movs	r2, #0
 80011a8:	4619      	mov	r1, r3
 80011aa:	68b8      	ldr	r0, [r7, #8]
 80011ac:	f002 fbf8 	bl	80039a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_spi, (uint8_t *)&send_data, 2, 0xFFFF);
 80011b0:	f107 0114 	add.w	r1, r7, #20
 80011b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011b8:	2202      	movs	r2, #2
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f004 ff7c 	bl	80060b8 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit(_spi, (uint8_t *)&command, 1, 0xFFFF);
	while (HAL_SPI_GetState(_spi) != HAL_SPI_STATE_READY) {}
 80011c0:	bf00      	nop
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f005 fa6b 	bl	800669e <HAL_SPI_GetState>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d1f9      	bne.n	80011c2 <read+0x6a>
	DIS_SPI;
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	2201      	movs	r2, #1
 80011d2:	4619      	mov	r1, r3
 80011d4:	68b8      	ldr	r0, [r7, #8]
 80011d6:	f002 fbe3 	bl	80039a0 <HAL_GPIO_WritePin>
	send_data[0]=0x00;
 80011da:	2300      	movs	r3, #0
 80011dc:	753b      	strb	r3, [r7, #20]
	send_data[1]=0x00;
 80011de:	2300      	movs	r3, #0
 80011e0:	757b      	strb	r3, [r7, #21]
	EN_SPI;
 80011e2:	88fb      	ldrh	r3, [r7, #6]
 80011e4:	2200      	movs	r2, #0
 80011e6:	4619      	mov	r1, r3
 80011e8:	68b8      	ldr	r0, [r7, #8]
 80011ea:	f002 fbd9 	bl	80039a0 <HAL_GPIO_WritePin>
	 HAL_SPI_TransmitReceive(_spi,(uint8_t*)&send_data,(uint8_t*)&recv_data,2, 0xFFFF);
 80011ee:	f107 0210 	add.w	r2, r7, #16
 80011f2:	f107 0114 	add.w	r1, r7, #20
 80011f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2302      	movs	r3, #2
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f005 f89d 	bl	800633e <HAL_SPI_TransmitReceive>
//	HAL_SPI_Receive(_spi, (uint8_t *)&recv_data, 2, 0xFFFF);
//	HAL_SPI_Receive(_spi, (uint8_t *)&data2, 1, 0xFFFF);
	while (HAL_SPI_GetState(_spi) != HAL_SPI_STATE_READY) {}
 8001204:	bf00      	nop
 8001206:	68f8      	ldr	r0, [r7, #12]
 8001208:	f005 fa49 	bl	800669e <HAL_SPI_GetState>
 800120c:	4603      	mov	r3, r0
 800120e:	2b01      	cmp	r3, #1
 8001210:	d1f9      	bne.n	8001206 <read+0xae>
	DIS_SPI;
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	2201      	movs	r2, #1
 8001216:	4619      	mov	r1, r3
 8001218:	68b8      	ldr	r0, [r7, #8]
 800121a:	f002 fbc1 	bl	80039a0 <HAL_GPIO_WritePin>
//	} else {
//		errorFlag = 0;
//	}

	//Return the data, stripping the parity and error bits
	return (( ( recv_data[1] & 0xFF ) << 8 ) | ( recv_data[0] & 0xFF )) & ~0xC000;
 800121e:	7c7b      	ldrb	r3, [r7, #17]
 8001220:	021b      	lsls	r3, r3, #8
 8001222:	b21a      	sxth	r2, r3
 8001224:	7c3b      	ldrb	r3, [r7, #16]
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21b      	sxth	r3, r3
 800122c:	b29b      	uxth	r3, r3
 800122e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001232:	b29b      	uxth	r3, r3
//	return data2 & ~0xC000;
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <ADC_Select_CH0>:
#include "main.h"



void ADC_Select_CH0 (ADC_HandleTypeDef hadc1)
{
 800123c:	b084      	sub	sp, #16
 800123e:	b580      	push	{r7, lr}
 8001240:	b084      	sub	sp, #16
 8001242:	af00      	add	r7, sp, #0
 8001244:	f107 0c18 	add.w	ip, r7, #24
 8001248:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	ADC_ChannelConfTypeDef sConfig = {0};
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 800125a:	2301      	movs	r3, #1
 800125c:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 800125e:	2303      	movs	r3, #3
 8001260:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	4619      	mov	r1, r3
 8001266:	f107 0018 	add.w	r0, r7, #24
 800126a:	f001 ff73 	bl	8003154 <HAL_ADC_ConfigChannel>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <ADC_Select_CH0+0x3c>
	  {
	    Error_Handler();
 8001274:	f000 ff1e 	bl	80020b4 <Error_Handler>
	  }
}
 8001278:	bf00      	nop
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001282:	b004      	add	sp, #16
 8001284:	4770      	bx	lr

08001286 <ADC_Select_CH1>:

void ADC_Select_CH1 (ADC_HandleTypeDef hadc1)
{
 8001286:	b084      	sub	sp, #16
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	f107 0c18 	add.w	ip, r7, #24
 8001292:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	ADC_ChannelConfTypeDef sConfig = {0};
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 80012a0:	2301      	movs	r3, #1
 80012a2:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80012a8:	2303      	movs	r3, #3
 80012aa:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	4619      	mov	r1, r3
 80012b0:	f107 0018 	add.w	r0, r7, #24
 80012b4:	f001 ff4e 	bl	8003154 <HAL_ADC_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <ADC_Select_CH1+0x3c>
	  {
	    Error_Handler();
 80012be:	f000 fef9 	bl	80020b4 <Error_Handler>
	  }
}
 80012c2:	bf00      	nop
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012cc:	b004      	add	sp, #16
 80012ce:	4770      	bx	lr

080012d0 <ADC_Select_CH2>:

void ADC_Select_CH2 (ADC_HandleTypeDef hadc1)
{
 80012d0:	b084      	sub	sp, #16
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b084      	sub	sp, #16
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	f107 0c18 	add.w	ip, r7, #24
 80012dc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	ADC_ChannelConfTypeDef sConfig = {0};
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_2;
 80012ea:	2302      	movs	r3, #2
 80012ec:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 80012ee:	2301      	movs	r3, #1
 80012f0:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80012f2:	2303      	movs	r3, #3
 80012f4:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	4619      	mov	r1, r3
 80012fa:	f107 0018 	add.w	r0, r7, #24
 80012fe:	f001 ff29 	bl	8003154 <HAL_ADC_ConfigChannel>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <ADC_Select_CH2+0x3c>
	  {
	    Error_Handler();
 8001308:	f000 fed4 	bl	80020b4 <Error_Handler>
	  }
}
 800130c:	bf00      	nop
 800130e:	3710      	adds	r7, #16
 8001310:	46bd      	mov	sp, r7
 8001312:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001316:	b004      	add	sp, #16
 8001318:	4770      	bx	lr

0800131a <read_ADC_voltage>:
void read_ADC_voltage(ADC_HandleTypeDef hadc1,uint16_t *ADC_VAL){
 800131a:	b084      	sub	sp, #16
 800131c:	b5b0      	push	{r4, r5, r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af08      	add	r7, sp, #32
 8001322:	f107 0410 	add.w	r4, r7, #16
 8001326:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ADC_Select_CH0(hadc1);
 800132a:	466d      	mov	r5, sp
 800132c:	f107 0420 	add.w	r4, r7, #32
 8001330:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001332:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001334:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001338:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001342:	f7ff ff7b 	bl	800123c <ADC_Select_CH0>
	HAL_ADC_Start(&hadc1);
 8001346:	f107 0010 	add.w	r0, r7, #16
 800134a:	f001 fd17 	bl	8002d7c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 800134e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001352:	f107 0010 	add.w	r0, r7, #16
 8001356:	f001 fdeb 	bl	8002f30 <HAL_ADC_PollForConversion>
	ADC_VAL[0] = HAL_ADC_GetValue(&hadc1);
 800135a:	f107 0010 	add.w	r0, r7, #16
 800135e:	f001 feed 	bl	800313c <HAL_ADC_GetValue>
 8001362:	4603      	mov	r3, r0
 8001364:	b29a      	uxth	r2, r3
 8001366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001368:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 800136a:	f107 0010 	add.w	r0, r7, #16
 800136e:	f001 fdb3 	bl	8002ed8 <HAL_ADC_Stop>

	ADC_Select_CH1(hadc1);
 8001372:	466d      	mov	r5, sp
 8001374:	f107 0420 	add.w	r4, r7, #32
 8001378:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800137a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800137c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001380:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800138a:	f7ff ff7c 	bl	8001286 <ADC_Select_CH1>
	HAL_ADC_Start(&hadc1);
 800138e:	f107 0010 	add.w	r0, r7, #16
 8001392:	f001 fcf3 	bl	8002d7c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8001396:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800139a:	f107 0010 	add.w	r0, r7, #16
 800139e:	f001 fdc7 	bl	8002f30 <HAL_ADC_PollForConversion>
	ADC_VAL[1] = HAL_ADC_GetValue(&hadc1);
 80013a2:	f107 0010 	add.w	r0, r7, #16
 80013a6:	f001 fec9 	bl	800313c <HAL_ADC_GetValue>
 80013aa:	4602      	mov	r2, r0
 80013ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013ae:	3302      	adds	r3, #2
 80013b0:	b292      	uxth	r2, r2
 80013b2:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 80013b4:	f107 0010 	add.w	r0, r7, #16
 80013b8:	f001 fd8e 	bl	8002ed8 <HAL_ADC_Stop>

	ADC_Select_CH2(hadc1);
 80013bc:	466d      	mov	r5, sp
 80013be:	f107 0420 	add.w	r4, r7, #32
 80013c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013c6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013ca:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80013ce:	f107 0310 	add.w	r3, r7, #16
 80013d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013d4:	f7ff ff7c 	bl	80012d0 <ADC_Select_CH2>
	HAL_ADC_Start(&hadc1);
 80013d8:	f107 0010 	add.w	r0, r7, #16
 80013dc:	f001 fcce 	bl	8002d7c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 80013e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013e4:	f107 0010 	add.w	r0, r7, #16
 80013e8:	f001 fda2 	bl	8002f30 <HAL_ADC_PollForConversion>
	ADC_VAL[2] = HAL_ADC_GetValue(&hadc1);
 80013ec:	f107 0010 	add.w	r0, r7, #16
 80013f0:	f001 fea4 	bl	800313c <HAL_ADC_GetValue>
 80013f4:	4602      	mov	r2, r0
 80013f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80013f8:	3304      	adds	r3, #4
 80013fa:	b292      	uxth	r2, r2
 80013fc:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1);
 80013fe:	f107 0010 	add.w	r0, r7, #16
 8001402:	f001 fd69 	bl	8002ed8 <HAL_ADC_Stop>
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800140e:	b004      	add	sp, #16
 8001410:	4770      	bx	lr

08001412 <calibrateOffsets>:
void calibrateOffsets(ADC_HandleTypeDef hadc1,uint16_t *offset){
 8001412:	b084      	sub	sp, #16
 8001414:	b5b0      	push	{r4, r5, r7, lr}
 8001416:	b090      	sub	sp, #64	; 0x40
 8001418:	af0a      	add	r7, sp, #40	; 0x28
 800141a:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800141e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	const int calibration_rounds = 1000;
 8001422:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001426:	60fb      	str	r3, [r7, #12]

	// 0

	uint16_t cal_current[3];
	for (int i = 0; i < calibration_rounds; i++) {
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e038      	b.n	80014a0 <calibrateOffsets+0x8e>
		read_ADC_voltage(hadc1,cal_current);
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	9308      	str	r3, [sp, #32]
 8001432:	466d      	mov	r5, sp
 8001434:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001438:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800143a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800143c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001440:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001444:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001448:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800144a:	f7ff ff66 	bl	800131a <read_ADC_voltage>
		for (int j=0;j<3;j++){
 800144e:	2300      	movs	r3, #0
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	e01c      	b.n	800148e <calibrateOffsets+0x7c>
			offset[j]=(offset[j]*i+cal_current[j])/(i+1);
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800145a:	4413      	add	r3, r2
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	fb03 f202 	mul.w	r2, r3, r2
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	3318      	adds	r3, #24
 800146c:	443b      	add	r3, r7
 800146e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001472:	441a      	add	r2, r3
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	3301      	adds	r3, #1
 8001478:	fb92 f1f3 	sdiv	r1, r2, r3
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001482:	4413      	add	r3, r2
 8001484:	b28a      	uxth	r2, r1
 8001486:	801a      	strh	r2, [r3, #0]
		for (int j=0;j<3;j++){
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	3301      	adds	r3, #1
 800148c:	613b      	str	r3, [r7, #16]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	2b02      	cmp	r3, #2
 8001492:	dddf      	ble.n	8001454 <calibrateOffsets+0x42>
		}
		HAL_Delay(1);
 8001494:	2001      	movs	r0, #1
 8001496:	f001 fb75 	bl	8002b84 <HAL_Delay>
	for (int i = 0; i < calibration_rounds; i++) {
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	3301      	adds	r3, #1
 800149e:	617b      	str	r3, [r7, #20]
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	dbc2      	blt.n	800142e <calibrateOffsets+0x1c>
	}
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80014b4:	b004      	add	sp, #16
 80014b6:	4770      	bx	lr

080014b8 <LowPassFilter_operator>:
 *
 *  Created on: Jun 18, 2023
 *      Author: hht
 */
#include "lowpass_filter.h"
float LowPassFilter_operator(float x, struct LowPassFilter* filter){
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
	float dt=5E-3f;
 80014c2:	4b19      	ldr	r3, [pc, #100]	; (8001528 <LowPassFilter_operator+0x70>)
 80014c4:	617b      	str	r3, [r7, #20]
	float alpha = filter->Tf/(filter->Tf + dt);
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	681c      	ldr	r4, [r3, #0]
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	6979      	ldr	r1, [r7, #20]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fb2f 	bl	8000b34 <__addsf3>
 80014d6:	4603      	mov	r3, r0
 80014d8:	4619      	mov	r1, r3
 80014da:	4620      	mov	r0, r4
 80014dc:	f7ff fce6 	bl	8000eac <__aeabi_fdiv>
 80014e0:	4603      	mov	r3, r0
 80014e2:	613b      	str	r3, [r7, #16]
	float y = alpha*filter->y_prev + (1.0f - alpha)*x;
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	6939      	ldr	r1, [r7, #16]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fc2a 	bl	8000d44 <__aeabi_fmul>
 80014f0:	4603      	mov	r3, r0
 80014f2:	461c      	mov	r4, r3
 80014f4:	6939      	ldr	r1, [r7, #16]
 80014f6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80014fa:	f7ff fb19 	bl	8000b30 <__aeabi_fsub>
 80014fe:	4603      	mov	r3, r0
 8001500:	6879      	ldr	r1, [r7, #4]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fc1e 	bl	8000d44 <__aeabi_fmul>
 8001508:	4603      	mov	r3, r0
 800150a:	4619      	mov	r1, r3
 800150c:	4620      	mov	r0, r4
 800150e:	f7ff fb11 	bl	8000b34 <__addsf3>
 8001512:	4603      	mov	r3, r0
 8001514:	60fb      	str	r3, [r7, #12]
	filter->y_prev = y;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	605a      	str	r2, [r3, #4]
	return y;
 800151c:	68fb      	ldr	r3, [r7, #12]
}
 800151e:	4618      	mov	r0, r3
 8001520:	371c      	adds	r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}
 8001526:	bf00      	nop
 8001528:	3ba3d70a 	.word	0x3ba3d70a
 800152c:	00000000 	.word	0x00000000

08001530 <cal_angular_vel>:
struct PIDController pid_controller = {.P=0.5,.I=0.1,.D=0.0,.output_ramp=100.0,.limit=6,.error_prev=0,.output_prev=0,.integral_prev=0};

struct PIDController pid_controller_current = {.P=1.0,.I=0.1,.D=0.0,.output_ramp=100.0,.limit=6,.error_prev=0,.output_prev=0,.integral_prev=0};


float cal_angular_vel(float angle_now){
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    if (angle_prev < 0){
 8001538:	4b33      	ldr	r3, [pc, #204]	; (8001608 <cal_angular_vel+0xd8>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f04f 0100 	mov.w	r1, #0
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fd9d 	bl	8001080 <__aeabi_fcmplt>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d005      	beq.n	8001558 <cal_angular_vel+0x28>
    	angle_prev=angle_now;
 800154c:	4a2e      	ldr	r2, [pc, #184]	; (8001608 <cal_angular_vel+0xd8>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6013      	str	r3, [r2, #0]
    	return 0;
 8001552:	f04f 0300 	mov.w	r3, #0
 8001556:	e047      	b.n	80015e8 <cal_angular_vel+0xb8>
    }
    float delta_angle=angle_now -angle_prev;
 8001558:	4b2b      	ldr	r3, [pc, #172]	; (8001608 <cal_angular_vel+0xd8>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff fae6 	bl	8000b30 <__aeabi_fsub>
 8001564:	4603      	mov	r3, r0
 8001566:	60fb      	str	r3, [r7, #12]
    if (delta_angle >= 1.6*M_PI){
 8001568:	68f8      	ldr	r0, [r7, #12]
 800156a:	f7fe ff5d 	bl	8000428 <__aeabi_f2d>
 800156e:	a320      	add	r3, pc, #128	; (adr r3, 80015f0 <cal_angular_vel+0xc0>)
 8001570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001574:	f7ff fa36 	bl	80009e4 <__aeabi_dcmpge>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00f      	beq.n	800159e <cal_angular_vel+0x6e>
    	delta_angle-=2*M_PI;
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	f7fe ff52 	bl	8000428 <__aeabi_f2d>
 8001584:	a31c      	add	r3, pc, #112	; (adr r3, 80015f8 <cal_angular_vel+0xc8>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7fe fded 	bl	8000168 <__aeabi_dsub>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	f7ff fa77 	bl	8000a88 <__aeabi_d2f>
 800159a:	4603      	mov	r3, r0
 800159c:	60fb      	str	r3, [r7, #12]
    }
    if (delta_angle <= -1.6*M_PI){
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f7fe ff42 	bl	8000428 <__aeabi_f2d>
 80015a4:	a316      	add	r3, pc, #88	; (adr r3, 8001600 <cal_angular_vel+0xd0>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	f7ff fa11 	bl	80009d0 <__aeabi_dcmple>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d00f      	beq.n	80015d4 <cal_angular_vel+0xa4>
        	delta_angle+=2*M_PI;
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f7fe ff37 	bl	8000428 <__aeabi_f2d>
 80015ba:	a30f      	add	r3, pc, #60	; (adr r3, 80015f8 <cal_angular_vel+0xc8>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7fe fdd4 	bl	800016c <__adddf3>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff fa5c 	bl	8000a88 <__aeabi_d2f>
 80015d0:	4603      	mov	r3, r0
 80015d2:	60fb      	str	r3, [r7, #12]
    }
    angle_prev=angle_now;
 80015d4:	4a0c      	ldr	r2, [pc, #48]	; (8001608 <cal_angular_vel+0xd8>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
    return delta_angle/Ts;
 80015da:	4b0c      	ldr	r3, [pc, #48]	; (800160c <cal_angular_vel+0xdc>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4619      	mov	r1, r3
 80015e0:	68f8      	ldr	r0, [r7, #12]
 80015e2:	f7ff fc63 	bl	8000eac <__aeabi_fdiv>
 80015e6:	4603      	mov	r3, r0


}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	769cf0e0 	.word	0x769cf0e0
 80015f4:	40141b2f 	.word	0x40141b2f
 80015f8:	54442d18 	.word	0x54442d18
 80015fc:	401921fb 	.word	0x401921fb
 8001600:	769cf0e0 	.word	0x769cf0e0
 8001604:	c0141b2f 	.word	0xc0141b2f
 8001608:	20000018 	.word	0x20000018
 800160c:	20000014 	.word	0x20000014

08001610 <cal_Iq>:
float cal_Iq(double* current_phase, float angle_el){
 8001610:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001614:	b084      	sub	sp, #16
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	6039      	str	r1, [r7, #0]
	 angle_el = _normalizeAngle(angle_el + zero_electric_angle);
 800161c:	4b3e      	ldr	r3, [pc, #248]	; (8001718 <cal_Iq+0x108>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6839      	ldr	r1, [r7, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fa86 	bl	8000b34 <__addsf3>
 8001628:	4603      	mov	r3, r0
 800162a:	4618      	mov	r0, r3
 800162c:	f000 fd48 	bl	80020c0 <_normalizeAngle>
 8001630:	6038      	str	r0, [r7, #0]
	 float I_alpha=current_phase[0];
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f7ff fa24 	bl	8000a88 <__aeabi_d2f>
 8001640:	4603      	mov	r3, r0
 8001642:	60fb      	str	r3, [r7, #12]
	 float I_beta=_1_SQRT3*(2*current_phase[1]+current_phase[0]);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3308      	adds	r3, #8
 8001648:	e9d3 0100 	ldrd	r0, r1, [r3]
 800164c:	4602      	mov	r2, r0
 800164e:	460b      	mov	r3, r1
 8001650:	f7fe fd8c 	bl	800016c <__adddf3>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4610      	mov	r0, r2
 800165a:	4619      	mov	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001662:	f7fe fd83 	bl	800016c <__adddf3>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	a328      	add	r3, pc, #160	; (adr r3, 8001710 <cal_Iq+0x100>)
 8001670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001674:	f7fe ff30 	bl	80004d8 <__aeabi_dmul>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4610      	mov	r0, r2
 800167e:	4619      	mov	r1, r3
 8001680:	f7ff fa02 	bl	8000a88 <__aeabi_d2f>
 8001684:	4603      	mov	r3, r0
 8001686:	60bb      	str	r3, [r7, #8]
//	 float Iq=-sin(angle_el)*I_alpha+cos(angle_el)*I_beta;
//	 float Id=cos(angle_el)*I_alpha+sin(angle_el)*I_beta;
	 return -sin(angle_el)*I_alpha+cos(angle_el)*I_beta;
 8001688:	6838      	ldr	r0, [r7, #0]
 800168a:	f7fe fecd 	bl	8000428 <__aeabi_f2d>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f00b f959 	bl	800c94c <sin>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4614      	mov	r4, r2
 80016a0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80016a4:	68f8      	ldr	r0, [r7, #12]
 80016a6:	f7fe febf 	bl	8000428 <__aeabi_f2d>
 80016aa:	4602      	mov	r2, r0
 80016ac:	460b      	mov	r3, r1
 80016ae:	4620      	mov	r0, r4
 80016b0:	4629      	mov	r1, r5
 80016b2:	f7fe ff11 	bl	80004d8 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4690      	mov	r8, r2
 80016bc:	4699      	mov	r9, r3
 80016be:	6838      	ldr	r0, [r7, #0]
 80016c0:	f7fe feb2 	bl	8000428 <__aeabi_f2d>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f00b f8f8 	bl	800c8c0 <cos>
 80016d0:	4604      	mov	r4, r0
 80016d2:	460d      	mov	r5, r1
 80016d4:	68b8      	ldr	r0, [r7, #8]
 80016d6:	f7fe fea7 	bl	8000428 <__aeabi_f2d>
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4620      	mov	r0, r4
 80016e0:	4629      	mov	r1, r5
 80016e2:	f7fe fef9 	bl	80004d8 <__aeabi_dmul>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4640      	mov	r0, r8
 80016ec:	4649      	mov	r1, r9
 80016ee:	f7fe fd3d 	bl	800016c <__adddf3>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4610      	mov	r0, r2
 80016f8:	4619      	mov	r1, r3
 80016fa:	f7ff f9c5 	bl	8000a88 <__aeabi_d2f>
 80016fe:	4603      	mov	r3, r0
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800170a:	bf00      	nop
 800170c:	f3af 8000 	nop.w
 8001710:	40000000 	.word	0x40000000
 8001714:	3fe279a7 	.word	0x3fe279a7
 8001718:	200003a8 	.word	0x200003a8
 800171c:	00000000 	.word	0x00000000

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001722:	b08d      	sub	sp, #52	; 0x34
 8001724:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001726:	f001 f9cb 	bl	8002ac0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172a:	f000 f8cf 	bl	80018cc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172e:	f000 fac3 	bl	8001cb8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001732:	f000 f985 	bl	8001a40 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8001736:	f009 ff29 	bl	800b58c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 800173a:	f000 f9b9 	bl	8001ab0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800173e:	f000 fa6f 	bl	8001c20 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001742:	f000 f921 	bl	8001988 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(Motor_Enable_GPIO_Port, Motor_Enable_Pin, GPIO_PIN_SET);
 8001746:	2201      	movs	r2, #1
 8001748:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800174c:	4850      	ldr	r0, [pc, #320]	; (8001890 <main+0x170>)
 800174e:	f002 f927 	bl	80039a0 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001752:	2100      	movs	r1, #0
 8001754:	484f      	ldr	r0, [pc, #316]	; (8001894 <main+0x174>)
 8001756:	f005 f94f 	bl	80069f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800175a:	2104      	movs	r1, #4
 800175c:	484d      	ldr	r0, [pc, #308]	; (8001894 <main+0x174>)
 800175e:	f005 f94b 	bl	80069f8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001762:	2108      	movs	r1, #8
 8001764:	484b      	ldr	r0, [pc, #300]	; (8001894 <main+0x174>)
 8001766:	f005 f947 	bl	80069f8 <HAL_TIM_PWM_Start>
  calibrateOffsets(hadc1,&current_offset);
 800176a:	4e4b      	ldr	r6, [pc, #300]	; (8001898 <main+0x178>)
 800176c:	4b4b      	ldr	r3, [pc, #300]	; (800189c <main+0x17c>)
 800176e:	9308      	str	r3, [sp, #32]
 8001770:	466d      	mov	r5, sp
 8001772:	f106 0410 	add.w	r4, r6, #16
 8001776:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001778:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800177a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800177e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001782:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001786:	f7ff fe44 	bl	8001412 <calibrateOffsets>
  setPhaseVoltage(3,0,_electricalAngle(M_PI*1.5f,pole_pairs),TIM1);
 800178a:	4b45      	ldr	r3, [pc, #276]	; (80018a0 <main+0x180>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4619      	mov	r1, r3
 8001790:	4844      	ldr	r0, [pc, #272]	; (80018a4 <main+0x184>)
 8001792:	f000 fccd 	bl	8002130 <_electricalAngle>
 8001796:	4602      	mov	r2, r0
 8001798:	4b43      	ldr	r3, [pc, #268]	; (80018a8 <main+0x188>)
 800179a:	f04f 0100 	mov.w	r1, #0
 800179e:	4843      	ldr	r0, [pc, #268]	; (80018ac <main+0x18c>)
 80017a0:	f000 fe0e 	bl	80023c0 <setPhaseVoltage>
  HAL_Delay(3000);
 80017a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80017a8:	f001 f9ec 	bl	8002b84 <HAL_Delay>
  uint16_t read_raw=read(&hspi1, SPI1_CSn_GPIO_Port,SPI1_CSn_Pin,AS5048A_ANGLE);
 80017ac:	f643 73ff 	movw	r3, #16383	; 0x3fff
 80017b0:	2201      	movs	r2, #1
 80017b2:	4937      	ldr	r1, [pc, #220]	; (8001890 <main+0x170>)
 80017b4:	483e      	ldr	r0, [pc, #248]	; (80018b0 <main+0x190>)
 80017b6:	f7ff fccf 	bl	8001158 <read>
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]
  zero_electric_angle=_electricalAngle(M_PI*read_raw/MAX_ANGLE_VALUE,pole_pairs);
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fe1f 	bl	8000404 <__aeabi_i2d>
 80017c6:	a330      	add	r3, pc, #192	; (adr r3, 8001888 <main+0x168>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	f7fe fe84 	bl	80004d8 <__aeabi_dmul>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	4b35      	ldr	r3, [pc, #212]	; (80018b4 <main+0x194>)
 80017de:	f7fe ffa5 	bl	800072c <__aeabi_ddiv>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	f7ff f94d 	bl	8000a88 <__aeabi_d2f>
 80017ee:	4602      	mov	r2, r0
 80017f0:	4b2b      	ldr	r3, [pc, #172]	; (80018a0 <main+0x180>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4619      	mov	r1, r3
 80017f6:	4610      	mov	r0, r2
 80017f8:	f000 fc9a 	bl	8002130 <_electricalAngle>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4a2e      	ldr	r2, [pc, #184]	; (80018b8 <main+0x198>)
 8001800:	6013      	str	r3, [r2, #0]
  setPhaseVoltage(0,0,_electricalAngle(M_PI*1.5f,pole_pairs),TIM1);
 8001802:	4b27      	ldr	r3, [pc, #156]	; (80018a0 <main+0x180>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4619      	mov	r1, r3
 8001808:	4826      	ldr	r0, [pc, #152]	; (80018a4 <main+0x184>)
 800180a:	f000 fc91 	bl	8002130 <_electricalAngle>
 800180e:	4602      	mov	r2, r0
 8001810:	4b25      	ldr	r3, [pc, #148]	; (80018a8 <main+0x188>)
 8001812:	f04f 0100 	mov.w	r1, #0
 8001816:	f04f 0000 	mov.w	r0, #0
 800181a:	f000 fdd1 	bl	80023c0 <setPhaseVoltage>
  sprintf(data, "zero_electric_angle: %i \n", (int) floor(zero_electric_angle/M_PI*180));
 800181e:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <main+0x198>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fe00 	bl	8000428 <__aeabi_f2d>
 8001828:	a317      	add	r3, pc, #92	; (adr r3, 8001888 <main+0x168>)
 800182a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182e:	f7fe ff7d 	bl	800072c <__aeabi_ddiv>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4610      	mov	r0, r2
 8001838:	4619      	mov	r1, r3
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <main+0x19c>)
 8001840:	f7fe fe4a 	bl	80004d8 <__aeabi_dmul>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4610      	mov	r0, r2
 800184a:	4619      	mov	r1, r3
 800184c:	f00b f8c4 	bl	800c9d8 <floor>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4610      	mov	r0, r2
 8001856:	4619      	mov	r1, r3
 8001858:	f7ff f8ee 	bl	8000a38 <__aeabi_d2iz>
 800185c:	4603      	mov	r3, r0
 800185e:	461a      	mov	r2, r3
 8001860:	4917      	ldr	r1, [pc, #92]	; (80018c0 <main+0x1a0>)
 8001862:	4818      	ldr	r0, [pc, #96]	; (80018c4 <main+0x1a4>)
 8001864:	f00a fb2e 	bl	800bec4 <siprintf>
  CDC_Transmit_FS((uint8_t*) data, strlen(data));
 8001868:	4816      	ldr	r0, [pc, #88]	; (80018c4 <main+0x1a4>)
 800186a:	f7fe fc71 	bl	8000150 <strlen>
 800186e:	4603      	mov	r3, r0
 8001870:	b29b      	uxth	r3, r3
 8001872:	4619      	mov	r1, r3
 8001874:	4813      	ldr	r0, [pc, #76]	; (80018c4 <main+0x1a4>)
 8001876:	f009 ff47 	bl	800b708 <CDC_Transmit_FS>
  HAL_TIM_Base_Start_IT(&htim2);
 800187a:	4813      	ldr	r0, [pc, #76]	; (80018c8 <main+0x1a8>)
 800187c:	f005 f812 	bl	80068a4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001880:	e7fe      	b.n	8001880 <main+0x160>
 8001882:	bf00      	nop
 8001884:	f3af 8000 	nop.w
 8001888:	54442d18 	.word	0x54442d18
 800188c:	400921fb 	.word	0x400921fb
 8001890:	40010c00 	.word	0x40010c00
 8001894:	200002e4 	.word	0x200002e4
 8001898:	2000025c 	.word	0x2000025c
 800189c:	200003b8 	.word	0x200003b8
 80018a0:	20000010 	.word	0x20000010
 80018a4:	4096cbe4 	.word	0x4096cbe4
 80018a8:	40012c00 	.word	0x40012c00
 80018ac:	40400000 	.word	0x40400000
 80018b0:	2000028c 	.word	0x2000028c
 80018b4:	40c00000 	.word	0x40c00000
 80018b8:	200003a8 	.word	0x200003a8
 80018bc:	40668000 	.word	0x40668000
 80018c0:	0800db70 	.word	0x0800db70
 80018c4:	20000374 	.word	0x20000374
 80018c8:	2000032c 	.word	0x2000032c

080018cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b094      	sub	sp, #80	; 0x50
 80018d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018d6:	2228      	movs	r2, #40	; 0x28
 80018d8:	2100      	movs	r1, #0
 80018da:	4618      	mov	r0, r3
 80018dc:	f00a fb12 	bl	800bf04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]
 80018f8:	609a      	str	r2, [r3, #8]
 80018fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018fc:	2301      	movs	r3, #1
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001900:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001904:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001906:	2300      	movs	r3, #0
 8001908:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800190a:	2301      	movs	r3, #1
 800190c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800190e:	2302      	movs	r3, #2
 8001910:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001912:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001916:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001918:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800191c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800191e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001922:	4618      	mov	r0, r3
 8001924:	f003 fddc 	bl	80054e0 <HAL_RCC_OscConfig>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800192e:	f000 fbc1 	bl	80020b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001932:	230f      	movs	r3, #15
 8001934:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001936:	2302      	movs	r3, #2
 8001938:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800193e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001942:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001944:	2300      	movs	r3, #0
 8001946:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	2102      	movs	r1, #2
 800194e:	4618      	mov	r0, r3
 8001950:	f004 f848 	bl	80059e4 <HAL_RCC_ClockConfig>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800195a:	f000 fbab 	bl	80020b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800195e:	2312      	movs	r3, #18
 8001960:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001966:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	4618      	mov	r0, r3
 8001970:	f004 f9b2 	bl	8005cd8 <HAL_RCCEx_PeriphCLKConfig>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800197a:	f000 fb9b 	bl	80020b4 <Error_Handler>
  }
}
 800197e:	bf00      	nop
 8001980:	3750      	adds	r7, #80	; 0x50
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800198e:	1d3b      	adds	r3, r7, #4
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001998:	4b27      	ldr	r3, [pc, #156]	; (8001a38 <MX_ADC1_Init+0xb0>)
 800199a:	4a28      	ldr	r2, [pc, #160]	; (8001a3c <MX_ADC1_Init+0xb4>)
 800199c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800199e:	4b26      	ldr	r3, [pc, #152]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019a6:	4b24      	ldr	r3, [pc, #144]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019ac:	4b22      	ldr	r3, [pc, #136]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019b2:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019b4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80019b8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019ba:	4b1f      	ldr	r3, [pc, #124]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019bc:	2200      	movs	r2, #0
 80019be:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 80019c0:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019c2:	2203      	movs	r2, #3
 80019c4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019c6:	481c      	ldr	r0, [pc, #112]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019c8:	f001 f900 	bl	8002bcc <HAL_ADC_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80019d2:	f000 fb6f 	bl	80020b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019da:	2301      	movs	r3, #1
 80019dc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80019de:	2303      	movs	r3, #3
 80019e0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	4619      	mov	r1, r3
 80019e6:	4814      	ldr	r0, [pc, #80]	; (8001a38 <MX_ADC1_Init+0xb0>)
 80019e8:	f001 fbb4 	bl	8003154 <HAL_ADC_ConfigChannel>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80019f2:	f000 fb5f 	bl	80020b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80019f6:	2301      	movs	r3, #1
 80019f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80019fa:	2302      	movs	r3, #2
 80019fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019fe:	1d3b      	adds	r3, r7, #4
 8001a00:	4619      	mov	r1, r3
 8001a02:	480d      	ldr	r0, [pc, #52]	; (8001a38 <MX_ADC1_Init+0xb0>)
 8001a04:	f001 fba6 	bl	8003154 <HAL_ADC_ConfigChannel>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001a0e:	f000 fb51 	bl	80020b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001a12:	2302      	movs	r3, #2
 8001a14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a16:	2303      	movs	r3, #3
 8001a18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4806      	ldr	r0, [pc, #24]	; (8001a38 <MX_ADC1_Init+0xb0>)
 8001a20:	f001 fb98 	bl	8003154 <HAL_ADC_ConfigChannel>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001a2a:	f000 fb43 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	2000025c 	.word	0x2000025c
 8001a3c:	40012400 	.word	0x40012400

08001a40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a44:	4b18      	ldr	r3, [pc, #96]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a46:	4a19      	ldr	r2, [pc, #100]	; (8001aac <MX_SPI1_Init+0x6c>)
 8001a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a4a:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a52:	4b15      	ldr	r3, [pc, #84]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001a58:	4b13      	ldr	r3, [pc, #76]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a60:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a66:	4b10      	ldr	r3, [pc, #64]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a6c:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a76:	2220      	movs	r2, #32
 8001a78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a8e:	220a      	movs	r2, #10
 8001a90:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <MX_SPI1_Init+0x68>)
 8001a94:	f004 fa8c 	bl	8005fb0 <HAL_SPI_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001a9e:	f000 fb09 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	2000028c 	.word	0x2000028c
 8001aac:	40013000 	.word	0x40013000

08001ab0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b096      	sub	sp, #88	; 0x58
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ab6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	60da      	str	r2, [r3, #12]
 8001adc:	611a      	str	r2, [r3, #16]
 8001ade:	615a      	str	r2, [r3, #20]
 8001ae0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	2220      	movs	r2, #32
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f00a fa0b 	bl	800bf04 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aee:	4b4a      	ldr	r3, [pc, #296]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001af0:	4a4a      	ldr	r2, [pc, #296]	; (8001c1c <MX_TIM1_Init+0x16c>)
 8001af2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001af4:	4b48      	ldr	r3, [pc, #288]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afa:	4b47      	ldr	r3, [pc, #284]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2400-1;
 8001b00:	4b45      	ldr	r3, [pc, #276]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b02:	f640 125f 	movw	r2, #2399	; 0x95f
 8001b06:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b08:	4b43      	ldr	r3, [pc, #268]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b0e:	4b42      	ldr	r3, [pc, #264]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b14:	4b40      	ldr	r3, [pc, #256]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b1a:	483f      	ldr	r0, [pc, #252]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b1c:	f004 fe72 	bl	8006804 <HAL_TIM_Base_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001b26:	f000 fac5 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b30:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b34:	4619      	mov	r1, r3
 8001b36:	4838      	ldr	r0, [pc, #224]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b38:	f005 f9ca 	bl	8006ed0 <HAL_TIM_ConfigClockSource>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b42:	f000 fab7 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b46:	4834      	ldr	r0, [pc, #208]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b48:	f004 fefe 	bl	8006948 <HAL_TIM_PWM_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001b52:	f000 faaf 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b56:	2300      	movs	r3, #0
 8001b58:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b5e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b62:	4619      	mov	r1, r3
 8001b64:	482c      	ldr	r0, [pc, #176]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b66:	f005 fd43 	bl	80075f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001b70:	f000 faa0 	bl	80020b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b74:	2360      	movs	r3, #96	; 0x60
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b80:	2300      	movs	r3, #0
 8001b82:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b94:	2200      	movs	r2, #0
 8001b96:	4619      	mov	r1, r3
 8001b98:	481f      	ldr	r0, [pc, #124]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001b9a:	f005 f8d7 	bl	8006d4c <HAL_TIM_PWM_ConfigChannel>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001ba4:	f000 fa86 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ba8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bac:	2204      	movs	r2, #4
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4819      	ldr	r0, [pc, #100]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001bb2:	f005 f8cb 	bl	8006d4c <HAL_TIM_PWM_ConfigChannel>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001bbc:	f000 fa7a 	bl	80020b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc4:	2208      	movs	r2, #8
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4813      	ldr	r0, [pc, #76]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001bca:	f005 f8bf 	bl	8006d4c <HAL_TIM_PWM_ConfigChannel>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001bd4:	f000 fa6e 	bl	80020b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bf0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bf6:	1d3b      	adds	r3, r7, #4
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4807      	ldr	r0, [pc, #28]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001bfc:	f005 fd56 	bl	80076ac <HAL_TIMEx_ConfigBreakDeadTime>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001c06:	f000 fa55 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c0a:	4803      	ldr	r0, [pc, #12]	; (8001c18 <MX_TIM1_Init+0x168>)
 8001c0c:	f000 fe86 	bl	800291c <HAL_TIM_MspPostInit>

}
 8001c10:	bf00      	nop
 8001c12:	3758      	adds	r7, #88	; 0x58
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	200002e4 	.word	0x200002e4
 8001c1c:	40012c00 	.word	0x40012c00

08001c20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c26:	f107 0308 	add.w	r3, r7, #8
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	463b      	mov	r3, r7
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c3c:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c46:	2259      	movs	r2, #89	; 0x59
 8001c48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000-1;
 8001c50:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c52:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001c56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5e:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c64:	4813      	ldr	r0, [pc, #76]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c66:	f004 fdcd 	bl	8006804 <HAL_TIM_Base_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001c70:	f000 fa20 	bl	80020b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480c      	ldr	r0, [pc, #48]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c82:	f005 f925 	bl	8006ed0 <HAL_TIM_ConfigClockSource>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001c8c:	f000 fa12 	bl	80020b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c98:	463b      	mov	r3, r7
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	; (8001cb4 <MX_TIM2_Init+0x94>)
 8001c9e:	f005 fca7 	bl	80075f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ca8:	f000 fa04 	bl	80020b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000032c 	.word	0x2000032c

08001cb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbe:	f107 0310 	add.w	r3, r7, #16
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ccc:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4a37      	ldr	r2, [pc, #220]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001cd2:	f043 0310 	orr.w	r3, r3, #16
 8001cd6:	6193      	str	r3, [r2, #24]
 8001cd8:	4b35      	ldr	r3, [pc, #212]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0310 	and.w	r3, r3, #16
 8001ce0:	60fb      	str	r3, [r7, #12]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce4:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	4a31      	ldr	r2, [pc, #196]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001cea:	f043 0320 	orr.w	r3, r3, #32
 8001cee:	6193      	str	r3, [r2, #24]
 8001cf0:	4b2f      	ldr	r3, [pc, #188]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f003 0320 	and.w	r3, r3, #32
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfc:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a2b      	ldr	r2, [pc, #172]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	6193      	str	r3, [r2, #24]
 8001d08:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d14:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	4a25      	ldr	r2, [pc, #148]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001d1a:	f043 0308 	orr.w	r3, r3, #8
 8001d1e:	6193      	str	r3, [r2, #24]
 8001d20:	4b23      	ldr	r3, [pc, #140]	; (8001db0 <MX_GPIO_Init+0xf8>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	f003 0308 	and.w	r3, r3, #8
 8001d28:	603b      	str	r3, [r7, #0]
 8001d2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d32:	4820      	ldr	r0, [pc, #128]	; (8001db4 <MX_GPIO_Init+0xfc>)
 8001d34:	f001 fe34 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, GPIO_PIN_SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	481e      	ldr	r0, [pc, #120]	; (8001db8 <MX_GPIO_Init+0x100>)
 8001d3e:	f001 fe2f 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_Enable_GPIO_Port, Motor_Enable_Pin, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d48:	481b      	ldr	r0, [pc, #108]	; (8001db8 <MX_GPIO_Init+0x100>)
 8001d4a:	f001 fe29 	bl	80039a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001d4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d54:	2301      	movs	r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d60:	f107 0310 	add.w	r3, r7, #16
 8001d64:	4619      	mov	r1, r3
 8001d66:	4813      	ldr	r0, [pc, #76]	; (8001db4 <MX_GPIO_Init+0xfc>)
 8001d68:	f001 fc96 	bl	8003698 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSn_Pin */
  GPIO_InitStruct.Pin = SPI1_CSn_Pin;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CSn_GPIO_Port, &GPIO_InitStruct);
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	4619      	mov	r1, r3
 8001d82:	480d      	ldr	r0, [pc, #52]	; (8001db8 <MX_GPIO_Init+0x100>)
 8001d84:	f001 fc88 	bl	8003698 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_Enable_Pin */
  GPIO_InitStruct.Pin = Motor_Enable_Pin;
 8001d88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d96:	2302      	movs	r3, #2
 8001d98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Motor_Enable_GPIO_Port, &GPIO_InitStruct);
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4805      	ldr	r0, [pc, #20]	; (8001db8 <MX_GPIO_Init+0x100>)
 8001da2:	f001 fc79 	bl	8003698 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001da6:	bf00      	nop
 8001da8:	3720      	adds	r7, #32
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000
 8001db4:	40011000 	.word	0x40011000
 8001db8:	40010c00 	.word	0x40010c00
 8001dbc:	00000000 	.word	0x00000000

08001dc0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dc2:	b097      	sub	sp, #92	; 0x5c
 8001dc4:	af0a      	add	r7, sp, #40	; 0x28
 8001dc6:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim2 )
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4aa5      	ldr	r2, [pc, #660]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	f040 8134 	bne.w	800203a <HAL_TIM_PeriodElapsedCallback+0x27a>
  {



    index1+=1;
 8001dd2:	4ba4      	ldr	r3, [pc, #656]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	4aa2      	ldr	r2, [pc, #648]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001dda:	6013      	str	r3, [r2, #0]
    uint16_t read_raw=read(&hspi1, SPI1_CSn_GPIO_Port,SPI1_CSn_Pin,AS5048A_ANGLE);
 8001ddc:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001de0:	2201      	movs	r2, #1
 8001de2:	49a1      	ldr	r1, [pc, #644]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001de4:	48a1      	ldr	r0, [pc, #644]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001de6:	f7ff f9b7 	bl	8001158 <read>
 8001dea:	4603      	mov	r3, r0
 8001dec:	857b      	strh	r3, [r7, #42]	; 0x2a
    float angle_now=(float)read_raw /(float)MAX_ANGLE_VALUE *2*M_PI*dir;
 8001dee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe ff4f 	bl	8000c94 <__aeabi_ui2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff f855 	bl	8000eac <__aeabi_fdiv>
 8001e02:	4603      	mov	r3, r0
 8001e04:	4619      	mov	r1, r3
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fe94 	bl	8000b34 <__addsf3>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fb0a 	bl	8000428 <__aeabi_f2d>
 8001e14:	a38c      	add	r3, pc, #560	; (adr r3, 8002048 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1a:	f7fe fb5d 	bl	80004d8 <__aeabi_dmul>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	4614      	mov	r4, r2
 8001e24:	461d      	mov	r5, r3
 8001e26:	4b92      	ldr	r3, [pc, #584]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe faea 	bl	8000404 <__aeabi_i2d>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4620      	mov	r0, r4
 8001e36:	4629      	mov	r1, r5
 8001e38:	f7fe fb4e 	bl	80004d8 <__aeabi_dmul>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
 8001e44:	f7fe fe20 	bl	8000a88 <__aeabi_d2f>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
//    sprintf(data, "angle_error : %i \n", (int) floor(angle_error/M_PI*180));
//       CDC_Transmit_FS((uint8_t*) data, strlen(data));
    //    open loop speed control
//        velocityOpenloop(5,5.5,TIM1);
//    closed loop speed control
    float angular_vel=cal_angular_vel(angle_now);
 8001e4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e4e:	f7ff fb6f 	bl	8001530 <cal_angular_vel>
 8001e52:	6238      	str	r0, [r7, #32]
    float filtered_vel=LowPassFilter_operator(angular_vel,&filter);
 8001e54:	4987      	ldr	r1, [pc, #540]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001e56:	6a38      	ldr	r0, [r7, #32]
 8001e58:	f7ff fb2e 	bl	80014b8 <LowPassFilter_operator>
 8001e5c:	61f8      	str	r0, [r7, #28]
    float velo_controller_out=PID_operator(target_vel-filtered_vel,&pid_controller);
 8001e5e:	4b86      	ldr	r3, [pc, #536]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	69f9      	ldr	r1, [r7, #28]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7fe fe63 	bl	8000b30 <__aeabi_fsub>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	4983      	ldr	r1, [pc, #524]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 fb8e 	bl	8002590 <PID_operator>
 8001e74:	61b8      	str	r0, [r7, #24]
    read_ADC_voltage(hadc1,ADC_VAL);
 8001e76:	4e82      	ldr	r6, [pc, #520]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8001e78:	4b82      	ldr	r3, [pc, #520]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e7a:	9308      	str	r3, [sp, #32]
 8001e7c:	466d      	mov	r5, sp
 8001e7e:	f106 0410 	add.w	r4, r6, #16
 8001e82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e8a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001e8e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001e92:	f7ff fa42 	bl	800131a <read_ADC_voltage>
    for (int i=0;i<3;i++){
 8001e96:	2300      	movs	r3, #0
 8001e98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e9a:	e034      	b.n	8001f06 <HAL_TIM_PeriodElapsedCallback+0x146>
       	current_phase[i] =(float)  ( ADC_VAL[i]-current_offset[i])/(float) adc_range*Vref/Rsense;
 8001e9c:	4a79      	ldr	r2, [pc, #484]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8001e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4a78      	ldr	r2, [pc, #480]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001eae:	1acb      	subs	r3, r1, r3
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fef3 	bl	8000c9c <__aeabi_i2f>
 8001eb6:	4604      	mov	r4, r0
 8001eb8:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe feed 	bl	8000c9c <__aeabi_i2f>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4620      	mov	r0, r4
 8001ec8:	f7fe fff0 	bl	8000eac <__aeabi_fdiv>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe faaa 	bl	8000428 <__aeabi_f2d>
 8001ed4:	a35e      	add	r3, pc, #376	; (adr r3, 8002050 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	f7fe fafd 	bl	80004d8 <__aeabi_dmul>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	a35c      	add	r3, pc, #368	; (adr r3, 8002058 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	f7fe fc1e 	bl	800072c <__aeabi_ddiv>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4865      	ldr	r0, [pc, #404]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001ef6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ef8:	00c9      	lsls	r1, r1, #3
 8001efa:	4401      	add	r1, r0
 8001efc:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i=0;i<3;i++){
 8001f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f02:	3301      	adds	r3, #1
 8001f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	ddc7      	ble.n	8001e9c <HAL_TIM_PeriodElapsedCallback+0xdc>
    }

    float Iq=cal_Iq(current_phase, _electricalAngle(angle_now, pole_pairs));
 8001f0c:	4b60      	ldr	r3, [pc, #384]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4619      	mov	r1, r3
 8001f12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f14:	f000 f90c 	bl	8002130 <_electricalAngle>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	485b      	ldr	r0, [pc, #364]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8001f1e:	f7ff fb77 	bl	8001610 <cal_Iq>
 8001f22:	6178      	str	r0, [r7, #20]
    float filtered_Iq=LowPassFilter_operator(Iq,&filter_current);
 8001f24:	495b      	ldr	r1, [pc, #364]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8001f26:	6978      	ldr	r0, [r7, #20]
 8001f28:	f7ff fac6 	bl	80014b8 <LowPassFilter_operator>
 8001f2c:	6138      	str	r0, [r7, #16]

    float current_controller_output=PID_operator(velo_controller_out-filtered_Iq,&pid_controller_current);
 8001f2e:	6939      	ldr	r1, [r7, #16]
 8001f30:	69b8      	ldr	r0, [r7, #24]
 8001f32:	f7fe fdfd 	bl	8000b30 <__aeabi_fsub>
 8001f36:	4603      	mov	r3, r0
 8001f38:	4957      	ldr	r1, [pc, #348]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 fb28 	bl	8002590 <PID_operator>
 8001f40:	60f8      	str	r0, [r7, #12]

    setPhaseVoltage(_constrain(current_controller_output,-voltage_power_supply/2,voltage_power_supply/2),  0, _electricalAngle(angle_now, pole_pairs),TIM1);
 8001f42:	4b56      	ldr	r3, [pc, #344]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f4a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7fe ffac 	bl	8000eac <__aeabi_fdiv>
 8001f54:	4603      	mov	r3, r0
 8001f56:	4619      	mov	r1, r3
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f7ff f891 	bl	8001080 <__aeabi_fcmplt>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00b      	beq.n	8001f7c <HAL_TIM_PeriodElapsedCallback+0x1bc>
 8001f64:	4b4d      	ldr	r3, [pc, #308]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001f6c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe ff9b 	bl	8000eac <__aeabi_fdiv>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461c      	mov	r4, r3
 8001f7a:	e019      	b.n	8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1f0>
 8001f7c:	4b47      	ldr	r3, [pc, #284]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe ff91 	bl	8000eac <__aeabi_fdiv>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7ff f894 	bl	80010bc <__aeabi_fcmpgt>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d009      	beq.n	8001fae <HAL_TIM_PeriodElapsedCallback+0x1ee>
 8001f9a:	4b40      	ldr	r3, [pc, #256]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe ff82 	bl	8000eac <__aeabi_fdiv>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	461c      	mov	r4, r3
 8001fac:	e000      	b.n	8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1f0>
 8001fae:	68fc      	ldr	r4, [r7, #12]
 8001fb0:	4b37      	ldr	r3, [pc, #220]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001fb8:	f000 f8ba 	bl	8002130 <_electricalAngle>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	4b38      	ldr	r3, [pc, #224]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8001fc0:	f04f 0100 	mov.w	r1, #0
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	f000 f9fb 	bl	80023c0 <setPhaseVoltage>
//    sprintf(data, "angle_now : %i \t angle_prev : %i \n", (int) floor(angle_now/M_PI*180), (int) floor(angle_prev/M_PI*180));
//    CDC_Transmit_FS((uint8_t*) data, strlen(data));
    sprintf(data, "angular_vel : %i \n", (int) floor(angular_vel/M_PI*180));
 8001fca:	6a38      	ldr	r0, [r7, #32]
 8001fcc:	f7fe fa2c 	bl	8000428 <__aeabi_f2d>
 8001fd0:	a31d      	add	r3, pc, #116	; (adr r3, 8002048 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd6:	f7fe fba9 	bl	800072c <__aeabi_ddiv>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	4610      	mov	r0, r2
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	4b2f      	ldr	r3, [pc, #188]	; (80020a4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8001fe8:	f7fe fa76 	bl	80004d8 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f00a fcf0 	bl	800c9d8 <floor>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	f7fe fd1a 	bl	8000a38 <__aeabi_d2iz>
 8002004:	4603      	mov	r3, r0
 8002006:	461a      	mov	r2, r3
 8002008:	4927      	ldr	r1, [pc, #156]	; (80020a8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800200a:	4828      	ldr	r0, [pc, #160]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800200c:	f009 ff5a 	bl	800bec4 <siprintf>
    CDC_Transmit_FS((uint8_t*) data, strlen(data));
 8002010:	4826      	ldr	r0, [pc, #152]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002012:	f7fe f89d 	bl	8000150 <strlen>
 8002016:	4603      	mov	r3, r0
 8002018:	b29b      	uxth	r3, r3
 800201a:	4619      	mov	r1, r3
 800201c:	4823      	ldr	r0, [pc, #140]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 800201e:	f009 fb73 	bl	800b708 <CDC_Transmit_FS>
//        CDC_Transmit_FS((uint8_t*) data, strlen(data));




    if (index1 == 200){
 8002022:	4b10      	ldr	r3, [pc, #64]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2bc8      	cmp	r3, #200	; 0xc8
 8002028:	d107      	bne.n	800203a <HAL_TIM_PeriodElapsedCallback+0x27a>
    	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800202a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800202e:	4820      	ldr	r0, [pc, #128]	; (80020b0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002030:	f001 fcce 	bl	80039d0 <HAL_GPIO_TogglePin>
    	index1=0;
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
    }
  }
}
 800203a:	bf00      	nop
 800203c:	3734      	adds	r7, #52	; 0x34
 800203e:	46bd      	mov	sp, r7
 8002040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002042:	bf00      	nop
 8002044:	f3af 8000 	nop.w
 8002048:	54442d18 	.word	0x54442d18
 800204c:	400921fb 	.word	0x400921fb
 8002050:	66666666 	.word	0x66666666
 8002054:	400a6666 	.word	0x400a6666
 8002058:	51eb851f 	.word	0x51eb851f
 800205c:	3fd51eb8 	.word	0x3fd51eb8
 8002060:	2000032c 	.word	0x2000032c
 8002064:	200003ac 	.word	0x200003ac
 8002068:	40010c00 	.word	0x40010c00
 800206c:	2000028c 	.word	0x2000028c
 8002070:	2000000c 	.word	0x2000000c
 8002074:	20000020 	.word	0x20000020
 8002078:	2000001c 	.word	0x2000001c
 800207c:	20000030 	.word	0x20000030
 8002080:	2000025c 	.word	0x2000025c
 8002084:	200003b0 	.word	0x200003b0
 8002088:	200003b8 	.word	0x200003b8
 800208c:	200003c0 	.word	0x200003c0
 8002090:	20000010 	.word	0x20000010
 8002094:	20000028 	.word	0x20000028
 8002098:	20000050 	.word	0x20000050
 800209c:	20000004 	.word	0x20000004
 80020a0:	40012c00 	.word	0x40012c00
 80020a4:	40668000 	.word	0x40668000
 80020a8:	0800db8c 	.word	0x0800db8c
 80020ac:	20000374 	.word	0x20000374
 80020b0:	40011000 	.word	0x40011000

080020b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <_normalizeAngle>:
extern int dir;
extern float voltage_limit;
extern float voltage_power_supply;
extern int period;

float _normalizeAngle(float angle){
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  float a = fmod(angle, 2*M_PI);   //
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7fe f9ad 	bl	8000428 <__aeabi_f2d>
 80020ce:	a316      	add	r3, pc, #88	; (adr r3, 8002128 <_normalizeAngle+0x68>)
 80020d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d4:	f00a fbcc 	bl	800c870 <fmod>
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	4610      	mov	r0, r2
 80020de:	4619      	mov	r1, r3
 80020e0:	f7fe fcd2 	bl	8000a88 <__aeabi_d2f>
 80020e4:	4603      	mov	r3, r0
 80020e6:	60fb      	str	r3, [r7, #12]
  return a >= 0 ? a : (a + 2*M_PI);
 80020e8:	f04f 0100 	mov.w	r1, #0
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f7fe ffdb 	bl	80010a8 <__aeabi_fcmpge>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <_normalizeAngle+0x3c>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	e00e      	b.n	800211a <_normalizeAngle+0x5a>
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f7fe f993 	bl	8000428 <__aeabi_f2d>
 8002102:	a309      	add	r3, pc, #36	; (adr r3, 8002128 <_normalizeAngle+0x68>)
 8002104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002108:	f7fe f830 	bl	800016c <__adddf3>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4610      	mov	r0, r2
 8002112:	4619      	mov	r1, r3
 8002114:	f7fe fcb8 	bl	8000a88 <__aeabi_d2f>
 8002118:	4603      	mov	r3, r0
  // if-else 
  //fmod  angle  _2M_PI 
  // angle  0  _2M_PI  fmod(angle, _2M_PI) 
  // angle  -M_PI/2_2M_PI  2M_PI fmod(angle, _2M_PI) 
  // _2M_PI  [0, 2M_PI] 
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	f3af 8000 	nop.w
 8002128:	54442d18 	.word	0x54442d18
 800212c:	401921fb 	.word	0x401921fb

08002130 <_electricalAngle>:

float _electricalAngle(float shaft_angle, int pole_pairs) {
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  return _normalizeAngle(((float)(dir * pole_pairs)*shaft_angle)-zero_electric_angle);
 800213a:	4b0f      	ldr	r3, [pc, #60]	; (8002178 <_electricalAngle+0x48>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	fb02 f303 	mul.w	r3, r2, r3
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe fda9 	bl	8000c9c <__aeabi_i2f>
 800214a:	4603      	mov	r3, r0
 800214c:	6879      	ldr	r1, [r7, #4]
 800214e:	4618      	mov	r0, r3
 8002150:	f7fe fdf8 	bl	8000d44 <__aeabi_fmul>
 8002154:	4603      	mov	r3, r0
 8002156:	461a      	mov	r2, r3
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <_electricalAngle+0x4c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4619      	mov	r1, r3
 800215e:	4610      	mov	r0, r2
 8002160:	f7fe fce6 	bl	8000b30 <__aeabi_fsub>
 8002164:	4603      	mov	r3, r0
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff ffaa 	bl	80020c0 <_normalizeAngle>
 800216c:	4603      	mov	r3, r0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000000c 	.word	0x2000000c
 800217c:	200003a8 	.word	0x200003a8

08002180 <setPwm>:





void setPwm(float Ua, float Ub, float Uc, TIM_TypeDef * TIM_BASE) {
 8002180:	b580      	push	{r7, lr}
 8002182:	b088      	sub	sp, #32
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
 800218c:	603b      	str	r3, [r7, #0]

//	// 
	Ua = _constrain(Ua, 0.0f, voltage_limit);
 800218e:	f04f 0100 	mov.w	r1, #0
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f7fe ff74 	bl	8001080 <__aeabi_fcmplt>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d002      	beq.n	80021a4 <setPwm+0x24>
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	e00c      	b.n	80021be <setPwm+0x3e>
 80021a4:	4b83      	ldr	r3, [pc, #524]	; (80023b4 <setPwm+0x234>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4619      	mov	r1, r3
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f7fe ff86 	bl	80010bc <__aeabi_fcmpgt>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d002      	beq.n	80021bc <setPwm+0x3c>
 80021b6:	4b7f      	ldr	r3, [pc, #508]	; (80023b4 <setPwm+0x234>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	e000      	b.n	80021be <setPwm+0x3e>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	60fb      	str	r3, [r7, #12]
	Ub = _constrain(Ub, 0.0f, voltage_limit);
 80021c0:	f04f 0100 	mov.w	r1, #0
 80021c4:	68b8      	ldr	r0, [r7, #8]
 80021c6:	f7fe ff5b 	bl	8001080 <__aeabi_fcmplt>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d002      	beq.n	80021d6 <setPwm+0x56>
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	e00c      	b.n	80021f0 <setPwm+0x70>
 80021d6:	4b77      	ldr	r3, [pc, #476]	; (80023b4 <setPwm+0x234>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4619      	mov	r1, r3
 80021dc:	68b8      	ldr	r0, [r7, #8]
 80021de:	f7fe ff6d 	bl	80010bc <__aeabi_fcmpgt>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d002      	beq.n	80021ee <setPwm+0x6e>
 80021e8:	4b72      	ldr	r3, [pc, #456]	; (80023b4 <setPwm+0x234>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	e000      	b.n	80021f0 <setPwm+0x70>
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	60bb      	str	r3, [r7, #8]
	Uc = _constrain(Uc, 0.0f, voltage_limit);
 80021f2:	f04f 0100 	mov.w	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe ff42 	bl	8001080 <__aeabi_fcmplt>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <setPwm+0x88>
 8002202:	f04f 0300 	mov.w	r3, #0
 8002206:	e00c      	b.n	8002222 <setPwm+0xa2>
 8002208:	4b6a      	ldr	r3, [pc, #424]	; (80023b4 <setPwm+0x234>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4619      	mov	r1, r3
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe ff54 	bl	80010bc <__aeabi_fcmpgt>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d002      	beq.n	8002220 <setPwm+0xa0>
 800221a:	4b66      	ldr	r3, [pc, #408]	; (80023b4 <setPwm+0x234>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	e000      	b.n	8002222 <setPwm+0xa2>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	607b      	str	r3, [r7, #4]
	// 
	// 01
	float dc_a = _constrain(Ua / voltage_power_supply, 0.0f , 1.0f );
 8002224:	4b64      	ldr	r3, [pc, #400]	; (80023b8 <setPwm+0x238>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4619      	mov	r1, r3
 800222a:	68f8      	ldr	r0, [r7, #12]
 800222c:	f7fe fe3e 	bl	8000eac <__aeabi_fdiv>
 8002230:	4603      	mov	r3, r0
 8002232:	f04f 0100 	mov.w	r1, #0
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe ff22 	bl	8001080 <__aeabi_fcmplt>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <setPwm+0xc8>
 8002242:	f04f 0300 	mov.w	r3, #0
 8002246:	e018      	b.n	800227a <setPwm+0xfa>
 8002248:	4b5b      	ldr	r3, [pc, #364]	; (80023b8 <setPwm+0x238>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4619      	mov	r1, r3
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f7fe fe2c 	bl	8000eac <__aeabi_fdiv>
 8002254:	4603      	mov	r3, r0
 8002256:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe ff2e 	bl	80010bc <__aeabi_fcmpgt>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d002      	beq.n	800226c <setPwm+0xec>
 8002266:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800226a:	e006      	b.n	800227a <setPwm+0xfa>
 800226c:	4b52      	ldr	r3, [pc, #328]	; (80023b8 <setPwm+0x238>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4619      	mov	r1, r3
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f7fe fe1a 	bl	8000eac <__aeabi_fdiv>
 8002278:	4603      	mov	r3, r0
 800227a:	61fb      	str	r3, [r7, #28]
	float dc_b = _constrain(Ub / voltage_power_supply, 0.0f , 1.0f );
 800227c:	4b4e      	ldr	r3, [pc, #312]	; (80023b8 <setPwm+0x238>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4619      	mov	r1, r3
 8002282:	68b8      	ldr	r0, [r7, #8]
 8002284:	f7fe fe12 	bl	8000eac <__aeabi_fdiv>
 8002288:	4603      	mov	r3, r0
 800228a:	f04f 0100 	mov.w	r1, #0
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe fef6 	bl	8001080 <__aeabi_fcmplt>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d002      	beq.n	80022a0 <setPwm+0x120>
 800229a:	f04f 0300 	mov.w	r3, #0
 800229e:	e018      	b.n	80022d2 <setPwm+0x152>
 80022a0:	4b45      	ldr	r3, [pc, #276]	; (80023b8 <setPwm+0x238>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4619      	mov	r1, r3
 80022a6:	68b8      	ldr	r0, [r7, #8]
 80022a8:	f7fe fe00 	bl	8000eac <__aeabi_fdiv>
 80022ac:	4603      	mov	r3, r0
 80022ae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe ff02 	bl	80010bc <__aeabi_fcmpgt>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <setPwm+0x144>
 80022be:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80022c2:	e006      	b.n	80022d2 <setPwm+0x152>
 80022c4:	4b3c      	ldr	r3, [pc, #240]	; (80023b8 <setPwm+0x238>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	68b8      	ldr	r0, [r7, #8]
 80022cc:	f7fe fdee 	bl	8000eac <__aeabi_fdiv>
 80022d0:	4603      	mov	r3, r0
 80022d2:	61bb      	str	r3, [r7, #24]
	float dc_c = _constrain(Uc / voltage_power_supply, 0.0f , 1.0f );
 80022d4:	4b38      	ldr	r3, [pc, #224]	; (80023b8 <setPwm+0x238>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4619      	mov	r1, r3
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7fe fde6 	bl	8000eac <__aeabi_fdiv>
 80022e0:	4603      	mov	r3, r0
 80022e2:	f04f 0100 	mov.w	r1, #0
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe feca 	bl	8001080 <__aeabi_fcmplt>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <setPwm+0x178>
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	e018      	b.n	800232a <setPwm+0x1aa>
 80022f8:	4b2f      	ldr	r3, [pc, #188]	; (80023b8 <setPwm+0x238>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4619      	mov	r1, r3
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7fe fdd4 	bl	8000eac <__aeabi_fdiv>
 8002304:	4603      	mov	r3, r0
 8002306:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800230a:	4618      	mov	r0, r3
 800230c:	f7fe fed6 	bl	80010bc <__aeabi_fcmpgt>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d002      	beq.n	800231c <setPwm+0x19c>
 8002316:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800231a:	e006      	b.n	800232a <setPwm+0x1aa>
 800231c:	4b26      	ldr	r3, [pc, #152]	; (80023b8 <setPwm+0x238>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7fe fdc2 	bl	8000eac <__aeabi_fdiv>
 8002328:	4603      	mov	r3, r0
 800232a:	617b      	str	r3, [r7, #20]

	//PWMPWM 0 1 2 
	TIM_BASE->CCR1 = (uint32_t) roundf(dc_a*period);
 800232c:	4b23      	ldr	r3, [pc, #140]	; (80023bc <setPwm+0x23c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe fcb3 	bl	8000c9c <__aeabi_i2f>
 8002336:	4603      	mov	r3, r0
 8002338:	69f9      	ldr	r1, [r7, #28]
 800233a:	4618      	mov	r0, r3
 800233c:	f7fe fd02 	bl	8000d44 <__aeabi_fmul>
 8002340:	4603      	mov	r3, r0
 8002342:	4618      	mov	r0, r3
 8002344:	f00a fa70 	bl	800c828 <roundf>
 8002348:	4603      	mov	r3, r0
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe fec0 	bl	80010d0 <__aeabi_f2uiz>
 8002350:	4602      	mov	r2, r0
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_BASE->CCR2 = (uint32_t) roundf(dc_b*period);
 8002356:	4b19      	ldr	r3, [pc, #100]	; (80023bc <setPwm+0x23c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fc9e 	bl	8000c9c <__aeabi_i2f>
 8002360:	4603      	mov	r3, r0
 8002362:	69b9      	ldr	r1, [r7, #24]
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe fced 	bl	8000d44 <__aeabi_fmul>
 800236a:	4603      	mov	r3, r0
 800236c:	4618      	mov	r0, r3
 800236e:	f00a fa5b 	bl	800c828 <roundf>
 8002372:	4603      	mov	r3, r0
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe feab 	bl	80010d0 <__aeabi_f2uiz>
 800237a:	4602      	mov	r2, r0
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM_BASE->CCR3 = (uint32_t) roundf(dc_c*period);
 8002380:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <setPwm+0x23c>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe fc89 	bl	8000c9c <__aeabi_i2f>
 800238a:	4603      	mov	r3, r0
 800238c:	6979      	ldr	r1, [r7, #20]
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe fcd8 	bl	8000d44 <__aeabi_fmul>
 8002394:	4603      	mov	r3, r0
 8002396:	4618      	mov	r0, r3
 8002398:	f00a fa46 	bl	800c828 <roundf>
 800239c:	4603      	mov	r3, r0
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe fe96 	bl	80010d0 <__aeabi_f2uiz>
 80023a4:	4602      	mov	r2, r0
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	63da      	str	r2, [r3, #60]	; 0x3c

}
 80023aa:	bf00      	nop
 80023ac:	3720      	adds	r7, #32
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000000 	.word	0x20000000
 80023b8:	20000004 	.word	0x20000004
 80023bc:	20000008 	.word	0x20000008

080023c0 <setPhaseVoltage>:

void setPhaseVoltage(float Uq,float Ud, float angle_el, TIM_TypeDef * TIM_BASE) {
 80023c0:	b5b0      	push	{r4, r5, r7, lr}
 80023c2:	b08a      	sub	sp, #40	; 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
  angle_el = _normalizeAngle(angle_el + zero_electric_angle);
 80023ce:	4b6e      	ldr	r3, [pc, #440]	; (8002588 <setPhaseVoltage+0x1c8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe fbad 	bl	8000b34 <__addsf3>
 80023da:	4603      	mov	r3, r0
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fe6f 	bl	80020c0 <_normalizeAngle>
 80023e2:	6078      	str	r0, [r7, #4]
  // 
  float Ualpha =  -Uq*sin(angle_el);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7fe f81c 	bl	8000428 <__aeabi_f2d>
 80023f0:	4604      	mov	r4, r0
 80023f2:	460d      	mov	r5, r1
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7fe f817 	bl	8000428 <__aeabi_f2d>
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4610      	mov	r0, r2
 8002400:	4619      	mov	r1, r3
 8002402:	f00a faa3 	bl	800c94c <sin>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4620      	mov	r0, r4
 800240c:	4629      	mov	r1, r5
 800240e:	f7fe f863 	bl	80004d8 <__aeabi_dmul>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4610      	mov	r0, r2
 8002418:	4619      	mov	r1, r3
 800241a:	f7fe fb35 	bl	8000a88 <__aeabi_d2f>
 800241e:	4603      	mov	r3, r0
 8002420:	627b      	str	r3, [r7, #36]	; 0x24
  float Ubeta =   Uq*cos(angle_el);
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f7fe f800 	bl	8000428 <__aeabi_f2d>
 8002428:	4604      	mov	r4, r0
 800242a:	460d      	mov	r5, r1
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7fd fffb 	bl	8000428 <__aeabi_f2d>
 8002432:	4602      	mov	r2, r0
 8002434:	460b      	mov	r3, r1
 8002436:	4610      	mov	r0, r2
 8002438:	4619      	mov	r1, r3
 800243a:	f00a fa41 	bl	800c8c0 <cos>
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	4620      	mov	r0, r4
 8002444:	4629      	mov	r1, r5
 8002446:	f7fe f847 	bl	80004d8 <__aeabi_dmul>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	f7fe fb19 	bl	8000a88 <__aeabi_d2f>
 8002456:	4603      	mov	r3, r0
 8002458:	623b      	str	r3, [r7, #32]

  // 
  float Ua = Ualpha + voltage_power_supply/2;
 800245a:	4b4c      	ldr	r3, [pc, #304]	; (800258c <setPhaseVoltage+0x1cc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fd22 	bl	8000eac <__aeabi_fdiv>
 8002468:	4603      	mov	r3, r0
 800246a:	4619      	mov	r1, r3
 800246c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800246e:	f7fe fb61 	bl	8000b34 <__addsf3>
 8002472:	4603      	mov	r3, r0
 8002474:	61fb      	str	r3, [r7, #28]
  float Ub = (sqrt(3)*Ubeta-Ualpha)/2 + voltage_power_supply/2;
 8002476:	6a38      	ldr	r0, [r7, #32]
 8002478:	f7fd ffd6 	bl	8000428 <__aeabi_f2d>
 800247c:	a340      	add	r3, pc, #256	; (adr r3, 8002580 <setPhaseVoltage+0x1c0>)
 800247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002482:	f7fe f829 	bl	80004d8 <__aeabi_dmul>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4614      	mov	r4, r2
 800248c:	461d      	mov	r5, r3
 800248e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002490:	f7fd ffca 	bl	8000428 <__aeabi_f2d>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4620      	mov	r0, r4
 800249a:	4629      	mov	r1, r5
 800249c:	f7fd fe64 	bl	8000168 <__aeabi_dsub>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4610      	mov	r0, r2
 80024a6:	4619      	mov	r1, r3
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024b0:	f7fe f93c 	bl	800072c <__aeabi_ddiv>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4614      	mov	r4, r2
 80024ba:	461d      	mov	r5, r3
 80024bc:	4b33      	ldr	r3, [pc, #204]	; (800258c <setPhaseVoltage+0x1cc>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe fcf1 	bl	8000eac <__aeabi_fdiv>
 80024ca:	4603      	mov	r3, r0
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fd ffab 	bl	8000428 <__aeabi_f2d>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4620      	mov	r0, r4
 80024d8:	4629      	mov	r1, r5
 80024da:	f7fd fe47 	bl	800016c <__adddf3>
 80024de:	4602      	mov	r2, r0
 80024e0:	460b      	mov	r3, r1
 80024e2:	4610      	mov	r0, r2
 80024e4:	4619      	mov	r1, r3
 80024e6:	f7fe facf 	bl	8000a88 <__aeabi_d2f>
 80024ea:	4603      	mov	r3, r0
 80024ec:	61bb      	str	r3, [r7, #24]
  float Uc = (-Ualpha-sqrt(3)*Ubeta)/2 + voltage_power_supply/2;
 80024ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fd ff97 	bl	8000428 <__aeabi_f2d>
 80024fa:	4604      	mov	r4, r0
 80024fc:	460d      	mov	r5, r1
 80024fe:	6a38      	ldr	r0, [r7, #32]
 8002500:	f7fd ff92 	bl	8000428 <__aeabi_f2d>
 8002504:	a31e      	add	r3, pc, #120	; (adr r3, 8002580 <setPhaseVoltage+0x1c0>)
 8002506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250a:	f7fd ffe5 	bl	80004d8 <__aeabi_dmul>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	4620      	mov	r0, r4
 8002514:	4629      	mov	r1, r5
 8002516:	f7fd fe27 	bl	8000168 <__aeabi_dsub>
 800251a:	4602      	mov	r2, r0
 800251c:	460b      	mov	r3, r1
 800251e:	4610      	mov	r0, r2
 8002520:	4619      	mov	r1, r3
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800252a:	f7fe f8ff 	bl	800072c <__aeabi_ddiv>
 800252e:	4602      	mov	r2, r0
 8002530:	460b      	mov	r3, r1
 8002532:	4614      	mov	r4, r2
 8002534:	461d      	mov	r5, r3
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <setPhaseVoltage+0x1cc>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800253e:	4618      	mov	r0, r3
 8002540:	f7fe fcb4 	bl	8000eac <__aeabi_fdiv>
 8002544:	4603      	mov	r3, r0
 8002546:	4618      	mov	r0, r3
 8002548:	f7fd ff6e 	bl	8000428 <__aeabi_f2d>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	4620      	mov	r0, r4
 8002552:	4629      	mov	r1, r5
 8002554:	f7fd fe0a 	bl	800016c <__adddf3>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	f7fe fa92 	bl	8000a88 <__aeabi_d2f>
 8002564:	4603      	mov	r3, r0
 8002566:	617b      	str	r3, [r7, #20]
  setPwm(Ua,Ub,Uc,TIM_BASE);
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	697a      	ldr	r2, [r7, #20]
 800256c:	69b9      	ldr	r1, [r7, #24]
 800256e:	69f8      	ldr	r0, [r7, #28]
 8002570:	f7ff fe06 	bl	8002180 <setPwm>
}
 8002574:	bf00      	nop
 8002576:	3728      	adds	r7, #40	; 0x28
 8002578:	46bd      	mov	sp, r7
 800257a:	bdb0      	pop	{r4, r5, r7, pc}
 800257c:	f3af 8000 	nop.w
 8002580:	e8584caa 	.word	0xe8584caa
 8002584:	3ffbb67a 	.word	0x3ffbb67a
 8002588:	200003a8 	.word	0x200003a8
 800258c:	20000004 	.word	0x20000004

08002590 <PID_operator>:
 *      Author: hht
 */

#include "pid.h"
#include "motor_control.h"
float PID_operator(float error, struct PIDController* pid){
 8002590:	b5b0      	push	{r4, r5, r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
	float Ts = 2.5E-3f;
 800259a:	4b6f      	ldr	r3, [pc, #444]	; (8002758 <PID_operator+0x1c8>)
 800259c:	61bb      	str	r3, [r7, #24]
	// P

	float proportional = pid->P * error;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4619      	mov	r1, r3
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7fe fbcd 	bl	8000d44 <__aeabi_fmul>
 80025aa:	4603      	mov	r3, r0
 80025ac:	617b      	str	r3, [r7, #20]
	// Tustin I
	float integral = pid->integral_prev + pid->I*Ts*0.5f*(error + pid->error_prev);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	69dc      	ldr	r4, [r3, #28]
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	69b9      	ldr	r1, [r7, #24]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fe fbc3 	bl	8000d44 <__aeabi_fmul>
 80025be:	4603      	mov	r3, r0
 80025c0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fe fbbd 	bl	8000d44 <__aeabi_fmul>
 80025ca:	4603      	mov	r3, r0
 80025cc:	461d      	mov	r5, r3
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fe faad 	bl	8000b34 <__addsf3>
 80025da:	4603      	mov	r3, r0
 80025dc:	4619      	mov	r1, r3
 80025de:	4628      	mov	r0, r5
 80025e0:	f7fe fbb0 	bl	8000d44 <__aeabi_fmul>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4619      	mov	r1, r3
 80025e8:	4620      	mov	r0, r4
 80025ea:	f7fe faa3 	bl	8000b34 <__addsf3>
 80025ee:	4603      	mov	r3, r0
 80025f0:	613b      	str	r3, [r7, #16]
	integral = _constrain(integral, -pid->limit, pid->limit);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80025fa:	4619      	mov	r1, r3
 80025fc:	6938      	ldr	r0, [r7, #16]
 80025fe:	f7fe fd3f 	bl	8001080 <__aeabi_fcmplt>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d004      	beq.n	8002612 <PID_operator+0x82>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002610:	e00c      	b.n	800262c <PID_operator+0x9c>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	4619      	mov	r1, r3
 8002618:	6938      	ldr	r0, [r7, #16]
 800261a:	f7fe fd4f 	bl	80010bc <__aeabi_fcmpgt>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <PID_operator+0x9a>
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691b      	ldr	r3, [r3, #16]
 8002628:	e000      	b.n	800262c <PID_operator+0x9c>
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	613b      	str	r3, [r7, #16]
	// D
	float derivative = pid->D*(error - pid->error_prev)/Ts;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	689c      	ldr	r4, [r3, #8]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	4619      	mov	r1, r3
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7fe fa79 	bl	8000b30 <__aeabi_fsub>
 800263e:	4603      	mov	r3, r0
 8002640:	4619      	mov	r1, r3
 8002642:	4620      	mov	r0, r4
 8002644:	f7fe fb7e 	bl	8000d44 <__aeabi_fmul>
 8002648:	4603      	mov	r3, r0
 800264a:	69b9      	ldr	r1, [r7, #24]
 800264c:	4618      	mov	r0, r3
 800264e:	f7fe fc2d 	bl	8000eac <__aeabi_fdiv>
 8002652:	4603      	mov	r3, r0
 8002654:	60fb      	str	r3, [r7, #12]

	// P,I,D
	float output = proportional + integral + derivative;
 8002656:	6939      	ldr	r1, [r7, #16]
 8002658:	6978      	ldr	r0, [r7, #20]
 800265a:	f7fe fa6b 	bl	8000b34 <__addsf3>
 800265e:	4603      	mov	r3, r0
 8002660:	4619      	mov	r1, r3
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f7fe fa66 	bl	8000b34 <__addsf3>
 8002668:	4603      	mov	r3, r0
 800266a:	61fb      	str	r3, [r7, #28]
	output = _constrain(output, -pid->limit, pid->limit);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002674:	4619      	mov	r1, r3
 8002676:	69f8      	ldr	r0, [r7, #28]
 8002678:	f7fe fd02 	bl	8001080 <__aeabi_fcmplt>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d004      	beq.n	800268c <PID_operator+0xfc>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800268a:	e00c      	b.n	80026a6 <PID_operator+0x116>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	4619      	mov	r1, r3
 8002692:	69f8      	ldr	r0, [r7, #28]
 8002694:	f7fe fd12 	bl	80010bc <__aeabi_fcmpgt>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <PID_operator+0x114>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	e000      	b.n	80026a6 <PID_operator+0x116>
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	61fb      	str	r3, [r7, #28]

	if(pid->output_ramp > 0){
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	f04f 0100 	mov.w	r1, #0
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7fe fd03 	bl	80010bc <__aeabi_fcmpgt>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d03f      	beq.n	800273c <PID_operator+0x1ac>
		// PID
		float output_rate = (output - pid->output_prev)/Ts;
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	4619      	mov	r1, r3
 80026c2:	69f8      	ldr	r0, [r7, #28]
 80026c4:	f7fe fa34 	bl	8000b30 <__aeabi_fsub>
 80026c8:	4603      	mov	r3, r0
 80026ca:	69b9      	ldr	r1, [r7, #24]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe fbed 	bl	8000eac <__aeabi_fdiv>
 80026d2:	4603      	mov	r3, r0
 80026d4:	60bb      	str	r3, [r7, #8]
		if (output_rate > pid->output_ramp)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	4619      	mov	r1, r3
 80026dc:	68b8      	ldr	r0, [r7, #8]
 80026de:	f7fe fced 	bl	80010bc <__aeabi_fcmpgt>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00f      	beq.n	8002708 <PID_operator+0x178>
			output = pid->output_prev + pid->output_ramp*Ts;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	699c      	ldr	r4, [r3, #24]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	69b9      	ldr	r1, [r7, #24]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe fb26 	bl	8000d44 <__aeabi_fmul>
 80026f8:	4603      	mov	r3, r0
 80026fa:	4619      	mov	r1, r3
 80026fc:	4620      	mov	r0, r4
 80026fe:	f7fe fa19 	bl	8000b34 <__addsf3>
 8002702:	4603      	mov	r3, r0
 8002704:	61fb      	str	r3, [r7, #28]
 8002706:	e019      	b.n	800273c <PID_operator+0x1ac>
		else if (output_rate < -pid->output_ramp)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002710:	4619      	mov	r1, r3
 8002712:	68b8      	ldr	r0, [r7, #8]
 8002714:	f7fe fcb4 	bl	8001080 <__aeabi_fcmplt>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00e      	beq.n	800273c <PID_operator+0x1ac>
			output = pid->output_prev - pid->output_ramp*Ts;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	699c      	ldr	r4, [r3, #24]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	69b9      	ldr	r1, [r7, #24]
 8002728:	4618      	mov	r0, r3
 800272a:	f7fe fb0b 	bl	8000d44 <__aeabi_fmul>
 800272e:	4603      	mov	r3, r0
 8002730:	4619      	mov	r1, r3
 8002732:	4620      	mov	r0, r4
 8002734:	f7fe f9fc 	bl	8000b30 <__aeabi_fsub>
 8002738:	4603      	mov	r3, r0
 800273a:	61fb      	str	r3, [r7, #28]
	}
	// 
	pid->integral_prev = integral;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	61da      	str	r2, [r3, #28]
	pid->output_prev = output;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	69fa      	ldr	r2, [r7, #28]
 8002746:	619a      	str	r2, [r3, #24]
	pid->error_prev = error;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	615a      	str	r2, [r3, #20]
//	pid->timestamp_prev = timestamp_now;
	return output;
 800274e:	69fb      	ldr	r3, [r7, #28]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3720      	adds	r7, #32
 8002754:	46bd      	mov	sp, r7
 8002756:	bdb0      	pop	{r4, r5, r7, pc}
 8002758:	3ba3d70a 	.word	0x3ba3d70a

0800275c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002762:	4b0e      	ldr	r3, [pc, #56]	; (800279c <HAL_MspInit+0x40>)
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	4a0d      	ldr	r2, [pc, #52]	; (800279c <HAL_MspInit+0x40>)
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6193      	str	r3, [r2, #24]
 800276e:	4b0b      	ldr	r3, [pc, #44]	; (800279c <HAL_MspInit+0x40>)
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	607b      	str	r3, [r7, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800277a:	4b08      	ldr	r3, [pc, #32]	; (800279c <HAL_MspInit+0x40>)
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	4a07      	ldr	r2, [pc, #28]	; (800279c <HAL_MspInit+0x40>)
 8002780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002784:	61d3      	str	r3, [r2, #28]
 8002786:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_MspInit+0x40>)
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	40021000 	.word	0x40021000

080027a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a8:	f107 0310 	add.w	r3, r7, #16
 80027ac:	2200      	movs	r2, #0
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	605a      	str	r2, [r3, #4]
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a14      	ldr	r2, [pc, #80]	; (800280c <HAL_ADC_MspInit+0x6c>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d121      	bne.n	8002804 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027c0:	4b13      	ldr	r3, [pc, #76]	; (8002810 <HAL_ADC_MspInit+0x70>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	4a12      	ldr	r2, [pc, #72]	; (8002810 <HAL_ADC_MspInit+0x70>)
 80027c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ca:	6193      	str	r3, [r2, #24]
 80027cc:	4b10      	ldr	r3, [pc, #64]	; (8002810 <HAL_ADC_MspInit+0x70>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d8:	4b0d      	ldr	r3, [pc, #52]	; (8002810 <HAL_ADC_MspInit+0x70>)
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	4a0c      	ldr	r2, [pc, #48]	; (8002810 <HAL_ADC_MspInit+0x70>)
 80027de:	f043 0304 	orr.w	r3, r3, #4
 80027e2:	6193      	str	r3, [r2, #24]
 80027e4:	4b0a      	ldr	r3, [pc, #40]	; (8002810 <HAL_ADC_MspInit+0x70>)
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	60bb      	str	r3, [r7, #8]
 80027ee:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80027f0:	2307      	movs	r3, #7
 80027f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027f4:	2303      	movs	r3, #3
 80027f6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f8:	f107 0310 	add.w	r3, r7, #16
 80027fc:	4619      	mov	r1, r3
 80027fe:	4805      	ldr	r0, [pc, #20]	; (8002814 <HAL_ADC_MspInit+0x74>)
 8002800:	f000 ff4a 	bl	8003698 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002804:	bf00      	nop
 8002806:	3720      	adds	r7, #32
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40012400 	.word	0x40012400
 8002810:	40021000 	.word	0x40021000
 8002814:	40010800 	.word	0x40010800

08002818 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002820:	f107 0310 	add.w	r3, r7, #16
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a1b      	ldr	r2, [pc, #108]	; (80028a0 <HAL_SPI_MspInit+0x88>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d12f      	bne.n	8002898 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002838:	4b1a      	ldr	r3, [pc, #104]	; (80028a4 <HAL_SPI_MspInit+0x8c>)
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	4a19      	ldr	r2, [pc, #100]	; (80028a4 <HAL_SPI_MspInit+0x8c>)
 800283e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002842:	6193      	str	r3, [r2, #24]
 8002844:	4b17      	ldr	r3, [pc, #92]	; (80028a4 <HAL_SPI_MspInit+0x8c>)
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002850:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <HAL_SPI_MspInit+0x8c>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	4a13      	ldr	r2, [pc, #76]	; (80028a4 <HAL_SPI_MspInit+0x8c>)
 8002856:	f043 0304 	orr.w	r3, r3, #4
 800285a:	6193      	str	r3, [r2, #24]
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <HAL_SPI_MspInit+0x8c>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002868:	23a0      	movs	r3, #160	; 0xa0
 800286a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286c:	2302      	movs	r3, #2
 800286e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002870:	2303      	movs	r3, #3
 8002872:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002874:	f107 0310 	add.w	r3, r7, #16
 8002878:	4619      	mov	r1, r3
 800287a:	480b      	ldr	r0, [pc, #44]	; (80028a8 <HAL_SPI_MspInit+0x90>)
 800287c:	f000 ff0c 	bl	8003698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002880:	2340      	movs	r3, #64	; 0x40
 8002882:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002888:	2301      	movs	r3, #1
 800288a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288c:	f107 0310 	add.w	r3, r7, #16
 8002890:	4619      	mov	r1, r3
 8002892:	4805      	ldr	r0, [pc, #20]	; (80028a8 <HAL_SPI_MspInit+0x90>)
 8002894:	f000 ff00 	bl	8003698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002898:	bf00      	nop
 800289a:	3720      	adds	r7, #32
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40013000 	.word	0x40013000
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40010800 	.word	0x40010800

080028ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a16      	ldr	r2, [pc, #88]	; (8002914 <HAL_TIM_Base_MspInit+0x68>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d10c      	bne.n	80028d8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028be:	4b16      	ldr	r3, [pc, #88]	; (8002918 <HAL_TIM_Base_MspInit+0x6c>)
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	4a15      	ldr	r2, [pc, #84]	; (8002918 <HAL_TIM_Base_MspInit+0x6c>)
 80028c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028c8:	6193      	str	r3, [r2, #24]
 80028ca:	4b13      	ldr	r3, [pc, #76]	; (8002918 <HAL_TIM_Base_MspInit+0x6c>)
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80028d6:	e018      	b.n	800290a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028e0:	d113      	bne.n	800290a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028e2:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_TIM_Base_MspInit+0x6c>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	4a0c      	ldr	r2, [pc, #48]	; (8002918 <HAL_TIM_Base_MspInit+0x6c>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	61d3      	str	r3, [r2, #28]
 80028ee:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <HAL_TIM_Base_MspInit+0x6c>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	201c      	movs	r0, #28
 8002900:	f000 fe93 	bl	800362a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002904:	201c      	movs	r0, #28
 8002906:	f000 feac 	bl	8003662 <HAL_NVIC_EnableIRQ>
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40012c00 	.word	0x40012c00
 8002918:	40021000 	.word	0x40021000

0800291c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b088      	sub	sp, #32
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002924:	f107 0310 	add.w	r3, r7, #16
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
 800292e:	609a      	str	r2, [r3, #8]
 8002930:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a10      	ldr	r2, [pc, #64]	; (8002978 <HAL_TIM_MspPostInit+0x5c>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d118      	bne.n	800296e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800293c:	4b0f      	ldr	r3, [pc, #60]	; (800297c <HAL_TIM_MspPostInit+0x60>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	4a0e      	ldr	r2, [pc, #56]	; (800297c <HAL_TIM_MspPostInit+0x60>)
 8002942:	f043 0304 	orr.w	r3, r3, #4
 8002946:	6193      	str	r3, [r2, #24]
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <HAL_TIM_MspPostInit+0x60>)
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002954:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002958:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295e:	2302      	movs	r3, #2
 8002960:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002962:	f107 0310 	add.w	r3, r7, #16
 8002966:	4619      	mov	r1, r3
 8002968:	4805      	ldr	r0, [pc, #20]	; (8002980 <HAL_TIM_MspPostInit+0x64>)
 800296a:	f000 fe95 	bl	8003698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800296e:	bf00      	nop
 8002970:	3720      	adds	r7, #32
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40012c00 	.word	0x40012c00
 800297c:	40021000 	.word	0x40021000
 8002980:	40010800 	.word	0x40010800

08002984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002988:	e7fe      	b.n	8002988 <NMI_Handler+0x4>

0800298a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800298a:	b480      	push	{r7}
 800298c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800298e:	e7fe      	b.n	800298e <HardFault_Handler+0x4>

08002990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002994:	e7fe      	b.n	8002994 <MemManage_Handler+0x4>

08002996 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002996:	b480      	push	{r7}
 8002998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800299a:	e7fe      	b.n	800299a <BusFault_Handler+0x4>

0800299c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029a0:	e7fe      	b.n	80029a0 <UsageFault_Handler+0x4>

080029a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029a2:	b480      	push	{r7}
 80029a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr

080029ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ba:	b480      	push	{r7}
 80029bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr

080029c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ca:	f000 f8bf 	bl	8002b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80029d8:	4802      	ldr	r0, [pc, #8]	; (80029e4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80029da:	f001 f937 	bl	8003c4c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	200010a8 	.word	0x200010a8

080029e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029ec:	4802      	ldr	r0, [pc, #8]	; (80029f8 <TIM2_IRQHandler+0x10>)
 80029ee:	f004 f8a5 	bl	8006b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	2000032c 	.word	0x2000032c

080029fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a04:	4a14      	ldr	r2, [pc, #80]	; (8002a58 <_sbrk+0x5c>)
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <_sbrk+0x60>)
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a10:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <_sbrk+0x64>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d102      	bne.n	8002a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a18:	4b11      	ldr	r3, [pc, #68]	; (8002a60 <_sbrk+0x64>)
 8002a1a:	4a12      	ldr	r2, [pc, #72]	; (8002a64 <_sbrk+0x68>)
 8002a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a1e:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <_sbrk+0x64>)
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4413      	add	r3, r2
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d207      	bcs.n	8002a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a2c:	f009 fa72 	bl	800bf14 <__errno>
 8002a30:	4603      	mov	r3, r0
 8002a32:	220c      	movs	r2, #12
 8002a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a3a:	e009      	b.n	8002a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a3c:	4b08      	ldr	r3, [pc, #32]	; (8002a60 <_sbrk+0x64>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a42:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <_sbrk+0x64>)
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4413      	add	r3, r2
 8002a4a:	4a05      	ldr	r2, [pc, #20]	; (8002a60 <_sbrk+0x64>)
 8002a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20005000 	.word	0x20005000
 8002a5c:	00000400 	.word	0x00000400
 8002a60:	200003d8 	.word	0x200003d8
 8002a64:	20001700 	.word	0x20001700

08002a68 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr

08002a74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a74:	f7ff fff8 	bl	8002a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a78:	480b      	ldr	r0, [pc, #44]	; (8002aa8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a7a:	490c      	ldr	r1, [pc, #48]	; (8002aac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a7c:	4a0c      	ldr	r2, [pc, #48]	; (8002ab0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a80:	e002      	b.n	8002a88 <LoopCopyDataInit>

08002a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a86:	3304      	adds	r3, #4

08002a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a8c:	d3f9      	bcc.n	8002a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a8e:	4a09      	ldr	r2, [pc, #36]	; (8002ab4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a90:	4c09      	ldr	r4, [pc, #36]	; (8002ab8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a94:	e001      	b.n	8002a9a <LoopFillZerobss>

08002a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a98:	3204      	adds	r2, #4

08002a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a9c:	d3fb      	bcc.n	8002a96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a9e:	f009 fa3f 	bl	800bf20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002aa2:	f7fe fe3d 	bl	8001720 <main>
  bx lr
 8002aa6:	4770      	bx	lr
  ldr r0, =_sdata
 8002aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002aac:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8002ab0:	0800de48 	.word	0x0800de48
  ldr r2, =_sbss
 8002ab4:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8002ab8:	20001700 	.word	0x20001700

08002abc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002abc:	e7fe      	b.n	8002abc <ADC1_2_IRQHandler>
	...

08002ac0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ac4:	4b08      	ldr	r3, [pc, #32]	; (8002ae8 <HAL_Init+0x28>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a07      	ldr	r2, [pc, #28]	; (8002ae8 <HAL_Init+0x28>)
 8002aca:	f043 0310 	orr.w	r3, r3, #16
 8002ace:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ad0:	2003      	movs	r0, #3
 8002ad2:	f000 fd9f 	bl	8003614 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ad6:	200f      	movs	r0, #15
 8002ad8:	f000 f808 	bl	8002aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002adc:	f7ff fe3e 	bl	800275c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40022000 	.word	0x40022000

08002aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002af4:	4b12      	ldr	r3, [pc, #72]	; (8002b40 <HAL_InitTick+0x54>)
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <HAL_InitTick+0x58>)
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	4619      	mov	r1, r3
 8002afe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 fdb7 	bl	800367e <HAL_SYSTICK_Config>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e00e      	b.n	8002b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b0f      	cmp	r3, #15
 8002b1e:	d80a      	bhi.n	8002b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b20:	2200      	movs	r2, #0
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b28:	f000 fd7f 	bl	800362a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b2c:	4a06      	ldr	r2, [pc, #24]	; (8002b48 <HAL_InitTick+0x5c>)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e000      	b.n	8002b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000070 	.word	0x20000070
 8002b44:	20000078 	.word	0x20000078
 8002b48:	20000074 	.word	0x20000074

08002b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b50:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <HAL_IncTick+0x1c>)
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <HAL_IncTick+0x20>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	4a03      	ldr	r2, [pc, #12]	; (8002b6c <HAL_IncTick+0x20>)
 8002b5e:	6013      	str	r3, [r2, #0]
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	20000078 	.word	0x20000078
 8002b6c:	200003dc 	.word	0x200003dc

08002b70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return uwTick;
 8002b74:	4b02      	ldr	r3, [pc, #8]	; (8002b80 <HAL_GetTick+0x10>)
 8002b76:	681b      	ldr	r3, [r3, #0]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr
 8002b80:	200003dc 	.word	0x200003dc

08002b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b8c:	f7ff fff0 	bl	8002b70 <HAL_GetTick>
 8002b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b9c:	d005      	beq.n	8002baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b9e:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <HAL_Delay+0x44>)
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002baa:	bf00      	nop
 8002bac:	f7ff ffe0 	bl	8002b70 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d8f7      	bhi.n	8002bac <HAL_Delay+0x28>
  {
  }
}
 8002bbc:	bf00      	nop
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	20000078 	.word	0x20000078

08002bcc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e0be      	b.n	8002d6c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d109      	bne.n	8002c10 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f7ff fdc8 	bl	80027a0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f000 fbf1 	bl	80033f8 <ADC_ConversionStop_Disable>
 8002c16:	4603      	mov	r3, r0
 8002c18:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	f040 8099 	bne.w	8002d5a <HAL_ADC_Init+0x18e>
 8002c28:	7dfb      	ldrb	r3, [r7, #23]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 8095 	bne.w	8002d5a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c34:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c38:	f023 0302 	bic.w	r3, r3, #2
 8002c3c:	f043 0202 	orr.w	r2, r3, #2
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c4c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7b1b      	ldrb	r3, [r3, #12]
 8002c52:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c54:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c56:	68ba      	ldr	r2, [r7, #8]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c64:	d003      	beq.n	8002c6e <HAL_ADC_Init+0xa2>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d102      	bne.n	8002c74 <HAL_ADC_Init+0xa8>
 8002c6e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c72:	e000      	b.n	8002c76 <HAL_ADC_Init+0xaa>
 8002c74:	2300      	movs	r3, #0
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	7d1b      	ldrb	r3, [r3, #20]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d119      	bne.n	8002cb8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	7b1b      	ldrb	r3, [r3, #12]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d109      	bne.n	8002ca0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	3b01      	subs	r3, #1
 8002c92:	035a      	lsls	r2, r3, #13
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	e00b      	b.n	8002cb8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca4:	f043 0220 	orr.w	r2, r3, #32
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	4b28      	ldr	r3, [pc, #160]	; (8002d74 <HAL_ADC_Init+0x1a8>)
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	430b      	orrs	r3, r1
 8002cde:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ce8:	d003      	beq.n	8002cf2 <HAL_ADC_Init+0x126>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d104      	bne.n	8002cfc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	051b      	lsls	r3, r3, #20
 8002cfa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d02:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	4b18      	ldr	r3, [pc, #96]	; (8002d78 <HAL_ADC_Init+0x1ac>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	68ba      	ldr	r2, [r7, #8]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d10b      	bne.n	8002d38 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2a:	f023 0303 	bic.w	r3, r3, #3
 8002d2e:	f043 0201 	orr.w	r2, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d36:	e018      	b.n	8002d6a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3c:	f023 0312 	bic.w	r3, r3, #18
 8002d40:	f043 0210 	orr.w	r2, r3, #16
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d4c:	f043 0201 	orr.w	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d58:	e007      	b.n	8002d6a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5e:	f043 0210 	orr.w	r2, r3, #16
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	ffe1f7fd 	.word	0xffe1f7fd
 8002d78:	ff1f0efe 	.word	0xff1f0efe

08002d7c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_ADC_Start+0x1a>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e098      	b.n	8002ec8 <HAL_ADC_Start+0x14c>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fad0 	bl	8003344 <ADC_Enable>
 8002da4:	4603      	mov	r3, r0
 8002da6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002da8:	7bfb      	ldrb	r3, [r7, #15]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f040 8087 	bne.w	8002ebe <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002db8:	f023 0301 	bic.w	r3, r3, #1
 8002dbc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a41      	ldr	r2, [pc, #260]	; (8002ed0 <HAL_ADC_Start+0x154>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d105      	bne.n	8002dda <HAL_ADC_Start+0x5e>
 8002dce:	4b41      	ldr	r3, [pc, #260]	; (8002ed4 <HAL_ADC_Start+0x158>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d115      	bne.n	8002e06 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dde:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d026      	beq.n	8002e42 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002dfc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e04:	e01d      	b.n	8002e42 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a2f      	ldr	r2, [pc, #188]	; (8002ed4 <HAL_ADC_Start+0x158>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d004      	beq.n	8002e26 <HAL_ADC_Start+0xaa>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a2b      	ldr	r2, [pc, #172]	; (8002ed0 <HAL_ADC_Start+0x154>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d10d      	bne.n	8002e42 <HAL_ADC_Start+0xc6>
 8002e26:	4b2b      	ldr	r3, [pc, #172]	; (8002ed4 <HAL_ADC_Start+0x158>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d007      	beq.n	8002e42 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e3a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d006      	beq.n	8002e5c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e52:	f023 0206 	bic.w	r2, r3, #6
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e5a:	e002      	b.n	8002e62 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f06f 0202 	mvn.w	r2, #2
 8002e72:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002e7e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e82:	d113      	bne.n	8002eac <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e88:	4a11      	ldr	r2, [pc, #68]	; (8002ed0 <HAL_ADC_Start+0x154>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d105      	bne.n	8002e9a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002e8e:	4b11      	ldr	r3, [pc, #68]	; (8002ed4 <HAL_ADC_Start+0x158>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d108      	bne.n	8002eac <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ea8:	609a      	str	r2, [r3, #8]
 8002eaa:	e00c      	b.n	8002ec6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002eba:	609a      	str	r2, [r3, #8]
 8002ebc:	e003      	b.n	8002ec6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40012800 	.word	0x40012800
 8002ed4:	40012400 	.word	0x40012400

08002ed8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADC_Stop+0x1a>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e01a      	b.n	8002f28 <HAL_ADC_Stop+0x50>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 fa7c 	bl	80033f8 <ADC_ConversionStop_Disable>
 8002f00:	4603      	mov	r3, r0
 8002f02:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d109      	bne.n	8002f1e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f12:	f023 0301 	bic.w	r3, r3, #1
 8002f16:	f043 0201 	orr.w	r2, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f30:	b590      	push	{r4, r7, lr}
 8002f32:	b087      	sub	sp, #28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002f46:	f7ff fe13 	bl	8002b70 <HAL_GetTick>
 8002f4a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5e:	f043 0220 	orr.w	r2, r3, #32
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e0d3      	b.n	800311a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d131      	bne.n	8002fe4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f86:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d12a      	bne.n	8002fe4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f8e:	e021      	b.n	8002fd4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f96:	d01d      	beq.n	8002fd4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d007      	beq.n	8002fae <HAL_ADC_PollForConversion+0x7e>
 8002f9e:	f7ff fde7 	bl	8002b70 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d212      	bcs.n	8002fd4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10b      	bne.n	8002fd4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	f043 0204 	orr.w	r2, r3, #4
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e0a2      	b.n	800311a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0d6      	beq.n	8002f90 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002fe2:	e070      	b.n	80030c6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002fe4:	4b4f      	ldr	r3, [pc, #316]	; (8003124 <HAL_ADC_PollForConversion+0x1f4>)
 8002fe6:	681c      	ldr	r4, [r3, #0]
 8002fe8:	2002      	movs	r0, #2
 8002fea:	f002 ff2b 	bl	8005e44 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6919      	ldr	r1, [r3, #16]
 8002ffa:	4b4b      	ldr	r3, [pc, #300]	; (8003128 <HAL_ADC_PollForConversion+0x1f8>)
 8002ffc:	400b      	ands	r3, r1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d118      	bne.n	8003034 <HAL_ADC_PollForConversion+0x104>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68d9      	ldr	r1, [r3, #12]
 8003008:	4b48      	ldr	r3, [pc, #288]	; (800312c <HAL_ADC_PollForConversion+0x1fc>)
 800300a:	400b      	ands	r3, r1
 800300c:	2b00      	cmp	r3, #0
 800300e:	d111      	bne.n	8003034 <HAL_ADC_PollForConversion+0x104>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6919      	ldr	r1, [r3, #16]
 8003016:	4b46      	ldr	r3, [pc, #280]	; (8003130 <HAL_ADC_PollForConversion+0x200>)
 8003018:	400b      	ands	r3, r1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d108      	bne.n	8003030 <HAL_ADC_PollForConversion+0x100>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68d9      	ldr	r1, [r3, #12]
 8003024:	4b43      	ldr	r3, [pc, #268]	; (8003134 <HAL_ADC_PollForConversion+0x204>)
 8003026:	400b      	ands	r3, r1
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_ADC_PollForConversion+0x100>
 800302c:	2314      	movs	r3, #20
 800302e:	e020      	b.n	8003072 <HAL_ADC_PollForConversion+0x142>
 8003030:	2329      	movs	r3, #41	; 0x29
 8003032:	e01e      	b.n	8003072 <HAL_ADC_PollForConversion+0x142>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6919      	ldr	r1, [r3, #16]
 800303a:	4b3d      	ldr	r3, [pc, #244]	; (8003130 <HAL_ADC_PollForConversion+0x200>)
 800303c:	400b      	ands	r3, r1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d106      	bne.n	8003050 <HAL_ADC_PollForConversion+0x120>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68d9      	ldr	r1, [r3, #12]
 8003048:	4b3a      	ldr	r3, [pc, #232]	; (8003134 <HAL_ADC_PollForConversion+0x204>)
 800304a:	400b      	ands	r3, r1
 800304c:	2b00      	cmp	r3, #0
 800304e:	d00d      	beq.n	800306c <HAL_ADC_PollForConversion+0x13c>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6919      	ldr	r1, [r3, #16]
 8003056:	4b38      	ldr	r3, [pc, #224]	; (8003138 <HAL_ADC_PollForConversion+0x208>)
 8003058:	400b      	ands	r3, r1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d108      	bne.n	8003070 <HAL_ADC_PollForConversion+0x140>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68d9      	ldr	r1, [r3, #12]
 8003064:	4b34      	ldr	r3, [pc, #208]	; (8003138 <HAL_ADC_PollForConversion+0x208>)
 8003066:	400b      	ands	r3, r1
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_ADC_PollForConversion+0x140>
 800306c:	2354      	movs	r3, #84	; 0x54
 800306e:	e000      	b.n	8003072 <HAL_ADC_PollForConversion+0x142>
 8003070:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003072:	fb02 f303 	mul.w	r3, r2, r3
 8003076:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003078:	e021      	b.n	80030be <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003080:	d01a      	beq.n	80030b8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d007      	beq.n	8003098 <HAL_ADC_PollForConversion+0x168>
 8003088:	f7ff fd72 	bl	8002b70 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d20f      	bcs.n	80030b8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	429a      	cmp	r2, r3
 800309e:	d90b      	bls.n	80030b8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a4:	f043 0204 	orr.w	r2, r3, #4
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e030      	b.n	800311a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	3301      	adds	r3, #1
 80030bc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d8d9      	bhi.n	800307a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f06f 0212 	mvn.w	r2, #18
 80030ce:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80030e6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80030ea:	d115      	bne.n	8003118 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d111      	bne.n	8003118 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d105      	bne.n	8003118 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003110:	f043 0201 	orr.w	r2, r3, #1
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	371c      	adds	r7, #28
 800311e:	46bd      	mov	sp, r7
 8003120:	bd90      	pop	{r4, r7, pc}
 8003122:	bf00      	nop
 8003124:	20000070 	.word	0x20000070
 8003128:	24924924 	.word	0x24924924
 800312c:	00924924 	.word	0x00924924
 8003130:	12492492 	.word	0x12492492
 8003134:	00492492 	.word	0x00492492
 8003138:	00249249 	.word	0x00249249

0800313c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800314a:	4618      	mov	r0, r3
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr

08003154 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003154:	b480      	push	{r7}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800316c:	2b01      	cmp	r3, #1
 800316e:	d101      	bne.n	8003174 <HAL_ADC_ConfigChannel+0x20>
 8003170:	2302      	movs	r3, #2
 8003172:	e0dc      	b.n	800332e <HAL_ADC_ConfigChannel+0x1da>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b06      	cmp	r3, #6
 8003182:	d81c      	bhi.n	80031be <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	4613      	mov	r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	4413      	add	r3, r2
 8003194:	3b05      	subs	r3, #5
 8003196:	221f      	movs	r2, #31
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	4019      	ands	r1, r3
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	6818      	ldr	r0, [r3, #0]
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	3b05      	subs	r3, #5
 80031b0:	fa00 f203 	lsl.w	r2, r0, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	430a      	orrs	r2, r1
 80031ba:	635a      	str	r2, [r3, #52]	; 0x34
 80031bc:	e03c      	b.n	8003238 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b0c      	cmp	r3, #12
 80031c4:	d81c      	bhi.n	8003200 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685a      	ldr	r2, [r3, #4]
 80031d0:	4613      	mov	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	3b23      	subs	r3, #35	; 0x23
 80031d8:	221f      	movs	r2, #31
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43db      	mvns	r3, r3
 80031e0:	4019      	ands	r1, r3
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	6818      	ldr	r0, [r3, #0]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	3b23      	subs	r3, #35	; 0x23
 80031f2:	fa00 f203 	lsl.w	r2, r0, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	631a      	str	r2, [r3, #48]	; 0x30
 80031fe:	e01b      	b.n	8003238 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4413      	add	r3, r2
 8003210:	3b41      	subs	r3, #65	; 0x41
 8003212:	221f      	movs	r2, #31
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	4019      	ands	r1, r3
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	6818      	ldr	r0, [r3, #0]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	3b41      	subs	r3, #65	; 0x41
 800322c:	fa00 f203 	lsl.w	r2, r0, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2b09      	cmp	r3, #9
 800323e:	d91c      	bls.n	800327a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68d9      	ldr	r1, [r3, #12]
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	4613      	mov	r3, r2
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	4413      	add	r3, r2
 8003250:	3b1e      	subs	r3, #30
 8003252:	2207      	movs	r2, #7
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	43db      	mvns	r3, r3
 800325a:	4019      	ands	r1, r3
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	6898      	ldr	r0, [r3, #8]
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4613      	mov	r3, r2
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	4413      	add	r3, r2
 800326a:	3b1e      	subs	r3, #30
 800326c:	fa00 f203 	lsl.w	r2, r0, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	430a      	orrs	r2, r1
 8003276:	60da      	str	r2, [r3, #12]
 8003278:	e019      	b.n	80032ae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6919      	ldr	r1, [r3, #16]
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4613      	mov	r3, r2
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	4413      	add	r3, r2
 800328a:	2207      	movs	r2, #7
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	43db      	mvns	r3, r3
 8003292:	4019      	ands	r1, r3
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	6898      	ldr	r0, [r3, #8]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	4613      	mov	r3, r2
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	4413      	add	r3, r2
 80032a2:	fa00 f203 	lsl.w	r2, r0, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b10      	cmp	r3, #16
 80032b4:	d003      	beq.n	80032be <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80032ba:	2b11      	cmp	r3, #17
 80032bc:	d132      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a1d      	ldr	r2, [pc, #116]	; (8003338 <HAL_ADC_ConfigChannel+0x1e4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d125      	bne.n	8003314 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d126      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80032e4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d11a      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ee:	4b13      	ldr	r3, [pc, #76]	; (800333c <HAL_ADC_ConfigChannel+0x1e8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a13      	ldr	r2, [pc, #76]	; (8003340 <HAL_ADC_ConfigChannel+0x1ec>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	0c9a      	lsrs	r2, r3, #18
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003304:	e002      	b.n	800330c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	3b01      	subs	r3, #1
 800330a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1f9      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x1b2>
 8003312:	e007      	b.n	8003324 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800332c:	7bfb      	ldrb	r3, [r7, #15]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	bc80      	pop	{r7}
 8003336:	4770      	bx	lr
 8003338:	40012400 	.word	0x40012400
 800333c:	20000070 	.word	0x20000070
 8003340:	431bde83 	.word	0x431bde83

08003344 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b01      	cmp	r3, #1
 8003360:	d040      	beq.n	80033e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 0201 	orr.w	r2, r2, #1
 8003370:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003372:	4b1f      	ldr	r3, [pc, #124]	; (80033f0 <ADC_Enable+0xac>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a1f      	ldr	r2, [pc, #124]	; (80033f4 <ADC_Enable+0xb0>)
 8003378:	fba2 2303 	umull	r2, r3, r2, r3
 800337c:	0c9b      	lsrs	r3, r3, #18
 800337e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003380:	e002      	b.n	8003388 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	3b01      	subs	r3, #1
 8003386:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1f9      	bne.n	8003382 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800338e:	f7ff fbef 	bl	8002b70 <HAL_GetTick>
 8003392:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003394:	e01f      	b.n	80033d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003396:	f7ff fbeb 	bl	8002b70 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d918      	bls.n	80033d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d011      	beq.n	80033d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b6:	f043 0210 	orr.w	r2, r3, #16
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c2:	f043 0201 	orr.w	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e007      	b.n	80033e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d1d8      	bne.n	8003396 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000070 	.word	0x20000070
 80033f4:	431bde83 	.word	0x431bde83

080033f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b01      	cmp	r3, #1
 8003410:	d12e      	bne.n	8003470 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0201 	bic.w	r2, r2, #1
 8003420:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003422:	f7ff fba5 	bl	8002b70 <HAL_GetTick>
 8003426:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003428:	e01b      	b.n	8003462 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800342a:	f7ff fba1 	bl	8002b70 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d914      	bls.n	8003462 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b01      	cmp	r3, #1
 8003444:	d10d      	bne.n	8003462 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800344a:	f043 0210 	orr.w	r2, r3, #16
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003456:	f043 0201 	orr.w	r2, r3, #1
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e007      	b.n	8003472 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 0301 	and.w	r3, r3, #1
 800346c:	2b01      	cmp	r3, #1
 800346e:	d0dc      	beq.n	800342a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f003 0307 	and.w	r3, r3, #7
 800348a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800348c:	4b0c      	ldr	r3, [pc, #48]	; (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003492:	68ba      	ldr	r2, [r7, #8]
 8003494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003498:	4013      	ands	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ae:	4a04      	ldr	r2, [pc, #16]	; (80034c0 <__NVIC_SetPriorityGrouping+0x44>)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	60d3      	str	r3, [r2, #12]
}
 80034b4:	bf00      	nop
 80034b6:	3714      	adds	r7, #20
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bc80      	pop	{r7}
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	e000ed00 	.word	0xe000ed00

080034c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034c8:	4b04      	ldr	r3, [pc, #16]	; (80034dc <__NVIC_GetPriorityGrouping+0x18>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	0a1b      	lsrs	r3, r3, #8
 80034ce:	f003 0307 	and.w	r3, r3, #7
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bc80      	pop	{r7}
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	e000ed00 	.word	0xe000ed00

080034e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	db0b      	blt.n	800350a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f2:	79fb      	ldrb	r3, [r7, #7]
 80034f4:	f003 021f 	and.w	r2, r3, #31
 80034f8:	4906      	ldr	r1, [pc, #24]	; (8003514 <__NVIC_EnableIRQ+0x34>)
 80034fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fe:	095b      	lsrs	r3, r3, #5
 8003500:	2001      	movs	r0, #1
 8003502:	fa00 f202 	lsl.w	r2, r0, r2
 8003506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr
 8003514:	e000e100 	.word	0xe000e100

08003518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	4603      	mov	r3, r0
 8003520:	6039      	str	r1, [r7, #0]
 8003522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003528:	2b00      	cmp	r3, #0
 800352a:	db0a      	blt.n	8003542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	b2da      	uxtb	r2, r3
 8003530:	490c      	ldr	r1, [pc, #48]	; (8003564 <__NVIC_SetPriority+0x4c>)
 8003532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003536:	0112      	lsls	r2, r2, #4
 8003538:	b2d2      	uxtb	r2, r2
 800353a:	440b      	add	r3, r1
 800353c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003540:	e00a      	b.n	8003558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	b2da      	uxtb	r2, r3
 8003546:	4908      	ldr	r1, [pc, #32]	; (8003568 <__NVIC_SetPriority+0x50>)
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	3b04      	subs	r3, #4
 8003550:	0112      	lsls	r2, r2, #4
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	440b      	add	r3, r1
 8003556:	761a      	strb	r2, [r3, #24]
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	e000e100 	.word	0xe000e100
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800356c:	b480      	push	{r7}
 800356e:	b089      	sub	sp, #36	; 0x24
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f003 0307 	and.w	r3, r3, #7
 800357e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	f1c3 0307 	rsb	r3, r3, #7
 8003586:	2b04      	cmp	r3, #4
 8003588:	bf28      	it	cs
 800358a:	2304      	movcs	r3, #4
 800358c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3304      	adds	r3, #4
 8003592:	2b06      	cmp	r3, #6
 8003594:	d902      	bls.n	800359c <NVIC_EncodePriority+0x30>
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	3b03      	subs	r3, #3
 800359a:	e000      	b.n	800359e <NVIC_EncodePriority+0x32>
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	43da      	mvns	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	401a      	ands	r2, r3
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	fa01 f303 	lsl.w	r3, r1, r3
 80035be:	43d9      	mvns	r1, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035c4:	4313      	orrs	r3, r2
         );
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3724      	adds	r7, #36	; 0x24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3b01      	subs	r3, #1
 80035dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035e0:	d301      	bcc.n	80035e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035e2:	2301      	movs	r3, #1
 80035e4:	e00f      	b.n	8003606 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e6:	4a0a      	ldr	r2, [pc, #40]	; (8003610 <SysTick_Config+0x40>)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ee:	210f      	movs	r1, #15
 80035f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035f4:	f7ff ff90 	bl	8003518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <SysTick_Config+0x40>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fe:	4b04      	ldr	r3, [pc, #16]	; (8003610 <SysTick_Config+0x40>)
 8003600:	2207      	movs	r2, #7
 8003602:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	e000e010 	.word	0xe000e010

08003614 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f7ff ff2d 	bl	800347c <__NVIC_SetPriorityGrouping>
}
 8003622:	bf00      	nop
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800362a:	b580      	push	{r7, lr}
 800362c:	b086      	sub	sp, #24
 800362e:	af00      	add	r7, sp, #0
 8003630:	4603      	mov	r3, r0
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800363c:	f7ff ff42 	bl	80034c4 <__NVIC_GetPriorityGrouping>
 8003640:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	68b9      	ldr	r1, [r7, #8]
 8003646:	6978      	ldr	r0, [r7, #20]
 8003648:	f7ff ff90 	bl	800356c <NVIC_EncodePriority>
 800364c:	4602      	mov	r2, r0
 800364e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003652:	4611      	mov	r1, r2
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff ff5f 	bl	8003518 <__NVIC_SetPriority>
}
 800365a:	bf00      	nop
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b082      	sub	sp, #8
 8003666:	af00      	add	r7, sp, #0
 8003668:	4603      	mov	r3, r0
 800366a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800366c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff ff35 	bl	80034e0 <__NVIC_EnableIRQ>
}
 8003676:	bf00      	nop
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b082      	sub	sp, #8
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7ff ffa2 	bl	80035d0 <SysTick_Config>
 800368c:	4603      	mov	r3, r0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
	...

08003698 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003698:	b480      	push	{r7}
 800369a:	b08b      	sub	sp, #44	; 0x2c
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036a2:	2300      	movs	r3, #0
 80036a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036a6:	2300      	movs	r3, #0
 80036a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036aa:	e169      	b.n	8003980 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036ac:	2201      	movs	r2, #1
 80036ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	f040 8158 	bne.w	800397a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	4a9a      	ldr	r2, [pc, #616]	; (8003938 <HAL_GPIO_Init+0x2a0>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d05e      	beq.n	8003792 <HAL_GPIO_Init+0xfa>
 80036d4:	4a98      	ldr	r2, [pc, #608]	; (8003938 <HAL_GPIO_Init+0x2a0>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d875      	bhi.n	80037c6 <HAL_GPIO_Init+0x12e>
 80036da:	4a98      	ldr	r2, [pc, #608]	; (800393c <HAL_GPIO_Init+0x2a4>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d058      	beq.n	8003792 <HAL_GPIO_Init+0xfa>
 80036e0:	4a96      	ldr	r2, [pc, #600]	; (800393c <HAL_GPIO_Init+0x2a4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d86f      	bhi.n	80037c6 <HAL_GPIO_Init+0x12e>
 80036e6:	4a96      	ldr	r2, [pc, #600]	; (8003940 <HAL_GPIO_Init+0x2a8>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d052      	beq.n	8003792 <HAL_GPIO_Init+0xfa>
 80036ec:	4a94      	ldr	r2, [pc, #592]	; (8003940 <HAL_GPIO_Init+0x2a8>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d869      	bhi.n	80037c6 <HAL_GPIO_Init+0x12e>
 80036f2:	4a94      	ldr	r2, [pc, #592]	; (8003944 <HAL_GPIO_Init+0x2ac>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d04c      	beq.n	8003792 <HAL_GPIO_Init+0xfa>
 80036f8:	4a92      	ldr	r2, [pc, #584]	; (8003944 <HAL_GPIO_Init+0x2ac>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d863      	bhi.n	80037c6 <HAL_GPIO_Init+0x12e>
 80036fe:	4a92      	ldr	r2, [pc, #584]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d046      	beq.n	8003792 <HAL_GPIO_Init+0xfa>
 8003704:	4a90      	ldr	r2, [pc, #576]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d85d      	bhi.n	80037c6 <HAL_GPIO_Init+0x12e>
 800370a:	2b12      	cmp	r3, #18
 800370c:	d82a      	bhi.n	8003764 <HAL_GPIO_Init+0xcc>
 800370e:	2b12      	cmp	r3, #18
 8003710:	d859      	bhi.n	80037c6 <HAL_GPIO_Init+0x12e>
 8003712:	a201      	add	r2, pc, #4	; (adr r2, 8003718 <HAL_GPIO_Init+0x80>)
 8003714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003718:	08003793 	.word	0x08003793
 800371c:	0800376d 	.word	0x0800376d
 8003720:	0800377f 	.word	0x0800377f
 8003724:	080037c1 	.word	0x080037c1
 8003728:	080037c7 	.word	0x080037c7
 800372c:	080037c7 	.word	0x080037c7
 8003730:	080037c7 	.word	0x080037c7
 8003734:	080037c7 	.word	0x080037c7
 8003738:	080037c7 	.word	0x080037c7
 800373c:	080037c7 	.word	0x080037c7
 8003740:	080037c7 	.word	0x080037c7
 8003744:	080037c7 	.word	0x080037c7
 8003748:	080037c7 	.word	0x080037c7
 800374c:	080037c7 	.word	0x080037c7
 8003750:	080037c7 	.word	0x080037c7
 8003754:	080037c7 	.word	0x080037c7
 8003758:	080037c7 	.word	0x080037c7
 800375c:	08003775 	.word	0x08003775
 8003760:	08003789 	.word	0x08003789
 8003764:	4a79      	ldr	r2, [pc, #484]	; (800394c <HAL_GPIO_Init+0x2b4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d013      	beq.n	8003792 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800376a:	e02c      	b.n	80037c6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	623b      	str	r3, [r7, #32]
          break;
 8003772:	e029      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	3304      	adds	r3, #4
 800377a:	623b      	str	r3, [r7, #32]
          break;
 800377c:	e024      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	3308      	adds	r3, #8
 8003784:	623b      	str	r3, [r7, #32]
          break;
 8003786:	e01f      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	330c      	adds	r3, #12
 800378e:	623b      	str	r3, [r7, #32]
          break;
 8003790:	e01a      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d102      	bne.n	80037a0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800379a:	2304      	movs	r3, #4
 800379c:	623b      	str	r3, [r7, #32]
          break;
 800379e:	e013      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d105      	bne.n	80037b4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037a8:	2308      	movs	r3, #8
 80037aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	69fa      	ldr	r2, [r7, #28]
 80037b0:	611a      	str	r2, [r3, #16]
          break;
 80037b2:	e009      	b.n	80037c8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037b4:	2308      	movs	r3, #8
 80037b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69fa      	ldr	r2, [r7, #28]
 80037bc:	615a      	str	r2, [r3, #20]
          break;
 80037be:	e003      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80037c0:	2300      	movs	r3, #0
 80037c2:	623b      	str	r3, [r7, #32]
          break;
 80037c4:	e000      	b.n	80037c8 <HAL_GPIO_Init+0x130>
          break;
 80037c6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	2bff      	cmp	r3, #255	; 0xff
 80037cc:	d801      	bhi.n	80037d2 <HAL_GPIO_Init+0x13a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	e001      	b.n	80037d6 <HAL_GPIO_Init+0x13e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3304      	adds	r3, #4
 80037d6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	2bff      	cmp	r3, #255	; 0xff
 80037dc:	d802      	bhi.n	80037e4 <HAL_GPIO_Init+0x14c>
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	e002      	b.n	80037ea <HAL_GPIO_Init+0x152>
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	3b08      	subs	r3, #8
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	210f      	movs	r1, #15
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	fa01 f303 	lsl.w	r3, r1, r3
 80037f8:	43db      	mvns	r3, r3
 80037fa:	401a      	ands	r2, r3
 80037fc:	6a39      	ldr	r1, [r7, #32]
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	fa01 f303 	lsl.w	r3, r1, r3
 8003804:	431a      	orrs	r2, r3
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 80b1 	beq.w	800397a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003818:	4b4d      	ldr	r3, [pc, #308]	; (8003950 <HAL_GPIO_Init+0x2b8>)
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	4a4c      	ldr	r2, [pc, #304]	; (8003950 <HAL_GPIO_Init+0x2b8>)
 800381e:	f043 0301 	orr.w	r3, r3, #1
 8003822:	6193      	str	r3, [r2, #24]
 8003824:	4b4a      	ldr	r3, [pc, #296]	; (8003950 <HAL_GPIO_Init+0x2b8>)
 8003826:	699b      	ldr	r3, [r3, #24]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003830:	4a48      	ldr	r2, [pc, #288]	; (8003954 <HAL_GPIO_Init+0x2bc>)
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	089b      	lsrs	r3, r3, #2
 8003836:	3302      	adds	r3, #2
 8003838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800383c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800383e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003840:	f003 0303 	and.w	r3, r3, #3
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	220f      	movs	r2, #15
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	4013      	ands	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a40      	ldr	r2, [pc, #256]	; (8003958 <HAL_GPIO_Init+0x2c0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d013      	beq.n	8003884 <HAL_GPIO_Init+0x1ec>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a3f      	ldr	r2, [pc, #252]	; (800395c <HAL_GPIO_Init+0x2c4>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d00d      	beq.n	8003880 <HAL_GPIO_Init+0x1e8>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a3e      	ldr	r2, [pc, #248]	; (8003960 <HAL_GPIO_Init+0x2c8>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d007      	beq.n	800387c <HAL_GPIO_Init+0x1e4>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a3d      	ldr	r2, [pc, #244]	; (8003964 <HAL_GPIO_Init+0x2cc>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d101      	bne.n	8003878 <HAL_GPIO_Init+0x1e0>
 8003874:	2303      	movs	r3, #3
 8003876:	e006      	b.n	8003886 <HAL_GPIO_Init+0x1ee>
 8003878:	2304      	movs	r3, #4
 800387a:	e004      	b.n	8003886 <HAL_GPIO_Init+0x1ee>
 800387c:	2302      	movs	r3, #2
 800387e:	e002      	b.n	8003886 <HAL_GPIO_Init+0x1ee>
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <HAL_GPIO_Init+0x1ee>
 8003884:	2300      	movs	r3, #0
 8003886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003888:	f002 0203 	and.w	r2, r2, #3
 800388c:	0092      	lsls	r2, r2, #2
 800388e:	4093      	lsls	r3, r2
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003896:	492f      	ldr	r1, [pc, #188]	; (8003954 <HAL_GPIO_Init+0x2bc>)
 8003898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389a:	089b      	lsrs	r3, r3, #2
 800389c:	3302      	adds	r3, #2
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d006      	beq.n	80038be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038b0:	4b2d      	ldr	r3, [pc, #180]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	492c      	ldr	r1, [pc, #176]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	608b      	str	r3, [r1, #8]
 80038bc:	e006      	b.n	80038cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80038be:	4b2a      	ldr	r3, [pc, #168]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	43db      	mvns	r3, r3
 80038c6:	4928      	ldr	r1, [pc, #160]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d006      	beq.n	80038e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80038d8:	4b23      	ldr	r3, [pc, #140]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	4922      	ldr	r1, [pc, #136]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038de:	69bb      	ldr	r3, [r7, #24]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60cb      	str	r3, [r1, #12]
 80038e4:	e006      	b.n	80038f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80038e6:	4b20      	ldr	r3, [pc, #128]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	43db      	mvns	r3, r3
 80038ee:	491e      	ldr	r1, [pc, #120]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 80038f0:	4013      	ands	r3, r2
 80038f2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d006      	beq.n	800390e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003900:	4b19      	ldr	r3, [pc, #100]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	4918      	ldr	r1, [pc, #96]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	4313      	orrs	r3, r2
 800390a:	604b      	str	r3, [r1, #4]
 800390c:	e006      	b.n	800391c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800390e:	4b16      	ldr	r3, [pc, #88]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	43db      	mvns	r3, r3
 8003916:	4914      	ldr	r1, [pc, #80]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 8003918:	4013      	ands	r3, r2
 800391a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d021      	beq.n	800396c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003928:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	490e      	ldr	r1, [pc, #56]	; (8003968 <HAL_GPIO_Init+0x2d0>)
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	4313      	orrs	r3, r2
 8003932:	600b      	str	r3, [r1, #0]
 8003934:	e021      	b.n	800397a <HAL_GPIO_Init+0x2e2>
 8003936:	bf00      	nop
 8003938:	10320000 	.word	0x10320000
 800393c:	10310000 	.word	0x10310000
 8003940:	10220000 	.word	0x10220000
 8003944:	10210000 	.word	0x10210000
 8003948:	10120000 	.word	0x10120000
 800394c:	10110000 	.word	0x10110000
 8003950:	40021000 	.word	0x40021000
 8003954:	40010000 	.word	0x40010000
 8003958:	40010800 	.word	0x40010800
 800395c:	40010c00 	.word	0x40010c00
 8003960:	40011000 	.word	0x40011000
 8003964:	40011400 	.word	0x40011400
 8003968:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800396c:	4b0b      	ldr	r3, [pc, #44]	; (800399c <HAL_GPIO_Init+0x304>)
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	43db      	mvns	r3, r3
 8003974:	4909      	ldr	r1, [pc, #36]	; (800399c <HAL_GPIO_Init+0x304>)
 8003976:	4013      	ands	r3, r2
 8003978:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800397a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397c:	3301      	adds	r3, #1
 800397e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	fa22 f303 	lsr.w	r3, r2, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	f47f ae8e 	bne.w	80036ac <HAL_GPIO_Init+0x14>
  }
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	372c      	adds	r7, #44	; 0x2c
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr
 800399c:	40010400 	.word	0x40010400

080039a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	807b      	strh	r3, [r7, #2]
 80039ac:	4613      	mov	r3, r2
 80039ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039b0:	787b      	ldrb	r3, [r7, #1]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039b6:	887a      	ldrh	r2, [r7, #2]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80039bc:	e003      	b.n	80039c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80039be:	887b      	ldrh	r3, [r7, #2]
 80039c0:	041a      	lsls	r2, r3, #16
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	611a      	str	r2, [r3, #16]
}
 80039c6:	bf00      	nop
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bc80      	pop	{r7}
 80039ce:	4770      	bx	lr

080039d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	460b      	mov	r3, r1
 80039da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039e2:	887a      	ldrh	r2, [r7, #2]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4013      	ands	r3, r2
 80039e8:	041a      	lsls	r2, r3, #16
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	43d9      	mvns	r1, r3
 80039ee:	887b      	ldrh	r3, [r7, #2]
 80039f0:	400b      	ands	r3, r1
 80039f2:	431a      	orrs	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	611a      	str	r2, [r3, #16]
}
 80039f8:	bf00      	nop
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr

08003a02 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003a02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a04:	b08b      	sub	sp, #44	; 0x2c
 8003a06:	af06      	add	r7, sp, #24
 8003a08:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e0f1      	b.n	8003bf8 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d106      	bne.n	8003a2e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f007 ffa1 	bl	800b970 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2203      	movs	r2, #3
 8003a32:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f003 febf 	bl	80077be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	603b      	str	r3, [r7, #0]
 8003a46:	687e      	ldr	r6, [r7, #4]
 8003a48:	466d      	mov	r5, sp
 8003a4a:	f106 0410 	add.w	r4, r6, #16
 8003a4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a52:	6823      	ldr	r3, [r4, #0]
 8003a54:	602b      	str	r3, [r5, #0]
 8003a56:	1d33      	adds	r3, r6, #4
 8003a58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003a5a:	6838      	ldr	r0, [r7, #0]
 8003a5c:	f003 fe89 	bl	8007772 <USB_CoreInit>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d005      	beq.n	8003a72 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e0c2      	b.n	8003bf8 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2100      	movs	r1, #0
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f003 feba 	bl	80077f2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a7e:	2300      	movs	r3, #0
 8003a80:	73fb      	strb	r3, [r7, #15]
 8003a82:	e040      	b.n	8003b06 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a84:	7bfb      	ldrb	r3, [r7, #15]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	4413      	add	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	440b      	add	r3, r1
 8003a94:	3301      	adds	r3, #1
 8003a96:	2201      	movs	r2, #1
 8003a98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a9a:	7bfb      	ldrb	r3, [r7, #15]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	440b      	add	r3, r1
 8003aaa:	7bfa      	ldrb	r2, [r7, #15]
 8003aac:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	1c5a      	adds	r2, r3, #1
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	440b      	add	r3, r1
 8003abe:	3303      	adds	r3, #3
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ac4:	7bfa      	ldrb	r2, [r7, #15]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	440b      	add	r3, r1
 8003ad2:	3338      	adds	r3, #56	; 0x38
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ad8:	7bfa      	ldrb	r2, [r7, #15]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	4413      	add	r3, r2
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	440b      	add	r3, r1
 8003ae6:	333c      	adds	r3, #60	; 0x3c
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003aec:	7bfa      	ldrb	r2, [r7, #15]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	3340      	adds	r3, #64	; 0x40
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	3301      	adds	r3, #1
 8003b04:	73fb      	strb	r3, [r7, #15]
 8003b06:	7bfa      	ldrb	r2, [r7, #15]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d3b9      	bcc.n	8003a84 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b10:	2300      	movs	r3, #0
 8003b12:	73fb      	strb	r3, [r7, #15]
 8003b14:	e044      	b.n	8003ba0 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003b16:	7bfa      	ldrb	r2, [r7, #15]
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	440b      	add	r3, r1
 8003b24:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003b28:	2200      	movs	r2, #0
 8003b2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003b2c:	7bfa      	ldrb	r2, [r7, #15]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	440b      	add	r3, r1
 8003b3a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003b3e:	7bfa      	ldrb	r2, [r7, #15]
 8003b40:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003b42:	7bfa      	ldrb	r2, [r7, #15]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	4413      	add	r3, r2
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	440b      	add	r3, r1
 8003b50:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003b54:	2200      	movs	r2, #0
 8003b56:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b58:	7bfa      	ldrb	r2, [r7, #15]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4413      	add	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	440b      	add	r3, r1
 8003b66:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b6e:	7bfa      	ldrb	r2, [r7, #15]
 8003b70:	6879      	ldr	r1, [r7, #4]
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	440b      	add	r3, r1
 8003b7c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b84:	7bfa      	ldrb	r2, [r7, #15]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	00db      	lsls	r3, r3, #3
 8003b90:	440b      	add	r3, r1
 8003b92:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003b96:	2200      	movs	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b9a:	7bfb      	ldrb	r3, [r7, #15]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	73fb      	strb	r3, [r7, #15]
 8003ba0:	7bfa      	ldrb	r2, [r7, #15]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d3b5      	bcc.n	8003b16 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	603b      	str	r3, [r7, #0]
 8003bb0:	687e      	ldr	r6, [r7, #4]
 8003bb2:	466d      	mov	r5, sp
 8003bb4:	f106 0410 	add.w	r4, r6, #16
 8003bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	602b      	str	r3, [r5, #0]
 8003bc0:	1d33      	adds	r3, r6, #4
 8003bc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003bc4:	6838      	ldr	r0, [r7, #0]
 8003bc6:	f003 fe20 	bl	800780a <USB_DevInit>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e00d      	b.n	8003bf8 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f006 f8a2 	bl	8009d3a <USB_DevDisconnect>

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3714      	adds	r7, #20
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c00 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d101      	bne.n	8003c16 <HAL_PCD_Start+0x16>
 8003c12:	2302      	movs	r3, #2
 8003c14:	e016      	b.n	8003c44 <HAL_PCD_Start+0x44>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f003 fdb5 	bl	8007792 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003c28:	2101      	movs	r1, #1
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f008 f913 	bl	800be56 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f006 f876 	bl	8009d26 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b088      	sub	sp, #32
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f006 f878 	bl	8009d4e <USB_ReadInterrupts>
 8003c5e:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d003      	beq.n	8003c72 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fb1b 	bl	80042a6 <PCD_EP_ISR_Handler>

    return;
 8003c70:	e119      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c8e:	b292      	uxth	r2, r2
 8003c90:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f007 fee6 	bl	800ba66 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f905 	bl	8003eac <HAL_PCD_SetAddress>

    return;
 8003ca2:	e100      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00c      	beq.n	8003cc8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003cc0:	b292      	uxth	r2, r2
 8003cc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003cc6:	e0ee      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00c      	beq.n	8003cec <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003cda:	b29a      	uxth	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ce4:	b292      	uxth	r2, r2
 8003ce6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003cea:	e0dc      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d027      	beq.n	8003d46 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0204 	bic.w	r2, r2, #4
 8003d08:	b292      	uxth	r2, r2
 8003d0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d16:	b29a      	uxth	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0208 	bic.w	r2, r2, #8
 8003d20:	b292      	uxth	r2, r2
 8003d22:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f007 fed6 	bl	800bad8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d3e:	b292      	uxth	r2, r2
 8003d40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003d44:	e0af      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 8083 	beq.w	8003e58 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8003d52:	2300      	movs	r3, #0
 8003d54:	77fb      	strb	r3, [r7, #31]
 8003d56:	e010      	b.n	8003d7a <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	7ffb      	ldrb	r3, [r7, #31]
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	441a      	add	r2, r3
 8003d64:	7ffb      	ldrb	r3, [r7, #31]
 8003d66:	8812      	ldrh	r2, [r2, #0]
 8003d68:	b292      	uxth	r2, r2
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	3320      	adds	r3, #32
 8003d6e:	443b      	add	r3, r7
 8003d70:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8003d74:	7ffb      	ldrb	r3, [r7, #31]
 8003d76:	3301      	adds	r3, #1
 8003d78:	77fb      	strb	r3, [r7, #31]
 8003d7a:	7ffb      	ldrb	r3, [r7, #31]
 8003d7c:	2b07      	cmp	r3, #7
 8003d7e:	d9eb      	bls.n	8003d58 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f042 0201 	orr.w	r2, r2, #1
 8003d92:	b292      	uxth	r2, r2
 8003d94:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	b292      	uxth	r2, r2
 8003dac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8003db0:	bf00      	nop
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d0f6      	beq.n	8003db2 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003dcc:	b29a      	uxth	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dd6:	b292      	uxth	r2, r2
 8003dd8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003ddc:	2300      	movs	r3, #0
 8003dde:	77fb      	strb	r3, [r7, #31]
 8003de0:	e00f      	b.n	8003e02 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8003de2:	7ffb      	ldrb	r3, [r7, #31]
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6812      	ldr	r2, [r2, #0]
 8003de8:	4611      	mov	r1, r2
 8003dea:	7ffa      	ldrb	r2, [r7, #31]
 8003dec:	0092      	lsls	r2, r2, #2
 8003dee:	440a      	add	r2, r1
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	3320      	adds	r3, #32
 8003df4:	443b      	add	r3, r7
 8003df6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003dfa:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003dfc:	7ffb      	ldrb	r3, [r7, #31]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	77fb      	strb	r3, [r7, #31]
 8003e02:	7ffb      	ldrb	r3, [r7, #31]
 8003e04:	2b07      	cmp	r3, #7
 8003e06:	d9ec      	bls.n	8003de2 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 0208 	orr.w	r2, r2, #8
 8003e1a:	b292      	uxth	r2, r2
 8003e1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e32:	b292      	uxth	r2, r2
 8003e34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0204 	orr.w	r2, r2, #4
 8003e4a:	b292      	uxth	r2, r2
 8003e4c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f007 fe27 	bl	800baa4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003e56:	e026      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00f      	beq.n	8003e82 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e74:	b292      	uxth	r2, r2
 8003e76:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f007 fde5 	bl	800ba4a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003e80:	e011      	b.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00c      	beq.n	8003ea6 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e9e:	b292      	uxth	r2, r2
 8003ea0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003ea4:	bf00      	nop
  }
}
 8003ea6:	3720      	adds	r7, #32
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d101      	bne.n	8003ec6 <HAL_PCD_SetAddress+0x1a>
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	e013      	b.n	8003eee <HAL_PCD_SetAddress+0x42>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	78fa      	ldrb	r2, [r7, #3]
 8003ed2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	78fa      	ldrb	r2, [r7, #3]
 8003edc:	4611      	mov	r1, r2
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f005 ff0e 	bl	8009d00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3708      	adds	r7, #8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	4608      	mov	r0, r1
 8003f00:	4611      	mov	r1, r2
 8003f02:	461a      	mov	r2, r3
 8003f04:	4603      	mov	r3, r0
 8003f06:	70fb      	strb	r3, [r7, #3]
 8003f08:	460b      	mov	r3, r1
 8003f0a:	803b      	strh	r3, [r7, #0]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f10:	2300      	movs	r3, #0
 8003f12:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	da0e      	bge.n	8003f3a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f1c:	78fb      	ldrb	r3, [r7, #3]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	4613      	mov	r3, r2
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	4413      	add	r3, r2
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	4413      	add	r3, r2
 8003f30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2201      	movs	r2, #1
 8003f36:	705a      	strb	r2, [r3, #1]
 8003f38:	e00e      	b.n	8003f58 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f3a:	78fb      	ldrb	r3, [r7, #3]
 8003f3c:	f003 0207 	and.w	r2, r3, #7
 8003f40:	4613      	mov	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4413      	add	r3, r2
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	4413      	add	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	b2da      	uxtb	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003f64:	883a      	ldrh	r2, [r7, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	78ba      	ldrb	r2, [r7, #2]
 8003f6e:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003f70:	78bb      	ldrb	r3, [r7, #2]
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d102      	bne.n	8003f7c <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <HAL_PCD_EP_Open+0x94>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e00e      	b.n	8003fa8 <HAL_PCD_EP_Open+0xb2>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68f9      	ldr	r1, [r7, #12]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f003 fc57 	bl	800784c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003fa6:	7afb      	ldrb	r3, [r7, #11]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003fbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	da0e      	bge.n	8003fe2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fc4:	78fb      	ldrb	r3, [r7, #3]
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	4613      	mov	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4413      	add	r3, r2
 8003fd2:	00db      	lsls	r3, r3, #3
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	705a      	strb	r2, [r3, #1]
 8003fe0:	e00e      	b.n	8004000 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fe2:	78fb      	ldrb	r3, [r7, #3]
 8003fe4:	f003 0207 	and.w	r2, r3, #7
 8003fe8:	4613      	mov	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	4413      	add	r3, r2
 8003fee:	00db      	lsls	r3, r3, #3
 8003ff0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004000:	78fb      	ldrb	r3, [r7, #3]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	b2da      	uxtb	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004012:	2b01      	cmp	r3, #1
 8004014:	d101      	bne.n	800401a <HAL_PCD_EP_Close+0x6a>
 8004016:	2302      	movs	r3, #2
 8004018:	e00e      	b.n	8004038 <HAL_PCD_EP_Close+0x88>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68f9      	ldr	r1, [r7, #12]
 8004028:	4618      	mov	r0, r3
 800402a:	f003 ffcf 	bl	8007fcc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b086      	sub	sp, #24
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	607a      	str	r2, [r7, #4]
 800404a:	603b      	str	r3, [r7, #0]
 800404c:	460b      	mov	r3, r1
 800404e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004050:	7afb      	ldrb	r3, [r7, #11]
 8004052:	f003 0207 	and.w	r2, r3, #7
 8004056:	4613      	mov	r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	4413      	add	r3, r2
 8004066:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2200      	movs	r2, #0
 8004078:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	2200      	movs	r2, #0
 800407e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004080:	7afb      	ldrb	r3, [r7, #11]
 8004082:	f003 0307 	and.w	r3, r3, #7
 8004086:	b2da      	uxtb	r2, r3
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6979      	ldr	r1, [r7, #20]
 8004092:	4618      	mov	r0, r3
 8004094:	f004 f986 	bl	80083a4 <USB_EPStartXfer>

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80040a2:	b480      	push	{r7}
 80040a4:	b083      	sub	sp, #12
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
 80040aa:	460b      	mov	r3, r1
 80040ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040ae:	78fb      	ldrb	r3, [r7, #3]
 80040b0:	f003 0207 	and.w	r2, r3, #7
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	440b      	add	r3, r1
 80040c0:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80040c4:	681b      	ldr	r3, [r3, #0]
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bc80      	pop	{r7}
 80040ce:	4770      	bx	lr

080040d0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	607a      	str	r2, [r7, #4]
 80040da:	603b      	str	r3, [r7, #0]
 80040dc:	460b      	mov	r3, r1
 80040de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040e0:	7afb      	ldrb	r3, [r7, #11]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	1c5a      	adds	r2, r3, #1
 80040e8:	4613      	mov	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4413      	add	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	2200      	movs	r2, #0
 8004114:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	2201      	movs	r2, #1
 800411a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800411c:	7afb      	ldrb	r3, [r7, #11]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	b2da      	uxtb	r2, r3
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6979      	ldr	r1, [r7, #20]
 800412e:	4618      	mov	r0, r3
 8004130:	f004 f938 	bl	80083a4 <USB_EPStartXfer>

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
 8004146:	460b      	mov	r3, r1
 8004148:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800414a:	78fb      	ldrb	r3, [r7, #3]
 800414c:	f003 0207 	and.w	r2, r3, #7
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	429a      	cmp	r2, r3
 8004156:	d901      	bls.n	800415c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e04c      	b.n	80041f6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800415c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004160:	2b00      	cmp	r3, #0
 8004162:	da0e      	bge.n	8004182 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004164:	78fb      	ldrb	r3, [r7, #3]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	1c5a      	adds	r2, r3, #1
 800416c:	4613      	mov	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	4413      	add	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	4413      	add	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2201      	movs	r2, #1
 800417e:	705a      	strb	r2, [r3, #1]
 8004180:	e00c      	b.n	800419c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004182:	78fa      	ldrb	r2, [r7, #3]
 8004184:	4613      	mov	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	4413      	add	r3, r2
 8004194:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2201      	movs	r2, #1
 80041a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041a2:	78fb      	ldrb	r3, [r7, #3]
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <HAL_PCD_EP_SetStall+0x7e>
 80041b8:	2302      	movs	r3, #2
 80041ba:	e01c      	b.n	80041f6 <HAL_PCD_EP_SetStall+0xb8>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68f9      	ldr	r1, [r7, #12]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f005 fc9b 	bl	8009b06 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041d0:	78fb      	ldrb	r3, [r7, #3]
 80041d2:	f003 0307 	and.w	r3, r3, #7
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d108      	bne.n	80041ec <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f005 fdc0 	bl	8009d6c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041fe:	b580      	push	{r7, lr}
 8004200:	b084      	sub	sp, #16
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	460b      	mov	r3, r1
 8004208:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800420a:	78fb      	ldrb	r3, [r7, #3]
 800420c:	f003 020f 	and.w	r2, r3, #15
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	429a      	cmp	r2, r3
 8004216:	d901      	bls.n	800421c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e040      	b.n	800429e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800421c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004220:	2b00      	cmp	r3, #0
 8004222:	da0e      	bge.n	8004242 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	1c5a      	adds	r2, r3, #1
 800422c:	4613      	mov	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	4413      	add	r3, r2
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	4413      	add	r3, r2
 8004238:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2201      	movs	r2, #1
 800423e:	705a      	strb	r2, [r3, #1]
 8004240:	e00e      	b.n	8004260 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	f003 0207 	and.w	r2, r3, #7
 8004248:	4613      	mov	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4413      	add	r3, r2
 8004258:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004266:	78fb      	ldrb	r3, [r7, #3]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	b2da      	uxtb	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004278:	2b01      	cmp	r3, #1
 800427a:	d101      	bne.n	8004280 <HAL_PCD_EP_ClrStall+0x82>
 800427c:	2302      	movs	r3, #2
 800427e:	e00e      	b.n	800429e <HAL_PCD_EP_ClrStall+0xa0>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68f9      	ldr	r1, [r7, #12]
 800428e:	4618      	mov	r0, r3
 8004290:	f005 fc89 	bl	8009ba6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b096      	sub	sp, #88	; 0x58
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80042ae:	e3bf      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80042bc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	f003 030f 	and.w	r3, r3, #15
 80042c6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80042ca:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f040 8179 	bne.w	80045c6 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80042d4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80042d8:	f003 0310 	and.w	r3, r3, #16
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d152      	bne.n	8004386 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80042ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f0:	81fb      	strh	r3, [r7, #14]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	89fb      	ldrh	r3, [r7, #14]
 80042f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004300:	b29b      	uxth	r3, r3
 8004302:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	3328      	adds	r3, #40	; 0x28
 8004308:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004312:	b29b      	uxth	r3, r3
 8004314:	461a      	mov	r2, r3
 8004316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	4413      	add	r3, r2
 800431e:	3302      	adds	r3, #2
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6812      	ldr	r2, [r2, #0]
 8004326:	4413      	add	r3, r2
 8004328:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004332:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004334:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004338:	695a      	ldr	r2, [r3, #20]
 800433a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	441a      	add	r2, r3
 8004340:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004342:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004344:	2100      	movs	r1, #0
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f007 fb65 	bl	800ba16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 836b 	beq.w	8004a30 <PCD_EP_ISR_Handler+0x78a>
 800435a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	2b00      	cmp	r3, #0
 8004360:	f040 8366 	bne.w	8004a30 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800436a:	b2db      	uxtb	r3, r3
 800436c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004370:	b2da      	uxtb	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	b292      	uxth	r2, r2
 8004378:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004384:	e354      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800438c:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	881b      	ldrh	r3, [r3, #0]
 8004394:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004398:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800439c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d034      	beq.n	800440e <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	461a      	mov	r2, r3
 80043b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	00db      	lsls	r3, r3, #3
 80043b6:	4413      	add	r3, r2
 80043b8:	3306      	adds	r3, #6
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6812      	ldr	r2, [r2, #0]
 80043c0:	4413      	add	r3, r2
 80043c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80043cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043ce:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6818      	ldr	r0, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80043da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043dc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80043de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043e0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	f005 fd12 	bl	8009e0c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	881b      	ldrh	r3, [r3, #0]
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80043f4:	4013      	ands	r3, r2
 80043f6:	823b      	strh	r3, [r7, #16]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	8a3a      	ldrh	r2, [r7, #16]
 80043fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004402:	b292      	uxth	r2, r2
 8004404:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f007 fad8 	bl	800b9bc <HAL_PCD_SetupStageCallback>
 800440c:	e310      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800440e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8004412:	2b00      	cmp	r3, #0
 8004414:	f280 830c 	bge.w	8004a30 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	881b      	ldrh	r3, [r3, #0]
 800441e:	b29a      	uxth	r2, r3
 8004420:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004424:	4013      	ands	r3, r2
 8004426:	83fb      	strh	r3, [r7, #30]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	8bfa      	ldrh	r2, [r7, #30]
 800442e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004432:	b292      	uxth	r2, r2
 8004434:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800443e:	b29b      	uxth	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	4413      	add	r3, r2
 800444a:	3306      	adds	r3, #6
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	4413      	add	r3, r2
 8004454:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800445e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004460:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d019      	beq.n	800449e <PCD_EP_ISR_Handler+0x1f8>
 800446a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d015      	beq.n	800449e <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6818      	ldr	r0, [r3, #0]
 8004476:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004478:	6959      	ldr	r1, [r3, #20]
 800447a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800447c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800447e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004480:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004482:	b29b      	uxth	r3, r3
 8004484:	f005 fcc2 	bl	8009e0c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004488:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800448a:	695a      	ldr	r2, [r3, #20]
 800448c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800448e:	69db      	ldr	r3, [r3, #28]
 8004490:	441a      	add	r2, r3
 8004492:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004494:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004496:	2100      	movs	r1, #0
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f007 faa1 	bl	800b9e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80044a8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80044ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f040 82bd 	bne.w	8004a30 <PCD_EP_ISR_Handler+0x78a>
 80044b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80044ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80044be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80044c2:	f000 82b5 	beq.w	8004a30 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	61bb      	str	r3, [r7, #24]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	461a      	mov	r2, r3
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	4413      	add	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	801a      	strh	r2, [r3, #0]
 80044f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	2b3e      	cmp	r3, #62	; 0x3e
 80044fc:	d91d      	bls.n	800453a <PCD_EP_ISR_Handler+0x294>
 80044fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	647b      	str	r3, [r7, #68]	; 0x44
 8004506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	f003 031f 	and.w	r3, r3, #31
 800450e:	2b00      	cmp	r3, #0
 8004510:	d102      	bne.n	8004518 <PCD_EP_ISR_Handler+0x272>
 8004512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004514:	3b01      	subs	r3, #1
 8004516:	647b      	str	r3, [r7, #68]	; 0x44
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	b29a      	uxth	r2, r3
 800451e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004520:	b29b      	uxth	r3, r3
 8004522:	029b      	lsls	r3, r3, #10
 8004524:	b29b      	uxth	r3, r3
 8004526:	4313      	orrs	r3, r2
 8004528:	b29b      	uxth	r3, r3
 800452a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800452e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004532:	b29a      	uxth	r2, r3
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	801a      	strh	r2, [r3, #0]
 8004538:	e026      	b.n	8004588 <PCD_EP_ISR_Handler+0x2e2>
 800453a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10a      	bne.n	8004558 <PCD_EP_ISR_Handler+0x2b2>
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	881b      	ldrh	r3, [r3, #0]
 8004546:	b29b      	uxth	r3, r3
 8004548:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800454c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004550:	b29a      	uxth	r2, r3
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	801a      	strh	r2, [r3, #0]
 8004556:	e017      	b.n	8004588 <PCD_EP_ISR_Handler+0x2e2>
 8004558:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	647b      	str	r3, [r7, #68]	; 0x44
 8004560:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004562:	691b      	ldr	r3, [r3, #16]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <PCD_EP_ISR_Handler+0x2cc>
 800456c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800456e:	3301      	adds	r3, #1
 8004570:	647b      	str	r3, [r7, #68]	; 0x44
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	881b      	ldrh	r3, [r3, #0]
 8004576:	b29a      	uxth	r2, r3
 8004578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800457a:	b29b      	uxth	r3, r3
 800457c:	029b      	lsls	r3, r3, #10
 800457e:	b29b      	uxth	r3, r3
 8004580:	4313      	orrs	r3, r2
 8004582:	b29a      	uxth	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	b29b      	uxth	r3, r3
 8004590:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004594:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004598:	827b      	strh	r3, [r7, #18]
 800459a:	8a7b      	ldrh	r3, [r7, #18]
 800459c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80045a0:	827b      	strh	r3, [r7, #18]
 80045a2:	8a7b      	ldrh	r3, [r7, #18]
 80045a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80045a8:	827b      	strh	r3, [r7, #18]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	8a7b      	ldrh	r3, [r7, #18]
 80045b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80045b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80045b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	8013      	strh	r3, [r2, #0]
 80045c4:	e234      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	461a      	mov	r2, r3
 80045cc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	881b      	ldrh	r3, [r3, #0]
 80045d6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80045da:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f280 80fc 	bge.w	80047dc <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	461a      	mov	r2, r3
 80045ea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4413      	add	r3, r2
 80045f2:	881b      	ldrh	r3, [r3, #0]
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80045fa:	4013      	ands	r3, r2
 80045fc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	461a      	mov	r2, r3
 8004606:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8004612:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004616:	b292      	uxth	r2, r2
 8004618:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800461a:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800461e:	4613      	mov	r3, r2
 8004620:	009b      	lsls	r3, r3, #2
 8004622:	4413      	add	r3, r2
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	4413      	add	r3, r2
 800462e:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004630:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004632:	7b1b      	ldrb	r3, [r3, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d125      	bne.n	8004684 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004640:	b29b      	uxth	r3, r3
 8004642:	461a      	mov	r2, r3
 8004644:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	00db      	lsls	r3, r3, #3
 800464a:	4413      	add	r3, r2
 800464c:	3306      	adds	r3, #6
 800464e:	005b      	lsls	r3, r3, #1
 8004650:	687a      	ldr	r2, [r7, #4]
 8004652:	6812      	ldr	r2, [r2, #0]
 8004654:	4413      	add	r3, r2
 8004656:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800465a:	881b      	ldrh	r3, [r3, #0]
 800465c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004660:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8004664:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8092 	beq.w	8004792 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6818      	ldr	r0, [r3, #0]
 8004672:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004674:	6959      	ldr	r1, [r3, #20]
 8004676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004678:	88da      	ldrh	r2, [r3, #6]
 800467a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800467e:	f005 fbc5 	bl	8009e0c <USB_ReadPMA>
 8004682:	e086      	b.n	8004792 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004684:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004686:	78db      	ldrb	r3, [r3, #3]
 8004688:	2b02      	cmp	r3, #2
 800468a:	d10a      	bne.n	80046a2 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800468c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004690:	461a      	mov	r2, r3
 8004692:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 f9d9 	bl	8004a4c <HAL_PCD_EP_DB_Receive>
 800469a:	4603      	mov	r3, r0
 800469c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 80046a0:	e077      	b.n	8004792 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4413      	add	r3, r2
 80046b0:	881b      	ldrh	r3, [r3, #0]
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046bc:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	441a      	add	r2, r3
 80046ce:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80046d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80046d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80046da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046de:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	461a      	mov	r2, r3
 80046ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d024      	beq.n	800474a <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004708:	b29b      	uxth	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	00db      	lsls	r3, r3, #3
 8004712:	4413      	add	r3, r2
 8004714:	3302      	adds	r3, #2
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6812      	ldr	r2, [r2, #0]
 800471c:	4413      	add	r3, r2
 800471e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004722:	881b      	ldrh	r3, [r3, #0]
 8004724:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004728:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800472c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004730:	2b00      	cmp	r3, #0
 8004732:	d02e      	beq.n	8004792 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6818      	ldr	r0, [r3, #0]
 8004738:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800473a:	6959      	ldr	r1, [r3, #20]
 800473c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800473e:	891a      	ldrh	r2, [r3, #8]
 8004740:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8004744:	f005 fb62 	bl	8009e0c <USB_ReadPMA>
 8004748:	e023      	b.n	8004792 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004752:	b29b      	uxth	r3, r3
 8004754:	461a      	mov	r2, r3
 8004756:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	4413      	add	r3, r2
 800475e:	3306      	adds	r3, #6
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6812      	ldr	r2, [r2, #0]
 8004766:	4413      	add	r3, r2
 8004768:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800476c:	881b      	ldrh	r3, [r3, #0]
 800476e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004772:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8004776:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800477a:	2b00      	cmp	r3, #0
 800477c:	d009      	beq.n	8004792 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6818      	ldr	r0, [r3, #0]
 8004782:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004784:	6959      	ldr	r1, [r3, #20]
 8004786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004788:	895a      	ldrh	r2, [r3, #10]
 800478a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800478e:	f005 fb3d 	bl	8009e0c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004792:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004794:	69da      	ldr	r2, [r3, #28]
 8004796:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800479a:	441a      	add	r2, r3
 800479c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800479e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80047a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80047a8:	441a      	add	r2, r3
 80047aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047ac:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80047ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <PCD_EP_ISR_Handler+0x51c>
 80047b6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80047ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d206      	bcs.n	80047d0 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80047c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	4619      	mov	r1, r3
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f007 f909 	bl	800b9e0 <HAL_PCD_DataOutStageCallback>
 80047ce:	e005      	b.n	80047dc <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80047d6:	4618      	mov	r0, r3
 80047d8:	f003 fde4 	bl	80083a4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80047dc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80047e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 8123 	beq.w	8004a30 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 80047ea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	4613      	mov	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4413      	add	r3, r2
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	4413      	add	r3, r2
 80047fc:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4413      	add	r3, r2
 800480c:	881b      	ldrh	r3, [r3, #0]
 800480e:	b29b      	uxth	r3, r3
 8004810:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004814:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004818:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	461a      	mov	r2, r3
 8004822:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	441a      	add	r2, r3
 800482a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800482e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004836:	b29b      	uxth	r3, r3
 8004838:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800483a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800483c:	78db      	ldrb	r3, [r3, #3]
 800483e:	2b01      	cmp	r3, #1
 8004840:	f040 80a2 	bne.w	8004988 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8004844:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004846:	2200      	movs	r2, #0
 8004848:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800484a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800484c:	7b1b      	ldrb	r3, [r3, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 8093 	beq.w	800497a <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004854:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800485c:	2b00      	cmp	r3, #0
 800485e:	d046      	beq.n	80048ee <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004860:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004862:	785b      	ldrb	r3, [r3, #1]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d126      	bne.n	80048b6 <PCD_EP_ISR_Handler+0x610>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	627b      	str	r3, [r7, #36]	; 0x24
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004876:	b29b      	uxth	r3, r3
 8004878:	461a      	mov	r2, r3
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	4413      	add	r3, r2
 800487e:	627b      	str	r3, [r7, #36]	; 0x24
 8004880:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	011a      	lsls	r2, r3, #4
 8004886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004888:	4413      	add	r3, r2
 800488a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800488e:	623b      	str	r3, [r7, #32]
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	881b      	ldrh	r3, [r3, #0]
 8004894:	b29b      	uxth	r3, r3
 8004896:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800489a:	b29a      	uxth	r2, r3
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	801a      	strh	r2, [r3, #0]
 80048a0:	6a3b      	ldr	r3, [r7, #32]
 80048a2:	881b      	ldrh	r3, [r3, #0]
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	6a3b      	ldr	r3, [r7, #32]
 80048b2:	801a      	strh	r2, [r3, #0]
 80048b4:	e061      	b.n	800497a <PCD_EP_ISR_Handler+0x6d4>
 80048b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048b8:	785b      	ldrb	r3, [r3, #1]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d15d      	bne.n	800497a <PCD_EP_ISR_Handler+0x6d4>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	461a      	mov	r2, r3
 80048d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d2:	4413      	add	r3, r2
 80048d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	011a      	lsls	r2, r3, #4
 80048dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048de:	4413      	add	r3, r2
 80048e0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80048e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80048e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e8:	2200      	movs	r2, #0
 80048ea:	801a      	strh	r2, [r3, #0]
 80048ec:	e045      	b.n	800497a <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048f6:	785b      	ldrb	r3, [r3, #1]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d126      	bne.n	800494a <PCD_EP_ISR_Handler+0x6a4>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	637b      	str	r3, [r7, #52]	; 0x34
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800490a:	b29b      	uxth	r3, r3
 800490c:	461a      	mov	r2, r3
 800490e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004910:	4413      	add	r3, r2
 8004912:	637b      	str	r3, [r7, #52]	; 0x34
 8004914:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	011a      	lsls	r2, r3, #4
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491c:	4413      	add	r3, r2
 800491e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004922:	633b      	str	r3, [r7, #48]	; 0x30
 8004924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	b29b      	uxth	r3, r3
 800492a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800492e:	b29a      	uxth	r2, r3
 8004930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004932:	801a      	strh	r2, [r3, #0]
 8004934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	b29b      	uxth	r3, r3
 800493a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800493e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004942:	b29a      	uxth	r2, r3
 8004944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004946:	801a      	strh	r2, [r3, #0]
 8004948:	e017      	b.n	800497a <PCD_EP_ISR_Handler+0x6d4>
 800494a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800494c:	785b      	ldrb	r3, [r3, #1]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d113      	bne.n	800497a <PCD_EP_ISR_Handler+0x6d4>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800495a:	b29b      	uxth	r3, r3
 800495c:	461a      	mov	r2, r3
 800495e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004960:	4413      	add	r3, r2
 8004962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004964:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	011a      	lsls	r2, r3, #4
 800496a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800496c:	4413      	add	r3, r2
 800496e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004972:	63bb      	str	r3, [r7, #56]	; 0x38
 8004974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004976:	2200      	movs	r2, #0
 8004978:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800497a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	4619      	mov	r1, r3
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f007 f848 	bl	800ba16 <HAL_PCD_DataInStageCallback>
 8004986:	e053      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004988:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800498c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004990:	2b00      	cmp	r3, #0
 8004992:	d146      	bne.n	8004a22 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800499c:	b29b      	uxth	r3, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	00db      	lsls	r3, r3, #3
 80049a6:	4413      	add	r3, r2
 80049a8:	3302      	adds	r3, #2
 80049aa:	005b      	lsls	r3, r3, #1
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	4413      	add	r3, r2
 80049b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049bc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 80049c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049c2:	699a      	ldr	r2, [r3, #24]
 80049c4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d907      	bls.n	80049dc <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 80049cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049ce:	699a      	ldr	r2, [r3, #24]
 80049d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80049d4:	1ad2      	subs	r2, r2, r3
 80049d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049d8:	619a      	str	r2, [r3, #24]
 80049da:	e002      	b.n	80049e2 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 80049dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049de:	2200      	movs	r2, #0
 80049e0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80049e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80049ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	4619      	mov	r1, r3
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f007 f810 	bl	800ba16 <HAL_PCD_DataInStageCallback>
 80049f6:	e01b      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80049f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004a00:	441a      	add	r2, r3
 8004a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a04:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004a06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a08:	69da      	ldr	r2, [r3, #28]
 8004a0a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004a0e:	441a      	add	r2, r3
 8004a10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a12:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f003 fcc2 	bl	80083a4 <USB_EPStartXfer>
 8004a20:	e006      	b.n	8004a30 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004a22:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004a26:	461a      	mov	r2, r3
 8004a28:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f91b 	bl	8004c66 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	b21b      	sxth	r3, r3
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f6ff ac37 	blt.w	80042b0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3758      	adds	r7, #88	; 0x58
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b088      	sub	sp, #32
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	4613      	mov	r3, r2
 8004a58:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004a5a:	88fb      	ldrh	r3, [r7, #6]
 8004a5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d07e      	beq.n	8004b62 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	461a      	mov	r2, r3
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	4413      	add	r3, r2
 8004a78:	3302      	adds	r3, #2
 8004a7a:	005b      	lsls	r3, r3, #1
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	6812      	ldr	r2, [r2, #0]
 8004a80:	4413      	add	r3, r2
 8004a82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a86:	881b      	ldrh	r3, [r3, #0]
 8004a88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a8c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	699a      	ldr	r2, [r3, #24]
 8004a92:	8b7b      	ldrh	r3, [r7, #26]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d306      	bcc.n	8004aa6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	699a      	ldr	r2, [r3, #24]
 8004a9c:	8b7b      	ldrh	r3, [r7, #26]
 8004a9e:	1ad2      	subs	r2, r2, r3
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	619a      	str	r2, [r3, #24]
 8004aa4:	e002      	b.n	8004aac <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d123      	bne.n	8004afc <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	461a      	mov	r2, r3
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	781b      	ldrb	r3, [r3, #0]
 8004abe:	009b      	lsls	r3, r3, #2
 8004ac0:	4413      	add	r3, r2
 8004ac2:	881b      	ldrh	r3, [r3, #0]
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ace:	833b      	strh	r3, [r7, #24]
 8004ad0:	8b3b      	ldrh	r3, [r7, #24]
 8004ad2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004ad6:	833b      	strh	r3, [r7, #24]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	461a      	mov	r2, r3
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	441a      	add	r2, r3
 8004ae6:	8b3b      	ldrh	r3, [r7, #24]
 8004ae8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004aec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004af0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d01f      	beq.n	8004b46 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	881b      	ldrh	r3, [r3, #0]
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b20:	82fb      	strh	r3, [r7, #22]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	781b      	ldrb	r3, [r3, #0]
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	441a      	add	r2, r3
 8004b30:	8afb      	ldrh	r3, [r7, #22]
 8004b32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004b36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004b3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b3e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004b46:	8b7b      	ldrh	r3, [r7, #26]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f000 8087 	beq.w	8004c5c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	6959      	ldr	r1, [r3, #20]
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	891a      	ldrh	r2, [r3, #8]
 8004b5a:	8b7b      	ldrh	r3, [r7, #26]
 8004b5c:	f005 f956 	bl	8009e0c <USB_ReadPMA>
 8004b60:	e07c      	b.n	8004c5c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	781b      	ldrb	r3, [r3, #0]
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	4413      	add	r3, r2
 8004b76:	3306      	adds	r3, #6
 8004b78:	005b      	lsls	r3, r3, #1
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	6812      	ldr	r2, [r2, #0]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b84:	881b      	ldrh	r3, [r3, #0]
 8004b86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b8a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	699a      	ldr	r2, [r3, #24]
 8004b90:	8b7b      	ldrh	r3, [r7, #26]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d306      	bcc.n	8004ba4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	699a      	ldr	r2, [r3, #24]
 8004b9a:	8b7b      	ldrh	r3, [r7, #26]
 8004b9c:	1ad2      	subs	r2, r2, r3
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	619a      	str	r2, [r3, #24]
 8004ba2:	e002      	b.n	8004baa <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d123      	bne.n	8004bfa <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	4413      	add	r3, r2
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bcc:	83fb      	strh	r3, [r7, #30]
 8004bce:	8bfb      	ldrh	r3, [r7, #30]
 8004bd0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004bd4:	83fb      	strh	r3, [r7, #30]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	441a      	add	r2, r3
 8004be4:	8bfb      	ldrh	r3, [r7, #30]
 8004be6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004bfa:	88fb      	ldrh	r3, [r7, #6]
 8004bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d11f      	bne.n	8004c44 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	4413      	add	r3, r2
 8004c12:	881b      	ldrh	r3, [r3, #0]
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c1e:	83bb      	strh	r3, [r7, #28]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	461a      	mov	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	441a      	add	r2, r3
 8004c2e:	8bbb      	ldrh	r3, [r7, #28]
 8004c30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c3c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8004c44:	8b7b      	ldrh	r3, [r7, #26]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d008      	beq.n	8004c5c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	6959      	ldr	r1, [r3, #20]
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	895a      	ldrh	r2, [r3, #10]
 8004c56:	8b7b      	ldrh	r3, [r7, #26]
 8004c58:	f005 f8d8 	bl	8009e0c <USB_ReadPMA>
    }
  }

  return count;
 8004c5c:	8b7b      	ldrh	r3, [r7, #26]
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3720      	adds	r7, #32
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b0a4      	sub	sp, #144	; 0x90
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	60f8      	str	r0, [r7, #12]
 8004c6e:	60b9      	str	r1, [r7, #8]
 8004c70:	4613      	mov	r3, r2
 8004c72:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004c74:	88fb      	ldrh	r3, [r7, #6]
 8004c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 81dd 	beq.w	800503a <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	4413      	add	r3, r2
 8004c94:	3302      	adds	r3, #2
 8004c96:	005b      	lsls	r3, r3, #1
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ca2:	881b      	ldrh	r3, [r3, #0]
 8004ca4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ca8:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	699a      	ldr	r2, [r3, #24]
 8004cb0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d907      	bls.n	8004cc8 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	699a      	ldr	r2, [r3, #24]
 8004cbc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004cc0:	1ad2      	subs	r2, r2, r3
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	619a      	str	r2, [r3, #24]
 8004cc6:	e002      	b.n	8004cce <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f040 80b9 	bne.w	8004e4a <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	785b      	ldrb	r3, [r3, #1]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d126      	bne.n	8004d2e <HAL_PCD_EP_DB_Transmit+0xc8>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cf4:	4413      	add	r3, r2
 8004cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	011a      	lsls	r2, r3, #4
 8004cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d00:	4413      	add	r3, r2
 8004d02:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004d06:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d0a:	881b      	ldrh	r3, [r3, #0]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d16:	801a      	strh	r2, [r3, #0]
 8004d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1a:	881b      	ldrh	r3, [r3, #0]
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d2a:	801a      	strh	r2, [r3, #0]
 8004d2c:	e01a      	b.n	8004d64 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	785b      	ldrb	r3, [r3, #1]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d116      	bne.n	8004d64 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	461a      	mov	r2, r3
 8004d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d4a:	4413      	add	r3, r2
 8004d4c:	637b      	str	r3, [r7, #52]	; 0x34
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	011a      	lsls	r2, r3, #4
 8004d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d56:	4413      	add	r3, r2
 8004d58:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004d5c:	633b      	str	r3, [r7, #48]	; 0x30
 8004d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d60:	2200      	movs	r2, #0
 8004d62:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	627b      	str	r3, [r7, #36]	; 0x24
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	785b      	ldrb	r3, [r3, #1]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d126      	bne.n	8004dc0 <HAL_PCD_EP_DB_Transmit+0x15a>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	61fb      	str	r3, [r7, #28]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	461a      	mov	r2, r3
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	4413      	add	r3, r2
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	011a      	lsls	r2, r3, #4
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	4413      	add	r3, r2
 8004d94:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d98:	61bb      	str	r3, [r7, #24]
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	881b      	ldrh	r3, [r3, #0]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	801a      	strh	r2, [r3, #0]
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	881b      	ldrh	r3, [r3, #0]
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	801a      	strh	r2, [r3, #0]
 8004dbe:	e017      	b.n	8004df0 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	785b      	ldrb	r3, [r3, #1]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d113      	bne.n	8004df0 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd6:	4413      	add	r3, r2
 8004dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	011a      	lsls	r2, r3, #4
 8004de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de2:	4413      	add	r3, r2
 8004de4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004de8:	623b      	str	r3, [r7, #32]
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	2200      	movs	r2, #0
 8004dee:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	4619      	mov	r1, r3
 8004df6:	68f8      	ldr	r0, [r7, #12]
 8004df8:	f006 fe0d 	bl	800ba16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004dfc:	88fb      	ldrh	r3, [r7, #6]
 8004dfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 82fc 	beq.w	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	881b      	ldrh	r3, [r3, #0]
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e22:	82fb      	strh	r3, [r7, #22]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	461a      	mov	r2, r3
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	441a      	add	r2, r3
 8004e32:	8afb      	ldrh	r3, [r7, #22]
 8004e34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	8013      	strh	r3, [r2, #0]
 8004e48:	e2da      	b.n	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004e4a:	88fb      	ldrh	r3, [r7, #6]
 8004e4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d021      	beq.n	8004e98 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	461a      	mov	r2, r3
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	881b      	ldrh	r3, [r3, #0]
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e6e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	441a      	add	r2, r3
 8004e80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8004e84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	f040 82ae 	bne.w	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	695a      	ldr	r2, [r3, #20]
 8004ea8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004eac:	441a      	add	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	69da      	ldr	r2, [r3, #28]
 8004eb6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004eba:	441a      	add	r2, r3
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	6a1a      	ldr	r2, [r3, #32]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d30b      	bcc.n	8004ee4 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	6a1a      	ldr	r2, [r3, #32]
 8004ed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004edc:	1ad2      	subs	r2, r2, r3
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	621a      	str	r2, [r3, #32]
 8004ee2:	e017      	b.n	8004f14 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d108      	bne.n	8004efe <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8004eec:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004ef0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004efc:	e00a      	b.n	8004f14 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	2200      	movs	r2, #0
 8004f12:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	785b      	ldrb	r3, [r3, #1]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d165      	bne.n	8004fe8 <HAL_PCD_EP_DB_Transmit+0x382>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f30:	4413      	add	r3, r2
 8004f32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	011a      	lsls	r2, r3, #4
 8004f3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004f42:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f46:	881b      	ldrh	r3, [r3, #0]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f52:	801a      	strh	r2, [r3, #0]
 8004f54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f58:	2b3e      	cmp	r3, #62	; 0x3e
 8004f5a:	d91d      	bls.n	8004f98 <HAL_PCD_EP_DB_Transmit+0x332>
 8004f5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f60:	095b      	lsrs	r3, r3, #5
 8004f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f64:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f68:	f003 031f 	and.w	r3, r3, #31
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d102      	bne.n	8004f76 <HAL_PCD_EP_DB_Transmit+0x310>
 8004f70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f72:	3b01      	subs	r3, #1
 8004f74:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f78:	881b      	ldrh	r3, [r3, #0]
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	029b      	lsls	r3, r3, #10
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	4313      	orrs	r3, r2
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f94:	801a      	strh	r2, [r3, #0]
 8004f96:	e044      	b.n	8005022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004f98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10a      	bne.n	8004fb6 <HAL_PCD_EP_DB_Transmit+0x350>
 8004fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa2:	881b      	ldrh	r3, [r3, #0]
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004faa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb2:	801a      	strh	r2, [r3, #0]
 8004fb4:	e035      	b.n	8005022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004fb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004fba:	085b      	lsrs	r3, r3, #1
 8004fbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004fbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <HAL_PCD_EP_DB_Transmit+0x36a>
 8004fca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fcc:	3301      	adds	r3, #1
 8004fce:	64bb      	str	r3, [r7, #72]	; 0x48
 8004fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	029b      	lsls	r3, r3, #10
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe4:	801a      	strh	r2, [r3, #0]
 8004fe6:	e01c      	b.n	8005022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	785b      	ldrb	r3, [r3, #1]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d118      	bne.n	8005022 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	461a      	mov	r2, r3
 8005002:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005004:	4413      	add	r3, r2
 8005006:	647b      	str	r3, [r7, #68]	; 0x44
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	011a      	lsls	r2, r3, #4
 800500e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005010:	4413      	add	r3, r2
 8005012:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005016:	643b      	str	r3, [r7, #64]	; 0x40
 8005018:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800501c:	b29a      	uxth	r2, r3
 800501e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005020:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6818      	ldr	r0, [r3, #0]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	6959      	ldr	r1, [r3, #20]
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	891a      	ldrh	r2, [r3, #8]
 800502e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005032:	b29b      	uxth	r3, r3
 8005034:	f004 fea5 	bl	8009d82 <USB_WritePMA>
 8005038:	e1e2      	b.n	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005042:	b29b      	uxth	r3, r3
 8005044:	461a      	mov	r2, r3
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	00db      	lsls	r3, r3, #3
 800504c:	4413      	add	r3, r2
 800504e:	3306      	adds	r3, #6
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	6812      	ldr	r2, [r2, #0]
 8005056:	4413      	add	r3, r2
 8005058:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800505c:	881b      	ldrh	r3, [r3, #0]
 800505e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005062:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	699a      	ldr	r2, [r3, #24]
 800506a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800506e:	429a      	cmp	r2, r3
 8005070:	d307      	bcc.n	8005082 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	699a      	ldr	r2, [r3, #24]
 8005076:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800507a:	1ad2      	subs	r2, r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	619a      	str	r2, [r3, #24]
 8005080:	e002      	b.n	8005088 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2200      	movs	r2, #0
 8005086:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	699b      	ldr	r3, [r3, #24]
 800508c:	2b00      	cmp	r3, #0
 800508e:	f040 80c0 	bne.w	8005212 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	785b      	ldrb	r3, [r3, #1]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d126      	bne.n	80050e8 <HAL_PCD_EP_DB_Transmit+0x482>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	67fb      	str	r3, [r7, #124]	; 0x7c
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	461a      	mov	r2, r3
 80050ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050ae:	4413      	add	r3, r2
 80050b0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	011a      	lsls	r2, r3, #4
 80050b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050ba:	4413      	add	r3, r2
 80050bc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80050c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80050c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050c4:	881b      	ldrh	r3, [r3, #0]
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050d0:	801a      	strh	r2, [r3, #0]
 80050d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050e4:	801a      	strh	r2, [r3, #0]
 80050e6:	e01a      	b.n	800511e <HAL_PCD_EP_DB_Transmit+0x4b8>
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	785b      	ldrb	r3, [r3, #1]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d116      	bne.n	800511e <HAL_PCD_EP_DB_Transmit+0x4b8>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	667b      	str	r3, [r7, #100]	; 0x64
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050fe:	b29b      	uxth	r3, r3
 8005100:	461a      	mov	r2, r3
 8005102:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005104:	4413      	add	r3, r2
 8005106:	667b      	str	r3, [r7, #100]	; 0x64
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	011a      	lsls	r2, r3, #4
 800510e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005110:	4413      	add	r3, r2
 8005112:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005116:	663b      	str	r3, [r7, #96]	; 0x60
 8005118:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800511a:	2200      	movs	r2, #0
 800511c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	677b      	str	r3, [r7, #116]	; 0x74
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	785b      	ldrb	r3, [r3, #1]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d12b      	bne.n	8005184 <HAL_PCD_EP_DB_Transmit+0x51e>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800513a:	b29b      	uxth	r3, r3
 800513c:	461a      	mov	r2, r3
 800513e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005140:	4413      	add	r3, r2
 8005142:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	011a      	lsls	r2, r3, #4
 800514a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800514c:	4413      	add	r3, r2
 800514e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005152:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005156:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800515a:	881b      	ldrh	r3, [r3, #0]
 800515c:	b29b      	uxth	r3, r3
 800515e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005162:	b29a      	uxth	r2, r3
 8005164:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005168:	801a      	strh	r2, [r3, #0]
 800516a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800516e:	881b      	ldrh	r3, [r3, #0]
 8005170:	b29b      	uxth	r3, r3
 8005172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800517a:	b29a      	uxth	r2, r3
 800517c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005180:	801a      	strh	r2, [r3, #0]
 8005182:	e017      	b.n	80051b4 <HAL_PCD_EP_DB_Transmit+0x54e>
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	785b      	ldrb	r3, [r3, #1]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d113      	bne.n	80051b4 <HAL_PCD_EP_DB_Transmit+0x54e>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005194:	b29b      	uxth	r3, r3
 8005196:	461a      	mov	r2, r3
 8005198:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800519a:	4413      	add	r3, r2
 800519c:	677b      	str	r3, [r7, #116]	; 0x74
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	011a      	lsls	r2, r3, #4
 80051a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051a6:	4413      	add	r3, r2
 80051a8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80051ac:	673b      	str	r3, [r7, #112]	; 0x70
 80051ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80051b0:	2200      	movs	r2, #0
 80051b2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	4619      	mov	r1, r3
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f006 fc2b 	bl	800ba16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80051c0:	88fb      	ldrh	r3, [r7, #6]
 80051c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f040 811a 	bne.w	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	461a      	mov	r2, r3
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	881b      	ldrh	r3, [r3, #0]
 80051dc:	b29b      	uxth	r3, r3
 80051de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051e6:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	461a      	mov	r2, r3
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	441a      	add	r2, r3
 80051f8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80051fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005200:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005204:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005208:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800520c:	b29b      	uxth	r3, r3
 800520e:	8013      	strh	r3, [r2, #0]
 8005210:	e0f6      	b.n	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005212:	88fb      	ldrh	r3, [r7, #6]
 8005214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d121      	bne.n	8005260 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	461a      	mov	r2, r3
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	881b      	ldrh	r3, [r3, #0]
 800522c:	b29b      	uxth	r3, r3
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005236:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	461a      	mov	r2, r3
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	441a      	add	r2, r3
 8005248:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800524c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005250:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005254:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005258:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800525c:	b29b      	uxth	r3, r3
 800525e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005266:	2b01      	cmp	r3, #1
 8005268:	f040 80ca 	bne.w	8005400 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	695a      	ldr	r2, [r3, #20]
 8005270:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005274:	441a      	add	r2, r3
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	69da      	ldr	r2, [r3, #28]
 800527e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005282:	441a      	add	r2, r3
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	6a1a      	ldr	r2, [r3, #32]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	429a      	cmp	r2, r3
 8005292:	d30b      	bcc.n	80052ac <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	6a1a      	ldr	r2, [r3, #32]
 80052a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052a4:	1ad2      	subs	r2, r2, r3
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	621a      	str	r2, [r3, #32]
 80052aa:	e017      	b.n	80052dc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d108      	bne.n	80052c6 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80052b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80052b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80052c4:	e00a      	b.n	80052dc <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	6a1b      	ldr	r3, [r3, #32]
 80052ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	2200      	movs	r2, #0
 80052d2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	657b      	str	r3, [r7, #84]	; 0x54
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	785b      	ldrb	r3, [r3, #1]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d165      	bne.n	80053b6 <HAL_PCD_EP_DB_Transmit+0x750>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	461a      	mov	r2, r3
 80052fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052fe:	4413      	add	r3, r2
 8005300:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	011a      	lsls	r2, r3, #4
 8005308:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800530a:	4413      	add	r3, r2
 800530c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005310:	65bb      	str	r3, [r7, #88]	; 0x58
 8005312:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800531c:	b29a      	uxth	r2, r3
 800531e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005320:	801a      	strh	r2, [r3, #0]
 8005322:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005326:	2b3e      	cmp	r3, #62	; 0x3e
 8005328:	d91d      	bls.n	8005366 <HAL_PCD_EP_DB_Transmit+0x700>
 800532a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800532e:	095b      	lsrs	r3, r3, #5
 8005330:	66bb      	str	r3, [r7, #104]	; 0x68
 8005332:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005336:	f003 031f 	and.w	r3, r3, #31
 800533a:	2b00      	cmp	r3, #0
 800533c:	d102      	bne.n	8005344 <HAL_PCD_EP_DB_Transmit+0x6de>
 800533e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005340:	3b01      	subs	r3, #1
 8005342:	66bb      	str	r3, [r7, #104]	; 0x68
 8005344:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005346:	881b      	ldrh	r3, [r3, #0]
 8005348:	b29a      	uxth	r2, r3
 800534a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800534c:	b29b      	uxth	r3, r3
 800534e:	029b      	lsls	r3, r3, #10
 8005350:	b29b      	uxth	r3, r3
 8005352:	4313      	orrs	r3, r2
 8005354:	b29b      	uxth	r3, r3
 8005356:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800535a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800535e:	b29a      	uxth	r2, r3
 8005360:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005362:	801a      	strh	r2, [r3, #0]
 8005364:	e041      	b.n	80053ea <HAL_PCD_EP_DB_Transmit+0x784>
 8005366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10a      	bne.n	8005384 <HAL_PCD_EP_DB_Transmit+0x71e>
 800536e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	b29b      	uxth	r3, r3
 8005374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800537c:	b29a      	uxth	r2, r3
 800537e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005380:	801a      	strh	r2, [r3, #0]
 8005382:	e032      	b.n	80053ea <HAL_PCD_EP_DB_Transmit+0x784>
 8005384:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005388:	085b      	lsrs	r3, r3, #1
 800538a:	66bb      	str	r3, [r7, #104]	; 0x68
 800538c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b00      	cmp	r3, #0
 8005396:	d002      	beq.n	800539e <HAL_PCD_EP_DB_Transmit+0x738>
 8005398:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800539a:	3301      	adds	r3, #1
 800539c:	66bb      	str	r3, [r7, #104]	; 0x68
 800539e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	029b      	lsls	r3, r3, #10
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	4313      	orrs	r3, r2
 80053ae:	b29a      	uxth	r2, r3
 80053b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053b2:	801a      	strh	r2, [r3, #0]
 80053b4:	e019      	b.n	80053ea <HAL_PCD_EP_DB_Transmit+0x784>
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	785b      	ldrb	r3, [r3, #1]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d115      	bne.n	80053ea <HAL_PCD_EP_DB_Transmit+0x784>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	461a      	mov	r2, r3
 80053ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053cc:	4413      	add	r3, r2
 80053ce:	657b      	str	r3, [r7, #84]	; 0x54
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	011a      	lsls	r2, r3, #4
 80053d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80053d8:	4413      	add	r3, r2
 80053da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80053de:	653b      	str	r3, [r7, #80]	; 0x50
 80053e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053e8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	6818      	ldr	r0, [r3, #0]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	6959      	ldr	r1, [r3, #20]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	895a      	ldrh	r2, [r3, #10]
 80053f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	f004 fcc1 	bl	8009d82 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	461a      	mov	r2, r3
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4413      	add	r3, r2
 800540e:	881b      	ldrh	r3, [r3, #0]
 8005410:	b29b      	uxth	r3, r3
 8005412:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800541a:	82bb      	strh	r3, [r7, #20]
 800541c:	8abb      	ldrh	r3, [r7, #20]
 800541e:	f083 0310 	eor.w	r3, r3, #16
 8005422:	82bb      	strh	r3, [r7, #20]
 8005424:	8abb      	ldrh	r3, [r7, #20]
 8005426:	f083 0320 	eor.w	r3, r3, #32
 800542a:	82bb      	strh	r3, [r7, #20]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	461a      	mov	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	441a      	add	r2, r3
 800543a:	8abb      	ldrh	r3, [r7, #20]
 800543c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005440:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005444:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800544c:	b29b      	uxth	r3, r3
 800544e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3790      	adds	r7, #144	; 0x90
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800545a:	b480      	push	{r7}
 800545c:	b087      	sub	sp, #28
 800545e:	af00      	add	r7, sp, #0
 8005460:	60f8      	str	r0, [r7, #12]
 8005462:	607b      	str	r3, [r7, #4]
 8005464:	460b      	mov	r3, r1
 8005466:	817b      	strh	r3, [r7, #10]
 8005468:	4613      	mov	r3, r2
 800546a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800546c:	897b      	ldrh	r3, [r7, #10]
 800546e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00b      	beq.n	8005490 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005478:	897b      	ldrh	r3, [r7, #10]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	1c5a      	adds	r2, r3, #1
 8005480:	4613      	mov	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	4413      	add	r3, r2
 800548c:	617b      	str	r3, [r7, #20]
 800548e:	e009      	b.n	80054a4 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005490:	897a      	ldrh	r2, [r7, #10]
 8005492:	4613      	mov	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4413      	add	r3, r2
 8005498:	00db      	lsls	r3, r3, #3
 800549a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	4413      	add	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80054a4:	893b      	ldrh	r3, [r7, #8]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d107      	bne.n	80054ba <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	2200      	movs	r2, #0
 80054ae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	80da      	strh	r2, [r3, #6]
 80054b8:	e00b      	b.n	80054d2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	2201      	movs	r2, #1
 80054be:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	0c1b      	lsrs	r3, r3, #16
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	371c      	adds	r7, #28
 80054d8:	46bd      	mov	sp, r7
 80054da:	bc80      	pop	{r7}
 80054dc:	4770      	bx	lr
	...

080054e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e272      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f000 8087 	beq.w	800560e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005500:	4b92      	ldr	r3, [pc, #584]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f003 030c 	and.w	r3, r3, #12
 8005508:	2b04      	cmp	r3, #4
 800550a:	d00c      	beq.n	8005526 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800550c:	4b8f      	ldr	r3, [pc, #572]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f003 030c 	and.w	r3, r3, #12
 8005514:	2b08      	cmp	r3, #8
 8005516:	d112      	bne.n	800553e <HAL_RCC_OscConfig+0x5e>
 8005518:	4b8c      	ldr	r3, [pc, #560]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005524:	d10b      	bne.n	800553e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005526:	4b89      	ldr	r3, [pc, #548]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d06c      	beq.n	800560c <HAL_RCC_OscConfig+0x12c>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d168      	bne.n	800560c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e24c      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005546:	d106      	bne.n	8005556 <HAL_RCC_OscConfig+0x76>
 8005548:	4b80      	ldr	r3, [pc, #512]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a7f      	ldr	r2, [pc, #508]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800554e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	e02e      	b.n	80055b4 <HAL_RCC_OscConfig+0xd4>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10c      	bne.n	8005578 <HAL_RCC_OscConfig+0x98>
 800555e:	4b7b      	ldr	r3, [pc, #492]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a7a      	ldr	r2, [pc, #488]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005564:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	4b78      	ldr	r3, [pc, #480]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a77      	ldr	r2, [pc, #476]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005570:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005574:	6013      	str	r3, [r2, #0]
 8005576:	e01d      	b.n	80055b4 <HAL_RCC_OscConfig+0xd4>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005580:	d10c      	bne.n	800559c <HAL_RCC_OscConfig+0xbc>
 8005582:	4b72      	ldr	r3, [pc, #456]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a71      	ldr	r2, [pc, #452]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005588:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	4b6f      	ldr	r3, [pc, #444]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6e      	ldr	r2, [pc, #440]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005598:	6013      	str	r3, [r2, #0]
 800559a:	e00b      	b.n	80055b4 <HAL_RCC_OscConfig+0xd4>
 800559c:	4b6b      	ldr	r3, [pc, #428]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a6a      	ldr	r2, [pc, #424]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055a6:	6013      	str	r3, [r2, #0]
 80055a8:	4b68      	ldr	r3, [pc, #416]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a67      	ldr	r2, [pc, #412]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d013      	beq.n	80055e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055bc:	f7fd fad8 	bl	8002b70 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055c4:	f7fd fad4 	bl	8002b70 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b64      	cmp	r3, #100	; 0x64
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e200      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055d6:	4b5d      	ldr	r3, [pc, #372]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0f0      	beq.n	80055c4 <HAL_RCC_OscConfig+0xe4>
 80055e2:	e014      	b.n	800560e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055e4:	f7fd fac4 	bl	8002b70 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055ec:	f7fd fac0 	bl	8002b70 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b64      	cmp	r3, #100	; 0x64
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e1ec      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055fe:	4b53      	ldr	r3, [pc, #332]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d1f0      	bne.n	80055ec <HAL_RCC_OscConfig+0x10c>
 800560a:	e000      	b.n	800560e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800560c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d063      	beq.n	80056e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800561a:	4b4c      	ldr	r3, [pc, #304]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00b      	beq.n	800563e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005626:	4b49      	ldr	r3, [pc, #292]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f003 030c 	and.w	r3, r3, #12
 800562e:	2b08      	cmp	r3, #8
 8005630:	d11c      	bne.n	800566c <HAL_RCC_OscConfig+0x18c>
 8005632:	4b46      	ldr	r3, [pc, #280]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d116      	bne.n	800566c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563e:	4b43      	ldr	r3, [pc, #268]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_RCC_OscConfig+0x176>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d001      	beq.n	8005656 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e1c0      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005656:	4b3d      	ldr	r3, [pc, #244]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	4939      	ldr	r1, [pc, #228]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005666:	4313      	orrs	r3, r2
 8005668:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566a:	e03a      	b.n	80056e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d020      	beq.n	80056b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005674:	4b36      	ldr	r3, [pc, #216]	; (8005750 <HAL_RCC_OscConfig+0x270>)
 8005676:	2201      	movs	r2, #1
 8005678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800567a:	f7fd fa79 	bl	8002b70 <HAL_GetTick>
 800567e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005680:	e008      	b.n	8005694 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005682:	f7fd fa75 	bl	8002b70 <HAL_GetTick>
 8005686:	4602      	mov	r2, r0
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	2b02      	cmp	r3, #2
 800568e:	d901      	bls.n	8005694 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005690:	2303      	movs	r3, #3
 8005692:	e1a1      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005694:	4b2d      	ldr	r3, [pc, #180]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0302 	and.w	r3, r3, #2
 800569c:	2b00      	cmp	r3, #0
 800569e:	d0f0      	beq.n	8005682 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a0:	4b2a      	ldr	r3, [pc, #168]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4927      	ldr	r1, [pc, #156]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	600b      	str	r3, [r1, #0]
 80056b4:	e015      	b.n	80056e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056b6:	4b26      	ldr	r3, [pc, #152]	; (8005750 <HAL_RCC_OscConfig+0x270>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056bc:	f7fd fa58 	bl	8002b70 <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c4:	f7fd fa54 	bl	8002b70 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e180      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056d6:	4b1d      	ldr	r3, [pc, #116]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d03a      	beq.n	8005764 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d019      	beq.n	800572a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f6:	4b17      	ldr	r3, [pc, #92]	; (8005754 <HAL_RCC_OscConfig+0x274>)
 80056f8:	2201      	movs	r2, #1
 80056fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056fc:	f7fd fa38 	bl	8002b70 <HAL_GetTick>
 8005700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005702:	e008      	b.n	8005716 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005704:	f7fd fa34 	bl	8002b70 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	2b02      	cmp	r3, #2
 8005710:	d901      	bls.n	8005716 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005712:	2303      	movs	r3, #3
 8005714:	e160      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005716:	4b0d      	ldr	r3, [pc, #52]	; (800574c <HAL_RCC_OscConfig+0x26c>)
 8005718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d0f0      	beq.n	8005704 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005722:	2001      	movs	r0, #1
 8005724:	f000 faba 	bl	8005c9c <RCC_Delay>
 8005728:	e01c      	b.n	8005764 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800572a:	4b0a      	ldr	r3, [pc, #40]	; (8005754 <HAL_RCC_OscConfig+0x274>)
 800572c:	2200      	movs	r2, #0
 800572e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005730:	f7fd fa1e 	bl	8002b70 <HAL_GetTick>
 8005734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005736:	e00f      	b.n	8005758 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005738:	f7fd fa1a 	bl	8002b70 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b02      	cmp	r3, #2
 8005744:	d908      	bls.n	8005758 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e146      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
 800574a:	bf00      	nop
 800574c:	40021000 	.word	0x40021000
 8005750:	42420000 	.word	0x42420000
 8005754:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005758:	4b92      	ldr	r3, [pc, #584]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e9      	bne.n	8005738 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0304 	and.w	r3, r3, #4
 800576c:	2b00      	cmp	r3, #0
 800576e:	f000 80a6 	beq.w	80058be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005772:	2300      	movs	r3, #0
 8005774:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005776:	4b8b      	ldr	r3, [pc, #556]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10d      	bne.n	800579e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005782:	4b88      	ldr	r3, [pc, #544]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	4a87      	ldr	r2, [pc, #540]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800578c:	61d3      	str	r3, [r2, #28]
 800578e:	4b85      	ldr	r3, [pc, #532]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005790:	69db      	ldr	r3, [r3, #28]
 8005792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005796:	60bb      	str	r3, [r7, #8]
 8005798:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800579a:	2301      	movs	r3, #1
 800579c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800579e:	4b82      	ldr	r3, [pc, #520]	; (80059a8 <HAL_RCC_OscConfig+0x4c8>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d118      	bne.n	80057dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057aa:	4b7f      	ldr	r3, [pc, #508]	; (80059a8 <HAL_RCC_OscConfig+0x4c8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a7e      	ldr	r2, [pc, #504]	; (80059a8 <HAL_RCC_OscConfig+0x4c8>)
 80057b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057b6:	f7fd f9db 	bl	8002b70 <HAL_GetTick>
 80057ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057bc:	e008      	b.n	80057d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057be:	f7fd f9d7 	bl	8002b70 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	2b64      	cmp	r3, #100	; 0x64
 80057ca:	d901      	bls.n	80057d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e103      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d0:	4b75      	ldr	r3, [pc, #468]	; (80059a8 <HAL_RCC_OscConfig+0x4c8>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d0f0      	beq.n	80057be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d106      	bne.n	80057f2 <HAL_RCC_OscConfig+0x312>
 80057e4:	4b6f      	ldr	r3, [pc, #444]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	4a6e      	ldr	r2, [pc, #440]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80057ea:	f043 0301 	orr.w	r3, r3, #1
 80057ee:	6213      	str	r3, [r2, #32]
 80057f0:	e02d      	b.n	800584e <HAL_RCC_OscConfig+0x36e>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10c      	bne.n	8005814 <HAL_RCC_OscConfig+0x334>
 80057fa:	4b6a      	ldr	r3, [pc, #424]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	4a69      	ldr	r2, [pc, #420]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005800:	f023 0301 	bic.w	r3, r3, #1
 8005804:	6213      	str	r3, [r2, #32]
 8005806:	4b67      	ldr	r3, [pc, #412]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005808:	6a1b      	ldr	r3, [r3, #32]
 800580a:	4a66      	ldr	r2, [pc, #408]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800580c:	f023 0304 	bic.w	r3, r3, #4
 8005810:	6213      	str	r3, [r2, #32]
 8005812:	e01c      	b.n	800584e <HAL_RCC_OscConfig+0x36e>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	2b05      	cmp	r3, #5
 800581a:	d10c      	bne.n	8005836 <HAL_RCC_OscConfig+0x356>
 800581c:	4b61      	ldr	r3, [pc, #388]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	4a60      	ldr	r2, [pc, #384]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005822:	f043 0304 	orr.w	r3, r3, #4
 8005826:	6213      	str	r3, [r2, #32]
 8005828:	4b5e      	ldr	r3, [pc, #376]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	4a5d      	ldr	r2, [pc, #372]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800582e:	f043 0301 	orr.w	r3, r3, #1
 8005832:	6213      	str	r3, [r2, #32]
 8005834:	e00b      	b.n	800584e <HAL_RCC_OscConfig+0x36e>
 8005836:	4b5b      	ldr	r3, [pc, #364]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	4a5a      	ldr	r2, [pc, #360]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800583c:	f023 0301 	bic.w	r3, r3, #1
 8005840:	6213      	str	r3, [r2, #32]
 8005842:	4b58      	ldr	r3, [pc, #352]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	4a57      	ldr	r2, [pc, #348]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005848:	f023 0304 	bic.w	r3, r3, #4
 800584c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d015      	beq.n	8005882 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005856:	f7fd f98b 	bl	8002b70 <HAL_GetTick>
 800585a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800585c:	e00a      	b.n	8005874 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800585e:	f7fd f987 	bl	8002b70 <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	f241 3288 	movw	r2, #5000	; 0x1388
 800586c:	4293      	cmp	r3, r2
 800586e:	d901      	bls.n	8005874 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e0b1      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005874:	4b4b      	ldr	r3, [pc, #300]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0ee      	beq.n	800585e <HAL_RCC_OscConfig+0x37e>
 8005880:	e014      	b.n	80058ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005882:	f7fd f975 	bl	8002b70 <HAL_GetTick>
 8005886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005888:	e00a      	b.n	80058a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588a:	f7fd f971 	bl	8002b70 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f241 3288 	movw	r2, #5000	; 0x1388
 8005898:	4293      	cmp	r3, r2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e09b      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058a0:	4b40      	ldr	r3, [pc, #256]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80058a2:	6a1b      	ldr	r3, [r3, #32]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1ee      	bne.n	800588a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058ac:	7dfb      	ldrb	r3, [r7, #23]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d105      	bne.n	80058be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058b2:	4b3c      	ldr	r3, [pc, #240]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	4a3b      	ldr	r2, [pc, #236]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80058b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	69db      	ldr	r3, [r3, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f000 8087 	beq.w	80059d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058c8:	4b36      	ldr	r3, [pc, #216]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f003 030c 	and.w	r3, r3, #12
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	d061      	beq.n	8005998 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	69db      	ldr	r3, [r3, #28]
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d146      	bne.n	800596a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058dc:	4b33      	ldr	r3, [pc, #204]	; (80059ac <HAL_RCC_OscConfig+0x4cc>)
 80058de:	2200      	movs	r2, #0
 80058e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e2:	f7fd f945 	bl	8002b70 <HAL_GetTick>
 80058e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058e8:	e008      	b.n	80058fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ea:	f7fd f941 	bl	8002b70 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	d901      	bls.n	80058fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e06d      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058fc:	4b29      	ldr	r3, [pc, #164]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1f0      	bne.n	80058ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005910:	d108      	bne.n	8005924 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005912:	4b24      	ldr	r3, [pc, #144]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	4921      	ldr	r1, [pc, #132]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005920:	4313      	orrs	r3, r2
 8005922:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005924:	4b1f      	ldr	r3, [pc, #124]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a19      	ldr	r1, [r3, #32]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005934:	430b      	orrs	r3, r1
 8005936:	491b      	ldr	r1, [pc, #108]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 8005938:	4313      	orrs	r3, r2
 800593a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800593c:	4b1b      	ldr	r3, [pc, #108]	; (80059ac <HAL_RCC_OscConfig+0x4cc>)
 800593e:	2201      	movs	r2, #1
 8005940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005942:	f7fd f915 	bl	8002b70 <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594a:	f7fd f911 	bl	8002b70 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e03d      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800595c:	4b11      	ldr	r3, [pc, #68]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x46a>
 8005968:	e035      	b.n	80059d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800596a:	4b10      	ldr	r3, [pc, #64]	; (80059ac <HAL_RCC_OscConfig+0x4cc>)
 800596c:	2200      	movs	r2, #0
 800596e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005970:	f7fd f8fe 	bl	8002b70 <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005978:	f7fd f8fa 	bl	8002b70 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e026      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800598a:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <HAL_RCC_OscConfig+0x4c4>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1f0      	bne.n	8005978 <HAL_RCC_OscConfig+0x498>
 8005996:	e01e      	b.n	80059d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	69db      	ldr	r3, [r3, #28]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d107      	bne.n	80059b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e019      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
 80059a4:	40021000 	.word	0x40021000
 80059a8:	40007000 	.word	0x40007000
 80059ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059b0:	4b0b      	ldr	r3, [pc, #44]	; (80059e0 <HAL_RCC_OscConfig+0x500>)
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a1b      	ldr	r3, [r3, #32]
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d106      	bne.n	80059d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d001      	beq.n	80059d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e000      	b.n	80059d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40021000 	.word	0x40021000

080059e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e0d0      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059f8:	4b6a      	ldr	r3, [pc, #424]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d910      	bls.n	8005a28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a06:	4b67      	ldr	r3, [pc, #412]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f023 0207 	bic.w	r2, r3, #7
 8005a0e:	4965      	ldr	r1, [pc, #404]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a16:	4b63      	ldr	r3, [pc, #396]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 0307 	and.w	r3, r3, #7
 8005a1e:	683a      	ldr	r2, [r7, #0]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d001      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e0b8      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d020      	beq.n	8005a76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0304 	and.w	r3, r3, #4
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d005      	beq.n	8005a4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a40:	4b59      	ldr	r3, [pc, #356]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	4a58      	ldr	r2, [pc, #352]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d005      	beq.n	8005a64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a58:	4b53      	ldr	r3, [pc, #332]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	4a52      	ldr	r2, [pc, #328]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005a62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a64:	4b50      	ldr	r3, [pc, #320]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	494d      	ldr	r1, [pc, #308]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0301 	and.w	r3, r3, #1
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d040      	beq.n	8005b04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d107      	bne.n	8005a9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a8a:	4b47      	ldr	r3, [pc, #284]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d115      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e07f      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d107      	bne.n	8005ab2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aa2:	4b41      	ldr	r3, [pc, #260]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d109      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e073      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab2:	4b3d      	ldr	r3, [pc, #244]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e06b      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ac2:	4b39      	ldr	r3, [pc, #228]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	f023 0203 	bic.w	r2, r3, #3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	4936      	ldr	r1, [pc, #216]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ad4:	f7fd f84c 	bl	8002b70 <HAL_GetTick>
 8005ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ada:	e00a      	b.n	8005af2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005adc:	f7fd f848 	bl	8002b70 <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d901      	bls.n	8005af2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e053      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005af2:	4b2d      	ldr	r3, [pc, #180]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f003 020c 	and.w	r2, r3, #12
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d1eb      	bne.n	8005adc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b04:	4b27      	ldr	r3, [pc, #156]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	683a      	ldr	r2, [r7, #0]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d210      	bcs.n	8005b34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b12:	4b24      	ldr	r3, [pc, #144]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f023 0207 	bic.w	r2, r3, #7
 8005b1a:	4922      	ldr	r1, [pc, #136]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b22:	4b20      	ldr	r3, [pc, #128]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d001      	beq.n	8005b34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e032      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0304 	and.w	r3, r3, #4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d008      	beq.n	8005b52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b40:	4b19      	ldr	r3, [pc, #100]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	4916      	ldr	r1, [pc, #88]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0308 	and.w	r3, r3, #8
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d009      	beq.n	8005b72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b5e:	4b12      	ldr	r3, [pc, #72]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	00db      	lsls	r3, r3, #3
 8005b6c:	490e      	ldr	r1, [pc, #56]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b72:	f000 f821 	bl	8005bb8 <HAL_RCC_GetSysClockFreq>
 8005b76:	4602      	mov	r2, r0
 8005b78:	4b0b      	ldr	r3, [pc, #44]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	091b      	lsrs	r3, r3, #4
 8005b7e:	f003 030f 	and.w	r3, r3, #15
 8005b82:	490a      	ldr	r1, [pc, #40]	; (8005bac <HAL_RCC_ClockConfig+0x1c8>)
 8005b84:	5ccb      	ldrb	r3, [r1, r3]
 8005b86:	fa22 f303 	lsr.w	r3, r2, r3
 8005b8a:	4a09      	ldr	r2, [pc, #36]	; (8005bb0 <HAL_RCC_ClockConfig+0x1cc>)
 8005b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005b8e:	4b09      	ldr	r3, [pc, #36]	; (8005bb4 <HAL_RCC_ClockConfig+0x1d0>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fc ffaa 	bl	8002aec <HAL_InitTick>

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	40022000 	.word	0x40022000
 8005ba8:	40021000 	.word	0x40021000
 8005bac:	0800dbe4 	.word	0x0800dbe4
 8005bb0:	20000070 	.word	0x20000070
 8005bb4:	20000074 	.word	0x20000074

08005bb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b087      	sub	sp, #28
 8005bbc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	60fb      	str	r3, [r7, #12]
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	60bb      	str	r3, [r7, #8]
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]
 8005bca:	2300      	movs	r3, #0
 8005bcc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005bd2:	4b1e      	ldr	r3, [pc, #120]	; (8005c4c <HAL_RCC_GetSysClockFreq+0x94>)
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f003 030c 	and.w	r3, r3, #12
 8005bde:	2b04      	cmp	r3, #4
 8005be0:	d002      	beq.n	8005be8 <HAL_RCC_GetSysClockFreq+0x30>
 8005be2:	2b08      	cmp	r3, #8
 8005be4:	d003      	beq.n	8005bee <HAL_RCC_GetSysClockFreq+0x36>
 8005be6:	e027      	b.n	8005c38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005be8:	4b19      	ldr	r3, [pc, #100]	; (8005c50 <HAL_RCC_GetSysClockFreq+0x98>)
 8005bea:	613b      	str	r3, [r7, #16]
      break;
 8005bec:	e027      	b.n	8005c3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	0c9b      	lsrs	r3, r3, #18
 8005bf2:	f003 030f 	and.w	r3, r3, #15
 8005bf6:	4a17      	ldr	r2, [pc, #92]	; (8005c54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005bf8:	5cd3      	ldrb	r3, [r2, r3]
 8005bfa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d010      	beq.n	8005c28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c06:	4b11      	ldr	r3, [pc, #68]	; (8005c4c <HAL_RCC_GetSysClockFreq+0x94>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	0c5b      	lsrs	r3, r3, #17
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	4a11      	ldr	r2, [pc, #68]	; (8005c58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005c12:	5cd3      	ldrb	r3, [r2, r3]
 8005c14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	4a0d      	ldr	r2, [pc, #52]	; (8005c50 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c1a:	fb03 f202 	mul.w	r2, r3, r2
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c24:	617b      	str	r3, [r7, #20]
 8005c26:	e004      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a0c      	ldr	r2, [pc, #48]	; (8005c5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8005c2c:	fb02 f303 	mul.w	r3, r2, r3
 8005c30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	613b      	str	r3, [r7, #16]
      break;
 8005c36:	e002      	b.n	8005c3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c38:	4b05      	ldr	r3, [pc, #20]	; (8005c50 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c3a:	613b      	str	r3, [r7, #16]
      break;
 8005c3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c3e:	693b      	ldr	r3, [r7, #16]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	371c      	adds	r7, #28
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	007a1200 	.word	0x007a1200
 8005c54:	0800dbfc 	.word	0x0800dbfc
 8005c58:	0800dc0c 	.word	0x0800dc0c
 8005c5c:	003d0900 	.word	0x003d0900

08005c60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c60:	b480      	push	{r7}
 8005c62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c64:	4b02      	ldr	r3, [pc, #8]	; (8005c70 <HAL_RCC_GetHCLKFreq+0x10>)
 8005c66:	681b      	ldr	r3, [r3, #0]
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr
 8005c70:	20000070 	.word	0x20000070

08005c74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c78:	f7ff fff2 	bl	8005c60 <HAL_RCC_GetHCLKFreq>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	4b05      	ldr	r3, [pc, #20]	; (8005c94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	0adb      	lsrs	r3, r3, #11
 8005c84:	f003 0307 	and.w	r3, r3, #7
 8005c88:	4903      	ldr	r1, [pc, #12]	; (8005c98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c8a:	5ccb      	ldrb	r3, [r1, r3]
 8005c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	40021000 	.word	0x40021000
 8005c98:	0800dbf4 	.word	0x0800dbf4

08005c9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005ca4:	4b0a      	ldr	r3, [pc, #40]	; (8005cd0 <RCC_Delay+0x34>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a0a      	ldr	r2, [pc, #40]	; (8005cd4 <RCC_Delay+0x38>)
 8005caa:	fba2 2303 	umull	r2, r3, r2, r3
 8005cae:	0a5b      	lsrs	r3, r3, #9
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	fb02 f303 	mul.w	r3, r2, r3
 8005cb6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005cb8:	bf00      	nop
  }
  while (Delay --);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	1e5a      	subs	r2, r3, #1
 8005cbe:	60fa      	str	r2, [r7, #12]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1f9      	bne.n	8005cb8 <RCC_Delay+0x1c>
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bc80      	pop	{r7}
 8005cce:	4770      	bx	lr
 8005cd0:	20000070 	.word	0x20000070
 8005cd4:	10624dd3 	.word	0x10624dd3

08005cd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b086      	sub	sp, #24
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	613b      	str	r3, [r7, #16]
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d07d      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cf8:	4b4f      	ldr	r3, [pc, #316]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005cfa:	69db      	ldr	r3, [r3, #28]
 8005cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10d      	bne.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d04:	4b4c      	ldr	r3, [pc, #304]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d06:	69db      	ldr	r3, [r3, #28]
 8005d08:	4a4b      	ldr	r2, [pc, #300]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d0e:	61d3      	str	r3, [r2, #28]
 8005d10:	4b49      	ldr	r3, [pc, #292]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d12:	69db      	ldr	r3, [r3, #28]
 8005d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d18:	60bb      	str	r3, [r7, #8]
 8005d1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d20:	4b46      	ldr	r3, [pc, #280]	; (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d118      	bne.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d2c:	4b43      	ldr	r3, [pc, #268]	; (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a42      	ldr	r2, [pc, #264]	; (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d38:	f7fc ff1a 	bl	8002b70 <HAL_GetTick>
 8005d3c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d3e:	e008      	b.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d40:	f7fc ff16 	bl	8002b70 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b64      	cmp	r3, #100	; 0x64
 8005d4c:	d901      	bls.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e06d      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d52:	4b3a      	ldr	r3, [pc, #232]	; (8005e3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d0f0      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d5e:	4b36      	ldr	r3, [pc, #216]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d60:	6a1b      	ldr	r3, [r3, #32]
 8005d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d66:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d02e      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d027      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d7c:	4b2e      	ldr	r3, [pc, #184]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d84:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d86:	4b2e      	ldr	r3, [pc, #184]	; (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d88:	2201      	movs	r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d8c:	4b2c      	ldr	r3, [pc, #176]	; (8005e40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d92:	4a29      	ldr	r2, [pc, #164]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f003 0301 	and.w	r3, r3, #1
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d014      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005da2:	f7fc fee5 	bl	8002b70 <HAL_GetTick>
 8005da6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005da8:	e00a      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005daa:	f7fc fee1 	bl	8002b70 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d901      	bls.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e036      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc0:	4b1d      	ldr	r3, [pc, #116]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dc2:	6a1b      	ldr	r3, [r3, #32]
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d0ee      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005dcc:	4b1a      	ldr	r3, [pc, #104]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	4917      	ldr	r1, [pc, #92]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005dde:	7dfb      	ldrb	r3, [r7, #23]
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d105      	bne.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005de4:	4b14      	ldr	r3, [pc, #80]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	4a13      	ldr	r2, [pc, #76]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d008      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005dfc:	4b0e      	ldr	r3, [pc, #56]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	490b      	ldr	r1, [pc, #44]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d008      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e1a:	4b07      	ldr	r3, [pc, #28]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	4904      	ldr	r1, [pc, #16]	; (8005e38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	3718      	adds	r7, #24
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	40007000 	.word	0x40007000
 8005e40:	42420440 	.word	0x42420440

08005e44 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	617b      	str	r3, [r7, #20]
 8005e50:	2300      	movs	r3, #0
 8005e52:	61fb      	str	r3, [r7, #28]
 8005e54:	2300      	movs	r3, #0
 8005e56:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2b10      	cmp	r3, #16
 8005e64:	d00a      	beq.n	8005e7c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b10      	cmp	r3, #16
 8005e6a:	f200 808a 	bhi.w	8005f82 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d045      	beq.n	8005f00 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d075      	beq.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005e7a:	e082      	b.n	8005f82 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005e7c:	4b46      	ldr	r3, [pc, #280]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005e82:	4b45      	ldr	r3, [pc, #276]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d07b      	beq.n	8005f86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	0c9b      	lsrs	r3, r3, #18
 8005e92:	f003 030f 	and.w	r3, r3, #15
 8005e96:	4a41      	ldr	r2, [pc, #260]	; (8005f9c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005e98:	5cd3      	ldrb	r3, [r2, r3]
 8005e9a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d015      	beq.n	8005ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005ea6:	4b3c      	ldr	r3, [pc, #240]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	0c5b      	lsrs	r3, r3, #17
 8005eac:	f003 0301 	and.w	r3, r3, #1
 8005eb0:	4a3b      	ldr	r2, [pc, #236]	; (8005fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005eb2:	5cd3      	ldrb	r3, [r2, r3]
 8005eb4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00d      	beq.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005ec0:	4a38      	ldr	r2, [pc, #224]	; (8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	fb02 f303 	mul.w	r3, r2, r3
 8005ece:	61fb      	str	r3, [r7, #28]
 8005ed0:	e004      	b.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	4a34      	ldr	r2, [pc, #208]	; (8005fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005ed6:	fb02 f303 	mul.w	r3, r2, r3
 8005eda:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005edc:	4b2e      	ldr	r3, [pc, #184]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ee4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ee8:	d102      	bne.n	8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	61bb      	str	r3, [r7, #24]
      break;
 8005eee:	e04a      	b.n	8005f86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	4a2d      	ldr	r2, [pc, #180]	; (8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8005efa:	085b      	lsrs	r3, r3, #1
 8005efc:	61bb      	str	r3, [r7, #24]
      break;
 8005efe:	e042      	b.n	8005f86 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005f00:	4b25      	ldr	r3, [pc, #148]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f10:	d108      	bne.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f003 0302 	and.w	r3, r3, #2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005f1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f20:	61bb      	str	r3, [r7, #24]
 8005f22:	e01f      	b.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f2e:	d109      	bne.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005f30:	4b19      	ldr	r3, [pc, #100]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f34:	f003 0302 	and.w	r3, r3, #2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d003      	beq.n	8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005f3c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005f40:	61bb      	str	r3, [r7, #24]
 8005f42:	e00f      	b.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f4e:	d11c      	bne.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005f50:	4b11      	ldr	r3, [pc, #68]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d016      	beq.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005f5c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005f60:	61bb      	str	r3, [r7, #24]
      break;
 8005f62:	e012      	b.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005f64:	e011      	b.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005f66:	f7ff fe85 	bl	8005c74 <HAL_RCC_GetPCLK2Freq>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	4b0a      	ldr	r3, [pc, #40]	; (8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	0b9b      	lsrs	r3, r3, #14
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	3301      	adds	r3, #1
 8005f78:	005b      	lsls	r3, r3, #1
 8005f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f7e:	61bb      	str	r3, [r7, #24]
      break;
 8005f80:	e004      	b.n	8005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005f82:	bf00      	nop
 8005f84:	e002      	b.n	8005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005f86:	bf00      	nop
 8005f88:	e000      	b.n	8005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005f8a:	bf00      	nop
    }
  }
  return (frequency);
 8005f8c:	69bb      	ldr	r3, [r7, #24]
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3720      	adds	r7, #32
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	40021000 	.word	0x40021000
 8005f9c:	0800dc10 	.word	0x0800dc10
 8005fa0:	0800dc20 	.word	0x0800dc20
 8005fa4:	007a1200 	.word	0x007a1200
 8005fa8:	003d0900 	.word	0x003d0900
 8005fac:	aaaaaaab 	.word	0xaaaaaaab

08005fb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e076      	b.n	80060b0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d108      	bne.n	8005fdc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fd2:	d009      	beq.n	8005fe8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	61da      	str	r2, [r3, #28]
 8005fda:	e005      	b.n	8005fe8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d106      	bne.n	8006008 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7fc fc08 	bl	8002818 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800601e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006030:	431a      	orrs	r2, r3
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	431a      	orrs	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	431a      	orrs	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	699b      	ldr	r3, [r3, #24]
 8006054:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006058:	431a      	orrs	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006062:	431a      	orrs	r2, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a1b      	ldr	r3, [r3, #32]
 8006068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800606c:	ea42 0103 	orr.w	r1, r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006074:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	0c1a      	lsrs	r2, r3, #16
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f002 0204 	and.w	r2, r2, #4
 800608e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	69da      	ldr	r2, [r3, #28]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800609e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b088      	sub	sp, #32
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	603b      	str	r3, [r7, #0]
 80060c4:	4613      	mov	r3, r2
 80060c6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d101      	bne.n	80060da <HAL_SPI_Transmit+0x22>
 80060d6:	2302      	movs	r3, #2
 80060d8:	e12d      	b.n	8006336 <HAL_SPI_Transmit+0x27e>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060e2:	f7fc fd45 	bl	8002b70 <HAL_GetTick>
 80060e6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80060e8:	88fb      	ldrh	r3, [r7, #6]
 80060ea:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d002      	beq.n	80060fe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80060f8:	2302      	movs	r3, #2
 80060fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80060fc:	e116      	b.n	800632c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <HAL_SPI_Transmit+0x52>
 8006104:	88fb      	ldrh	r3, [r7, #6]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d102      	bne.n	8006110 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800610e:	e10d      	b.n	800632c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2203      	movs	r2, #3
 8006114:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	88fa      	ldrh	r2, [r7, #6]
 8006128:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	88fa      	ldrh	r2, [r7, #6]
 800612e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006156:	d10f      	bne.n	8006178 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006166:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006176:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006182:	2b40      	cmp	r3, #64	; 0x40
 8006184:	d007      	beq.n	8006196 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006194:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800619e:	d14f      	bne.n	8006240 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <HAL_SPI_Transmit+0xf6>
 80061a8:	8afb      	ldrh	r3, [r7, #22]
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d142      	bne.n	8006234 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b2:	881a      	ldrh	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061be:	1c9a      	adds	r2, r3, #2
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	3b01      	subs	r3, #1
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80061d2:	e02f      	b.n	8006234 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f003 0302 	and.w	r3, r3, #2
 80061de:	2b02      	cmp	r3, #2
 80061e0:	d112      	bne.n	8006208 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e6:	881a      	ldrh	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f2:	1c9a      	adds	r2, r3, #2
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	3b01      	subs	r3, #1
 8006200:	b29a      	uxth	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	86da      	strh	r2, [r3, #54]	; 0x36
 8006206:	e015      	b.n	8006234 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006208:	f7fc fcb2 	bl	8002b70 <HAL_GetTick>
 800620c:	4602      	mov	r2, r0
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d803      	bhi.n	8006220 <HAL_SPI_Transmit+0x168>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800621e:	d102      	bne.n	8006226 <HAL_SPI_Transmit+0x16e>
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006232:	e07b      	b.n	800632c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006238:	b29b      	uxth	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1ca      	bne.n	80061d4 <HAL_SPI_Transmit+0x11c>
 800623e:	e050      	b.n	80062e2 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <HAL_SPI_Transmit+0x196>
 8006248:	8afb      	ldrh	r3, [r7, #22]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d144      	bne.n	80062d8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	330c      	adds	r3, #12
 8006258:	7812      	ldrb	r2, [r2, #0]
 800625a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800626a:	b29b      	uxth	r3, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	b29a      	uxth	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006274:	e030      	b.n	80062d8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b02      	cmp	r3, #2
 8006282:	d113      	bne.n	80062ac <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	330c      	adds	r3, #12
 800628e:	7812      	ldrb	r2, [r2, #0]
 8006290:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006296:	1c5a      	adds	r2, r3, #1
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	3b01      	subs	r3, #1
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	86da      	strh	r2, [r3, #54]	; 0x36
 80062aa:	e015      	b.n	80062d8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062ac:	f7fc fc60 	bl	8002b70 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d803      	bhi.n	80062c4 <HAL_SPI_Transmit+0x20c>
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062c2:	d102      	bne.n	80062ca <HAL_SPI_Transmit+0x212>
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d106      	bne.n	80062d8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80062ca:	2303      	movs	r3, #3
 80062cc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2201      	movs	r2, #1
 80062d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80062d6:	e029      	b.n	800632c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062dc:	b29b      	uxth	r3, r3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1c9      	bne.n	8006276 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062e2:	69ba      	ldr	r2, [r7, #24]
 80062e4:	6839      	ldr	r1, [r7, #0]
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 fa6e 	bl	80067c8 <SPI_EndRxTxTransaction>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d002      	beq.n	80062f8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2220      	movs	r2, #32
 80062f6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d10a      	bne.n	8006316 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006300:	2300      	movs	r3, #0
 8006302:	613b      	str	r3, [r7, #16]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	613b      	str	r3, [r7, #16]
 8006314:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	77fb      	strb	r3, [r7, #31]
 8006322:	e003      	b.n	800632c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006334:	7ffb      	ldrb	r3, [r7, #31]
}
 8006336:	4618      	mov	r0, r3
 8006338:	3720      	adds	r7, #32
 800633a:	46bd      	mov	sp, r7
 800633c:	bd80      	pop	{r7, pc}

0800633e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800633e:	b580      	push	{r7, lr}
 8006340:	b08c      	sub	sp, #48	; 0x30
 8006342:	af00      	add	r7, sp, #0
 8006344:	60f8      	str	r0, [r7, #12]
 8006346:	60b9      	str	r1, [r7, #8]
 8006348:	607a      	str	r2, [r7, #4]
 800634a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800634c:	2301      	movs	r3, #1
 800634e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006350:	2300      	movs	r3, #0
 8006352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_SPI_TransmitReceive+0x26>
 8006360:	2302      	movs	r3, #2
 8006362:	e198      	b.n	8006696 <HAL_SPI_TransmitReceive+0x358>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800636c:	f7fc fc00 	bl	8002b70 <HAL_GetTick>
 8006370:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006378:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006382:	887b      	ldrh	r3, [r7, #2]
 8006384:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006386:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800638a:	2b01      	cmp	r3, #1
 800638c:	d00f      	beq.n	80063ae <HAL_SPI_TransmitReceive+0x70>
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006394:	d107      	bne.n	80063a6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d103      	bne.n	80063a6 <HAL_SPI_TransmitReceive+0x68>
 800639e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80063a2:	2b04      	cmp	r3, #4
 80063a4:	d003      	beq.n	80063ae <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80063a6:	2302      	movs	r3, #2
 80063a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80063ac:	e16d      	b.n	800668a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d005      	beq.n	80063c0 <HAL_SPI_TransmitReceive+0x82>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d002      	beq.n	80063c0 <HAL_SPI_TransmitReceive+0x82>
 80063ba:	887b      	ldrh	r3, [r7, #2]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d103      	bne.n	80063c8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80063c6:	e160      	b.n	800668a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d003      	beq.n	80063dc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2205      	movs	r2, #5
 80063d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	687a      	ldr	r2, [r7, #4]
 80063e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	887a      	ldrh	r2, [r7, #2]
 80063ec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	887a      	ldrh	r2, [r7, #2]
 80063f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	68ba      	ldr	r2, [r7, #8]
 80063f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	887a      	ldrh	r2, [r7, #2]
 80063fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	887a      	ldrh	r2, [r7, #2]
 8006404:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800641c:	2b40      	cmp	r3, #64	; 0x40
 800641e:	d007      	beq.n	8006430 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800642e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006438:	d17c      	bne.n	8006534 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <HAL_SPI_TransmitReceive+0x10a>
 8006442:	8b7b      	ldrh	r3, [r7, #26]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d16a      	bne.n	800651e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800644c:	881a      	ldrh	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006458:	1c9a      	adds	r2, r3, #2
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800646c:	e057      	b.n	800651e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f003 0302 	and.w	r3, r3, #2
 8006478:	2b02      	cmp	r3, #2
 800647a:	d11b      	bne.n	80064b4 <HAL_SPI_TransmitReceive+0x176>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006480:	b29b      	uxth	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	d016      	beq.n	80064b4 <HAL_SPI_TransmitReceive+0x176>
 8006486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006488:	2b01      	cmp	r3, #1
 800648a:	d113      	bne.n	80064b4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006490:	881a      	ldrh	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649c:	1c9a      	adds	r2, r3, #2
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 0301 	and.w	r3, r3, #1
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d119      	bne.n	80064f6 <HAL_SPI_TransmitReceive+0x1b8>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d014      	beq.n	80064f6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68da      	ldr	r2, [r3, #12]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d6:	b292      	uxth	r2, r2
 80064d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064de:	1c9a      	adds	r2, r3, #2
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	3b01      	subs	r3, #1
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064f2:	2301      	movs	r3, #1
 80064f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80064f6:	f7fc fb3b 	bl	8002b70 <HAL_GetTick>
 80064fa:	4602      	mov	r2, r0
 80064fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fe:	1ad3      	subs	r3, r2, r3
 8006500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006502:	429a      	cmp	r2, r3
 8006504:	d80b      	bhi.n	800651e <HAL_SPI_TransmitReceive+0x1e0>
 8006506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006508:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800650c:	d007      	beq.n	800651e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800651c:	e0b5      	b.n	800668a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006522:	b29b      	uxth	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1a2      	bne.n	800646e <HAL_SPI_TransmitReceive+0x130>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d19d      	bne.n	800646e <HAL_SPI_TransmitReceive+0x130>
 8006532:	e080      	b.n	8006636 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d002      	beq.n	8006542 <HAL_SPI_TransmitReceive+0x204>
 800653c:	8b7b      	ldrh	r3, [r7, #26]
 800653e:	2b01      	cmp	r3, #1
 8006540:	d16f      	bne.n	8006622 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	330c      	adds	r3, #12
 800654c:	7812      	ldrb	r2, [r2, #0]
 800654e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800655e:	b29b      	uxth	r3, r3
 8006560:	3b01      	subs	r3, #1
 8006562:	b29a      	uxth	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006568:	e05b      	b.n	8006622 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f003 0302 	and.w	r3, r3, #2
 8006574:	2b02      	cmp	r3, #2
 8006576:	d11c      	bne.n	80065b2 <HAL_SPI_TransmitReceive+0x274>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800657c:	b29b      	uxth	r3, r3
 800657e:	2b00      	cmp	r3, #0
 8006580:	d017      	beq.n	80065b2 <HAL_SPI_TransmitReceive+0x274>
 8006582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006584:	2b01      	cmp	r3, #1
 8006586:	d114      	bne.n	80065b2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	330c      	adds	r3, #12
 8006592:	7812      	ldrb	r2, [r2, #0]
 8006594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	3b01      	subs	r3, #1
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80065ae:	2300      	movs	r3, #0
 80065b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d119      	bne.n	80065f4 <HAL_SPI_TransmitReceive+0x2b6>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d014      	beq.n	80065f4 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68da      	ldr	r2, [r3, #12]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d4:	b2d2      	uxtb	r2, r2
 80065d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	3b01      	subs	r3, #1
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065f0:	2301      	movs	r3, #1
 80065f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80065f4:	f7fc fabc 	bl	8002b70 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006600:	429a      	cmp	r2, r3
 8006602:	d803      	bhi.n	800660c <HAL_SPI_TransmitReceive+0x2ce>
 8006604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006606:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800660a:	d102      	bne.n	8006612 <HAL_SPI_TransmitReceive+0x2d4>
 800660c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660e:	2b00      	cmp	r3, #0
 8006610:	d107      	bne.n	8006622 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8006620:	e033      	b.n	800668a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006626:	b29b      	uxth	r3, r3
 8006628:	2b00      	cmp	r3, #0
 800662a:	d19e      	bne.n	800656a <HAL_SPI_TransmitReceive+0x22c>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006630:	b29b      	uxth	r3, r3
 8006632:	2b00      	cmp	r3, #0
 8006634:	d199      	bne.n	800656a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006638:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 f8c4 	bl	80067c8 <SPI_EndRxTxTransaction>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d006      	beq.n	8006654 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2220      	movs	r2, #32
 8006650:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006652:	e01a      	b.n	800668a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	617b      	str	r3, [r7, #20]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	617b      	str	r3, [r7, #20]
 8006670:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006680:	e003      	b.n	800668a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006692:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006696:	4618      	mov	r0, r3
 8006698:	3730      	adds	r7, #48	; 0x30
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066ac:	b2db      	uxtb	r3, r3
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bc80      	pop	{r7}
 80066b6:	4770      	bx	lr

080066b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b088      	sub	sp, #32
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	603b      	str	r3, [r7, #0]
 80066c4:	4613      	mov	r3, r2
 80066c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80066c8:	f7fc fa52 	bl	8002b70 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d0:	1a9b      	subs	r3, r3, r2
 80066d2:	683a      	ldr	r2, [r7, #0]
 80066d4:	4413      	add	r3, r2
 80066d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066d8:	f7fc fa4a 	bl	8002b70 <HAL_GetTick>
 80066dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066de:	4b39      	ldr	r3, [pc, #228]	; (80067c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	015b      	lsls	r3, r3, #5
 80066e4:	0d1b      	lsrs	r3, r3, #20
 80066e6:	69fa      	ldr	r2, [r7, #28]
 80066e8:	fb02 f303 	mul.w	r3, r2, r3
 80066ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066ee:	e054      	b.n	800679a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066f6:	d050      	beq.n	800679a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066f8:	f7fc fa3a 	bl	8002b70 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	69fa      	ldr	r2, [r7, #28]
 8006704:	429a      	cmp	r2, r3
 8006706:	d902      	bls.n	800670e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d13d      	bne.n	800678a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800671c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006726:	d111      	bne.n	800674c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006730:	d004      	beq.n	800673c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800673a:	d107      	bne.n	800674c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800674a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006750:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006754:	d10f      	bne.n	8006776 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006774:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006786:	2303      	movs	r3, #3
 8006788:	e017      	b.n	80067ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d101      	bne.n	8006794 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	3b01      	subs	r3, #1
 8006798:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689a      	ldr	r2, [r3, #8]
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	4013      	ands	r3, r2
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	bf0c      	ite	eq
 80067aa:	2301      	moveq	r3, #1
 80067ac:	2300      	movne	r3, #0
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	461a      	mov	r2, r3
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d19b      	bne.n	80066f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3720      	adds	r7, #32
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20000070 	.word	0x20000070

080067c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af02      	add	r7, sp, #8
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	9300      	str	r3, [sp, #0]
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2200      	movs	r2, #0
 80067dc:	2180      	movs	r1, #128	; 0x80
 80067de:	68f8      	ldr	r0, [r7, #12]
 80067e0:	f7ff ff6a 	bl	80066b8 <SPI_WaitFlagStateUntilTimeout>
 80067e4:	4603      	mov	r3, r0
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d007      	beq.n	80067fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ee:	f043 0220 	orr.w	r2, r3, #32
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e000      	b.n	80067fc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3710      	adds	r7, #16
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e041      	b.n	800689a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d106      	bne.n	8006830 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7fc f83e 	bl	80028ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3304      	adds	r3, #4
 8006840:	4619      	mov	r1, r3
 8006842:	4610      	mov	r0, r2
 8006844:	f000 fc30 	bl	80070a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3708      	adds	r7, #8
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
	...

080068a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d001      	beq.n	80068bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e03a      	b.n	8006932 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2202      	movs	r2, #2
 80068c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f042 0201 	orr.w	r2, r2, #1
 80068d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a18      	ldr	r2, [pc, #96]	; (800693c <HAL_TIM_Base_Start_IT+0x98>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d00e      	beq.n	80068fc <HAL_TIM_Base_Start_IT+0x58>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068e6:	d009      	beq.n	80068fc <HAL_TIM_Base_Start_IT+0x58>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a14      	ldr	r2, [pc, #80]	; (8006940 <HAL_TIM_Base_Start_IT+0x9c>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d004      	beq.n	80068fc <HAL_TIM_Base_Start_IT+0x58>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a13      	ldr	r2, [pc, #76]	; (8006944 <HAL_TIM_Base_Start_IT+0xa0>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d111      	bne.n	8006920 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b06      	cmp	r3, #6
 800690c:	d010      	beq.n	8006930 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f042 0201 	orr.w	r2, r2, #1
 800691c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800691e:	e007      	b.n	8006930 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f042 0201 	orr.w	r2, r2, #1
 800692e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3714      	adds	r7, #20
 8006936:	46bd      	mov	sp, r7
 8006938:	bc80      	pop	{r7}
 800693a:	4770      	bx	lr
 800693c:	40012c00 	.word	0x40012c00
 8006940:	40000400 	.word	0x40000400
 8006944:	40000800 	.word	0x40000800

08006948 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b082      	sub	sp, #8
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e041      	b.n	80069de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006960:	b2db      	uxtb	r3, r3
 8006962:	2b00      	cmp	r3, #0
 8006964:	d106      	bne.n	8006974 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f839 	bl	80069e6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	3304      	adds	r3, #4
 8006984:	4619      	mov	r1, r3
 8006986:	4610      	mov	r0, r2
 8006988:	f000 fb8e 	bl	80070a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3708      	adds	r7, #8
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr

080069f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d109      	bne.n	8006a1c <HAL_TIM_PWM_Start+0x24>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	bf14      	ite	ne
 8006a14:	2301      	movne	r3, #1
 8006a16:	2300      	moveq	r3, #0
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	e022      	b.n	8006a62 <HAL_TIM_PWM_Start+0x6a>
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	2b04      	cmp	r3, #4
 8006a20:	d109      	bne.n	8006a36 <HAL_TIM_PWM_Start+0x3e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	bf14      	ite	ne
 8006a2e:	2301      	movne	r3, #1
 8006a30:	2300      	moveq	r3, #0
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	e015      	b.n	8006a62 <HAL_TIM_PWM_Start+0x6a>
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	2b08      	cmp	r3, #8
 8006a3a:	d109      	bne.n	8006a50 <HAL_TIM_PWM_Start+0x58>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	bf14      	ite	ne
 8006a48:	2301      	movne	r3, #1
 8006a4a:	2300      	moveq	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	e008      	b.n	8006a62 <HAL_TIM_PWM_Start+0x6a>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	bf14      	ite	ne
 8006a5c:	2301      	movne	r3, #1
 8006a5e:	2300      	moveq	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d001      	beq.n	8006a6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e05e      	b.n	8006b28 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d104      	bne.n	8006a7a <HAL_TIM_PWM_Start+0x82>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2202      	movs	r2, #2
 8006a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a78:	e013      	b.n	8006aa2 <HAL_TIM_PWM_Start+0xaa>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	2b04      	cmp	r3, #4
 8006a7e:	d104      	bne.n	8006a8a <HAL_TIM_PWM_Start+0x92>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2202      	movs	r2, #2
 8006a84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a88:	e00b      	b.n	8006aa2 <HAL_TIM_PWM_Start+0xaa>
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b08      	cmp	r3, #8
 8006a8e:	d104      	bne.n	8006a9a <HAL_TIM_PWM_Start+0xa2>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a98:	e003      	b.n	8006aa2 <HAL_TIM_PWM_Start+0xaa>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	6839      	ldr	r1, [r7, #0]
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f000 fd7c 	bl	80075a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a1e      	ldr	r2, [pc, #120]	; (8006b30 <HAL_TIM_PWM_Start+0x138>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d107      	bne.n	8006aca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ac8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a18      	ldr	r2, [pc, #96]	; (8006b30 <HAL_TIM_PWM_Start+0x138>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d00e      	beq.n	8006af2 <HAL_TIM_PWM_Start+0xfa>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006adc:	d009      	beq.n	8006af2 <HAL_TIM_PWM_Start+0xfa>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a14      	ldr	r2, [pc, #80]	; (8006b34 <HAL_TIM_PWM_Start+0x13c>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d004      	beq.n	8006af2 <HAL_TIM_PWM_Start+0xfa>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a12      	ldr	r2, [pc, #72]	; (8006b38 <HAL_TIM_PWM_Start+0x140>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d111      	bne.n	8006b16 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2b06      	cmp	r3, #6
 8006b02:	d010      	beq.n	8006b26 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f042 0201 	orr.w	r2, r2, #1
 8006b12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b14:	e007      	b.n	8006b26 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f042 0201 	orr.w	r2, r2, #1
 8006b24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	40012c00 	.word	0x40012c00
 8006b34:	40000400 	.word	0x40000400
 8006b38:	40000800 	.word	0x40000800

08006b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b082      	sub	sp, #8
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d122      	bne.n	8006b98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f003 0302 	and.w	r3, r3, #2
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d11b      	bne.n	8006b98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f06f 0202 	mvn.w	r2, #2
 8006b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	f003 0303 	and.w	r3, r3, #3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fa76 	bl	8007070 <HAL_TIM_IC_CaptureCallback>
 8006b84:	e005      	b.n	8006b92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 fa69 	bl	800705e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 fa78 	bl	8007082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	f003 0304 	and.w	r3, r3, #4
 8006ba2:	2b04      	cmp	r3, #4
 8006ba4:	d122      	bne.n	8006bec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	f003 0304 	and.w	r3, r3, #4
 8006bb0:	2b04      	cmp	r3, #4
 8006bb2:	d11b      	bne.n	8006bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f06f 0204 	mvn.w	r2, #4
 8006bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	699b      	ldr	r3, [r3, #24]
 8006bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d003      	beq.n	8006bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 fa4c 	bl	8007070 <HAL_TIM_IC_CaptureCallback>
 8006bd8:	e005      	b.n	8006be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f000 fa3f 	bl	800705e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fa4e 	bl	8007082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	f003 0308 	and.w	r3, r3, #8
 8006bf6:	2b08      	cmp	r3, #8
 8006bf8:	d122      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f003 0308 	and.w	r3, r3, #8
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d11b      	bne.n	8006c40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f06f 0208 	mvn.w	r2, #8
 8006c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2204      	movs	r2, #4
 8006c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	f003 0303 	and.w	r3, r3, #3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d003      	beq.n	8006c2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 fa22 	bl	8007070 <HAL_TIM_IC_CaptureCallback>
 8006c2c:	e005      	b.n	8006c3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 fa15 	bl	800705e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 fa24 	bl	8007082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	f003 0310 	and.w	r3, r3, #16
 8006c4a:	2b10      	cmp	r3, #16
 8006c4c:	d122      	bne.n	8006c94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	f003 0310 	and.w	r3, r3, #16
 8006c58:	2b10      	cmp	r3, #16
 8006c5a:	d11b      	bne.n	8006c94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f06f 0210 	mvn.w	r2, #16
 8006c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2208      	movs	r2, #8
 8006c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	69db      	ldr	r3, [r3, #28]
 8006c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d003      	beq.n	8006c82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f000 f9f8 	bl	8007070 <HAL_TIM_IC_CaptureCallback>
 8006c80:	e005      	b.n	8006c8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f000 f9eb 	bl	800705e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 f9fa 	bl	8007082 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2200      	movs	r2, #0
 8006c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d10e      	bne.n	8006cc0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d107      	bne.n	8006cc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f06f 0201 	mvn.w	r2, #1
 8006cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7fb f880 	bl	8001dc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cca:	2b80      	cmp	r3, #128	; 0x80
 8006ccc:	d10e      	bne.n	8006cec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd8:	2b80      	cmp	r3, #128	; 0x80
 8006cda:	d107      	bne.n	8006cec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 fd3a 	bl	8007760 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf6:	2b40      	cmp	r3, #64	; 0x40
 8006cf8:	d10e      	bne.n	8006d18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d04:	2b40      	cmp	r3, #64	; 0x40
 8006d06:	d107      	bne.n	8006d18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 f9be 	bl	8007094 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	f003 0320 	and.w	r3, r3, #32
 8006d22:	2b20      	cmp	r3, #32
 8006d24:	d10e      	bne.n	8006d44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f003 0320 	and.w	r3, r3, #32
 8006d30:	2b20      	cmp	r3, #32
 8006d32:	d107      	bne.n	8006d44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f06f 0220 	mvn.w	r2, #32
 8006d3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 fd05 	bl	800774e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b086      	sub	sp, #24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e0ae      	b.n	8006ec8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b0c      	cmp	r3, #12
 8006d76:	f200 809f 	bhi.w	8006eb8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006d7a:	a201      	add	r2, pc, #4	; (adr r2, 8006d80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d80:	08006db5 	.word	0x08006db5
 8006d84:	08006eb9 	.word	0x08006eb9
 8006d88:	08006eb9 	.word	0x08006eb9
 8006d8c:	08006eb9 	.word	0x08006eb9
 8006d90:	08006df5 	.word	0x08006df5
 8006d94:	08006eb9 	.word	0x08006eb9
 8006d98:	08006eb9 	.word	0x08006eb9
 8006d9c:	08006eb9 	.word	0x08006eb9
 8006da0:	08006e37 	.word	0x08006e37
 8006da4:	08006eb9 	.word	0x08006eb9
 8006da8:	08006eb9 	.word	0x08006eb9
 8006dac:	08006eb9 	.word	0x08006eb9
 8006db0:	08006e77 	.word	0x08006e77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68b9      	ldr	r1, [r7, #8]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f000 f9d6 	bl	800716c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	699a      	ldr	r2, [r3, #24]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f042 0208 	orr.w	r2, r2, #8
 8006dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	699a      	ldr	r2, [r3, #24]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f022 0204 	bic.w	r2, r2, #4
 8006dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6999      	ldr	r1, [r3, #24]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	691a      	ldr	r2, [r3, #16]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	430a      	orrs	r2, r1
 8006df0:	619a      	str	r2, [r3, #24]
      break;
 8006df2:	e064      	b.n	8006ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	68b9      	ldr	r1, [r7, #8]
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 fa1c 	bl	8007238 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	699a      	ldr	r2, [r3, #24]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	699a      	ldr	r2, [r3, #24]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	6999      	ldr	r1, [r3, #24]
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	021a      	lsls	r2, r3, #8
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	430a      	orrs	r2, r1
 8006e32:	619a      	str	r2, [r3, #24]
      break;
 8006e34:	e043      	b.n	8006ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68b9      	ldr	r1, [r7, #8]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f000 fa65 	bl	800730c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	69da      	ldr	r2, [r3, #28]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f042 0208 	orr.w	r2, r2, #8
 8006e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	69da      	ldr	r2, [r3, #28]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f022 0204 	bic.w	r2, r2, #4
 8006e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	69d9      	ldr	r1, [r3, #28]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	691a      	ldr	r2, [r3, #16]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	430a      	orrs	r2, r1
 8006e72:	61da      	str	r2, [r3, #28]
      break;
 8006e74:	e023      	b.n	8006ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68b9      	ldr	r1, [r7, #8]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f000 faaf 	bl	80073e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	69da      	ldr	r2, [r3, #28]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	69da      	ldr	r2, [r3, #28]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ea0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	69d9      	ldr	r1, [r3, #28]
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	021a      	lsls	r2, r3, #8
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	61da      	str	r2, [r3, #28]
      break;
 8006eb6:	e002      	b.n	8006ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	75fb      	strb	r3, [r7, #23]
      break;
 8006ebc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3718      	adds	r7, #24
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d101      	bne.n	8006eec <HAL_TIM_ConfigClockSource+0x1c>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	e0b4      	b.n	8007056 <HAL_TIM_ConfigClockSource+0x186>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	68ba      	ldr	r2, [r7, #8]
 8006f1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f24:	d03e      	beq.n	8006fa4 <HAL_TIM_ConfigClockSource+0xd4>
 8006f26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f2a:	f200 8087 	bhi.w	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f32:	f000 8086 	beq.w	8007042 <HAL_TIM_ConfigClockSource+0x172>
 8006f36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f3a:	d87f      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f3c:	2b70      	cmp	r3, #112	; 0x70
 8006f3e:	d01a      	beq.n	8006f76 <HAL_TIM_ConfigClockSource+0xa6>
 8006f40:	2b70      	cmp	r3, #112	; 0x70
 8006f42:	d87b      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f44:	2b60      	cmp	r3, #96	; 0x60
 8006f46:	d050      	beq.n	8006fea <HAL_TIM_ConfigClockSource+0x11a>
 8006f48:	2b60      	cmp	r3, #96	; 0x60
 8006f4a:	d877      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f4c:	2b50      	cmp	r3, #80	; 0x50
 8006f4e:	d03c      	beq.n	8006fca <HAL_TIM_ConfigClockSource+0xfa>
 8006f50:	2b50      	cmp	r3, #80	; 0x50
 8006f52:	d873      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f54:	2b40      	cmp	r3, #64	; 0x40
 8006f56:	d058      	beq.n	800700a <HAL_TIM_ConfigClockSource+0x13a>
 8006f58:	2b40      	cmp	r3, #64	; 0x40
 8006f5a:	d86f      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f5c:	2b30      	cmp	r3, #48	; 0x30
 8006f5e:	d064      	beq.n	800702a <HAL_TIM_ConfigClockSource+0x15a>
 8006f60:	2b30      	cmp	r3, #48	; 0x30
 8006f62:	d86b      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f64:	2b20      	cmp	r3, #32
 8006f66:	d060      	beq.n	800702a <HAL_TIM_ConfigClockSource+0x15a>
 8006f68:	2b20      	cmp	r3, #32
 8006f6a:	d867      	bhi.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d05c      	beq.n	800702a <HAL_TIM_ConfigClockSource+0x15a>
 8006f70:	2b10      	cmp	r3, #16
 8006f72:	d05a      	beq.n	800702a <HAL_TIM_ConfigClockSource+0x15a>
 8006f74:	e062      	b.n	800703c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f86:	f000 faf0 	bl	800756a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	609a      	str	r2, [r3, #8]
      break;
 8006fa2:	e04f      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006fb4:	f000 fad9 	bl	800756a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006fc6:	609a      	str	r2, [r3, #8]
      break;
 8006fc8:	e03c      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	f000 fa50 	bl	800747c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2150      	movs	r1, #80	; 0x50
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 faa7 	bl	8007536 <TIM_ITRx_SetConfig>
      break;
 8006fe8:	e02c      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f000 fa6e 	bl	80074d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	2160      	movs	r1, #96	; 0x60
 8007002:	4618      	mov	r0, r3
 8007004:	f000 fa97 	bl	8007536 <TIM_ITRx_SetConfig>
      break;
 8007008:	e01c      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007016:	461a      	mov	r2, r3
 8007018:	f000 fa30 	bl	800747c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2140      	movs	r1, #64	; 0x40
 8007022:	4618      	mov	r0, r3
 8007024:	f000 fa87 	bl	8007536 <TIM_ITRx_SetConfig>
      break;
 8007028:	e00c      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4619      	mov	r1, r3
 8007034:	4610      	mov	r0, r2
 8007036:	f000 fa7e 	bl	8007536 <TIM_ITRx_SetConfig>
      break;
 800703a:	e003      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	73fb      	strb	r3, [r7, #15]
      break;
 8007040:	e000      	b.n	8007044 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007042:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007054:	7bfb      	ldrb	r3, [r7, #15]
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	bc80      	pop	{r7}
 800706e:	4770      	bx	lr

08007070 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007078:	bf00      	nop
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	bc80      	pop	{r7}
 8007080:	4770      	bx	lr

08007082 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007082:	b480      	push	{r7}
 8007084:	b083      	sub	sp, #12
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800708a:	bf00      	nop
 800708c:	370c      	adds	r7, #12
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr

08007094 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800709c:	bf00      	nop
 800709e:	370c      	adds	r7, #12
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bc80      	pop	{r7}
 80070a4:	4770      	bx	lr
	...

080070a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a29      	ldr	r2, [pc, #164]	; (8007160 <TIM_Base_SetConfig+0xb8>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00b      	beq.n	80070d8 <TIM_Base_SetConfig+0x30>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070c6:	d007      	beq.n	80070d8 <TIM_Base_SetConfig+0x30>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a26      	ldr	r2, [pc, #152]	; (8007164 <TIM_Base_SetConfig+0xbc>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d003      	beq.n	80070d8 <TIM_Base_SetConfig+0x30>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a25      	ldr	r2, [pc, #148]	; (8007168 <TIM_Base_SetConfig+0xc0>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d108      	bne.n	80070ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	4a1c      	ldr	r2, [pc, #112]	; (8007160 <TIM_Base_SetConfig+0xb8>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d00b      	beq.n	800710a <TIM_Base_SetConfig+0x62>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070f8:	d007      	beq.n	800710a <TIM_Base_SetConfig+0x62>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a19      	ldr	r2, [pc, #100]	; (8007164 <TIM_Base_SetConfig+0xbc>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d003      	beq.n	800710a <TIM_Base_SetConfig+0x62>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a18      	ldr	r2, [pc, #96]	; (8007168 <TIM_Base_SetConfig+0xc0>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d108      	bne.n	800711c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	4313      	orrs	r3, r2
 800711a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	4313      	orrs	r3, r2
 8007128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	689a      	ldr	r2, [r3, #8]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a07      	ldr	r2, [pc, #28]	; (8007160 <TIM_Base_SetConfig+0xb8>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d103      	bne.n	8007150 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	691a      	ldr	r2, [r3, #16]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	615a      	str	r2, [r3, #20]
}
 8007156:	bf00      	nop
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	bc80      	pop	{r7}
 800715e:	4770      	bx	lr
 8007160:	40012c00 	.word	0x40012c00
 8007164:	40000400 	.word	0x40000400
 8007168:	40000800 	.word	0x40000800

0800716c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a1b      	ldr	r3, [r3, #32]
 8007180:	f023 0201 	bic.w	r2, r3, #1
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800719a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0303 	bic.w	r3, r3, #3
 80071a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f023 0302 	bic.w	r3, r3, #2
 80071b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	697a      	ldr	r2, [r7, #20]
 80071bc:	4313      	orrs	r3, r2
 80071be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a1c      	ldr	r2, [pc, #112]	; (8007234 <TIM_OC1_SetConfig+0xc8>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d10c      	bne.n	80071e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f023 0308 	bic.w	r3, r3, #8
 80071ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	697a      	ldr	r2, [r7, #20]
 80071d6:	4313      	orrs	r3, r2
 80071d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f023 0304 	bic.w	r3, r3, #4
 80071e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a13      	ldr	r2, [pc, #76]	; (8007234 <TIM_OC1_SetConfig+0xc8>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d111      	bne.n	800720e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	4313      	orrs	r3, r2
 8007202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	4313      	orrs	r3, r2
 800720c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	693a      	ldr	r2, [r7, #16]
 8007212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	685a      	ldr	r2, [r3, #4]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	697a      	ldr	r2, [r7, #20]
 8007226:	621a      	str	r2, [r3, #32]
}
 8007228:	bf00      	nop
 800722a:	371c      	adds	r7, #28
 800722c:	46bd      	mov	sp, r7
 800722e:	bc80      	pop	{r7}
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	40012c00 	.word	0x40012c00

08007238 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a1b      	ldr	r3, [r3, #32]
 8007246:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a1b      	ldr	r3, [r3, #32]
 800724c:	f023 0210 	bic.w	r2, r3, #16
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800726e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	021b      	lsls	r3, r3, #8
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	4313      	orrs	r3, r2
 800727a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	f023 0320 	bic.w	r3, r3, #32
 8007282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	011b      	lsls	r3, r3, #4
 800728a:	697a      	ldr	r2, [r7, #20]
 800728c:	4313      	orrs	r3, r2
 800728e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4a1d      	ldr	r2, [pc, #116]	; (8007308 <TIM_OC2_SetConfig+0xd0>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d10d      	bne.n	80072b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800729e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	011b      	lsls	r3, r3, #4
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	4a14      	ldr	r2, [pc, #80]	; (8007308 <TIM_OC2_SetConfig+0xd0>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d113      	bne.n	80072e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80072ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	695b      	ldr	r3, [r3, #20]
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	699b      	ldr	r3, [r3, #24]
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	4313      	orrs	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	693a      	ldr	r2, [r7, #16]
 80072e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685a      	ldr	r2, [r3, #4]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	621a      	str	r2, [r3, #32]
}
 80072fe:	bf00      	nop
 8007300:	371c      	adds	r7, #28
 8007302:	46bd      	mov	sp, r7
 8007304:	bc80      	pop	{r7}
 8007306:	4770      	bx	lr
 8007308:	40012c00 	.word	0x40012c00

0800730c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
 8007314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a1b      	ldr	r3, [r3, #32]
 8007320:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	69db      	ldr	r3, [r3, #28]
 8007332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800733a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f023 0303 	bic.w	r3, r3, #3
 8007342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	4313      	orrs	r3, r2
 800734c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	021b      	lsls	r3, r3, #8
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	4313      	orrs	r3, r2
 8007360:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a1d      	ldr	r2, [pc, #116]	; (80073dc <TIM_OC3_SetConfig+0xd0>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d10d      	bne.n	8007386 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007370:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	021b      	lsls	r3, r3, #8
 8007378:	697a      	ldr	r2, [r7, #20]
 800737a:	4313      	orrs	r3, r2
 800737c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a14      	ldr	r2, [pc, #80]	; (80073dc <TIM_OC3_SetConfig+0xd0>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d113      	bne.n	80073b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007394:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800739c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	011b      	lsls	r3, r3, #4
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	011b      	lsls	r3, r3, #4
 80073b0:	693a      	ldr	r2, [r7, #16]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685a      	ldr	r2, [r3, #4]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	621a      	str	r2, [r3, #32]
}
 80073d0:	bf00      	nop
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bc80      	pop	{r7}
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	40012c00 	.word	0x40012c00

080073e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b087      	sub	sp, #28
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6a1b      	ldr	r3, [r3, #32]
 80073ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a1b      	ldr	r3, [r3, #32]
 80073f4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	69db      	ldr	r3, [r3, #28]
 8007406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800740e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	021b      	lsls	r3, r3, #8
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	4313      	orrs	r3, r2
 8007422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800742a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	031b      	lsls	r3, r3, #12
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	4313      	orrs	r3, r2
 8007436:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a0f      	ldr	r2, [pc, #60]	; (8007478 <TIM_OC4_SetConfig+0x98>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d109      	bne.n	8007454 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007446:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	695b      	ldr	r3, [r3, #20]
 800744c:	019b      	lsls	r3, r3, #6
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	4313      	orrs	r3, r2
 8007452:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	697a      	ldr	r2, [r7, #20]
 8007458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	621a      	str	r2, [r3, #32]
}
 800746e:	bf00      	nop
 8007470:	371c      	adds	r7, #28
 8007472:	46bd      	mov	sp, r7
 8007474:	bc80      	pop	{r7}
 8007476:	4770      	bx	lr
 8007478:	40012c00 	.word	0x40012c00

0800747c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800747c:	b480      	push	{r7}
 800747e:	b087      	sub	sp, #28
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6a1b      	ldr	r3, [r3, #32]
 800748c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	f023 0201 	bic.w	r2, r3, #1
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	699b      	ldr	r3, [r3, #24]
 800749e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	011b      	lsls	r3, r3, #4
 80074ac:	693a      	ldr	r2, [r7, #16]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	f023 030a 	bic.w	r3, r3, #10
 80074b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074ba:	697a      	ldr	r2, [r7, #20]
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	4313      	orrs	r3, r2
 80074c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	693a      	ldr	r2, [r7, #16]
 80074c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	621a      	str	r2, [r3, #32]
}
 80074ce:	bf00      	nop
 80074d0:	371c      	adds	r7, #28
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bc80      	pop	{r7}
 80074d6:	4770      	bx	lr

080074d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6a1b      	ldr	r3, [r3, #32]
 80074e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6a1b      	ldr	r3, [r3, #32]
 80074ee:	f023 0210 	bic.w	r2, r3, #16
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007502:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	031b      	lsls	r3, r3, #12
 8007508:	693a      	ldr	r2, [r7, #16]
 800750a:	4313      	orrs	r3, r2
 800750c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007514:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	011b      	lsls	r3, r3, #4
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	4313      	orrs	r3, r2
 800751e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	621a      	str	r2, [r3, #32]
}
 800752c:	bf00      	nop
 800752e:	371c      	adds	r7, #28
 8007530:	46bd      	mov	sp, r7
 8007532:	bc80      	pop	{r7}
 8007534:	4770      	bx	lr

08007536 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007536:	b480      	push	{r7}
 8007538:	b085      	sub	sp, #20
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800754c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800754e:	683a      	ldr	r2, [r7, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	4313      	orrs	r3, r2
 8007554:	f043 0307 	orr.w	r3, r3, #7
 8007558:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	68fa      	ldr	r2, [r7, #12]
 800755e:	609a      	str	r2, [r3, #8]
}
 8007560:	bf00      	nop
 8007562:	3714      	adds	r7, #20
 8007564:	46bd      	mov	sp, r7
 8007566:	bc80      	pop	{r7}
 8007568:	4770      	bx	lr

0800756a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800756a:	b480      	push	{r7}
 800756c:	b087      	sub	sp, #28
 800756e:	af00      	add	r7, sp, #0
 8007570:	60f8      	str	r0, [r7, #12]
 8007572:	60b9      	str	r1, [r7, #8]
 8007574:	607a      	str	r2, [r7, #4]
 8007576:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007584:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	021a      	lsls	r2, r3, #8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	431a      	orrs	r2, r3
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	4313      	orrs	r3, r2
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	4313      	orrs	r3, r2
 8007596:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	697a      	ldr	r2, [r7, #20]
 800759c:	609a      	str	r2, [r3, #8]
}
 800759e:	bf00      	nop
 80075a0:	371c      	adds	r7, #28
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bc80      	pop	{r7}
 80075a6:	4770      	bx	lr

080075a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b087      	sub	sp, #28
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f003 031f 	and.w	r3, r3, #31
 80075ba:	2201      	movs	r2, #1
 80075bc:	fa02 f303 	lsl.w	r3, r2, r3
 80075c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6a1a      	ldr	r2, [r3, #32]
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	43db      	mvns	r3, r3
 80075ca:	401a      	ands	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6a1a      	ldr	r2, [r3, #32]
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	f003 031f 	and.w	r3, r3, #31
 80075da:	6879      	ldr	r1, [r7, #4]
 80075dc:	fa01 f303 	lsl.w	r3, r1, r3
 80075e0:	431a      	orrs	r2, r3
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	621a      	str	r2, [r3, #32]
}
 80075e6:	bf00      	nop
 80075e8:	371c      	adds	r7, #28
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bc80      	pop	{r7}
 80075ee:	4770      	bx	lr

080075f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007600:	2b01      	cmp	r3, #1
 8007602:	d101      	bne.n	8007608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007604:	2302      	movs	r3, #2
 8007606:	e046      	b.n	8007696 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2202      	movs	r2, #2
 8007614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800762e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	4313      	orrs	r3, r2
 8007638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	68fa      	ldr	r2, [r7, #12]
 8007640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a16      	ldr	r2, [pc, #88]	; (80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d00e      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007654:	d009      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a12      	ldr	r2, [pc, #72]	; (80076a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d004      	beq.n	800766a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a10      	ldr	r2, [pc, #64]	; (80076a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d10c      	bne.n	8007684 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007670:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	4313      	orrs	r3, r2
 800767a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3714      	adds	r7, #20
 800769a:	46bd      	mov	sp, r7
 800769c:	bc80      	pop	{r7}
 800769e:	4770      	bx	lr
 80076a0:	40012c00 	.word	0x40012c00
 80076a4:	40000400 	.word	0x40000400
 80076a8:	40000800 	.word	0x40000800

080076ac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b085      	sub	sp, #20
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80076b6:	2300      	movs	r3, #0
 80076b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d101      	bne.n	80076c8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80076c4:	2302      	movs	r3, #2
 80076c6:	e03d      	b.n	8007744 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	4313      	orrs	r3, r2
 80076dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4313      	orrs	r3, r2
 8007706:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	4313      	orrs	r3, r2
 8007714:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	695b      	ldr	r3, [r3, #20]
 8007720:	4313      	orrs	r3, r2
 8007722:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	69db      	ldr	r3, [r3, #28]
 800772e:	4313      	orrs	r3, r2
 8007730:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	bc80      	pop	{r7}
 800774c:	4770      	bx	lr

0800774e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800774e:	b480      	push	{r7}
 8007750:	b083      	sub	sp, #12
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007756:	bf00      	nop
 8007758:	370c      	adds	r7, #12
 800775a:	46bd      	mov	sp, r7
 800775c:	bc80      	pop	{r7}
 800775e:	4770      	bx	lr

08007760 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	bc80      	pop	{r7}
 8007770:	4770      	bx	lr

08007772 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007772:	b084      	sub	sp, #16
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	f107 0014 	add.w	r0, r7, #20
 8007780:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007784:	2300      	movs	r3, #0
}
 8007786:	4618      	mov	r0, r3
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	bc80      	pop	{r7}
 800778e:	b004      	add	sp, #16
 8007790:	4770      	bx	lr

08007792 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007792:	b480      	push	{r7}
 8007794:	b085      	sub	sp, #20
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80077a2:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80077a6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	b29a      	uxth	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3714      	adds	r7, #20
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bc80      	pop	{r7}
 80077bc:	4770      	bx	lr

080077be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80077be:	b480      	push	{r7}
 80077c0:	b085      	sub	sp, #20
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80077c6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80077ca:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	43db      	mvns	r3, r3
 80077da:	b29b      	uxth	r3, r3
 80077dc:	4013      	ands	r3, r2
 80077de:	b29a      	uxth	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3714      	adds	r7, #20
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bc80      	pop	{r7}
 80077f0:	4770      	bx	lr

080077f2 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80077f2:	b480      	push	{r7}
 80077f4:	b083      	sub	sp, #12
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
 80077fa:	460b      	mov	r3, r1
 80077fc:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	370c      	adds	r7, #12
 8007804:	46bd      	mov	sp, r7
 8007806:	bc80      	pop	{r7}
 8007808:	4770      	bx	lr

0800780a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800780a:	b084      	sub	sp, #16
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	f107 0014 	add.w	r0, r7, #20
 8007818:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2200      	movs	r2, #0
 8007830:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	bc80      	pop	{r7}
 8007846:	b004      	add	sp, #16
 8007848:	4770      	bx	lr
	...

0800784c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800784c:	b480      	push	{r7}
 800784e:	b09d      	sub	sp, #116	; 0x74
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007856:	2300      	movs	r3, #0
 8007858:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	4413      	add	r3, r2
 8007866:	881b      	ldrh	r3, [r3, #0]
 8007868:	b29b      	uxth	r3, r3
 800786a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800786e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007872:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	78db      	ldrb	r3, [r3, #3]
 800787a:	2b03      	cmp	r3, #3
 800787c:	d81f      	bhi.n	80078be <USB_ActivateEndpoint+0x72>
 800787e:	a201      	add	r2, pc, #4	; (adr r2, 8007884 <USB_ActivateEndpoint+0x38>)
 8007880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007884:	08007895 	.word	0x08007895
 8007888:	080078b1 	.word	0x080078b1
 800788c:	080078c7 	.word	0x080078c7
 8007890:	080078a3 	.word	0x080078a3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007894:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007898:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800789c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80078a0:	e012      	b.n	80078c8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80078a2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078a6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80078aa:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80078ae:	e00b      	b.n	80078c8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80078b0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80078b8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80078bc:	e004      	b.n	80078c8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80078c4:	e000      	b.n	80078c8 <USB_ActivateEndpoint+0x7c>
      break;
 80078c6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	441a      	add	r2, r3
 80078d2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	4413      	add	r3, r2
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007900:	b29a      	uxth	r2, r3
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	b29b      	uxth	r3, r3
 8007908:	4313      	orrs	r3, r2
 800790a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	441a      	add	r2, r3
 8007918:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800791c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007920:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800792c:	b29b      	uxth	r3, r3
 800792e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	7b1b      	ldrb	r3, [r3, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	f040 8178 	bne.w	8007c2a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	785b      	ldrb	r3, [r3, #1]
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 8084 	beq.w	8007a4c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	61bb      	str	r3, [r7, #24]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800794e:	b29b      	uxth	r3, r3
 8007950:	461a      	mov	r2, r3
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	4413      	add	r3, r2
 8007956:	61bb      	str	r3, [r7, #24]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	011a      	lsls	r2, r3, #4
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007966:	617b      	str	r3, [r7, #20]
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	88db      	ldrh	r3, [r3, #6]
 800796c:	085b      	lsrs	r3, r3, #1
 800796e:	b29b      	uxth	r3, r3
 8007970:	005b      	lsls	r3, r3, #1
 8007972:	b29a      	uxth	r2, r3
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	009b      	lsls	r3, r3, #2
 8007980:	4413      	add	r3, r2
 8007982:	881b      	ldrh	r3, [r3, #0]
 8007984:	827b      	strh	r3, [r7, #18]
 8007986:	8a7b      	ldrh	r3, [r7, #18]
 8007988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800798c:	2b00      	cmp	r3, #0
 800798e:	d01b      	beq.n	80079c8 <USB_ActivateEndpoint+0x17c>
 8007990:	687a      	ldr	r2, [r7, #4]
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4413      	add	r3, r2
 800799a:	881b      	ldrh	r3, [r3, #0]
 800799c:	b29b      	uxth	r3, r3
 800799e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079a6:	823b      	strh	r3, [r7, #16]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	781b      	ldrb	r3, [r3, #0]
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	441a      	add	r2, r3
 80079b2:	8a3b      	ldrh	r3, [r7, #16]
 80079b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079c0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	78db      	ldrb	r3, [r3, #3]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d020      	beq.n	8007a12 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	881b      	ldrh	r3, [r3, #0]
 80079dc:	b29b      	uxth	r3, r3
 80079de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079e6:	81bb      	strh	r3, [r7, #12]
 80079e8:	89bb      	ldrh	r3, [r7, #12]
 80079ea:	f083 0320 	eor.w	r3, r3, #32
 80079ee:	81bb      	strh	r3, [r7, #12]
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	441a      	add	r2, r3
 80079fa:	89bb      	ldrh	r3, [r7, #12]
 80079fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	8013      	strh	r3, [r2, #0]
 8007a10:	e2d5      	b.n	8007fbe <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	4413      	add	r3, r2
 8007a1c:	881b      	ldrh	r3, [r3, #0]
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a28:	81fb      	strh	r3, [r7, #14]
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	441a      	add	r2, r3
 8007a34:	89fb      	ldrh	r3, [r7, #14]
 8007a36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	8013      	strh	r3, [r2, #0]
 8007a4a:	e2b8      	b.n	8007fbe <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	633b      	str	r3, [r7, #48]	; 0x30
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	461a      	mov	r2, r3
 8007a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a5c:	4413      	add	r3, r2
 8007a5e:	633b      	str	r3, [r7, #48]	; 0x30
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	781b      	ldrb	r3, [r3, #0]
 8007a64:	011a      	lsls	r2, r3, #4
 8007a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a68:	4413      	add	r3, r2
 8007a6a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	88db      	ldrh	r3, [r3, #6]
 8007a74:	085b      	lsrs	r3, r3, #1
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	005b      	lsls	r3, r3, #1
 8007a7a:	b29a      	uxth	r2, r3
 8007a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a7e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	461a      	mov	r2, r3
 8007a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a90:	4413      	add	r3, r2
 8007a92:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	011a      	lsls	r2, r3, #4
 8007a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a9c:	4413      	add	r3, r2
 8007a9e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8007aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa6:	881b      	ldrh	r3, [r3, #0]
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aae:	b29a      	uxth	r2, r3
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab2:	801a      	strh	r2, [r3, #0]
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	2b3e      	cmp	r3, #62	; 0x3e
 8007aba:	d91d      	bls.n	8007af8 <USB_ActivateEndpoint+0x2ac>
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	095b      	lsrs	r3, r3, #5
 8007ac2:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	f003 031f 	and.w	r3, r3, #31
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d102      	bne.n	8007ad6 <USB_ActivateEndpoint+0x28a>
 8007ad0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	66bb      	str	r3, [r7, #104]	; 0x68
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad8:	881b      	ldrh	r3, [r3, #0]
 8007ada:	b29a      	uxth	r2, r3
 8007adc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	029b      	lsls	r3, r3, #10
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007aec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007af0:	b29a      	uxth	r2, r3
 8007af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af4:	801a      	strh	r2, [r3, #0]
 8007af6:	e026      	b.n	8007b46 <USB_ActivateEndpoint+0x2fa>
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	691b      	ldr	r3, [r3, #16]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d10a      	bne.n	8007b16 <USB_ActivateEndpoint+0x2ca>
 8007b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b02:	881b      	ldrh	r3, [r3, #0]
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b12:	801a      	strh	r2, [r3, #0]
 8007b14:	e017      	b.n	8007b46 <USB_ActivateEndpoint+0x2fa>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	085b      	lsrs	r3, r3, #1
 8007b1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d002      	beq.n	8007b30 <USB_ActivateEndpoint+0x2e4>
 8007b2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	881b      	ldrh	r3, [r3, #0]
 8007b34:	b29a      	uxth	r2, r3
 8007b36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	029b      	lsls	r3, r3, #10
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	b29a      	uxth	r2, r3
 8007b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b44:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	4413      	add	r3, r2
 8007b50:	881b      	ldrh	r3, [r3, #0]
 8007b52:	847b      	strh	r3, [r7, #34]	; 0x22
 8007b54:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d01b      	beq.n	8007b96 <USB_ActivateEndpoint+0x34a>
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	881b      	ldrh	r3, [r3, #0]
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b74:	843b      	strh	r3, [r7, #32]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	441a      	add	r2, r3
 8007b80:	8c3b      	ldrh	r3, [r7, #32]
 8007b82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d124      	bne.n	8007be8 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4413      	add	r3, r2
 8007ba8:	881b      	ldrh	r3, [r3, #0]
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bb4:	83bb      	strh	r3, [r7, #28]
 8007bb6:	8bbb      	ldrh	r3, [r7, #28]
 8007bb8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007bbc:	83bb      	strh	r3, [r7, #28]
 8007bbe:	8bbb      	ldrh	r3, [r7, #28]
 8007bc0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007bc4:	83bb      	strh	r3, [r7, #28]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	441a      	add	r2, r3
 8007bd0:	8bbb      	ldrh	r3, [r7, #28]
 8007bd2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bd6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007bde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	8013      	strh	r3, [r2, #0]
 8007be6:	e1ea      	b.n	8007fbe <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	781b      	ldrb	r3, [r3, #0]
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	4413      	add	r3, r2
 8007bf2:	881b      	ldrh	r3, [r3, #0]
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bfe:	83fb      	strh	r3, [r7, #30]
 8007c00:	8bfb      	ldrh	r3, [r7, #30]
 8007c02:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007c06:	83fb      	strh	r3, [r7, #30]
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	441a      	add	r2, r3
 8007c12:	8bfb      	ldrh	r3, [r7, #30]
 8007c14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	8013      	strh	r3, [r2, #0]
 8007c28:	e1c9      	b.n	8007fbe <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	78db      	ldrb	r3, [r3, #3]
 8007c2e:	2b02      	cmp	r3, #2
 8007c30:	d11e      	bne.n	8007c70 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	009b      	lsls	r3, r3, #2
 8007c3a:	4413      	add	r3, r2
 8007c3c:	881b      	ldrh	r3, [r3, #0]
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c48:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	441a      	add	r2, r3
 8007c56:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007c5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c62:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007c66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	8013      	strh	r3, [r2, #0]
 8007c6e:	e01d      	b.n	8007cac <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007c70:	687a      	ldr	r2, [r7, #4]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	4413      	add	r3, r2
 8007c7a:	881b      	ldrh	r3, [r3, #0]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c86:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	441a      	add	r2, r3
 8007c94:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007c98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ca0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	461a      	mov	r2, r3
 8007cba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cbc:	4413      	add	r3, r2
 8007cbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	011a      	lsls	r2, r3, #4
 8007cc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007cc8:	4413      	add	r3, r2
 8007cca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cce:	65bb      	str	r3, [r7, #88]	; 0x58
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	891b      	ldrh	r3, [r3, #8]
 8007cd4:	085b      	lsrs	r3, r3, #1
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	005b      	lsls	r3, r3, #1
 8007cda:	b29a      	uxth	r2, r3
 8007cdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007cde:	801a      	strh	r2, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	461a      	mov	r2, r3
 8007cee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cf0:	4413      	add	r3, r2
 8007cf2:	657b      	str	r3, [r7, #84]	; 0x54
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	011a      	lsls	r2, r3, #4
 8007cfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007cfc:	4413      	add	r3, r2
 8007cfe:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007d02:	653b      	str	r3, [r7, #80]	; 0x50
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	895b      	ldrh	r3, [r3, #10]
 8007d08:	085b      	lsrs	r3, r3, #1
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	b29a      	uxth	r2, r3
 8007d10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d12:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	785b      	ldrb	r3, [r3, #1]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	f040 8093 	bne.w	8007e44 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	781b      	ldrb	r3, [r3, #0]
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	881b      	ldrh	r3, [r3, #0]
 8007d2a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007d2e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d01b      	beq.n	8007d72 <USB_ActivateEndpoint+0x526>
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	4413      	add	r3, r2
 8007d44:	881b      	ldrh	r3, [r3, #0]
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d50:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	441a      	add	r2, r3
 8007d5c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007d5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d6e:	b29b      	uxth	r3, r3
 8007d70:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	881b      	ldrh	r3, [r3, #0]
 8007d7e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007d80:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d01b      	beq.n	8007dc2 <USB_ActivateEndpoint+0x576>
 8007d8a:	687a      	ldr	r2, [r7, #4]
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007da0:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	441a      	add	r2, r3
 8007dac:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007dae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007db2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007db6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	781b      	ldrb	r3, [r3, #0]
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	4413      	add	r3, r2
 8007dcc:	881b      	ldrh	r3, [r3, #0]
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dd8:	873b      	strh	r3, [r7, #56]	; 0x38
 8007dda:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007ddc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007de0:	873b      	strh	r3, [r7, #56]	; 0x38
 8007de2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007de4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007de8:	873b      	strh	r3, [r7, #56]	; 0x38
 8007dea:	687a      	ldr	r2, [r7, #4]
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	009b      	lsls	r3, r3, #2
 8007df2:	441a      	add	r2, r3
 8007df4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007df6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007dfa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e20:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	441a      	add	r2, r3
 8007e2c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007e2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	8013      	strh	r3, [r2, #0]
 8007e42:	e0bc      	b.n	8007fbe <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	4413      	add	r3, r2
 8007e4e:	881b      	ldrh	r3, [r3, #0]
 8007e50:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8007e54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007e58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d01d      	beq.n	8007e9c <USB_ActivateEndpoint+0x650>
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	009b      	lsls	r3, r3, #2
 8007e68:	4413      	add	r3, r2
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e76:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	441a      	add	r2, r3
 8007e84:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007e88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007e94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4413      	add	r3, r2
 8007ea6:	881b      	ldrh	r3, [r3, #0]
 8007ea8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007eac:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d01d      	beq.n	8007ef4 <USB_ActivateEndpoint+0x6a8>
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	881b      	ldrh	r3, [r3, #0]
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ece:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	441a      	add	r2, r3
 8007edc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007ee0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ee4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ee8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	78db      	ldrb	r3, [r3, #3]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d024      	beq.n	8007f46 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	4413      	add	r3, r2
 8007f06:	881b      	ldrh	r3, [r3, #0]
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f12:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007f16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007f1a:	f083 0320 	eor.w	r3, r3, #32
 8007f1e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	781b      	ldrb	r3, [r3, #0]
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	441a      	add	r2, r3
 8007f2c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007f30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	8013      	strh	r3, [r2, #0]
 8007f44:	e01d      	b.n	8007f82 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	781b      	ldrb	r3, [r3, #0]
 8007f4c:	009b      	lsls	r3, r3, #2
 8007f4e:	4413      	add	r3, r2
 8007f50:	881b      	ldrh	r3, [r3, #0]
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f5c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	781b      	ldrb	r3, [r3, #0]
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	441a      	add	r2, r3
 8007f6a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007f6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	881b      	ldrh	r3, [r3, #0]
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f98:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	441a      	add	r2, r3
 8007fa6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007faa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007fbe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3774      	adds	r7, #116	; 0x74
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bc80      	pop	{r7}
 8007fca:	4770      	bx	lr

08007fcc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b08d      	sub	sp, #52	; 0x34
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	7b1b      	ldrb	r3, [r3, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f040 808e 	bne.w	80080fc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	785b      	ldrb	r3, [r3, #1]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d044      	beq.n	8008072 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	009b      	lsls	r3, r3, #2
 8007ff0:	4413      	add	r3, r2
 8007ff2:	881b      	ldrh	r3, [r3, #0]
 8007ff4:	81bb      	strh	r3, [r7, #12]
 8007ff6:	89bb      	ldrh	r3, [r7, #12]
 8007ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d01b      	beq.n	8008038 <USB_DeactivateEndpoint+0x6c>
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	781b      	ldrb	r3, [r3, #0]
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	4413      	add	r3, r2
 800800a:	881b      	ldrh	r3, [r3, #0]
 800800c:	b29b      	uxth	r3, r3
 800800e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008016:	817b      	strh	r3, [r7, #10]
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	441a      	add	r2, r3
 8008022:	897b      	ldrh	r3, [r7, #10]
 8008024:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008028:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800802c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008030:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008034:	b29b      	uxth	r3, r3
 8008036:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4413      	add	r3, r2
 8008042:	881b      	ldrh	r3, [r3, #0]
 8008044:	b29b      	uxth	r3, r3
 8008046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800804a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800804e:	813b      	strh	r3, [r7, #8]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	441a      	add	r2, r3
 800805a:	893b      	ldrh	r3, [r7, #8]
 800805c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008060:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008064:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800806c:	b29b      	uxth	r3, r3
 800806e:	8013      	strh	r3, [r2, #0]
 8008070:	e192      	b.n	8008398 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	881b      	ldrh	r3, [r3, #0]
 800807e:	827b      	strh	r3, [r7, #18]
 8008080:	8a7b      	ldrh	r3, [r7, #18]
 8008082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008086:	2b00      	cmp	r3, #0
 8008088:	d01b      	beq.n	80080c2 <USB_DeactivateEndpoint+0xf6>
 800808a:	687a      	ldr	r2, [r7, #4]
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	4413      	add	r3, r2
 8008094:	881b      	ldrh	r3, [r3, #0]
 8008096:	b29b      	uxth	r3, r3
 8008098:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800809c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080a0:	823b      	strh	r3, [r7, #16]
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	441a      	add	r2, r3
 80080ac:	8a3b      	ldrh	r3, [r7, #16]
 80080ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080be:	b29b      	uxth	r3, r3
 80080c0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	4413      	add	r3, r2
 80080cc:	881b      	ldrh	r3, [r3, #0]
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080d8:	81fb      	strh	r3, [r7, #14]
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	441a      	add	r2, r3
 80080e4:	89fb      	ldrh	r3, [r7, #14]
 80080e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	8013      	strh	r3, [r2, #0]
 80080fa:	e14d      	b.n	8008398 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	785b      	ldrb	r3, [r3, #1]
 8008100:	2b00      	cmp	r3, #0
 8008102:	f040 80a5 	bne.w	8008250 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4413      	add	r3, r2
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	843b      	strh	r3, [r7, #32]
 8008114:	8c3b      	ldrh	r3, [r7, #32]
 8008116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800811a:	2b00      	cmp	r3, #0
 800811c:	d01b      	beq.n	8008156 <USB_DeactivateEndpoint+0x18a>
 800811e:	687a      	ldr	r2, [r7, #4]
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	781b      	ldrb	r3, [r3, #0]
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	4413      	add	r3, r2
 8008128:	881b      	ldrh	r3, [r3, #0]
 800812a:	b29b      	uxth	r3, r3
 800812c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008130:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008134:	83fb      	strh	r3, [r7, #30]
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	781b      	ldrb	r3, [r3, #0]
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	441a      	add	r2, r3
 8008140:	8bfb      	ldrh	r3, [r7, #30]
 8008142:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008146:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800814a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800814e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008152:	b29b      	uxth	r3, r3
 8008154:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	881b      	ldrh	r3, [r3, #0]
 8008162:	83bb      	strh	r3, [r7, #28]
 8008164:	8bbb      	ldrh	r3, [r7, #28]
 8008166:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800816a:	2b00      	cmp	r3, #0
 800816c:	d01b      	beq.n	80081a6 <USB_DeactivateEndpoint+0x1da>
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	4413      	add	r3, r2
 8008178:	881b      	ldrh	r3, [r3, #0]
 800817a:	b29b      	uxth	r3, r3
 800817c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008180:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008184:	837b      	strh	r3, [r7, #26]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	441a      	add	r2, r3
 8008190:	8b7b      	ldrh	r3, [r7, #26]
 8008192:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008196:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800819a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800819e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	009b      	lsls	r3, r3, #2
 80081ae:	4413      	add	r3, r2
 80081b0:	881b      	ldrh	r3, [r3, #0]
 80081b2:	b29b      	uxth	r3, r3
 80081b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081bc:	833b      	strh	r3, [r7, #24]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	441a      	add	r2, r3
 80081c8:	8b3b      	ldrh	r3, [r7, #24]
 80081ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081d6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80081da:	b29b      	uxth	r3, r3
 80081dc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	4413      	add	r3, r2
 80081e8:	881b      	ldrh	r3, [r3, #0]
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081f4:	82fb      	strh	r3, [r7, #22]
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	441a      	add	r2, r3
 8008200:	8afb      	ldrh	r3, [r7, #22]
 8008202:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008206:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800820a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800820e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008212:	b29b      	uxth	r3, r3
 8008214:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	881b      	ldrh	r3, [r3, #0]
 8008222:	b29b      	uxth	r3, r3
 8008224:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008228:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800822c:	82bb      	strh	r3, [r7, #20]
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	441a      	add	r2, r3
 8008238:	8abb      	ldrh	r3, [r7, #20]
 800823a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800823e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008242:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008246:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800824a:	b29b      	uxth	r3, r3
 800824c:	8013      	strh	r3, [r2, #0]
 800824e:	e0a3      	b.n	8008398 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008250:	687a      	ldr	r2, [r7, #4]
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	781b      	ldrb	r3, [r3, #0]
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	881b      	ldrh	r3, [r3, #0]
 800825c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800825e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008260:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008264:	2b00      	cmp	r3, #0
 8008266:	d01b      	beq.n	80082a0 <USB_DeactivateEndpoint+0x2d4>
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	881b      	ldrh	r3, [r3, #0]
 8008274:	b29b      	uxth	r3, r3
 8008276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800827a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800827e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	441a      	add	r2, r3
 800828a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800828c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008290:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008294:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800829c:	b29b      	uxth	r3, r3
 800829e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082a0:	687a      	ldr	r2, [r7, #4]
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	4413      	add	r3, r2
 80082aa:	881b      	ldrh	r3, [r3, #0]
 80082ac:	857b      	strh	r3, [r7, #42]	; 0x2a
 80082ae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80082b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d01b      	beq.n	80082f0 <USB_DeactivateEndpoint+0x324>
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	009b      	lsls	r3, r3, #2
 80082c0:	4413      	add	r3, r2
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ce:	853b      	strh	r3, [r7, #40]	; 0x28
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	441a      	add	r2, r3
 80082da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80082dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082e8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4413      	add	r3, r2
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008306:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	441a      	add	r2, r3
 8008312:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008314:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008318:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800831c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008324:	b29b      	uxth	r3, r3
 8008326:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	4413      	add	r3, r2
 8008332:	881b      	ldrh	r3, [r3, #0]
 8008334:	b29b      	uxth	r3, r3
 8008336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800833a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800833e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	441a      	add	r2, r3
 800834a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800834c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008350:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008354:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800835c:	b29b      	uxth	r3, r3
 800835e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	4413      	add	r3, r2
 800836a:	881b      	ldrh	r3, [r3, #0]
 800836c:	b29b      	uxth	r3, r3
 800836e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008376:	847b      	strh	r3, [r7, #34]	; 0x22
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	441a      	add	r2, r3
 8008382:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008384:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008388:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800838c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008394:	b29b      	uxth	r3, r3
 8008396:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008398:	2300      	movs	r3, #0
}
 800839a:	4618      	mov	r0, r3
 800839c:	3734      	adds	r7, #52	; 0x34
 800839e:	46bd      	mov	sp, r7
 80083a0:	bc80      	pop	{r7}
 80083a2:	4770      	bx	lr

080083a4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b0c2      	sub	sp, #264	; 0x108
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083b2:	6018      	str	r0, [r3, #0]
 80083b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083bc:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80083be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	785b      	ldrb	r3, [r3, #1]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	f040 86b7 	bne.w	800913e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80083d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	699a      	ldr	r2, [r3, #24]
 80083dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	691b      	ldr	r3, [r3, #16]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d908      	bls.n	80083fe <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80083ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80083fc:	e007      	b.n	800840e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80083fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008402:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800840e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008412:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	7b1b      	ldrb	r3, [r3, #12]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d13a      	bne.n	8008494 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800841e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008422:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6959      	ldr	r1, [r3, #20]
 800842a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800842e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	88da      	ldrh	r2, [r3, #6]
 8008436:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800843a:	b29b      	uxth	r3, r3
 800843c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008440:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008444:	6800      	ldr	r0, [r0, #0]
 8008446:	f001 fc9c 	bl	8009d82 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800844a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800844e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	613b      	str	r3, [r7, #16]
 8008456:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800845a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008464:	b29b      	uxth	r3, r3
 8008466:	461a      	mov	r2, r3
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	4413      	add	r3, r2
 800846c:	613b      	str	r3, [r7, #16]
 800846e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008472:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	781b      	ldrb	r3, [r3, #0]
 800847a:	011a      	lsls	r2, r3, #4
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	4413      	add	r3, r2
 8008480:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008484:	60fb      	str	r3, [r7, #12]
 8008486:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800848a:	b29a      	uxth	r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	801a      	strh	r2, [r3, #0]
 8008490:	f000 be1f 	b.w	80090d2 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008494:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008498:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	78db      	ldrb	r3, [r3, #3]
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	f040 8462 	bne.w	8008d6a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80084a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6a1a      	ldr	r2, [r3, #32]
 80084b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	691b      	ldr	r3, [r3, #16]
 80084be:	429a      	cmp	r2, r3
 80084c0:	f240 83df 	bls.w	8008c82 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80084c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4413      	add	r3, r2
 80084de:	881b      	ldrh	r3, [r3, #0]
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ea:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80084ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	441a      	add	r2, r3
 8008508:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800850c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008510:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008514:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800851c:	b29b      	uxth	r3, r3
 800851e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008520:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008524:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6a1a      	ldr	r2, [r3, #32]
 800852c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008530:	1ad2      	subs	r2, r2, r3
 8008532:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008536:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800853e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008542:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800854c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4413      	add	r3, r2
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	b29b      	uxth	r3, r3
 800855c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 81c7 	beq.w	80088f4 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800856a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	633b      	str	r3, [r7, #48]	; 0x30
 8008572:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008576:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	785b      	ldrb	r3, [r3, #1]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d177      	bne.n	8008672 <USB_EPStartXfer+0x2ce>
 8008582:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008586:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	62bb      	str	r3, [r7, #40]	; 0x28
 800858e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008592:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800859c:	b29b      	uxth	r3, r3
 800859e:	461a      	mov	r2, r3
 80085a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a2:	4413      	add	r3, r2
 80085a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80085a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	011a      	lsls	r2, r3, #4
 80085b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b6:	4413      	add	r3, r2
 80085b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80085bc:	627b      	str	r3, [r7, #36]	; 0x24
 80085be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c0:	881b      	ldrh	r3, [r3, #0]
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085c8:	b29a      	uxth	r2, r3
 80085ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085cc:	801a      	strh	r2, [r3, #0]
 80085ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085d2:	2b3e      	cmp	r3, #62	; 0x3e
 80085d4:	d921      	bls.n	800861a <USB_EPStartXfer+0x276>
 80085d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085da:	095b      	lsrs	r3, r3, #5
 80085dc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80085e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80085e4:	f003 031f 	and.w	r3, r3, #31
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d104      	bne.n	80085f6 <USB_EPStartXfer+0x252>
 80085ec:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80085f0:	3b01      	subs	r3, #1
 80085f2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80085f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f8:	881b      	ldrh	r3, [r3, #0]
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008600:	b29b      	uxth	r3, r3
 8008602:	029b      	lsls	r3, r3, #10
 8008604:	b29b      	uxth	r3, r3
 8008606:	4313      	orrs	r3, r2
 8008608:	b29b      	uxth	r3, r3
 800860a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800860e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008612:	b29a      	uxth	r2, r3
 8008614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008616:	801a      	strh	r2, [r3, #0]
 8008618:	e050      	b.n	80086bc <USB_EPStartXfer+0x318>
 800861a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800861e:	2b00      	cmp	r3, #0
 8008620:	d10a      	bne.n	8008638 <USB_EPStartXfer+0x294>
 8008622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008624:	881b      	ldrh	r3, [r3, #0]
 8008626:	b29b      	uxth	r3, r3
 8008628:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800862c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008630:	b29a      	uxth	r2, r3
 8008632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008634:	801a      	strh	r2, [r3, #0]
 8008636:	e041      	b.n	80086bc <USB_EPStartXfer+0x318>
 8008638:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800863c:	085b      	lsrs	r3, r3, #1
 800863e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008642:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008646:	f003 0301 	and.w	r3, r3, #1
 800864a:	2b00      	cmp	r3, #0
 800864c:	d004      	beq.n	8008658 <USB_EPStartXfer+0x2b4>
 800864e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008652:	3301      	adds	r3, #1
 8008654:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865a:	881b      	ldrh	r3, [r3, #0]
 800865c:	b29a      	uxth	r2, r3
 800865e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008662:	b29b      	uxth	r3, r3
 8008664:	029b      	lsls	r3, r3, #10
 8008666:	b29b      	uxth	r3, r3
 8008668:	4313      	orrs	r3, r2
 800866a:	b29a      	uxth	r2, r3
 800866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866e:	801a      	strh	r2, [r3, #0]
 8008670:	e024      	b.n	80086bc <USB_EPStartXfer+0x318>
 8008672:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008676:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	785b      	ldrb	r3, [r3, #1]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d11c      	bne.n	80086bc <USB_EPStartXfer+0x318>
 8008682:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008686:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008690:	b29b      	uxth	r3, r3
 8008692:	461a      	mov	r2, r3
 8008694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008696:	4413      	add	r3, r2
 8008698:	633b      	str	r3, [r7, #48]	; 0x30
 800869a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800869e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	011a      	lsls	r2, r3, #4
 80086a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086aa:	4413      	add	r3, r2
 80086ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80086bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	895b      	ldrh	r3, [r3, #10]
 80086c8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	6959      	ldr	r1, [r3, #20]
 80086d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086dc:	b29b      	uxth	r3, r3
 80086de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80086e2:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80086e6:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80086ea:	6800      	ldr	r0, [r0, #0]
 80086ec:	f001 fb49 	bl	8009d82 <USB_WritePMA>
            ep->xfer_buff += len;
 80086f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	695a      	ldr	r2, [r3, #20]
 80086fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008700:	441a      	add	r2, r3
 8008702:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008706:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800870e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008712:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6a1a      	ldr	r2, [r3, #32]
 800871a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800871e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	691b      	ldr	r3, [r3, #16]
 8008726:	429a      	cmp	r2, r3
 8008728:	d90f      	bls.n	800874a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800872a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800872e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	6a1a      	ldr	r2, [r3, #32]
 8008736:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800873a:	1ad2      	subs	r2, r2, r3
 800873c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008740:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	621a      	str	r2, [r3, #32]
 8008748:	e00e      	b.n	8008768 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800874a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800874e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	6a1b      	ldr	r3, [r3, #32]
 8008756:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800875a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800875e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2200      	movs	r2, #0
 8008766:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008768:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800876c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	785b      	ldrb	r3, [r3, #1]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d177      	bne.n	8008868 <USB_EPStartXfer+0x4c4>
 8008778:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800877c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	61bb      	str	r3, [r7, #24]
 8008784:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008788:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008792:	b29b      	uxth	r3, r3
 8008794:	461a      	mov	r2, r3
 8008796:	69bb      	ldr	r3, [r7, #24]
 8008798:	4413      	add	r3, r2
 800879a:	61bb      	str	r3, [r7, #24]
 800879c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80087a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	011a      	lsls	r2, r3, #4
 80087aa:	69bb      	ldr	r3, [r7, #24]
 80087ac:	4413      	add	r3, r2
 80087ae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80087b2:	617b      	str	r3, [r7, #20]
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	881b      	ldrh	r3, [r3, #0]
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087be:	b29a      	uxth	r2, r3
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	801a      	strh	r2, [r3, #0]
 80087c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087c8:	2b3e      	cmp	r3, #62	; 0x3e
 80087ca:	d921      	bls.n	8008810 <USB_EPStartXfer+0x46c>
 80087cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087d0:	095b      	lsrs	r3, r3, #5
 80087d2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80087d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087da:	f003 031f 	and.w	r3, r3, #31
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d104      	bne.n	80087ec <USB_EPStartXfer+0x448>
 80087e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087e6:	3b01      	subs	r3, #1
 80087e8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	881b      	ldrh	r3, [r3, #0]
 80087f0:	b29a      	uxth	r2, r3
 80087f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80087f6:	b29b      	uxth	r3, r3
 80087f8:	029b      	lsls	r3, r3, #10
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	4313      	orrs	r3, r2
 80087fe:	b29b      	uxth	r3, r3
 8008800:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008804:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008808:	b29a      	uxth	r2, r3
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	801a      	strh	r2, [r3, #0]
 800880e:	e056      	b.n	80088be <USB_EPStartXfer+0x51a>
 8008810:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10a      	bne.n	800882e <USB_EPStartXfer+0x48a>
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	881b      	ldrh	r3, [r3, #0]
 800881c:	b29b      	uxth	r3, r3
 800881e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008822:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008826:	b29a      	uxth	r2, r3
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	801a      	strh	r2, [r3, #0]
 800882c:	e047      	b.n	80088be <USB_EPStartXfer+0x51a>
 800882e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008832:	085b      	lsrs	r3, r3, #1
 8008834:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008838:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800883c:	f003 0301 	and.w	r3, r3, #1
 8008840:	2b00      	cmp	r3, #0
 8008842:	d004      	beq.n	800884e <USB_EPStartXfer+0x4aa>
 8008844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008848:	3301      	adds	r3, #1
 800884a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	881b      	ldrh	r3, [r3, #0]
 8008852:	b29a      	uxth	r2, r3
 8008854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008858:	b29b      	uxth	r3, r3
 800885a:	029b      	lsls	r3, r3, #10
 800885c:	b29b      	uxth	r3, r3
 800885e:	4313      	orrs	r3, r2
 8008860:	b29a      	uxth	r2, r3
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	801a      	strh	r2, [r3, #0]
 8008866:	e02a      	b.n	80088be <USB_EPStartXfer+0x51a>
 8008868:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800886c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	785b      	ldrb	r3, [r3, #1]
 8008874:	2b01      	cmp	r3, #1
 8008876:	d122      	bne.n	80088be <USB_EPStartXfer+0x51a>
 8008878:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800887c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	623b      	str	r3, [r7, #32]
 8008884:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008888:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008892:	b29b      	uxth	r3, r3
 8008894:	461a      	mov	r2, r3
 8008896:	6a3b      	ldr	r3, [r7, #32]
 8008898:	4413      	add	r3, r2
 800889a:	623b      	str	r3, [r7, #32]
 800889c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	011a      	lsls	r2, r3, #4
 80088aa:	6a3b      	ldr	r3, [r7, #32]
 80088ac:	4413      	add	r3, r2
 80088ae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80088b2:	61fb      	str	r3, [r7, #28]
 80088b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088b8:	b29a      	uxth	r2, r3
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80088be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	891b      	ldrh	r3, [r3, #8]
 80088ca:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	6959      	ldr	r1, [r3, #20]
 80088da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088de:	b29b      	uxth	r3, r3
 80088e0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80088e4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80088e8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80088ec:	6800      	ldr	r0, [r0, #0]
 80088ee:	f001 fa48 	bl	8009d82 <USB_WritePMA>
 80088f2:	e3ee      	b.n	80090d2 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	785b      	ldrb	r3, [r3, #1]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d177      	bne.n	80089f4 <USB_EPStartXfer+0x650>
 8008904:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008908:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008910:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008914:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800891e:	b29b      	uxth	r3, r3
 8008920:	461a      	mov	r2, r3
 8008922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008924:	4413      	add	r3, r2
 8008926:	64bb      	str	r3, [r7, #72]	; 0x48
 8008928:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800892c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	011a      	lsls	r2, r3, #4
 8008936:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008938:	4413      	add	r3, r2
 800893a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800893e:	647b      	str	r3, [r7, #68]	; 0x44
 8008940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008942:	881b      	ldrh	r3, [r3, #0]
 8008944:	b29b      	uxth	r3, r3
 8008946:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800894a:	b29a      	uxth	r2, r3
 800894c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800894e:	801a      	strh	r2, [r3, #0]
 8008950:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008954:	2b3e      	cmp	r3, #62	; 0x3e
 8008956:	d921      	bls.n	800899c <USB_EPStartXfer+0x5f8>
 8008958:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800895c:	095b      	lsrs	r3, r3, #5
 800895e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008962:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008966:	f003 031f 	and.w	r3, r3, #31
 800896a:	2b00      	cmp	r3, #0
 800896c:	d104      	bne.n	8008978 <USB_EPStartXfer+0x5d4>
 800896e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008972:	3b01      	subs	r3, #1
 8008974:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008978:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800897a:	881b      	ldrh	r3, [r3, #0]
 800897c:	b29a      	uxth	r2, r3
 800897e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008982:	b29b      	uxth	r3, r3
 8008984:	029b      	lsls	r3, r3, #10
 8008986:	b29b      	uxth	r3, r3
 8008988:	4313      	orrs	r3, r2
 800898a:	b29b      	uxth	r3, r3
 800898c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008990:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008994:	b29a      	uxth	r2, r3
 8008996:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008998:	801a      	strh	r2, [r3, #0]
 800899a:	e056      	b.n	8008a4a <USB_EPStartXfer+0x6a6>
 800899c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10a      	bne.n	80089ba <USB_EPStartXfer+0x616>
 80089a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089a6:	881b      	ldrh	r3, [r3, #0]
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089b6:	801a      	strh	r2, [r3, #0]
 80089b8:	e047      	b.n	8008a4a <USB_EPStartXfer+0x6a6>
 80089ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089be:	085b      	lsrs	r3, r3, #1
 80089c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80089c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089c8:	f003 0301 	and.w	r3, r3, #1
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d004      	beq.n	80089da <USB_EPStartXfer+0x636>
 80089d0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80089d4:	3301      	adds	r3, #1
 80089d6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80089da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089dc:	881b      	ldrh	r3, [r3, #0]
 80089de:	b29a      	uxth	r2, r3
 80089e0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	029b      	lsls	r3, r3, #10
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	4313      	orrs	r3, r2
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089f0:	801a      	strh	r2, [r3, #0]
 80089f2:	e02a      	b.n	8008a4a <USB_EPStartXfer+0x6a6>
 80089f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80089f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	785b      	ldrb	r3, [r3, #1]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d122      	bne.n	8008a4a <USB_EPStartXfer+0x6a6>
 8008a04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a08:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	653b      	str	r3, [r7, #80]	; 0x50
 8008a10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	461a      	mov	r2, r3
 8008a22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a24:	4413      	add	r3, r2
 8008a26:	653b      	str	r3, [r7, #80]	; 0x50
 8008a28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	011a      	lsls	r2, r3, #4
 8008a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a38:	4413      	add	r3, r2
 8008a3a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a44:	b29a      	uxth	r2, r3
 8008a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008a4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	891b      	ldrh	r3, [r3, #8]
 8008a56:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	6959      	ldr	r1, [r3, #20]
 8008a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008a70:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008a74:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008a78:	6800      	ldr	r0, [r0, #0]
 8008a7a:	f001 f982 	bl	8009d82 <USB_WritePMA>
            ep->xfer_buff += len;
 8008a7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	695a      	ldr	r2, [r3, #20]
 8008a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a8e:	441a      	add	r2, r3
 8008a90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008a9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aa0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	6a1a      	ldr	r2, [r3, #32]
 8008aa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d90f      	bls.n	8008ad8 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008ab8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008abc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	6a1a      	ldr	r2, [r3, #32]
 8008ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ac8:	1ad2      	subs	r2, r2, r3
 8008aca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ace:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	621a      	str	r2, [r3, #32]
 8008ad6:	e00e      	b.n	8008af6 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008ad8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008adc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	6a1b      	ldr	r3, [r3, #32]
 8008ae4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008ae8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008aec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2200      	movs	r2, #0
 8008af4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008af6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008afa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	643b      	str	r3, [r7, #64]	; 0x40
 8008b02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	785b      	ldrb	r3, [r3, #1]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d177      	bne.n	8008c02 <USB_EPStartXfer+0x85e>
 8008b12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	461a      	mov	r2, r3
 8008b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b32:	4413      	add	r3, r2
 8008b34:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	011a      	lsls	r2, r3, #4
 8008b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b46:	4413      	add	r3, r2
 8008b48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b4c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b50:	881b      	ldrh	r3, [r3, #0]
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b58:	b29a      	uxth	r2, r3
 8008b5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b5c:	801a      	strh	r2, [r3, #0]
 8008b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b62:	2b3e      	cmp	r3, #62	; 0x3e
 8008b64:	d921      	bls.n	8008baa <USB_EPStartXfer+0x806>
 8008b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b6a:	095b      	lsrs	r3, r3, #5
 8008b6c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b74:	f003 031f 	and.w	r3, r3, #31
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d104      	bne.n	8008b86 <USB_EPStartXfer+0x7e2>
 8008b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b80:	3b01      	subs	r3, #1
 8008b82:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b88:	881b      	ldrh	r3, [r3, #0]
 8008b8a:	b29a      	uxth	r2, r3
 8008b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	029b      	lsls	r3, r3, #10
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	4313      	orrs	r3, r2
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ba2:	b29a      	uxth	r2, r3
 8008ba4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ba6:	801a      	strh	r2, [r3, #0]
 8008ba8:	e050      	b.n	8008c4c <USB_EPStartXfer+0x8a8>
 8008baa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d10a      	bne.n	8008bc8 <USB_EPStartXfer+0x824>
 8008bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb4:	881b      	ldrh	r3, [r3, #0]
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bc0:	b29a      	uxth	r2, r3
 8008bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc4:	801a      	strh	r2, [r3, #0]
 8008bc6:	e041      	b.n	8008c4c <USB_EPStartXfer+0x8a8>
 8008bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bcc:	085b      	lsrs	r3, r3, #1
 8008bce:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d004      	beq.n	8008be8 <USB_EPStartXfer+0x844>
 8008bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008be2:	3301      	adds	r3, #1
 8008be4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bea:	881b      	ldrh	r3, [r3, #0]
 8008bec:	b29a      	uxth	r2, r3
 8008bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bf2:	b29b      	uxth	r3, r3
 8008bf4:	029b      	lsls	r3, r3, #10
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bfe:	801a      	strh	r2, [r3, #0]
 8008c00:	e024      	b.n	8008c4c <USB_EPStartXfer+0x8a8>
 8008c02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	785b      	ldrb	r3, [r3, #1]
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d11c      	bne.n	8008c4c <USB_EPStartXfer+0x8a8>
 8008c12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	461a      	mov	r2, r3
 8008c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c26:	4413      	add	r3, r2
 8008c28:	643b      	str	r3, [r7, #64]	; 0x40
 8008c2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	011a      	lsls	r2, r3, #4
 8008c38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c3a:	4413      	add	r3, r2
 8008c3c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c40:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c46:	b29a      	uxth	r2, r3
 8008c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c4a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008c4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	895b      	ldrh	r3, [r3, #10]
 8008c58:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	6959      	ldr	r1, [r3, #20]
 8008c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008c72:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008c76:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008c7a:	6800      	ldr	r0, [r0, #0]
 8008c7c:	f001 f881 	bl	8009d82 <USB_WritePMA>
 8008c80:	e227      	b.n	80090d2 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008c82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008c92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c96:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ca0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	781b      	ldrb	r3, [r3, #0]
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4413      	add	r3, r2
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cb8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008cbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cc0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	781b      	ldrb	r3, [r3, #0]
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	441a      	add	r2, r3
 8008cd6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8008cda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008cde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ce6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008cee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cf2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008cfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cfe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d0e:	4413      	add	r3, r2
 8008d10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008d12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	011a      	lsls	r2, r3, #4
 8008d20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d22:	4413      	add	r3, r2
 8008d24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008d28:	65bb      	str	r3, [r7, #88]	; 0x58
 8008d2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d2e:	b29a      	uxth	r2, r3
 8008d30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008d34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	891b      	ldrh	r3, [r3, #8]
 8008d40:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	6959      	ldr	r1, [r3, #20]
 8008d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008d5a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008d5e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008d62:	6800      	ldr	r0, [r0, #0]
 8008d64:	f001 f80d 	bl	8009d82 <USB_WritePMA>
 8008d68:	e1b3      	b.n	80090d2 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008d6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	6a1a      	ldr	r2, [r3, #32]
 8008d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d7a:	1ad2      	subs	r2, r2, r3
 8008d7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008d88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d8c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	4413      	add	r3, r2
 8008da2:	881b      	ldrh	r3, [r3, #0]
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	f000 80c6 	beq.w	8008f3c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008db0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008db4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	673b      	str	r3, [r7, #112]	; 0x70
 8008dbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	785b      	ldrb	r3, [r3, #1]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d177      	bne.n	8008ebc <USB_EPStartXfer+0xb18>
 8008dcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008dd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	66bb      	str	r3, [r7, #104]	; 0x68
 8008dd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ddc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	461a      	mov	r2, r3
 8008dea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008dec:	4413      	add	r3, r2
 8008dee:	66bb      	str	r3, [r7, #104]	; 0x68
 8008df0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008df4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	011a      	lsls	r2, r3, #4
 8008dfe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008e00:	4413      	add	r3, r2
 8008e02:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008e06:	667b      	str	r3, [r7, #100]	; 0x64
 8008e08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e0a:	881b      	ldrh	r3, [r3, #0]
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e16:	801a      	strh	r2, [r3, #0]
 8008e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e1c:	2b3e      	cmp	r3, #62	; 0x3e
 8008e1e:	d921      	bls.n	8008e64 <USB_EPStartXfer+0xac0>
 8008e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e24:	095b      	lsrs	r3, r3, #5
 8008e26:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e2e:	f003 031f 	and.w	r3, r3, #31
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d104      	bne.n	8008e40 <USB_EPStartXfer+0xa9c>
 8008e36:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008e40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	029b      	lsls	r3, r3, #10
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	4313      	orrs	r3, r2
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e60:	801a      	strh	r2, [r3, #0]
 8008e62:	e050      	b.n	8008f06 <USB_EPStartXfer+0xb62>
 8008e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10a      	bne.n	8008e82 <USB_EPStartXfer+0xade>
 8008e6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e6e:	881b      	ldrh	r3, [r3, #0]
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e7a:	b29a      	uxth	r2, r3
 8008e7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e7e:	801a      	strh	r2, [r3, #0]
 8008e80:	e041      	b.n	8008f06 <USB_EPStartXfer+0xb62>
 8008e82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e86:	085b      	lsrs	r3, r3, #1
 8008e88:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008e8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e90:	f003 0301 	and.w	r3, r3, #1
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d004      	beq.n	8008ea2 <USB_EPStartXfer+0xafe>
 8008e98:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008ea2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	b29a      	uxth	r2, r3
 8008ea8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	029b      	lsls	r3, r3, #10
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	b29a      	uxth	r2, r3
 8008eb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008eb8:	801a      	strh	r2, [r3, #0]
 8008eba:	e024      	b.n	8008f06 <USB_EPStartXfer+0xb62>
 8008ebc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ec0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	785b      	ldrb	r3, [r3, #1]
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d11c      	bne.n	8008f06 <USB_EPStartXfer+0xb62>
 8008ecc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ed0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	461a      	mov	r2, r3
 8008ede:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ee0:	4413      	add	r3, r2
 8008ee2:	673b      	str	r3, [r7, #112]	; 0x70
 8008ee4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ee8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	011a      	lsls	r2, r3, #4
 8008ef2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008ef4:	4413      	add	r3, r2
 8008ef6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008efa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f00:	b29a      	uxth	r2, r3
 8008f02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f04:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008f06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	895b      	ldrh	r3, [r3, #10]
 8008f12:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f1a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	6959      	ldr	r1, [r3, #20]
 8008f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008f2c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008f30:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008f34:	6800      	ldr	r0, [r0, #0]
 8008f36:	f000 ff24 	bl	8009d82 <USB_WritePMA>
 8008f3a:	e0ca      	b.n	80090d2 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	785b      	ldrb	r3, [r3, #1]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d177      	bne.n	800903c <USB_EPStartXfer+0xc98>
 8008f4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f50:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	461a      	mov	r2, r3
 8008f6a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008f6c:	4413      	add	r3, r2
 8008f6e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008f70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	011a      	lsls	r2, r3, #4
 8008f7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008f80:	4413      	add	r3, r2
 8008f82:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008f86:	67bb      	str	r3, [r7, #120]	; 0x78
 8008f88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f8a:	881b      	ldrh	r3, [r3, #0]
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008f96:	801a      	strh	r2, [r3, #0]
 8008f98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008f9c:	2b3e      	cmp	r3, #62	; 0x3e
 8008f9e:	d921      	bls.n	8008fe4 <USB_EPStartXfer+0xc40>
 8008fa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fa4:	095b      	lsrs	r3, r3, #5
 8008fa6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008faa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fae:	f003 031f 	and.w	r3, r3, #31
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d104      	bne.n	8008fc0 <USB_EPStartXfer+0xc1c>
 8008fb6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008fc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008fc2:	881b      	ldrh	r3, [r3, #0]
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	029b      	lsls	r3, r3, #10
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fdc:	b29a      	uxth	r2, r3
 8008fde:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008fe0:	801a      	strh	r2, [r3, #0]
 8008fe2:	e05c      	b.n	800909e <USB_EPStartXfer+0xcfa>
 8008fe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d10a      	bne.n	8009002 <USB_EPStartXfer+0xc5e>
 8008fec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008fee:	881b      	ldrh	r3, [r3, #0]
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ff6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ffa:	b29a      	uxth	r2, r3
 8008ffc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ffe:	801a      	strh	r2, [r3, #0]
 8009000:	e04d      	b.n	800909e <USB_EPStartXfer+0xcfa>
 8009002:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009006:	085b      	lsrs	r3, r3, #1
 8009008:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800900c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009010:	f003 0301 	and.w	r3, r3, #1
 8009014:	2b00      	cmp	r3, #0
 8009016:	d004      	beq.n	8009022 <USB_EPStartXfer+0xc7e>
 8009018:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800901c:	3301      	adds	r3, #1
 800901e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8009022:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009024:	881b      	ldrh	r3, [r3, #0]
 8009026:	b29a      	uxth	r2, r3
 8009028:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800902c:	b29b      	uxth	r3, r3
 800902e:	029b      	lsls	r3, r3, #10
 8009030:	b29b      	uxth	r3, r3
 8009032:	4313      	orrs	r3, r2
 8009034:	b29a      	uxth	r2, r3
 8009036:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009038:	801a      	strh	r2, [r3, #0]
 800903a:	e030      	b.n	800909e <USB_EPStartXfer+0xcfa>
 800903c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009040:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	785b      	ldrb	r3, [r3, #1]
 8009048:	2b01      	cmp	r3, #1
 800904a:	d128      	bne.n	800909e <USB_EPStartXfer+0xcfa>
 800904c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009050:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800905a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800905e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009068:	b29b      	uxth	r3, r3
 800906a:	461a      	mov	r2, r3
 800906c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009070:	4413      	add	r3, r2
 8009072:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009076:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800907a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	011a      	lsls	r2, r3, #4
 8009084:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009088:	4413      	add	r3, r2
 800908a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800908e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009092:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009096:	b29a      	uxth	r2, r3
 8009098:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800909c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800909e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	891b      	ldrh	r3, [r3, #8]
 80090aa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80090ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	6959      	ldr	r1, [r3, #20]
 80090ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090be:	b29b      	uxth	r3, r3
 80090c0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80090c4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80090c8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80090cc:	6800      	ldr	r0, [r0, #0]
 80090ce:	f000 fe58 	bl	8009d82 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80090d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80090e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	4413      	add	r3, r2
 80090ec:	881b      	ldrh	r3, [r3, #0]
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090f8:	817b      	strh	r3, [r7, #10]
 80090fa:	897b      	ldrh	r3, [r7, #10]
 80090fc:	f083 0310 	eor.w	r3, r3, #16
 8009100:	817b      	strh	r3, [r7, #10]
 8009102:	897b      	ldrh	r3, [r7, #10]
 8009104:	f083 0320 	eor.w	r3, r3, #32
 8009108:	817b      	strh	r3, [r7, #10]
 800910a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800910e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009118:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	441a      	add	r2, r3
 8009124:	897b      	ldrh	r3, [r7, #10]
 8009126:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800912a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800912e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009132:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009136:	b29b      	uxth	r3, r3
 8009138:	8013      	strh	r3, [r2, #0]
 800913a:	f000 bcde 	b.w	8009afa <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800913e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009142:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	7b1b      	ldrb	r3, [r3, #12]
 800914a:	2b00      	cmp	r3, #0
 800914c:	f040 80bb 	bne.w	80092c6 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009150:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009154:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	699a      	ldr	r2, [r3, #24]
 800915c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009160:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	429a      	cmp	r2, r3
 800916a:	d917      	bls.n	800919c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800916c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	691b      	ldr	r3, [r3, #16]
 8009178:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800917c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009180:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	699a      	ldr	r2, [r3, #24]
 8009188:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800918c:	1ad2      	subs	r2, r2, r3
 800918e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009192:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	619a      	str	r2, [r3, #24]
 800919a:	e00e      	b.n	80091ba <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800919c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 80091ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	2200      	movs	r2, #0
 80091b8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80091ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80091c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	461a      	mov	r2, r3
 80091da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091de:	4413      	add	r3, r2
 80091e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80091e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	011a      	lsls	r2, r3, #4
 80091f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80091f6:	4413      	add	r3, r2
 80091f8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80091fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009200:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009204:	881b      	ldrh	r3, [r3, #0]
 8009206:	b29b      	uxth	r3, r3
 8009208:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800920c:	b29a      	uxth	r2, r3
 800920e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009212:	801a      	strh	r2, [r3, #0]
 8009214:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009218:	2b3e      	cmp	r3, #62	; 0x3e
 800921a:	d924      	bls.n	8009266 <USB_EPStartXfer+0xec2>
 800921c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009220:	095b      	lsrs	r3, r3, #5
 8009222:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009226:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800922a:	f003 031f 	and.w	r3, r3, #31
 800922e:	2b00      	cmp	r3, #0
 8009230:	d104      	bne.n	800923c <USB_EPStartXfer+0xe98>
 8009232:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009236:	3b01      	subs	r3, #1
 8009238:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800923c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009240:	881b      	ldrh	r3, [r3, #0]
 8009242:	b29a      	uxth	r2, r3
 8009244:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009248:	b29b      	uxth	r3, r3
 800924a:	029b      	lsls	r3, r3, #10
 800924c:	b29b      	uxth	r3, r3
 800924e:	4313      	orrs	r3, r2
 8009250:	b29b      	uxth	r3, r3
 8009252:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009256:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800925a:	b29a      	uxth	r2, r3
 800925c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009260:	801a      	strh	r2, [r3, #0]
 8009262:	f000 bc10 	b.w	8009a86 <USB_EPStartXfer+0x16e2>
 8009266:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800926a:	2b00      	cmp	r3, #0
 800926c:	d10c      	bne.n	8009288 <USB_EPStartXfer+0xee4>
 800926e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009272:	881b      	ldrh	r3, [r3, #0]
 8009274:	b29b      	uxth	r3, r3
 8009276:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800927a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800927e:	b29a      	uxth	r2, r3
 8009280:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009284:	801a      	strh	r2, [r3, #0]
 8009286:	e3fe      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
 8009288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800928c:	085b      	lsrs	r3, r3, #1
 800928e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009292:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	2b00      	cmp	r3, #0
 800929c:	d004      	beq.n	80092a8 <USB_EPStartXfer+0xf04>
 800929e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80092a2:	3301      	adds	r3, #1
 80092a4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80092a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80092ac:	881b      	ldrh	r3, [r3, #0]
 80092ae:	b29a      	uxth	r2, r3
 80092b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	029b      	lsls	r3, r3, #10
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	4313      	orrs	r3, r2
 80092bc:	b29a      	uxth	r2, r3
 80092be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80092c2:	801a      	strh	r2, [r3, #0]
 80092c4:	e3df      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80092c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	78db      	ldrb	r3, [r3, #3]
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	f040 8218 	bne.w	8009708 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80092d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	785b      	ldrb	r3, [r3, #1]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	f040 809d 	bne.w	8009424 <USB_EPStartXfer+0x1080>
 80092ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80092f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009306:	b29b      	uxth	r3, r3
 8009308:	461a      	mov	r2, r3
 800930a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800930e:	4413      	add	r3, r2
 8009310:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009314:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009318:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	011a      	lsls	r2, r3, #4
 8009322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009326:	4413      	add	r3, r2
 8009328:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800932c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009330:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	b29b      	uxth	r3, r3
 8009338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800933c:	b29a      	uxth	r2, r3
 800933e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009342:	801a      	strh	r2, [r3, #0]
 8009344:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009348:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	2b3e      	cmp	r3, #62	; 0x3e
 8009352:	d92b      	bls.n	80093ac <USB_EPStartXfer+0x1008>
 8009354:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009358:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	691b      	ldr	r3, [r3, #16]
 8009360:	095b      	lsrs	r3, r3, #5
 8009362:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009366:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800936a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	f003 031f 	and.w	r3, r3, #31
 8009376:	2b00      	cmp	r3, #0
 8009378:	d104      	bne.n	8009384 <USB_EPStartXfer+0xfe0>
 800937a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800937e:	3b01      	subs	r3, #1
 8009380:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009384:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009388:	881b      	ldrh	r3, [r3, #0]
 800938a:	b29a      	uxth	r2, r3
 800938c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009390:	b29b      	uxth	r3, r3
 8009392:	029b      	lsls	r3, r3, #10
 8009394:	b29b      	uxth	r3, r3
 8009396:	4313      	orrs	r3, r2
 8009398:	b29b      	uxth	r3, r3
 800939a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800939e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80093a8:	801a      	strh	r2, [r3, #0]
 80093aa:	e070      	b.n	800948e <USB_EPStartXfer+0x10ea>
 80093ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10c      	bne.n	80093d6 <USB_EPStartXfer+0x1032>
 80093bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80093c0:	881b      	ldrh	r3, [r3, #0]
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80093d2:	801a      	strh	r2, [r3, #0]
 80093d4:	e05b      	b.n	800948e <USB_EPStartXfer+0x10ea>
 80093d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	691b      	ldr	r3, [r3, #16]
 80093e2:	085b      	lsrs	r3, r3, #1
 80093e4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80093e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	f003 0301 	and.w	r3, r3, #1
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d004      	beq.n	8009406 <USB_EPStartXfer+0x1062>
 80093fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009400:	3301      	adds	r3, #1
 8009402:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009406:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800940a:	881b      	ldrh	r3, [r3, #0]
 800940c:	b29a      	uxth	r2, r3
 800940e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009412:	b29b      	uxth	r3, r3
 8009414:	029b      	lsls	r3, r3, #10
 8009416:	b29b      	uxth	r3, r3
 8009418:	4313      	orrs	r3, r2
 800941a:	b29a      	uxth	r2, r3
 800941c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009420:	801a      	strh	r2, [r3, #0]
 8009422:	e034      	b.n	800948e <USB_EPStartXfer+0x10ea>
 8009424:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009428:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	785b      	ldrb	r3, [r3, #1]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d12c      	bne.n	800948e <USB_EPStartXfer+0x10ea>
 8009434:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009438:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009442:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009446:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009450:	b29b      	uxth	r3, r3
 8009452:	461a      	mov	r2, r3
 8009454:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009458:	4413      	add	r3, r2
 800945a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800945e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009462:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	781b      	ldrb	r3, [r3, #0]
 800946a:	011a      	lsls	r2, r3, #4
 800946c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009470:	4413      	add	r3, r2
 8009472:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009476:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800947a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800947e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	691b      	ldr	r3, [r3, #16]
 8009486:	b29a      	uxth	r2, r3
 8009488:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800948c:	801a      	strh	r2, [r3, #0]
 800948e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009492:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800949c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	785b      	ldrb	r3, [r3, #1]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f040 809d 	bne.w	80095e8 <USB_EPStartXfer+0x1244>
 80094ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094b2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80094bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	461a      	mov	r2, r3
 80094ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80094d2:	4413      	add	r3, r2
 80094d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80094d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	011a      	lsls	r2, r3, #4
 80094e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80094ea:	4413      	add	r3, r2
 80094ec:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80094f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80094f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80094f8:	881b      	ldrh	r3, [r3, #0]
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009500:	b29a      	uxth	r2, r3
 8009502:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009506:	801a      	strh	r2, [r3, #0]
 8009508:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800950c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	2b3e      	cmp	r3, #62	; 0x3e
 8009516:	d92b      	bls.n	8009570 <USB_EPStartXfer+0x11cc>
 8009518:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800951c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	691b      	ldr	r3, [r3, #16]
 8009524:	095b      	lsrs	r3, r3, #5
 8009526:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800952a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800952e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	f003 031f 	and.w	r3, r3, #31
 800953a:	2b00      	cmp	r3, #0
 800953c:	d104      	bne.n	8009548 <USB_EPStartXfer+0x11a4>
 800953e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009542:	3b01      	subs	r3, #1
 8009544:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009548:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800954c:	881b      	ldrh	r3, [r3, #0]
 800954e:	b29a      	uxth	r2, r3
 8009550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009554:	b29b      	uxth	r3, r3
 8009556:	029b      	lsls	r3, r3, #10
 8009558:	b29b      	uxth	r3, r3
 800955a:	4313      	orrs	r3, r2
 800955c:	b29b      	uxth	r3, r3
 800955e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009566:	b29a      	uxth	r2, r3
 8009568:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800956c:	801a      	strh	r2, [r3, #0]
 800956e:	e069      	b.n	8009644 <USB_EPStartXfer+0x12a0>
 8009570:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009574:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	691b      	ldr	r3, [r3, #16]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10c      	bne.n	800959a <USB_EPStartXfer+0x11f6>
 8009580:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009584:	881b      	ldrh	r3, [r3, #0]
 8009586:	b29b      	uxth	r3, r3
 8009588:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800958c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009590:	b29a      	uxth	r2, r3
 8009592:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009596:	801a      	strh	r2, [r3, #0]
 8009598:	e054      	b.n	8009644 <USB_EPStartXfer+0x12a0>
 800959a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800959e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	691b      	ldr	r3, [r3, #16]
 80095a6:	085b      	lsrs	r3, r3, #1
 80095a8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80095ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	691b      	ldr	r3, [r3, #16]
 80095b8:	f003 0301 	and.w	r3, r3, #1
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d004      	beq.n	80095ca <USB_EPStartXfer+0x1226>
 80095c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095c4:	3301      	adds	r3, #1
 80095c6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80095ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095ce:	881b      	ldrh	r3, [r3, #0]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	029b      	lsls	r3, r3, #10
 80095da:	b29b      	uxth	r3, r3
 80095dc:	4313      	orrs	r3, r2
 80095de:	b29a      	uxth	r2, r3
 80095e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095e4:	801a      	strh	r2, [r3, #0]
 80095e6:	e02d      	b.n	8009644 <USB_EPStartXfer+0x12a0>
 80095e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	785b      	ldrb	r3, [r3, #1]
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	d125      	bne.n	8009644 <USB_EPStartXfer+0x12a0>
 80095f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009606:	b29b      	uxth	r3, r3
 8009608:	461a      	mov	r2, r3
 800960a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800960e:	4413      	add	r3, r2
 8009610:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009614:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009618:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	011a      	lsls	r2, r3, #4
 8009622:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009626:	4413      	add	r3, r2
 8009628:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800962c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009630:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009634:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	b29a      	uxth	r2, r3
 800963e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009642:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009644:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009648:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	69db      	ldr	r3, [r3, #28]
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 8218 	beq.w	8009a86 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009656:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800965a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009664:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	4413      	add	r3, r2
 8009670:	881b      	ldrh	r3, [r3, #0]
 8009672:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009676:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800967a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800967e:	2b00      	cmp	r3, #0
 8009680:	d005      	beq.n	800968e <USB_EPStartXfer+0x12ea>
 8009682:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10d      	bne.n	80096aa <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800968e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009692:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009696:	2b00      	cmp	r3, #0
 8009698:	f040 81f5 	bne.w	8009a86 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800969c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80096a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	f040 81ee 	bne.w	8009a86 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80096aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	4413      	add	r3, r2
 80096c4:	881b      	ldrh	r3, [r3, #0]
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096d0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80096d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	441a      	add	r2, r3
 80096ee:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80096f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009702:	b29b      	uxth	r3, r3
 8009704:	8013      	strh	r3, [r2, #0]
 8009706:	e1be      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009708:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800970c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	78db      	ldrb	r3, [r3, #3]
 8009714:	2b01      	cmp	r3, #1
 8009716:	f040 81b4 	bne.w	8009a82 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800971a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800971e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	699a      	ldr	r2, [r3, #24]
 8009726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800972a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	429a      	cmp	r2, r3
 8009734:	d917      	bls.n	8009766 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009736:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800973a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	691b      	ldr	r3, [r3, #16]
 8009742:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8009746:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800974a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	699a      	ldr	r2, [r3, #24]
 8009752:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009756:	1ad2      	subs	r2, r2, r3
 8009758:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800975c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	619a      	str	r2, [r3, #24]
 8009764:	e00e      	b.n	8009784 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8009766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800976a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	699b      	ldr	r3, [r3, #24]
 8009772:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8009776:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800977a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	2200      	movs	r2, #0
 8009782:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009784:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009788:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	785b      	ldrb	r3, [r3, #1]
 8009790:	2b00      	cmp	r3, #0
 8009792:	f040 8085 	bne.w	80098a0 <USB_EPStartXfer+0x14fc>
 8009796:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800979a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80097a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	461a      	mov	r2, r3
 80097b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80097ba:	4413      	add	r3, r2
 80097bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80097c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80097c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	011a      	lsls	r2, r3, #4
 80097ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80097d2:	4413      	add	r3, r2
 80097d4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80097d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80097dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80097e0:	881b      	ldrh	r3, [r3, #0]
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097e8:	b29a      	uxth	r2, r3
 80097ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80097ee:	801a      	strh	r2, [r3, #0]
 80097f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097f4:	2b3e      	cmp	r3, #62	; 0x3e
 80097f6:	d923      	bls.n	8009840 <USB_EPStartXfer+0x149c>
 80097f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097fc:	095b      	lsrs	r3, r3, #5
 80097fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009802:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009806:	f003 031f 	and.w	r3, r3, #31
 800980a:	2b00      	cmp	r3, #0
 800980c:	d104      	bne.n	8009818 <USB_EPStartXfer+0x1474>
 800980e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009812:	3b01      	subs	r3, #1
 8009814:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009818:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800981c:	881b      	ldrh	r3, [r3, #0]
 800981e:	b29a      	uxth	r2, r3
 8009820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009824:	b29b      	uxth	r3, r3
 8009826:	029b      	lsls	r3, r3, #10
 8009828:	b29b      	uxth	r3, r3
 800982a:	4313      	orrs	r3, r2
 800982c:	b29b      	uxth	r3, r3
 800982e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009836:	b29a      	uxth	r2, r3
 8009838:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800983c:	801a      	strh	r2, [r3, #0]
 800983e:	e060      	b.n	8009902 <USB_EPStartXfer+0x155e>
 8009840:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10c      	bne.n	8009862 <USB_EPStartXfer+0x14be>
 8009848:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800984c:	881b      	ldrh	r3, [r3, #0]
 800984e:	b29b      	uxth	r3, r3
 8009850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009858:	b29a      	uxth	r2, r3
 800985a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800985e:	801a      	strh	r2, [r3, #0]
 8009860:	e04f      	b.n	8009902 <USB_EPStartXfer+0x155e>
 8009862:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009866:	085b      	lsrs	r3, r3, #1
 8009868:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800986c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	d004      	beq.n	8009882 <USB_EPStartXfer+0x14de>
 8009878:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800987c:	3301      	adds	r3, #1
 800987e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009882:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009886:	881b      	ldrh	r3, [r3, #0]
 8009888:	b29a      	uxth	r2, r3
 800988a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800988e:	b29b      	uxth	r3, r3
 8009890:	029b      	lsls	r3, r3, #10
 8009892:	b29b      	uxth	r3, r3
 8009894:	4313      	orrs	r3, r2
 8009896:	b29a      	uxth	r2, r3
 8009898:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800989c:	801a      	strh	r2, [r3, #0]
 800989e:	e030      	b.n	8009902 <USB_EPStartXfer+0x155e>
 80098a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	785b      	ldrb	r3, [r3, #1]
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d128      	bne.n	8009902 <USB_EPStartXfer+0x155e>
 80098b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80098be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	461a      	mov	r2, r3
 80098d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80098d4:	4413      	add	r3, r2
 80098d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80098da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	011a      	lsls	r2, r3, #4
 80098e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80098ec:	4413      	add	r3, r2
 80098ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80098f2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80098f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009900:	801a      	strh	r2, [r3, #0]
 8009902:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009906:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009910:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009914:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	785b      	ldrb	r3, [r3, #1]
 800991c:	2b00      	cmp	r3, #0
 800991e:	f040 8085 	bne.w	8009a2c <USB_EPStartXfer+0x1688>
 8009922:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009926:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009930:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009934:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800993e:	b29b      	uxth	r3, r3
 8009940:	461a      	mov	r2, r3
 8009942:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009946:	4413      	add	r3, r2
 8009948:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800994c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009950:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	011a      	lsls	r2, r3, #4
 800995a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800995e:	4413      	add	r3, r2
 8009960:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009964:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009968:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800996c:	881b      	ldrh	r3, [r3, #0]
 800996e:	b29b      	uxth	r3, r3
 8009970:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009974:	b29a      	uxth	r2, r3
 8009976:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800997a:	801a      	strh	r2, [r3, #0]
 800997c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009980:	2b3e      	cmp	r3, #62	; 0x3e
 8009982:	d923      	bls.n	80099cc <USB_EPStartXfer+0x1628>
 8009984:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009988:	095b      	lsrs	r3, r3, #5
 800998a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800998e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009992:	f003 031f 	and.w	r3, r3, #31
 8009996:	2b00      	cmp	r3, #0
 8009998:	d104      	bne.n	80099a4 <USB_EPStartXfer+0x1600>
 800999a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800999e:	3b01      	subs	r3, #1
 80099a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80099a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099a8:	881b      	ldrh	r3, [r3, #0]
 80099aa:	b29a      	uxth	r2, r3
 80099ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	029b      	lsls	r3, r3, #10
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	4313      	orrs	r3, r2
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099c2:	b29a      	uxth	r2, r3
 80099c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099c8:	801a      	strh	r2, [r3, #0]
 80099ca:	e05c      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
 80099cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d10c      	bne.n	80099ee <USB_EPStartXfer+0x164a>
 80099d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099d8:	881b      	ldrh	r3, [r3, #0]
 80099da:	b29b      	uxth	r3, r3
 80099dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099e4:	b29a      	uxth	r2, r3
 80099e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099ea:	801a      	strh	r2, [r3, #0]
 80099ec:	e04b      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
 80099ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099f2:	085b      	lsrs	r3, r3, #1
 80099f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80099f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80099fc:	f003 0301 	and.w	r3, r3, #1
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d004      	beq.n	8009a0e <USB_EPStartXfer+0x166a>
 8009a04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a08:	3301      	adds	r3, #1
 8009a0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009a0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a12:	881b      	ldrh	r3, [r3, #0]
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	029b      	lsls	r3, r3, #10
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	4313      	orrs	r3, r2
 8009a22:	b29a      	uxth	r2, r3
 8009a24:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009a28:	801a      	strh	r2, [r3, #0]
 8009a2a:	e02c      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
 8009a2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a30:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	785b      	ldrb	r3, [r3, #1]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d124      	bne.n	8009a86 <USB_EPStartXfer+0x16e2>
 8009a3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a40:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009a52:	4413      	add	r3, r2
 8009a54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	011a      	lsls	r2, r3, #4
 8009a66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009a6a:	4413      	add	r3, r2
 8009a6c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a70:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009a7e:	801a      	strh	r2, [r3, #0]
 8009a80:	e001      	b.n	8009a86 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	e03a      	b.n	8009afc <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009a94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	881b      	ldrh	r3, [r3, #0]
 8009aa2:	b29b      	uxth	r3, r3
 8009aa4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009aa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aac:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009ab0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009ab4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009ab8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009abc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009ac0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009ac4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009ac8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009acc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009ad6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	781b      	ldrb	r3, [r3, #0]
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	441a      	add	r2, r3
 8009ae2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009ae6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009aea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009aee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009af6:	b29b      	uxth	r3, r3
 8009af8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009afa:	2300      	movs	r3, #0
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009b06:	b480      	push	{r7}
 8009b08:	b085      	sub	sp, #20
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
 8009b0e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	785b      	ldrb	r3, [r3, #1]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d020      	beq.n	8009b5a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	781b      	ldrb	r3, [r3, #0]
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	4413      	add	r3, r2
 8009b22:	881b      	ldrh	r3, [r3, #0]
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b2e:	81bb      	strh	r3, [r7, #12]
 8009b30:	89bb      	ldrh	r3, [r7, #12]
 8009b32:	f083 0310 	eor.w	r3, r3, #16
 8009b36:	81bb      	strh	r3, [r7, #12]
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	441a      	add	r2, r3
 8009b42:	89bb      	ldrh	r3, [r7, #12]
 8009b44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	8013      	strh	r3, [r2, #0]
 8009b58:	e01f      	b.n	8009b9a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	781b      	ldrb	r3, [r3, #0]
 8009b60:	009b      	lsls	r3, r3, #2
 8009b62:	4413      	add	r3, r2
 8009b64:	881b      	ldrh	r3, [r3, #0]
 8009b66:	b29b      	uxth	r3, r3
 8009b68:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b70:	81fb      	strh	r3, [r7, #14]
 8009b72:	89fb      	ldrh	r3, [r7, #14]
 8009b74:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009b78:	81fb      	strh	r3, [r7, #14]
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	441a      	add	r2, r3
 8009b84:	89fb      	ldrh	r3, [r7, #14]
 8009b86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009b9a:	2300      	movs	r3, #0
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3714      	adds	r7, #20
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bc80      	pop	{r7}
 8009ba4:	4770      	bx	lr

08009ba6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009ba6:	b480      	push	{r7}
 8009ba8:	b087      	sub	sp, #28
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	6078      	str	r0, [r7, #4]
 8009bae:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	7b1b      	ldrb	r3, [r3, #12]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f040 809d 	bne.w	8009cf4 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	785b      	ldrb	r3, [r3, #1]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d04c      	beq.n	8009c5c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009bc2:	687a      	ldr	r2, [r7, #4]
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	4413      	add	r3, r2
 8009bcc:	881b      	ldrh	r3, [r3, #0]
 8009bce:	823b      	strh	r3, [r7, #16]
 8009bd0:	8a3b      	ldrh	r3, [r7, #16]
 8009bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d01b      	beq.n	8009c12 <USB_EPClearStall+0x6c>
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	781b      	ldrb	r3, [r3, #0]
 8009be0:	009b      	lsls	r3, r3, #2
 8009be2:	4413      	add	r3, r2
 8009be4:	881b      	ldrh	r3, [r3, #0]
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bf0:	81fb      	strh	r3, [r7, #14]
 8009bf2:	687a      	ldr	r2, [r7, #4]
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	009b      	lsls	r3, r3, #2
 8009bfa:	441a      	add	r2, r3
 8009bfc:	89fb      	ldrh	r3, [r7, #14]
 8009bfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c0a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009c0e:	b29b      	uxth	r3, r3
 8009c10:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	78db      	ldrb	r3, [r3, #3]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d06c      	beq.n	8009cf4 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	4413      	add	r3, r2
 8009c24:	881b      	ldrh	r3, [r3, #0]
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c30:	81bb      	strh	r3, [r7, #12]
 8009c32:	89bb      	ldrh	r3, [r7, #12]
 8009c34:	f083 0320 	eor.w	r3, r3, #32
 8009c38:	81bb      	strh	r3, [r7, #12]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	441a      	add	r2, r3
 8009c44:	89bb      	ldrh	r3, [r7, #12]
 8009c46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	8013      	strh	r3, [r2, #0]
 8009c5a:	e04b      	b.n	8009cf4 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	4413      	add	r3, r2
 8009c66:	881b      	ldrh	r3, [r3, #0]
 8009c68:	82fb      	strh	r3, [r7, #22]
 8009c6a:	8afb      	ldrh	r3, [r7, #22]
 8009c6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d01b      	beq.n	8009cac <USB_EPClearStall+0x106>
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	781b      	ldrb	r3, [r3, #0]
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	4413      	add	r3, r2
 8009c7e:	881b      	ldrh	r3, [r3, #0]
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c8a:	82bb      	strh	r3, [r7, #20]
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	441a      	add	r2, r3
 8009c96:	8abb      	ldrh	r3, [r7, #20]
 8009c98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ca0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	4413      	add	r3, r2
 8009cb6:	881b      	ldrh	r3, [r3, #0]
 8009cb8:	b29b      	uxth	r3, r3
 8009cba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cc2:	827b      	strh	r3, [r7, #18]
 8009cc4:	8a7b      	ldrh	r3, [r7, #18]
 8009cc6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009cca:	827b      	strh	r3, [r7, #18]
 8009ccc:	8a7b      	ldrh	r3, [r7, #18]
 8009cce:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009cd2:	827b      	strh	r3, [r7, #18]
 8009cd4:	687a      	ldr	r2, [r7, #4]
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	441a      	add	r2, r3
 8009cde:	8a7b      	ldrh	r3, [r7, #18]
 8009ce0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ce4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ce8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009cf4:	2300      	movs	r3, #0
}
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	371c      	adds	r7, #28
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bc80      	pop	{r7}
 8009cfe:	4770      	bx	lr

08009d00 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b083      	sub	sp, #12
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	460b      	mov	r3, r1
 8009d0a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009d0c:	78fb      	ldrb	r3, [r7, #3]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d103      	bne.n	8009d1a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2280      	movs	r2, #128	; 0x80
 8009d16:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	370c      	adds	r7, #12
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bc80      	pop	{r7}
 8009d24:	4770      	bx	lr

08009d26 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b083      	sub	sp, #12
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bc80      	pop	{r7}
 8009d38:	4770      	bx	lr

08009d3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009d3a:	b480      	push	{r7}
 8009d3c:	b083      	sub	sp, #12
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009d42:	2300      	movs	r3, #0
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bc80      	pop	{r7}
 8009d4c:	4770      	bx	lr

08009d4e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b085      	sub	sp, #20
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009d60:	68fb      	ldr	r3, [r7, #12]
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3714      	adds	r7, #20
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bc80      	pop	{r7}
 8009d6a:	4770      	bx	lr

08009d6c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b083      	sub	sp, #12
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bc80      	pop	{r7}
 8009d80:	4770      	bx	lr

08009d82 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b08b      	sub	sp, #44	; 0x2c
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	60f8      	str	r0, [r7, #12]
 8009d8a:	60b9      	str	r1, [r7, #8]
 8009d8c:	4611      	mov	r1, r2
 8009d8e:	461a      	mov	r2, r3
 8009d90:	460b      	mov	r3, r1
 8009d92:	80fb      	strh	r3, [r7, #6]
 8009d94:	4613      	mov	r3, r2
 8009d96:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009d98:	88bb      	ldrh	r3, [r7, #4]
 8009d9a:	3301      	adds	r3, #1
 8009d9c:	085b      	lsrs	r3, r3, #1
 8009d9e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009da8:	88fb      	ldrh	r3, [r7, #6]
 8009daa:	005a      	lsls	r2, r3, #1
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	4413      	add	r3, r2
 8009db0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009db4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009db6:	69bb      	ldr	r3, [r7, #24]
 8009db8:	627b      	str	r3, [r7, #36]	; 0x24
 8009dba:	e01e      	b.n	8009dfa <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	781b      	ldrb	r3, [r3, #0]
 8009dc0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009dc2:	69fb      	ldr	r3, [r7, #28]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	021b      	lsls	r3, r3, #8
 8009dca:	b21a      	sxth	r2, r3
 8009dcc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	b21b      	sxth	r3, r3
 8009dd4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	8a7a      	ldrh	r2, [r7, #18]
 8009dda:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009ddc:	6a3b      	ldr	r3, [r7, #32]
 8009dde:	3302      	adds	r3, #2
 8009de0:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009de2:	6a3b      	ldr	r3, [r7, #32]
 8009de4:	3302      	adds	r3, #2
 8009de6:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8009de8:	69fb      	ldr	r3, [r7, #28]
 8009dea:	3301      	adds	r3, #1
 8009dec:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	3301      	adds	r3, #1
 8009df2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df6:	3b01      	subs	r3, #1
 8009df8:	627b      	str	r3, [r7, #36]	; 0x24
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d1dd      	bne.n	8009dbc <USB_WritePMA+0x3a>
  }
}
 8009e00:	bf00      	nop
 8009e02:	bf00      	nop
 8009e04:	372c      	adds	r7, #44	; 0x2c
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bc80      	pop	{r7}
 8009e0a:	4770      	bx	lr

08009e0c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b08b      	sub	sp, #44	; 0x2c
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	60f8      	str	r0, [r7, #12]
 8009e14:	60b9      	str	r1, [r7, #8]
 8009e16:	4611      	mov	r1, r2
 8009e18:	461a      	mov	r2, r3
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	80fb      	strh	r3, [r7, #6]
 8009e1e:	4613      	mov	r3, r2
 8009e20:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009e22:	88bb      	ldrh	r3, [r7, #4]
 8009e24:	085b      	lsrs	r3, r3, #1
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009e32:	88fb      	ldrh	r3, [r7, #6]
 8009e34:	005a      	lsls	r2, r3, #1
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	4413      	add	r3, r2
 8009e3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009e3e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009e40:	69bb      	ldr	r3, [r7, #24]
 8009e42:	627b      	str	r3, [r7, #36]	; 0x24
 8009e44:	e01b      	b.n	8009e7e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009e46:	6a3b      	ldr	r3, [r7, #32]
 8009e48:	881b      	ldrh	r3, [r3, #0]
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009e4e:	6a3b      	ldr	r3, [r7, #32]
 8009e50:	3302      	adds	r3, #2
 8009e52:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	b2da      	uxtb	r2, r3
 8009e58:	69fb      	ldr	r3, [r7, #28]
 8009e5a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009e5c:	69fb      	ldr	r3, [r7, #28]
 8009e5e:	3301      	adds	r3, #1
 8009e60:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	0a1b      	lsrs	r3, r3, #8
 8009e66:	b2da      	uxtb	r2, r3
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	3301      	adds	r3, #1
 8009e70:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	3302      	adds	r3, #2
 8009e76:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8009e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7a:	3b01      	subs	r3, #1
 8009e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8009e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d1e0      	bne.n	8009e46 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009e84:	88bb      	ldrh	r3, [r7, #4]
 8009e86:	f003 0301 	and.w	r3, r3, #1
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d007      	beq.n	8009ea0 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009e90:	6a3b      	ldr	r3, [r7, #32]
 8009e92:	881b      	ldrh	r3, [r3, #0]
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	b2da      	uxtb	r2, r3
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	701a      	strb	r2, [r3, #0]
  }
}
 8009ea0:	bf00      	nop
 8009ea2:	372c      	adds	r7, #44	; 0x2c
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bc80      	pop	{r7}
 8009ea8:	4770      	bx	lr

08009eaa <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009eaa:	b580      	push	{r7, lr}
 8009eac:	b084      	sub	sp, #16
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	7c1b      	ldrb	r3, [r3, #16]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d115      	bne.n	8009eee <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ec2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	2181      	movs	r1, #129	; 0x81
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f001 fe87 	bl	800bbde <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009ed6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009eda:	2202      	movs	r2, #2
 8009edc:	2101      	movs	r1, #1
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f001 fe7d 	bl	800bbde <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009eec:	e012      	b.n	8009f14 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009eee:	2340      	movs	r3, #64	; 0x40
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	2181      	movs	r1, #129	; 0x81
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f001 fe72 	bl	800bbde <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2201      	movs	r2, #1
 8009efe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009f00:	2340      	movs	r3, #64	; 0x40
 8009f02:	2202      	movs	r2, #2
 8009f04:	2101      	movs	r1, #1
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f001 fe69 	bl	800bbde <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009f14:	2308      	movs	r3, #8
 8009f16:	2203      	movs	r2, #3
 8009f18:	2182      	movs	r1, #130	; 0x82
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f001 fe5f 	bl	800bbde <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2201      	movs	r2, #1
 8009f24:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009f26:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009f2a:	f001 ff7f 	bl	800be2c <USBD_static_malloc>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d102      	bne.n	8009f46 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009f40:	2301      	movs	r3, #1
 8009f42:	73fb      	strb	r3, [r7, #15]
 8009f44:	e026      	b.n	8009f94 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f4c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	2200      	movs	r2, #0
 8009f64:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	7c1b      	ldrb	r3, [r3, #16]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d109      	bne.n	8009f84 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f7a:	2101      	movs	r1, #1
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f001 ff1f 	bl	800bdc0 <USBD_LL_PrepareReceive>
 8009f82:	e007      	b.n	8009f94 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f8a:	2340      	movs	r3, #64	; 0x40
 8009f8c:	2101      	movs	r1, #1
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f001 ff16 	bl	800bdc0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3710      	adds	r7, #16
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}

08009f9e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f9e:	b580      	push	{r7, lr}
 8009fa0:	b084      	sub	sp, #16
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
 8009fa6:	460b      	mov	r3, r1
 8009fa8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009faa:	2300      	movs	r3, #0
 8009fac:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009fae:	2181      	movs	r1, #129	; 0x81
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f001 fe3a 	bl	800bc2a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009fbc:	2101      	movs	r1, #1
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f001 fe33 	bl	800bc2a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009fcc:	2182      	movs	r1, #130	; 0x82
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f001 fe2b 	bl	800bc2a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00e      	beq.n	800a002 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f001 ff25 	bl	800be44 <USBD_static_free>
    pdev->pClassData = NULL;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800a002:	7bfb      	ldrb	r3, [r7, #15]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3710      	adds	r7, #16
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}

0800a00c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b086      	sub	sp, #24
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a01c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a01e:	2300      	movs	r3, #0
 800a020:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a022:	2300      	movs	r3, #0
 800a024:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800a026:	2300      	movs	r3, #0
 800a028:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a032:	2b00      	cmp	r3, #0
 800a034:	d039      	beq.n	800a0aa <USBD_CDC_Setup+0x9e>
 800a036:	2b20      	cmp	r3, #32
 800a038:	d17f      	bne.n	800a13a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	88db      	ldrh	r3, [r3, #6]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d029      	beq.n	800a096 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	781b      	ldrb	r3, [r3, #0]
 800a046:	b25b      	sxtb	r3, r3
 800a048:	2b00      	cmp	r3, #0
 800a04a:	da11      	bge.n	800a070 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	683a      	ldr	r2, [r7, #0]
 800a056:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a058:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a05a:	683a      	ldr	r2, [r7, #0]
 800a05c:	88d2      	ldrh	r2, [r2, #6]
 800a05e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a060:	6939      	ldr	r1, [r7, #16]
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	88db      	ldrh	r3, [r3, #6]
 800a066:	461a      	mov	r2, r3
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f001 fa0a 	bl	800b482 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a06e:	e06b      	b.n	800a148 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	785a      	ldrb	r2, [r3, #1]
 800a074:	693b      	ldr	r3, [r7, #16]
 800a076:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	88db      	ldrh	r3, [r3, #6]
 800a07e:	b2da      	uxtb	r2, r3
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a086:	6939      	ldr	r1, [r7, #16]
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	88db      	ldrh	r3, [r3, #6]
 800a08c:	461a      	mov	r2, r3
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f001 fa25 	bl	800b4de <USBD_CtlPrepareRx>
      break;
 800a094:	e058      	b.n	800a148 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a09c:	689b      	ldr	r3, [r3, #8]
 800a09e:	683a      	ldr	r2, [r7, #0]
 800a0a0:	7850      	ldrb	r0, [r2, #1]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	6839      	ldr	r1, [r7, #0]
 800a0a6:	4798      	blx	r3
      break;
 800a0a8:	e04e      	b.n	800a148 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	785b      	ldrb	r3, [r3, #1]
 800a0ae:	2b0b      	cmp	r3, #11
 800a0b0:	d02e      	beq.n	800a110 <USBD_CDC_Setup+0x104>
 800a0b2:	2b0b      	cmp	r3, #11
 800a0b4:	dc38      	bgt.n	800a128 <USBD_CDC_Setup+0x11c>
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d002      	beq.n	800a0c0 <USBD_CDC_Setup+0xb4>
 800a0ba:	2b0a      	cmp	r3, #10
 800a0bc:	d014      	beq.n	800a0e8 <USBD_CDC_Setup+0xdc>
 800a0be:	e033      	b.n	800a128 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0c6:	2b03      	cmp	r3, #3
 800a0c8:	d107      	bne.n	800a0da <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a0ca:	f107 030c 	add.w	r3, r7, #12
 800a0ce:	2202      	movs	r2, #2
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f001 f9d5 	bl	800b482 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a0d8:	e02e      	b.n	800a138 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a0da:	6839      	ldr	r1, [r7, #0]
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f001 f966 	bl	800b3ae <USBD_CtlError>
            ret = USBD_FAIL;
 800a0e2:	2302      	movs	r3, #2
 800a0e4:	75fb      	strb	r3, [r7, #23]
          break;
 800a0e6:	e027      	b.n	800a138 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0ee:	2b03      	cmp	r3, #3
 800a0f0:	d107      	bne.n	800a102 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a0f2:	f107 030f 	add.w	r3, r7, #15
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f001 f9c1 	bl	800b482 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a100:	e01a      	b.n	800a138 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800a102:	6839      	ldr	r1, [r7, #0]
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f001 f952 	bl	800b3ae <USBD_CtlError>
            ret = USBD_FAIL;
 800a10a:	2302      	movs	r3, #2
 800a10c:	75fb      	strb	r3, [r7, #23]
          break;
 800a10e:	e013      	b.n	800a138 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a116:	2b03      	cmp	r3, #3
 800a118:	d00d      	beq.n	800a136 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800a11a:	6839      	ldr	r1, [r7, #0]
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f001 f946 	bl	800b3ae <USBD_CtlError>
            ret = USBD_FAIL;
 800a122:	2302      	movs	r3, #2
 800a124:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a126:	e006      	b.n	800a136 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800a128:	6839      	ldr	r1, [r7, #0]
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f001 f93f 	bl	800b3ae <USBD_CtlError>
          ret = USBD_FAIL;
 800a130:	2302      	movs	r3, #2
 800a132:	75fb      	strb	r3, [r7, #23]
          break;
 800a134:	e000      	b.n	800a138 <USBD_CDC_Setup+0x12c>
          break;
 800a136:	bf00      	nop
      }
      break;
 800a138:	e006      	b.n	800a148 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800a13a:	6839      	ldr	r1, [r7, #0]
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f001 f936 	bl	800b3ae <USBD_CtlError>
      ret = USBD_FAIL;
 800a142:	2302      	movs	r3, #2
 800a144:	75fb      	strb	r3, [r7, #23]
      break;
 800a146:	bf00      	nop
  }

  return ret;
 800a148:	7dfb      	ldrb	r3, [r7, #23]
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3718      	adds	r7, #24
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}

0800a152 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a152:	b580      	push	{r7, lr}
 800a154:	b084      	sub	sp, #16
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
 800a15a:	460b      	mov	r3, r1
 800a15c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a164:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a16c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a174:	2b00      	cmp	r3, #0
 800a176:	d03a      	beq.n	800a1ee <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a178:	78fa      	ldrb	r2, [r7, #3]
 800a17a:	6879      	ldr	r1, [r7, #4]
 800a17c:	4613      	mov	r3, r2
 800a17e:	009b      	lsls	r3, r3, #2
 800a180:	4413      	add	r3, r2
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	440b      	add	r3, r1
 800a186:	331c      	adds	r3, #28
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d029      	beq.n	800a1e2 <USBD_CDC_DataIn+0x90>
 800a18e:	78fa      	ldrb	r2, [r7, #3]
 800a190:	6879      	ldr	r1, [r7, #4]
 800a192:	4613      	mov	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	4413      	add	r3, r2
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	440b      	add	r3, r1
 800a19c:	331c      	adds	r3, #28
 800a19e:	681a      	ldr	r2, [r3, #0]
 800a1a0:	78f9      	ldrb	r1, [r7, #3]
 800a1a2:	68b8      	ldr	r0, [r7, #8]
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	440b      	add	r3, r1
 800a1aa:	00db      	lsls	r3, r3, #3
 800a1ac:	4403      	add	r3, r0
 800a1ae:	3338      	adds	r3, #56	; 0x38
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	fbb2 f1f3 	udiv	r1, r2, r3
 800a1b6:	fb01 f303 	mul.w	r3, r1, r3
 800a1ba:	1ad3      	subs	r3, r2, r3
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d110      	bne.n	800a1e2 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a1c0:	78fa      	ldrb	r2, [r7, #3]
 800a1c2:	6879      	ldr	r1, [r7, #4]
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	4413      	add	r3, r2
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	440b      	add	r3, r1
 800a1ce:	331c      	adds	r3, #28
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a1d4:	78f9      	ldrb	r1, [r7, #3]
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	2200      	movs	r2, #0
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f001 fdcd 	bl	800bd7a <USBD_LL_Transmit>
 800a1e0:	e003      	b.n	800a1ea <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	e000      	b.n	800a1f0 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a1ee:	2302      	movs	r3, #2
  }
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3710      	adds	r7, #16
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	460b      	mov	r3, r1
 800a202:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a20a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a20c:	78fb      	ldrb	r3, [r7, #3]
 800a20e:	4619      	mov	r1, r3
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f001 fdf8 	bl	800be06 <USBD_LL_GetRxDataSize>
 800a216:	4602      	mov	r2, r0
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00d      	beq.n	800a244 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a236:	68fa      	ldr	r2, [r7, #12]
 800a238:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a23c:	4611      	mov	r1, r2
 800a23e:	4798      	blx	r3

    return USBD_OK;
 800a240:	2300      	movs	r3, #0
 800a242:	e000      	b.n	800a246 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a244:	2302      	movs	r3, #2
  }
}
 800a246:	4618      	mov	r0, r3
 800a248:	3710      	adds	r7, #16
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}

0800a24e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a24e:	b580      	push	{r7, lr}
 800a250:	b084      	sub	sp, #16
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a25c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a264:	2b00      	cmp	r3, #0
 800a266:	d015      	beq.n	800a294 <USBD_CDC_EP0_RxReady+0x46>
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a26e:	2bff      	cmp	r3, #255	; 0xff
 800a270:	d010      	beq.n	800a294 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a280:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a282:	68fa      	ldr	r2, [r7, #12]
 800a284:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a288:	b292      	uxth	r2, r2
 800a28a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	22ff      	movs	r2, #255	; 0xff
 800a290:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
	...

0800a2a0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b083      	sub	sp, #12
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2243      	movs	r2, #67	; 0x43
 800a2ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a2ae:	4b03      	ldr	r3, [pc, #12]	; (800a2bc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bc80      	pop	{r7}
 800a2b8:	4770      	bx	lr
 800a2ba:	bf00      	nop
 800a2bc:	20000104 	.word	0x20000104

0800a2c0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2243      	movs	r2, #67	; 0x43
 800a2cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a2ce:	4b03      	ldr	r3, [pc, #12]	; (800a2dc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	370c      	adds	r7, #12
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bc80      	pop	{r7}
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	200000c0 	.word	0x200000c0

0800a2e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2243      	movs	r2, #67	; 0x43
 800a2ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a2ee:	4b03      	ldr	r3, [pc, #12]	; (800a2fc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	370c      	adds	r7, #12
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bc80      	pop	{r7}
 800a2f8:	4770      	bx	lr
 800a2fa:	bf00      	nop
 800a2fc:	20000148 	.word	0x20000148

0800a300 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a300:	b480      	push	{r7}
 800a302:	b083      	sub	sp, #12
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	220a      	movs	r2, #10
 800a30c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a30e:	4b03      	ldr	r3, [pc, #12]	; (800a31c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a310:	4618      	mov	r0, r3
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	bc80      	pop	{r7}
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop
 800a31c:	2000007c 	.word	0x2000007c

0800a320 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a32a:	2302      	movs	r3, #2
 800a32c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d005      	beq.n	800a340 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	683a      	ldr	r2, [r7, #0]
 800a338:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a33c:	2300      	movs	r3, #0
 800a33e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a340:	7bfb      	ldrb	r3, [r7, #15]
}
 800a342:	4618      	mov	r0, r3
 800a344:	3714      	adds	r7, #20
 800a346:	46bd      	mov	sp, r7
 800a348:	bc80      	pop	{r7}
 800a34a:	4770      	bx	lr

0800a34c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b087      	sub	sp, #28
 800a350:	af00      	add	r7, sp, #0
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	60b9      	str	r1, [r7, #8]
 800a356:	4613      	mov	r3, r2
 800a358:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a360:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	68ba      	ldr	r2, [r7, #8]
 800a366:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a36a:	88fa      	ldrh	r2, [r7, #6]
 800a36c:	697b      	ldr	r3, [r7, #20]
 800a36e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a372:	2300      	movs	r3, #0
}
 800a374:	4618      	mov	r0, r3
 800a376:	371c      	adds	r7, #28
 800a378:	46bd      	mov	sp, r7
 800a37a:	bc80      	pop	{r7}
 800a37c:	4770      	bx	lr

0800a37e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a37e:	b480      	push	{r7}
 800a380:	b085      	sub	sp, #20
 800a382:	af00      	add	r7, sp, #0
 800a384:	6078      	str	r0, [r7, #4]
 800a386:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a38e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	683a      	ldr	r2, [r7, #0]
 800a394:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a398:	2300      	movs	r3, #0
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3714      	adds	r7, #20
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bc80      	pop	{r7}
 800a3a2:	4770      	bx	lr

0800a3a4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3b2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d01c      	beq.n	800a3f8 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d115      	bne.n	800a3f4 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a3e6:	b29b      	uxth	r3, r3
 800a3e8:	2181      	movs	r1, #129	; 0x81
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f001 fcc5 	bl	800bd7a <USBD_LL_Transmit>

      return USBD_OK;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	e002      	b.n	800a3fa <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	e000      	b.n	800a3fa <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a3f8:	2302      	movs	r3, #2
  }
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b084      	sub	sp, #16
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a410:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d017      	beq.n	800a44c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	7c1b      	ldrb	r3, [r3, #16]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d109      	bne.n	800a438 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a42a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a42e:	2101      	movs	r1, #1
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f001 fcc5 	bl	800bdc0 <USBD_LL_PrepareReceive>
 800a436:	e007      	b.n	800a448 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a43e:	2340      	movs	r3, #64	; 0x40
 800a440:	2101      	movs	r1, #1
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f001 fcbc 	bl	800bdc0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a448:	2300      	movs	r3, #0
 800a44a:	e000      	b.n	800a44e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a44c:	2302      	movs	r3, #2
  }
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}

0800a456 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a456:	b580      	push	{r7, lr}
 800a458:	b084      	sub	sp, #16
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	60f8      	str	r0, [r7, #12]
 800a45e:	60b9      	str	r1, [r7, #8]
 800a460:	4613      	mov	r3, r2
 800a462:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d101      	bne.n	800a46e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a46a:	2302      	movs	r3, #2
 800a46c:	e01a      	b.n	800a4a4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a474:	2b00      	cmp	r3, #0
 800a476:	d003      	beq.n	800a480 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	2200      	movs	r2, #0
 800a47c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a480:	68bb      	ldr	r3, [r7, #8]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d003      	beq.n	800a48e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	68ba      	ldr	r2, [r7, #8]
 800a48a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2201      	movs	r2, #1
 800a492:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	79fa      	ldrb	r2, [r7, #7]
 800a49a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a49c:	68f8      	ldr	r0, [r7, #12]
 800a49e:	f001 fb29 	bl	800baf4 <USBD_LL_Init>

  return USBD_OK;
 800a4a2:	2300      	movs	r3, #0
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3710      	adds	r7, #16
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a4ac:	b480      	push	{r7}
 800a4ae:	b085      	sub	sp, #20
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d006      	beq.n	800a4ce <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	73fb      	strb	r3, [r7, #15]
 800a4cc:	e001      	b.n	800a4d2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a4ce:	2302      	movs	r3, #2
 800a4d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3714      	adds	r7, #20
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bc80      	pop	{r7}
 800a4dc:	4770      	bx	lr

0800a4de <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a4de:	b580      	push	{r7, lr}
 800a4e0:	b082      	sub	sp, #8
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f001 fb5e 	bl	800bba8 <USBD_LL_Start>

  return USBD_OK;
 800a4ec:	2300      	movs	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3708      	adds	r7, #8
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a4f6:	b480      	push	{r7}
 800a4f8:	b083      	sub	sp, #12
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a4fe:	2300      	movs	r3, #0
}
 800a500:	4618      	mov	r0, r3
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	bc80      	pop	{r7}
 800a508:	4770      	bx	lr

0800a50a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b084      	sub	sp, #16
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
 800a512:	460b      	mov	r3, r1
 800a514:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a516:	2302      	movs	r3, #2
 800a518:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00c      	beq.n	800a53e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	78fa      	ldrb	r2, [r7, #3]
 800a52e:	4611      	mov	r1, r2
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	4798      	blx	r3
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d101      	bne.n	800a53e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a53a:	2300      	movs	r3, #0
 800a53c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a53e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a540:	4618      	mov	r0, r3
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b082      	sub	sp, #8
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	460b      	mov	r3, r1
 800a552:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	78fa      	ldrb	r2, [r7, #3]
 800a55e:	4611      	mov	r1, r2
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	4798      	blx	r3

  return USBD_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}

0800a56e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a56e:	b580      	push	{r7, lr}
 800a570:	b082      	sub	sp, #8
 800a572:	af00      	add	r7, sp, #0
 800a574:	6078      	str	r0, [r7, #4]
 800a576:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a57e:	6839      	ldr	r1, [r7, #0]
 800a580:	4618      	mov	r0, r3
 800a582:	f000 fed8 	bl	800b336 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2201      	movs	r2, #1
 800a58a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a594:	461a      	mov	r2, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a5a2:	f003 031f 	and.w	r3, r3, #31
 800a5a6:	2b02      	cmp	r3, #2
 800a5a8:	d016      	beq.n	800a5d8 <USBD_LL_SetupStage+0x6a>
 800a5aa:	2b02      	cmp	r3, #2
 800a5ac:	d81c      	bhi.n	800a5e8 <USBD_LL_SetupStage+0x7a>
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d002      	beq.n	800a5b8 <USBD_LL_SetupStage+0x4a>
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	d008      	beq.n	800a5c8 <USBD_LL_SetupStage+0x5a>
 800a5b6:	e017      	b.n	800a5e8 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5be:	4619      	mov	r1, r3
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 f9cb 	bl	800a95c <USBD_StdDevReq>
      break;
 800a5c6:	e01a      	b.n	800a5fe <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f000 fa2d 	bl	800aa30 <USBD_StdItfReq>
      break;
 800a5d6:	e012      	b.n	800a5fe <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a5de:	4619      	mov	r1, r3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 fa6d 	bl	800aac0 <USBD_StdEPReq>
      break;
 800a5e6:	e00a      	b.n	800a5fe <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a5ee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f001 fb36 	bl	800bc68 <USBD_LL_StallEP>
      break;
 800a5fc:	bf00      	nop
  }

  return USBD_OK;
 800a5fe:	2300      	movs	r3, #0
}
 800a600:	4618      	mov	r0, r3
 800a602:	3708      	adds	r7, #8
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b086      	sub	sp, #24
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	460b      	mov	r3, r1
 800a612:	607a      	str	r2, [r7, #4]
 800a614:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a616:	7afb      	ldrb	r3, [r7, #11]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d14b      	bne.n	800a6b4 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a622:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d134      	bne.n	800a698 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	68da      	ldr	r2, [r3, #12]
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	691b      	ldr	r3, [r3, #16]
 800a636:	429a      	cmp	r2, r3
 800a638:	d919      	bls.n	800a66e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a63a:	697b      	ldr	r3, [r7, #20]
 800a63c:	68da      	ldr	r2, [r3, #12]
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	691b      	ldr	r3, [r3, #16]
 800a642:	1ad2      	subs	r2, r2, r3
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	68da      	ldr	r2, [r3, #12]
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a650:	429a      	cmp	r2, r3
 800a652:	d203      	bcs.n	800a65c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a654:	697b      	ldr	r3, [r7, #20]
 800a656:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a658:	b29b      	uxth	r3, r3
 800a65a:	e002      	b.n	800a662 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a660:	b29b      	uxth	r3, r3
 800a662:	461a      	mov	r2, r3
 800a664:	6879      	ldr	r1, [r7, #4]
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f000 ff57 	bl	800b51a <USBD_CtlContinueRx>
 800a66c:	e038      	b.n	800a6e0 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d00a      	beq.n	800a690 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a680:	2b03      	cmp	r3, #3
 800a682:	d105      	bne.n	800a690 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a68a:	691b      	ldr	r3, [r3, #16]
 800a68c:	68f8      	ldr	r0, [r7, #12]
 800a68e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a690:	68f8      	ldr	r0, [r7, #12]
 800a692:	f000 ff54 	bl	800b53e <USBD_CtlSendStatus>
 800a696:	e023      	b.n	800a6e0 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a69e:	2b05      	cmp	r3, #5
 800a6a0:	d11e      	bne.n	800a6e0 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a6aa:	2100      	movs	r1, #0
 800a6ac:	68f8      	ldr	r0, [r7, #12]
 800a6ae:	f001 fadb 	bl	800bc68 <USBD_LL_StallEP>
 800a6b2:	e015      	b.n	800a6e0 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d00d      	beq.n	800a6dc <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a6c6:	2b03      	cmp	r3, #3
 800a6c8:	d108      	bne.n	800a6dc <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6d0:	699b      	ldr	r3, [r3, #24]
 800a6d2:	7afa      	ldrb	r2, [r7, #11]
 800a6d4:	4611      	mov	r1, r2
 800a6d6:	68f8      	ldr	r0, [r7, #12]
 800a6d8:	4798      	blx	r3
 800a6da:	e001      	b.n	800a6e0 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a6dc:	2302      	movs	r3, #2
 800a6de:	e000      	b.n	800a6e2 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3718      	adds	r7, #24
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b086      	sub	sp, #24
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	60f8      	str	r0, [r7, #12]
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	607a      	str	r2, [r7, #4]
 800a6f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a6f8:	7afb      	ldrb	r3, [r7, #11]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d17f      	bne.n	800a7fe <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3314      	adds	r3, #20
 800a702:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a70a:	2b02      	cmp	r3, #2
 800a70c:	d15c      	bne.n	800a7c8 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	68da      	ldr	r2, [r3, #12]
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	429a      	cmp	r2, r3
 800a718:	d915      	bls.n	800a746 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	68da      	ldr	r2, [r3, #12]
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	1ad2      	subs	r2, r2, r3
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	b29b      	uxth	r3, r3
 800a72e:	461a      	mov	r2, r3
 800a730:	6879      	ldr	r1, [r7, #4]
 800a732:	68f8      	ldr	r0, [r7, #12]
 800a734:	f000 fec1 	bl	800b4ba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a738:	2300      	movs	r3, #0
 800a73a:	2200      	movs	r2, #0
 800a73c:	2100      	movs	r1, #0
 800a73e:	68f8      	ldr	r0, [r7, #12]
 800a740:	f001 fb3e 	bl	800bdc0 <USBD_LL_PrepareReceive>
 800a744:	e04e      	b.n	800a7e4 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	689b      	ldr	r3, [r3, #8]
 800a74a:	697a      	ldr	r2, [r7, #20]
 800a74c:	6912      	ldr	r2, [r2, #16]
 800a74e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a752:	fb01 f202 	mul.w	r2, r1, r2
 800a756:	1a9b      	subs	r3, r3, r2
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d11c      	bne.n	800a796 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	689a      	ldr	r2, [r3, #8]
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a764:	429a      	cmp	r2, r3
 800a766:	d316      	bcc.n	800a796 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	689a      	ldr	r2, [r3, #8]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a772:	429a      	cmp	r2, r3
 800a774:	d20f      	bcs.n	800a796 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a776:	2200      	movs	r2, #0
 800a778:	2100      	movs	r1, #0
 800a77a:	68f8      	ldr	r0, [r7, #12]
 800a77c:	f000 fe9d 	bl	800b4ba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2200      	movs	r2, #0
 800a784:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a788:	2300      	movs	r3, #0
 800a78a:	2200      	movs	r2, #0
 800a78c:	2100      	movs	r1, #0
 800a78e:	68f8      	ldr	r0, [r7, #12]
 800a790:	f001 fb16 	bl	800bdc0 <USBD_LL_PrepareReceive>
 800a794:	e026      	b.n	800a7e4 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a79c:	68db      	ldr	r3, [r3, #12]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00a      	beq.n	800a7b8 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a7a8:	2b03      	cmp	r3, #3
 800a7aa:	d105      	bne.n	800a7b8 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7b2:	68db      	ldr	r3, [r3, #12]
 800a7b4:	68f8      	ldr	r0, [r7, #12]
 800a7b6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a7b8:	2180      	movs	r1, #128	; 0x80
 800a7ba:	68f8      	ldr	r0, [r7, #12]
 800a7bc:	f001 fa54 	bl	800bc68 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	f000 fecf 	bl	800b564 <USBD_CtlReceiveStatus>
 800a7c6:	e00d      	b.n	800a7e4 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a7ce:	2b04      	cmp	r3, #4
 800a7d0:	d004      	beq.n	800a7dc <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d103      	bne.n	800a7e4 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a7dc:	2180      	movs	r1, #128	; 0x80
 800a7de:	68f8      	ldr	r0, [r7, #12]
 800a7e0:	f001 fa42 	bl	800bc68 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d11d      	bne.n	800a82a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a7ee:	68f8      	ldr	r0, [r7, #12]
 800a7f0:	f7ff fe81 	bl	800a4f6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a7fc:	e015      	b.n	800a82a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a804:	695b      	ldr	r3, [r3, #20]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00d      	beq.n	800a826 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a810:	2b03      	cmp	r3, #3
 800a812:	d108      	bne.n	800a826 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	7afa      	ldrb	r2, [r7, #11]
 800a81e:	4611      	mov	r1, r2
 800a820:	68f8      	ldr	r0, [r7, #12]
 800a822:	4798      	blx	r3
 800a824:	e001      	b.n	800a82a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a826:	2302      	movs	r3, #2
 800a828:	e000      	b.n	800a82c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a82a:	2300      	movs	r3, #0
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3718      	adds	r7, #24
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}

0800a834 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b082      	sub	sp, #8
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a83c:	2340      	movs	r3, #64	; 0x40
 800a83e:	2200      	movs	r2, #0
 800a840:	2100      	movs	r1, #0
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f001 f9cb 	bl	800bbde <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2240      	movs	r2, #64	; 0x40
 800a854:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a858:	2340      	movs	r3, #64	; 0x40
 800a85a:	2200      	movs	r2, #0
 800a85c:	2180      	movs	r1, #128	; 0x80
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f001 f9bd 	bl	800bbde <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2201      	movs	r2, #1
 800a868:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2240      	movs	r2, #64	; 0x40
 800a86e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2201      	movs	r2, #1
 800a874:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2200      	movs	r2, #0
 800a88a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a894:	2b00      	cmp	r3, #0
 800a896:	d009      	beq.n	800a8ac <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a89e:	685b      	ldr	r3, [r3, #4]
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	6852      	ldr	r2, [r2, #4]
 800a8a4:	b2d2      	uxtb	r2, r2
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	4798      	blx	r3
  }

  return USBD_OK;
 800a8ac:	2300      	movs	r3, #0
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}

0800a8b6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a8b6:	b480      	push	{r7}
 800a8b8:	b083      	sub	sp, #12
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
 800a8be:	460b      	mov	r3, r1
 800a8c0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	78fa      	ldrb	r2, [r7, #3]
 800a8c6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a8c8:	2300      	movs	r3, #0
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	370c      	adds	r7, #12
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bc80      	pop	{r7}
 800a8d2:	4770      	bx	lr

0800a8d4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a8d4:	b480      	push	{r7}
 800a8d6:	b083      	sub	sp, #12
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2204      	movs	r2, #4
 800a8ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a8f0:	2300      	movs	r3, #0
}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	370c      	adds	r7, #12
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bc80      	pop	{r7}
 800a8fa:	4770      	bx	lr

0800a8fc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a90a:	2b04      	cmp	r3, #4
 800a90c:	d105      	bne.n	800a91a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	370c      	adds	r7, #12
 800a920:	46bd      	mov	sp, r7
 800a922:	bc80      	pop	{r7}
 800a924:	4770      	bx	lr

0800a926 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a926:	b580      	push	{r7, lr}
 800a928:	b082      	sub	sp, #8
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a934:	2b03      	cmp	r3, #3
 800a936:	d10b      	bne.n	800a950 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a93e:	69db      	ldr	r3, [r3, #28]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d005      	beq.n	800a950 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a94a:	69db      	ldr	r3, [r3, #28]
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a950:	2300      	movs	r3, #0
}
 800a952:	4618      	mov	r0, r3
 800a954:	3708      	adds	r7, #8
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
	...

0800a95c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
 800a964:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a966:	2300      	movs	r3, #0
 800a968:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	781b      	ldrb	r3, [r3, #0]
 800a96e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a972:	2b40      	cmp	r3, #64	; 0x40
 800a974:	d005      	beq.n	800a982 <USBD_StdDevReq+0x26>
 800a976:	2b40      	cmp	r3, #64	; 0x40
 800a978:	d84f      	bhi.n	800aa1a <USBD_StdDevReq+0xbe>
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d009      	beq.n	800a992 <USBD_StdDevReq+0x36>
 800a97e:	2b20      	cmp	r3, #32
 800a980:	d14b      	bne.n	800aa1a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	6839      	ldr	r1, [r7, #0]
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	4798      	blx	r3
      break;
 800a990:	e048      	b.n	800aa24 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	785b      	ldrb	r3, [r3, #1]
 800a996:	2b09      	cmp	r3, #9
 800a998:	d839      	bhi.n	800aa0e <USBD_StdDevReq+0xb2>
 800a99a:	a201      	add	r2, pc, #4	; (adr r2, 800a9a0 <USBD_StdDevReq+0x44>)
 800a99c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9a0:	0800a9f1 	.word	0x0800a9f1
 800a9a4:	0800aa05 	.word	0x0800aa05
 800a9a8:	0800aa0f 	.word	0x0800aa0f
 800a9ac:	0800a9fb 	.word	0x0800a9fb
 800a9b0:	0800aa0f 	.word	0x0800aa0f
 800a9b4:	0800a9d3 	.word	0x0800a9d3
 800a9b8:	0800a9c9 	.word	0x0800a9c9
 800a9bc:	0800aa0f 	.word	0x0800aa0f
 800a9c0:	0800a9e7 	.word	0x0800a9e7
 800a9c4:	0800a9dd 	.word	0x0800a9dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a9c8:	6839      	ldr	r1, [r7, #0]
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 f9dc 	bl	800ad88 <USBD_GetDescriptor>
          break;
 800a9d0:	e022      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a9d2:	6839      	ldr	r1, [r7, #0]
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 fb3f 	bl	800b058 <USBD_SetAddress>
          break;
 800a9da:	e01d      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a9dc:	6839      	ldr	r1, [r7, #0]
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 fb7e 	bl	800b0e0 <USBD_SetConfig>
          break;
 800a9e4:	e018      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a9e6:	6839      	ldr	r1, [r7, #0]
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f000 fc07 	bl	800b1fc <USBD_GetConfig>
          break;
 800a9ee:	e013      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a9f0:	6839      	ldr	r1, [r7, #0]
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 fc37 	bl	800b266 <USBD_GetStatus>
          break;
 800a9f8:	e00e      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a9fa:	6839      	ldr	r1, [r7, #0]
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f000 fc65 	bl	800b2cc <USBD_SetFeature>
          break;
 800aa02:	e009      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 fc74 	bl	800b2f4 <USBD_ClrFeature>
          break;
 800aa0c:	e004      	b.n	800aa18 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800aa0e:	6839      	ldr	r1, [r7, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fccc 	bl	800b3ae <USBD_CtlError>
          break;
 800aa16:	bf00      	nop
      }
      break;
 800aa18:	e004      	b.n	800aa24 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800aa1a:	6839      	ldr	r1, [r7, #0]
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 fcc6 	bl	800b3ae <USBD_CtlError>
      break;
 800aa22:	bf00      	nop
  }

  return ret;
 800aa24:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
 800aa2e:	bf00      	nop

0800aa30 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b084      	sub	sp, #16
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aa46:	2b40      	cmp	r3, #64	; 0x40
 800aa48:	d005      	beq.n	800aa56 <USBD_StdItfReq+0x26>
 800aa4a:	2b40      	cmp	r3, #64	; 0x40
 800aa4c:	d82e      	bhi.n	800aaac <USBD_StdItfReq+0x7c>
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d001      	beq.n	800aa56 <USBD_StdItfReq+0x26>
 800aa52:	2b20      	cmp	r3, #32
 800aa54:	d12a      	bne.n	800aaac <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa5c:	3b01      	subs	r3, #1
 800aa5e:	2b02      	cmp	r3, #2
 800aa60:	d81d      	bhi.n	800aa9e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	889b      	ldrh	r3, [r3, #4]
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d813      	bhi.n	800aa94 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	6839      	ldr	r1, [r7, #0]
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	4798      	blx	r3
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	88db      	ldrh	r3, [r3, #6]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d110      	bne.n	800aaa8 <USBD_StdItfReq+0x78>
 800aa86:	7bfb      	ldrb	r3, [r7, #15]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d10d      	bne.n	800aaa8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f000 fd56 	bl	800b53e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800aa92:	e009      	b.n	800aaa8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800aa94:	6839      	ldr	r1, [r7, #0]
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f000 fc89 	bl	800b3ae <USBD_CtlError>
          break;
 800aa9c:	e004      	b.n	800aaa8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800aa9e:	6839      	ldr	r1, [r7, #0]
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 fc84 	bl	800b3ae <USBD_CtlError>
          break;
 800aaa6:	e000      	b.n	800aaaa <USBD_StdItfReq+0x7a>
          break;
 800aaa8:	bf00      	nop
      }
      break;
 800aaaa:	e004      	b.n	800aab6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800aaac:	6839      	ldr	r1, [r7, #0]
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f000 fc7d 	bl	800b3ae <USBD_CtlError>
      break;
 800aab4:	bf00      	nop
  }

  return USBD_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3710      	adds	r7, #16
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aaca:	2300      	movs	r3, #0
 800aacc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	889b      	ldrh	r3, [r3, #4]
 800aad2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	781b      	ldrb	r3, [r3, #0]
 800aad8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aadc:	2b40      	cmp	r3, #64	; 0x40
 800aade:	d007      	beq.n	800aaf0 <USBD_StdEPReq+0x30>
 800aae0:	2b40      	cmp	r3, #64	; 0x40
 800aae2:	f200 8146 	bhi.w	800ad72 <USBD_StdEPReq+0x2b2>
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00a      	beq.n	800ab00 <USBD_StdEPReq+0x40>
 800aaea:	2b20      	cmp	r3, #32
 800aaec:	f040 8141 	bne.w	800ad72 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aaf6:	689b      	ldr	r3, [r3, #8]
 800aaf8:	6839      	ldr	r1, [r7, #0]
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	4798      	blx	r3
      break;
 800aafe:	e13d      	b.n	800ad7c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab08:	2b20      	cmp	r3, #32
 800ab0a:	d10a      	bne.n	800ab22 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab12:	689b      	ldr	r3, [r3, #8]
 800ab14:	6839      	ldr	r1, [r7, #0]
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	4798      	blx	r3
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800ab1e:	7bfb      	ldrb	r3, [r7, #15]
 800ab20:	e12d      	b.n	800ad7e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	785b      	ldrb	r3, [r3, #1]
 800ab26:	2b03      	cmp	r3, #3
 800ab28:	d007      	beq.n	800ab3a <USBD_StdEPReq+0x7a>
 800ab2a:	2b03      	cmp	r3, #3
 800ab2c:	f300 811b 	bgt.w	800ad66 <USBD_StdEPReq+0x2a6>
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d072      	beq.n	800ac1a <USBD_StdEPReq+0x15a>
 800ab34:	2b01      	cmp	r3, #1
 800ab36:	d03a      	beq.n	800abae <USBD_StdEPReq+0xee>
 800ab38:	e115      	b.n	800ad66 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab40:	2b02      	cmp	r3, #2
 800ab42:	d002      	beq.n	800ab4a <USBD_StdEPReq+0x8a>
 800ab44:	2b03      	cmp	r3, #3
 800ab46:	d015      	beq.n	800ab74 <USBD_StdEPReq+0xb4>
 800ab48:	e02b      	b.n	800aba2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab4a:	7bbb      	ldrb	r3, [r7, #14]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d00c      	beq.n	800ab6a <USBD_StdEPReq+0xaa>
 800ab50:	7bbb      	ldrb	r3, [r7, #14]
 800ab52:	2b80      	cmp	r3, #128	; 0x80
 800ab54:	d009      	beq.n	800ab6a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ab56:	7bbb      	ldrb	r3, [r7, #14]
 800ab58:	4619      	mov	r1, r3
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f001 f884 	bl	800bc68 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ab60:	2180      	movs	r1, #128	; 0x80
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f001 f880 	bl	800bc68 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ab68:	e020      	b.n	800abac <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ab6a:	6839      	ldr	r1, [r7, #0]
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 fc1e 	bl	800b3ae <USBD_CtlError>
              break;
 800ab72:	e01b      	b.n	800abac <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	885b      	ldrh	r3, [r3, #2]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d10e      	bne.n	800ab9a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ab7c:	7bbb      	ldrb	r3, [r7, #14]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d00b      	beq.n	800ab9a <USBD_StdEPReq+0xda>
 800ab82:	7bbb      	ldrb	r3, [r7, #14]
 800ab84:	2b80      	cmp	r3, #128	; 0x80
 800ab86:	d008      	beq.n	800ab9a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	88db      	ldrh	r3, [r3, #6]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d104      	bne.n	800ab9a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ab90:	7bbb      	ldrb	r3, [r7, #14]
 800ab92:	4619      	mov	r1, r3
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f001 f867 	bl	800bc68 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 fccf 	bl	800b53e <USBD_CtlSendStatus>

              break;
 800aba0:	e004      	b.n	800abac <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800aba2:	6839      	ldr	r1, [r7, #0]
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 fc02 	bl	800b3ae <USBD_CtlError>
              break;
 800abaa:	bf00      	nop
          }
          break;
 800abac:	e0e0      	b.n	800ad70 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d002      	beq.n	800abbe <USBD_StdEPReq+0xfe>
 800abb8:	2b03      	cmp	r3, #3
 800abba:	d015      	beq.n	800abe8 <USBD_StdEPReq+0x128>
 800abbc:	e026      	b.n	800ac0c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800abbe:	7bbb      	ldrb	r3, [r7, #14]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d00c      	beq.n	800abde <USBD_StdEPReq+0x11e>
 800abc4:	7bbb      	ldrb	r3, [r7, #14]
 800abc6:	2b80      	cmp	r3, #128	; 0x80
 800abc8:	d009      	beq.n	800abde <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800abca:	7bbb      	ldrb	r3, [r7, #14]
 800abcc:	4619      	mov	r1, r3
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f001 f84a 	bl	800bc68 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800abd4:	2180      	movs	r1, #128	; 0x80
 800abd6:	6878      	ldr	r0, [r7, #4]
 800abd8:	f001 f846 	bl	800bc68 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800abdc:	e01c      	b.n	800ac18 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800abde:	6839      	ldr	r1, [r7, #0]
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f000 fbe4 	bl	800b3ae <USBD_CtlError>
              break;
 800abe6:	e017      	b.n	800ac18 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	885b      	ldrh	r3, [r3, #2]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d112      	bne.n	800ac16 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800abf0:	7bbb      	ldrb	r3, [r7, #14]
 800abf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d004      	beq.n	800ac04 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800abfa:	7bbb      	ldrb	r3, [r7, #14]
 800abfc:	4619      	mov	r1, r3
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f001 f851 	bl	800bca6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 fc9a 	bl	800b53e <USBD_CtlSendStatus>
              }
              break;
 800ac0a:	e004      	b.n	800ac16 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ac0c:	6839      	ldr	r1, [r7, #0]
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fbcd 	bl	800b3ae <USBD_CtlError>
              break;
 800ac14:	e000      	b.n	800ac18 <USBD_StdEPReq+0x158>
              break;
 800ac16:	bf00      	nop
          }
          break;
 800ac18:	e0aa      	b.n	800ad70 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac20:	2b02      	cmp	r3, #2
 800ac22:	d002      	beq.n	800ac2a <USBD_StdEPReq+0x16a>
 800ac24:	2b03      	cmp	r3, #3
 800ac26:	d032      	beq.n	800ac8e <USBD_StdEPReq+0x1ce>
 800ac28:	e097      	b.n	800ad5a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ac2a:	7bbb      	ldrb	r3, [r7, #14]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d007      	beq.n	800ac40 <USBD_StdEPReq+0x180>
 800ac30:	7bbb      	ldrb	r3, [r7, #14]
 800ac32:	2b80      	cmp	r3, #128	; 0x80
 800ac34:	d004      	beq.n	800ac40 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800ac36:	6839      	ldr	r1, [r7, #0]
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f000 fbb8 	bl	800b3ae <USBD_CtlError>
                break;
 800ac3e:	e091      	b.n	800ad64 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	da0b      	bge.n	800ac60 <USBD_StdEPReq+0x1a0>
 800ac48:	7bbb      	ldrb	r3, [r7, #14]
 800ac4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ac4e:	4613      	mov	r3, r2
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	4413      	add	r3, r2
 800ac54:	009b      	lsls	r3, r3, #2
 800ac56:	3310      	adds	r3, #16
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	3304      	adds	r3, #4
 800ac5e:	e00b      	b.n	800ac78 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac60:	7bbb      	ldrb	r3, [r7, #14]
 800ac62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac66:	4613      	mov	r3, r2
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	4413      	add	r3, r2
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac72:	687a      	ldr	r2, [r7, #4]
 800ac74:	4413      	add	r3, r2
 800ac76:	3304      	adds	r3, #4
 800ac78:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	2202      	movs	r2, #2
 800ac84:	4619      	mov	r1, r3
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 fbfb 	bl	800b482 <USBD_CtlSendData>
              break;
 800ac8c:	e06a      	b.n	800ad64 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ac8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	da11      	bge.n	800acba <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ac96:	7bbb      	ldrb	r3, [r7, #14]
 800ac98:	f003 020f 	and.w	r2, r3, #15
 800ac9c:	6879      	ldr	r1, [r7, #4]
 800ac9e:	4613      	mov	r3, r2
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	4413      	add	r3, r2
 800aca4:	009b      	lsls	r3, r3, #2
 800aca6:	440b      	add	r3, r1
 800aca8:	3318      	adds	r3, #24
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d117      	bne.n	800ace0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800acb0:	6839      	ldr	r1, [r7, #0]
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 fb7b 	bl	800b3ae <USBD_CtlError>
                  break;
 800acb8:	e054      	b.n	800ad64 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800acba:	7bbb      	ldrb	r3, [r7, #14]
 800acbc:	f003 020f 	and.w	r2, r3, #15
 800acc0:	6879      	ldr	r1, [r7, #4]
 800acc2:	4613      	mov	r3, r2
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	4413      	add	r3, r2
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	440b      	add	r3, r1
 800accc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d104      	bne.n	800ace0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800acd6:	6839      	ldr	r1, [r7, #0]
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	f000 fb68 	bl	800b3ae <USBD_CtlError>
                  break;
 800acde:	e041      	b.n	800ad64 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ace0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	da0b      	bge.n	800ad00 <USBD_StdEPReq+0x240>
 800ace8:	7bbb      	ldrb	r3, [r7, #14]
 800acea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800acee:	4613      	mov	r3, r2
 800acf0:	009b      	lsls	r3, r3, #2
 800acf2:	4413      	add	r3, r2
 800acf4:	009b      	lsls	r3, r3, #2
 800acf6:	3310      	adds	r3, #16
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	4413      	add	r3, r2
 800acfc:	3304      	adds	r3, #4
 800acfe:	e00b      	b.n	800ad18 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ad00:	7bbb      	ldrb	r3, [r7, #14]
 800ad02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ad06:	4613      	mov	r3, r2
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	4413      	add	r3, r2
 800ad0c:	009b      	lsls	r3, r3, #2
 800ad0e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	4413      	add	r3, r2
 800ad16:	3304      	adds	r3, #4
 800ad18:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ad1a:	7bbb      	ldrb	r3, [r7, #14]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d002      	beq.n	800ad26 <USBD_StdEPReq+0x266>
 800ad20:	7bbb      	ldrb	r3, [r7, #14]
 800ad22:	2b80      	cmp	r3, #128	; 0x80
 800ad24:	d103      	bne.n	800ad2e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	601a      	str	r2, [r3, #0]
 800ad2c:	e00e      	b.n	800ad4c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ad2e:	7bbb      	ldrb	r3, [r7, #14]
 800ad30:	4619      	mov	r1, r3
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 ffd6 	bl	800bce4 <USBD_LL_IsStallEP>
 800ad38:	4603      	mov	r3, r0
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d003      	beq.n	800ad46 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	2201      	movs	r2, #1
 800ad42:	601a      	str	r2, [r3, #0]
 800ad44:	e002      	b.n	800ad4c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	2202      	movs	r2, #2
 800ad50:	4619      	mov	r1, r3
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 fb95 	bl	800b482 <USBD_CtlSendData>
              break;
 800ad58:	e004      	b.n	800ad64 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ad5a:	6839      	ldr	r1, [r7, #0]
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f000 fb26 	bl	800b3ae <USBD_CtlError>
              break;
 800ad62:	bf00      	nop
          }
          break;
 800ad64:	e004      	b.n	800ad70 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ad66:	6839      	ldr	r1, [r7, #0]
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 fb20 	bl	800b3ae <USBD_CtlError>
          break;
 800ad6e:	bf00      	nop
      }
      break;
 800ad70:	e004      	b.n	800ad7c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800ad72:	6839      	ldr	r1, [r7, #0]
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	f000 fb1a 	bl	800b3ae <USBD_CtlError>
      break;
 800ad7a:	bf00      	nop
  }

  return ret;
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3710      	adds	r7, #16
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
	...

0800ad88 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b084      	sub	sp, #16
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad92:	2300      	movs	r3, #0
 800ad94:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ad96:	2300      	movs	r3, #0
 800ad98:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	885b      	ldrh	r3, [r3, #2]
 800ada2:	0a1b      	lsrs	r3, r3, #8
 800ada4:	b29b      	uxth	r3, r3
 800ada6:	3b01      	subs	r3, #1
 800ada8:	2b06      	cmp	r3, #6
 800adaa:	f200 8128 	bhi.w	800affe <USBD_GetDescriptor+0x276>
 800adae:	a201      	add	r2, pc, #4	; (adr r2, 800adb4 <USBD_GetDescriptor+0x2c>)
 800adb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adb4:	0800add1 	.word	0x0800add1
 800adb8:	0800ade9 	.word	0x0800ade9
 800adbc:	0800ae29 	.word	0x0800ae29
 800adc0:	0800afff 	.word	0x0800afff
 800adc4:	0800afff 	.word	0x0800afff
 800adc8:	0800af9f 	.word	0x0800af9f
 800adcc:	0800afcb 	.word	0x0800afcb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	687a      	ldr	r2, [r7, #4]
 800adda:	7c12      	ldrb	r2, [r2, #16]
 800addc:	f107 0108 	add.w	r1, r7, #8
 800ade0:	4610      	mov	r0, r2
 800ade2:	4798      	blx	r3
 800ade4:	60f8      	str	r0, [r7, #12]
      break;
 800ade6:	e112      	b.n	800b00e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	7c1b      	ldrb	r3, [r3, #16]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d10d      	bne.n	800ae0c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adf8:	f107 0208 	add.w	r2, r7, #8
 800adfc:	4610      	mov	r0, r2
 800adfe:	4798      	blx	r3
 800ae00:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	3301      	adds	r3, #1
 800ae06:	2202      	movs	r2, #2
 800ae08:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ae0a:	e100      	b.n	800b00e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae14:	f107 0208 	add.w	r2, r7, #8
 800ae18:	4610      	mov	r0, r2
 800ae1a:	4798      	blx	r3
 800ae1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	3301      	adds	r3, #1
 800ae22:	2202      	movs	r2, #2
 800ae24:	701a      	strb	r2, [r3, #0]
      break;
 800ae26:	e0f2      	b.n	800b00e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	885b      	ldrh	r3, [r3, #2]
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	2b05      	cmp	r3, #5
 800ae30:	f200 80ac 	bhi.w	800af8c <USBD_GetDescriptor+0x204>
 800ae34:	a201      	add	r2, pc, #4	; (adr r2, 800ae3c <USBD_GetDescriptor+0xb4>)
 800ae36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3a:	bf00      	nop
 800ae3c:	0800ae55 	.word	0x0800ae55
 800ae40:	0800ae89 	.word	0x0800ae89
 800ae44:	0800aebd 	.word	0x0800aebd
 800ae48:	0800aef1 	.word	0x0800aef1
 800ae4c:	0800af25 	.word	0x0800af25
 800ae50:	0800af59 	.word	0x0800af59
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d00b      	beq.n	800ae78 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	687a      	ldr	r2, [r7, #4]
 800ae6a:	7c12      	ldrb	r2, [r2, #16]
 800ae6c:	f107 0108 	add.w	r1, r7, #8
 800ae70:	4610      	mov	r0, r2
 800ae72:	4798      	blx	r3
 800ae74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae76:	e091      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae78:	6839      	ldr	r1, [r7, #0]
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 fa97 	bl	800b3ae <USBD_CtlError>
            err++;
 800ae80:	7afb      	ldrb	r3, [r7, #11]
 800ae82:	3301      	adds	r3, #1
 800ae84:	72fb      	strb	r3, [r7, #11]
          break;
 800ae86:	e089      	b.n	800af9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae8e:	689b      	ldr	r3, [r3, #8]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d00b      	beq.n	800aeac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ae9a:	689b      	ldr	r3, [r3, #8]
 800ae9c:	687a      	ldr	r2, [r7, #4]
 800ae9e:	7c12      	ldrb	r2, [r2, #16]
 800aea0:	f107 0108 	add.w	r1, r7, #8
 800aea4:	4610      	mov	r0, r2
 800aea6:	4798      	blx	r3
 800aea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeaa:	e077      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aeac:	6839      	ldr	r1, [r7, #0]
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 fa7d 	bl	800b3ae <USBD_CtlError>
            err++;
 800aeb4:	7afb      	ldrb	r3, [r7, #11]
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	72fb      	strb	r3, [r7, #11]
          break;
 800aeba:	e06f      	b.n	800af9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d00b      	beq.n	800aee0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	687a      	ldr	r2, [r7, #4]
 800aed2:	7c12      	ldrb	r2, [r2, #16]
 800aed4:	f107 0108 	add.w	r1, r7, #8
 800aed8:	4610      	mov	r0, r2
 800aeda:	4798      	blx	r3
 800aedc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aede:	e05d      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aee0:	6839      	ldr	r1, [r7, #0]
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 fa63 	bl	800b3ae <USBD_CtlError>
            err++;
 800aee8:	7afb      	ldrb	r3, [r7, #11]
 800aeea:	3301      	adds	r3, #1
 800aeec:	72fb      	strb	r3, [r7, #11]
          break;
 800aeee:	e055      	b.n	800af9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aef6:	691b      	ldr	r3, [r3, #16]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d00b      	beq.n	800af14 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af02:	691b      	ldr	r3, [r3, #16]
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	7c12      	ldrb	r2, [r2, #16]
 800af08:	f107 0108 	add.w	r1, r7, #8
 800af0c:	4610      	mov	r0, r2
 800af0e:	4798      	blx	r3
 800af10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af12:	e043      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af14:	6839      	ldr	r1, [r7, #0]
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f000 fa49 	bl	800b3ae <USBD_CtlError>
            err++;
 800af1c:	7afb      	ldrb	r3, [r7, #11]
 800af1e:	3301      	adds	r3, #1
 800af20:	72fb      	strb	r3, [r7, #11]
          break;
 800af22:	e03b      	b.n	800af9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af2a:	695b      	ldr	r3, [r3, #20]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00b      	beq.n	800af48 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af36:	695b      	ldr	r3, [r3, #20]
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	7c12      	ldrb	r2, [r2, #16]
 800af3c:	f107 0108 	add.w	r1, r7, #8
 800af40:	4610      	mov	r0, r2
 800af42:	4798      	blx	r3
 800af44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af46:	e029      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af48:	6839      	ldr	r1, [r7, #0]
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f000 fa2f 	bl	800b3ae <USBD_CtlError>
            err++;
 800af50:	7afb      	ldrb	r3, [r7, #11]
 800af52:	3301      	adds	r3, #1
 800af54:	72fb      	strb	r3, [r7, #11]
          break;
 800af56:	e021      	b.n	800af9c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af5e:	699b      	ldr	r3, [r3, #24]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d00b      	beq.n	800af7c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800af6a:	699b      	ldr	r3, [r3, #24]
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	7c12      	ldrb	r2, [r2, #16]
 800af70:	f107 0108 	add.w	r1, r7, #8
 800af74:	4610      	mov	r0, r2
 800af76:	4798      	blx	r3
 800af78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800af7a:	e00f      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800af7c:	6839      	ldr	r1, [r7, #0]
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f000 fa15 	bl	800b3ae <USBD_CtlError>
            err++;
 800af84:	7afb      	ldrb	r3, [r7, #11]
 800af86:	3301      	adds	r3, #1
 800af88:	72fb      	strb	r3, [r7, #11]
          break;
 800af8a:	e007      	b.n	800af9c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800af8c:	6839      	ldr	r1, [r7, #0]
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 fa0d 	bl	800b3ae <USBD_CtlError>
          err++;
 800af94:	7afb      	ldrb	r3, [r7, #11]
 800af96:	3301      	adds	r3, #1
 800af98:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800af9a:	e038      	b.n	800b00e <USBD_GetDescriptor+0x286>
 800af9c:	e037      	b.n	800b00e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	7c1b      	ldrb	r3, [r3, #16]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d109      	bne.n	800afba <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afae:	f107 0208 	add.w	r2, r7, #8
 800afb2:	4610      	mov	r0, r2
 800afb4:	4798      	blx	r3
 800afb6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afb8:	e029      	b.n	800b00e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afba:	6839      	ldr	r1, [r7, #0]
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f000 f9f6 	bl	800b3ae <USBD_CtlError>
        err++;
 800afc2:	7afb      	ldrb	r3, [r7, #11]
 800afc4:	3301      	adds	r3, #1
 800afc6:	72fb      	strb	r3, [r7, #11]
      break;
 800afc8:	e021      	b.n	800b00e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	7c1b      	ldrb	r3, [r3, #16]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d10d      	bne.n	800afee <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800afd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afda:	f107 0208 	add.w	r2, r7, #8
 800afde:	4610      	mov	r0, r2
 800afe0:	4798      	blx	r3
 800afe2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	3301      	adds	r3, #1
 800afe8:	2207      	movs	r2, #7
 800afea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800afec:	e00f      	b.n	800b00e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800afee:	6839      	ldr	r1, [r7, #0]
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 f9dc 	bl	800b3ae <USBD_CtlError>
        err++;
 800aff6:	7afb      	ldrb	r3, [r7, #11]
 800aff8:	3301      	adds	r3, #1
 800affa:	72fb      	strb	r3, [r7, #11]
      break;
 800affc:	e007      	b.n	800b00e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800affe:	6839      	ldr	r1, [r7, #0]
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f000 f9d4 	bl	800b3ae <USBD_CtlError>
      err++;
 800b006:	7afb      	ldrb	r3, [r7, #11]
 800b008:	3301      	adds	r3, #1
 800b00a:	72fb      	strb	r3, [r7, #11]
      break;
 800b00c:	bf00      	nop
  }

  if (err != 0U)
 800b00e:	7afb      	ldrb	r3, [r7, #11]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d11c      	bne.n	800b04e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b014:	893b      	ldrh	r3, [r7, #8]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d011      	beq.n	800b03e <USBD_GetDescriptor+0x2b6>
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	88db      	ldrh	r3, [r3, #6]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d00d      	beq.n	800b03e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	88da      	ldrh	r2, [r3, #6]
 800b026:	893b      	ldrh	r3, [r7, #8]
 800b028:	4293      	cmp	r3, r2
 800b02a:	bf28      	it	cs
 800b02c:	4613      	movcs	r3, r2
 800b02e:	b29b      	uxth	r3, r3
 800b030:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b032:	893b      	ldrh	r3, [r7, #8]
 800b034:	461a      	mov	r2, r3
 800b036:	68f9      	ldr	r1, [r7, #12]
 800b038:	6878      	ldr	r0, [r7, #4]
 800b03a:	f000 fa22 	bl	800b482 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	88db      	ldrh	r3, [r3, #6]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d104      	bne.n	800b050 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b046:	6878      	ldr	r0, [r7, #4]
 800b048:	f000 fa79 	bl	800b53e <USBD_CtlSendStatus>
 800b04c:	e000      	b.n	800b050 <USBD_GetDescriptor+0x2c8>
    return;
 800b04e:	bf00      	nop
    }
  }
}
 800b050:	3710      	adds	r7, #16
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
 800b056:	bf00      	nop

0800b058 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b084      	sub	sp, #16
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
 800b060:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	889b      	ldrh	r3, [r3, #4]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d130      	bne.n	800b0cc <USBD_SetAddress+0x74>
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	88db      	ldrh	r3, [r3, #6]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d12c      	bne.n	800b0cc <USBD_SetAddress+0x74>
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	885b      	ldrh	r3, [r3, #2]
 800b076:	2b7f      	cmp	r3, #127	; 0x7f
 800b078:	d828      	bhi.n	800b0cc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	885b      	ldrh	r3, [r3, #2]
 800b07e:	b2db      	uxtb	r3, r3
 800b080:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b084:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b08c:	2b03      	cmp	r3, #3
 800b08e:	d104      	bne.n	800b09a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b090:	6839      	ldr	r1, [r7, #0]
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f000 f98b 	bl	800b3ae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b098:	e01d      	b.n	800b0d6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	7bfa      	ldrb	r2, [r7, #15]
 800b09e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b0a2:	7bfb      	ldrb	r3, [r7, #15]
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 fe48 	bl	800bd3c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f000 fa46 	bl	800b53e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b0b2:	7bfb      	ldrb	r3, [r7, #15]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d004      	beq.n	800b0c2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2202      	movs	r2, #2
 800b0bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0c0:	e009      	b.n	800b0d6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0ca:	e004      	b.n	800b0d6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b0cc:	6839      	ldr	r1, [r7, #0]
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f000 f96d 	bl	800b3ae <USBD_CtlError>
  }
}
 800b0d4:	bf00      	nop
 800b0d6:	bf00      	nop
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}
	...

0800b0e0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
 800b0e8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	885b      	ldrh	r3, [r3, #2]
 800b0ee:	b2da      	uxtb	r2, r3
 800b0f0:	4b41      	ldr	r3, [pc, #260]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b0f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b0f4:	4b40      	ldr	r3, [pc, #256]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	2b01      	cmp	r3, #1
 800b0fa:	d904      	bls.n	800b106 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b0fc:	6839      	ldr	r1, [r7, #0]
 800b0fe:	6878      	ldr	r0, [r7, #4]
 800b100:	f000 f955 	bl	800b3ae <USBD_CtlError>
 800b104:	e075      	b.n	800b1f2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	d002      	beq.n	800b116 <USBD_SetConfig+0x36>
 800b110:	2b03      	cmp	r3, #3
 800b112:	d023      	beq.n	800b15c <USBD_SetConfig+0x7c>
 800b114:	e062      	b.n	800b1dc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b116:	4b38      	ldr	r3, [pc, #224]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d01a      	beq.n	800b154 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b11e:	4b36      	ldr	r3, [pc, #216]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b120:	781b      	ldrb	r3, [r3, #0]
 800b122:	461a      	mov	r2, r3
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2203      	movs	r2, #3
 800b12c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b130:	4b31      	ldr	r3, [pc, #196]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	4619      	mov	r1, r3
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f7ff f9e7 	bl	800a50a <USBD_SetClassConfig>
 800b13c:	4603      	mov	r3, r0
 800b13e:	2b02      	cmp	r3, #2
 800b140:	d104      	bne.n	800b14c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b142:	6839      	ldr	r1, [r7, #0]
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 f932 	bl	800b3ae <USBD_CtlError>
            return;
 800b14a:	e052      	b.n	800b1f2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f000 f9f6 	bl	800b53e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b152:	e04e      	b.n	800b1f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f9f2 	bl	800b53e <USBD_CtlSendStatus>
        break;
 800b15a:	e04a      	b.n	800b1f2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b15c:	4b26      	ldr	r3, [pc, #152]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d112      	bne.n	800b18a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	2202      	movs	r2, #2
 800b168:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b16c:	4b22      	ldr	r3, [pc, #136]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b16e:	781b      	ldrb	r3, [r3, #0]
 800b170:	461a      	mov	r2, r3
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b176:	4b20      	ldr	r3, [pc, #128]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	4619      	mov	r1, r3
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f7ff f9e3 	bl	800a548 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f000 f9db 	bl	800b53e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b188:	e033      	b.n	800b1f2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b18a:	4b1b      	ldr	r3, [pc, #108]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	461a      	mov	r2, r3
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	685b      	ldr	r3, [r3, #4]
 800b194:	429a      	cmp	r2, r3
 800b196:	d01d      	beq.n	800b1d4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	685b      	ldr	r3, [r3, #4]
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	4619      	mov	r1, r3
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f7ff f9d1 	bl	800a548 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b1a6:	4b14      	ldr	r3, [pc, #80]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b1b0:	4b11      	ldr	r3, [pc, #68]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b1b2:	781b      	ldrb	r3, [r3, #0]
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f7ff f9a7 	bl	800a50a <USBD_SetClassConfig>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d104      	bne.n	800b1cc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b1c2:	6839      	ldr	r1, [r7, #0]
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f000 f8f2 	bl	800b3ae <USBD_CtlError>
            return;
 800b1ca:	e012      	b.n	800b1f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f000 f9b6 	bl	800b53e <USBD_CtlSendStatus>
        break;
 800b1d2:	e00e      	b.n	800b1f2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f000 f9b2 	bl	800b53e <USBD_CtlSendStatus>
        break;
 800b1da:	e00a      	b.n	800b1f2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b1dc:	6839      	ldr	r1, [r7, #0]
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f000 f8e5 	bl	800b3ae <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b1e4:	4b04      	ldr	r3, [pc, #16]	; (800b1f8 <USBD_SetConfig+0x118>)
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7ff f9ac 	bl	800a548 <USBD_ClrClassConfig>
        break;
 800b1f0:	bf00      	nop
    }
  }
}
 800b1f2:	3708      	adds	r7, #8
 800b1f4:	46bd      	mov	sp, r7
 800b1f6:	bd80      	pop	{r7, pc}
 800b1f8:	200003e0 	.word	0x200003e0

0800b1fc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b082      	sub	sp, #8
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	88db      	ldrh	r3, [r3, #6]
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	d004      	beq.n	800b218 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b20e:	6839      	ldr	r1, [r7, #0]
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f8cc 	bl	800b3ae <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b216:	e022      	b.n	800b25e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b21e:	2b02      	cmp	r3, #2
 800b220:	dc02      	bgt.n	800b228 <USBD_GetConfig+0x2c>
 800b222:	2b00      	cmp	r3, #0
 800b224:	dc03      	bgt.n	800b22e <USBD_GetConfig+0x32>
 800b226:	e015      	b.n	800b254 <USBD_GetConfig+0x58>
 800b228:	2b03      	cmp	r3, #3
 800b22a:	d00b      	beq.n	800b244 <USBD_GetConfig+0x48>
 800b22c:	e012      	b.n	800b254 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2200      	movs	r2, #0
 800b232:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	3308      	adds	r3, #8
 800b238:	2201      	movs	r2, #1
 800b23a:	4619      	mov	r1, r3
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f000 f920 	bl	800b482 <USBD_CtlSendData>
        break;
 800b242:	e00c      	b.n	800b25e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	3304      	adds	r3, #4
 800b248:	2201      	movs	r2, #1
 800b24a:	4619      	mov	r1, r3
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 f918 	bl	800b482 <USBD_CtlSendData>
        break;
 800b252:	e004      	b.n	800b25e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b254:	6839      	ldr	r1, [r7, #0]
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f000 f8a9 	bl	800b3ae <USBD_CtlError>
        break;
 800b25c:	bf00      	nop
}
 800b25e:	bf00      	nop
 800b260:	3708      	adds	r7, #8
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}

0800b266 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b266:	b580      	push	{r7, lr}
 800b268:	b082      	sub	sp, #8
 800b26a:	af00      	add	r7, sp, #0
 800b26c:	6078      	str	r0, [r7, #4]
 800b26e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b276:	3b01      	subs	r3, #1
 800b278:	2b02      	cmp	r3, #2
 800b27a:	d81e      	bhi.n	800b2ba <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	88db      	ldrh	r3, [r3, #6]
 800b280:	2b02      	cmp	r3, #2
 800b282:	d004      	beq.n	800b28e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b284:	6839      	ldr	r1, [r7, #0]
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f000 f891 	bl	800b3ae <USBD_CtlError>
        break;
 800b28c:	e01a      	b.n	800b2c4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2201      	movs	r2, #1
 800b292:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d005      	beq.n	800b2aa <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	f043 0202 	orr.w	r2, r3, #2
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	330c      	adds	r3, #12
 800b2ae:	2202      	movs	r2, #2
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 f8e5 	bl	800b482 <USBD_CtlSendData>
      break;
 800b2b8:	e004      	b.n	800b2c4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b2ba:	6839      	ldr	r1, [r7, #0]
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 f876 	bl	800b3ae <USBD_CtlError>
      break;
 800b2c2:	bf00      	nop
  }
}
 800b2c4:	bf00      	nop
 800b2c6:	3708      	adds	r7, #8
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b082      	sub	sp, #8
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
 800b2d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	885b      	ldrh	r3, [r3, #2]
 800b2da:	2b01      	cmp	r3, #1
 800b2dc:	d106      	bne.n	800b2ec <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f000 f929 	bl	800b53e <USBD_CtlSendStatus>
  }
}
 800b2ec:	bf00      	nop
 800b2ee:	3708      	adds	r7, #8
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	bd80      	pop	{r7, pc}

0800b2f4 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
 800b2fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b304:	3b01      	subs	r3, #1
 800b306:	2b02      	cmp	r3, #2
 800b308:	d80b      	bhi.n	800b322 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	885b      	ldrh	r3, [r3, #2]
 800b30e:	2b01      	cmp	r3, #1
 800b310:	d10c      	bne.n	800b32c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2200      	movs	r2, #0
 800b316:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 f90f 	bl	800b53e <USBD_CtlSendStatus>
      }
      break;
 800b320:	e004      	b.n	800b32c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b322:	6839      	ldr	r1, [r7, #0]
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f000 f842 	bl	800b3ae <USBD_CtlError>
      break;
 800b32a:	e000      	b.n	800b32e <USBD_ClrFeature+0x3a>
      break;
 800b32c:	bf00      	nop
  }
}
 800b32e:	bf00      	nop
 800b330:	3708      	adds	r7, #8
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}

0800b336 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b336:	b480      	push	{r7}
 800b338:	b083      	sub	sp, #12
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	6078      	str	r0, [r7, #4]
 800b33e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	781a      	ldrb	r2, [r3, #0]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	785a      	ldrb	r2, [r3, #1]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	3302      	adds	r3, #2
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	b29a      	uxth	r2, r3
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	3303      	adds	r3, #3
 800b35c:	781b      	ldrb	r3, [r3, #0]
 800b35e:	b29b      	uxth	r3, r3
 800b360:	021b      	lsls	r3, r3, #8
 800b362:	b29b      	uxth	r3, r3
 800b364:	4413      	add	r3, r2
 800b366:	b29a      	uxth	r2, r3
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	3304      	adds	r3, #4
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	b29a      	uxth	r2, r3
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	3305      	adds	r3, #5
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	021b      	lsls	r3, r3, #8
 800b37e:	b29b      	uxth	r3, r3
 800b380:	4413      	add	r3, r2
 800b382:	b29a      	uxth	r2, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	3306      	adds	r3, #6
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	b29a      	uxth	r2, r3
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	3307      	adds	r3, #7
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	b29b      	uxth	r3, r3
 800b398:	021b      	lsls	r3, r3, #8
 800b39a:	b29b      	uxth	r3, r3
 800b39c:	4413      	add	r3, r2
 800b39e:	b29a      	uxth	r2, r3
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	80da      	strh	r2, [r3, #6]

}
 800b3a4:	bf00      	nop
 800b3a6:	370c      	adds	r7, #12
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bc80      	pop	{r7}
 800b3ac:	4770      	bx	lr

0800b3ae <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b3ae:	b580      	push	{r7, lr}
 800b3b0:	b082      	sub	sp, #8
 800b3b2:	af00      	add	r7, sp, #0
 800b3b4:	6078      	str	r0, [r7, #4]
 800b3b6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b3b8:	2180      	movs	r1, #128	; 0x80
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 fc54 	bl	800bc68 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b3c0:	2100      	movs	r1, #0
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 fc50 	bl	800bc68 <USBD_LL_StallEP>
}
 800b3c8:	bf00      	nop
 800b3ca:	3708      	adds	r7, #8
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b086      	sub	sp, #24
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	60f8      	str	r0, [r7, #12]
 800b3d8:	60b9      	str	r1, [r7, #8]
 800b3da:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d032      	beq.n	800b44c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f000 f834 	bl	800b454 <USBD_GetLen>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	005b      	lsls	r3, r3, #1
 800b3f4:	b29a      	uxth	r2, r3
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b3fa:	7dfb      	ldrb	r3, [r7, #23]
 800b3fc:	1c5a      	adds	r2, r3, #1
 800b3fe:	75fa      	strb	r2, [r7, #23]
 800b400:	461a      	mov	r2, r3
 800b402:	68bb      	ldr	r3, [r7, #8]
 800b404:	4413      	add	r3, r2
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	7812      	ldrb	r2, [r2, #0]
 800b40a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b40c:	7dfb      	ldrb	r3, [r7, #23]
 800b40e:	1c5a      	adds	r2, r3, #1
 800b410:	75fa      	strb	r2, [r7, #23]
 800b412:	461a      	mov	r2, r3
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	4413      	add	r3, r2
 800b418:	2203      	movs	r2, #3
 800b41a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b41c:	e012      	b.n	800b444 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	1c5a      	adds	r2, r3, #1
 800b422:	60fa      	str	r2, [r7, #12]
 800b424:	7dfa      	ldrb	r2, [r7, #23]
 800b426:	1c51      	adds	r1, r2, #1
 800b428:	75f9      	strb	r1, [r7, #23]
 800b42a:	4611      	mov	r1, r2
 800b42c:	68ba      	ldr	r2, [r7, #8]
 800b42e:	440a      	add	r2, r1
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b434:	7dfb      	ldrb	r3, [r7, #23]
 800b436:	1c5a      	adds	r2, r3, #1
 800b438:	75fa      	strb	r2, [r7, #23]
 800b43a:	461a      	mov	r2, r3
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	4413      	add	r3, r2
 800b440:	2200      	movs	r2, #0
 800b442:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	781b      	ldrb	r3, [r3, #0]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d1e8      	bne.n	800b41e <USBD_GetString+0x4e>
    }
  }
}
 800b44c:	bf00      	nop
 800b44e:	3718      	adds	r7, #24
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b454:	b480      	push	{r7}
 800b456:	b085      	sub	sp, #20
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b45c:	2300      	movs	r3, #0
 800b45e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b460:	e005      	b.n	800b46e <USBD_GetLen+0x1a>
  {
    len++;
 800b462:	7bfb      	ldrb	r3, [r7, #15]
 800b464:	3301      	adds	r3, #1
 800b466:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	3301      	adds	r3, #1
 800b46c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d1f5      	bne.n	800b462 <USBD_GetLen+0xe>
  }

  return len;
 800b476:	7bfb      	ldrb	r3, [r7, #15]
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3714      	adds	r7, #20
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bc80      	pop	{r7}
 800b480:	4770      	bx	lr

0800b482 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b482:	b580      	push	{r7, lr}
 800b484:	b084      	sub	sp, #16
 800b486:	af00      	add	r7, sp, #0
 800b488:	60f8      	str	r0, [r7, #12]
 800b48a:	60b9      	str	r1, [r7, #8]
 800b48c:	4613      	mov	r3, r2
 800b48e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2202      	movs	r2, #2
 800b494:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b498:	88fa      	ldrh	r2, [r7, #6]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b49e:	88fa      	ldrh	r2, [r7, #6]
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4a4:	88fb      	ldrh	r3, [r7, #6]
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	68f8      	ldr	r0, [r7, #12]
 800b4ac:	f000 fc65 	bl	800bd7a <USBD_LL_Transmit>

  return USBD_OK;
 800b4b0:	2300      	movs	r3, #0
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3710      	adds	r7, #16
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}

0800b4ba <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b4ba:	b580      	push	{r7, lr}
 800b4bc:	b084      	sub	sp, #16
 800b4be:	af00      	add	r7, sp, #0
 800b4c0:	60f8      	str	r0, [r7, #12]
 800b4c2:	60b9      	str	r1, [r7, #8]
 800b4c4:	4613      	mov	r3, r2
 800b4c6:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b4c8:	88fb      	ldrh	r3, [r7, #6]
 800b4ca:	68ba      	ldr	r2, [r7, #8]
 800b4cc:	2100      	movs	r1, #0
 800b4ce:	68f8      	ldr	r0, [r7, #12]
 800b4d0:	f000 fc53 	bl	800bd7a <USBD_LL_Transmit>

  return USBD_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3710      	adds	r7, #16
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b084      	sub	sp, #16
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	60f8      	str	r0, [r7, #12]
 800b4e6:	60b9      	str	r1, [r7, #8]
 800b4e8:	4613      	mov	r3, r2
 800b4ea:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2203      	movs	r2, #3
 800b4f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b4f4:	88fa      	ldrh	r2, [r7, #6]
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b4fc:	88fa      	ldrh	r2, [r7, #6]
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b504:	88fb      	ldrh	r3, [r7, #6]
 800b506:	68ba      	ldr	r2, [r7, #8]
 800b508:	2100      	movs	r1, #0
 800b50a:	68f8      	ldr	r0, [r7, #12]
 800b50c:	f000 fc58 	bl	800bdc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b510:	2300      	movs	r3, #0
}
 800b512:	4618      	mov	r0, r3
 800b514:	3710      	adds	r7, #16
 800b516:	46bd      	mov	sp, r7
 800b518:	bd80      	pop	{r7, pc}

0800b51a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b51a:	b580      	push	{r7, lr}
 800b51c:	b084      	sub	sp, #16
 800b51e:	af00      	add	r7, sp, #0
 800b520:	60f8      	str	r0, [r7, #12]
 800b522:	60b9      	str	r1, [r7, #8]
 800b524:	4613      	mov	r3, r2
 800b526:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b528:	88fb      	ldrh	r3, [r7, #6]
 800b52a:	68ba      	ldr	r2, [r7, #8]
 800b52c:	2100      	movs	r1, #0
 800b52e:	68f8      	ldr	r0, [r7, #12]
 800b530:	f000 fc46 	bl	800bdc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3710      	adds	r7, #16
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}

0800b53e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b53e:	b580      	push	{r7, lr}
 800b540:	b082      	sub	sp, #8
 800b542:	af00      	add	r7, sp, #0
 800b544:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2204      	movs	r2, #4
 800b54a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b54e:	2300      	movs	r3, #0
 800b550:	2200      	movs	r2, #0
 800b552:	2100      	movs	r1, #0
 800b554:	6878      	ldr	r0, [r7, #4]
 800b556:	f000 fc10 	bl	800bd7a <USBD_LL_Transmit>

  return USBD_OK;
 800b55a:	2300      	movs	r3, #0
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3708      	adds	r7, #8
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b082      	sub	sp, #8
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2205      	movs	r2, #5
 800b570:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b574:	2300      	movs	r3, #0
 800b576:	2200      	movs	r2, #0
 800b578:	2100      	movs	r1, #0
 800b57a:	6878      	ldr	r0, [r7, #4]
 800b57c:	f000 fc20 	bl	800bdc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b580:	2300      	movs	r3, #0
}
 800b582:	4618      	mov	r0, r3
 800b584:	3708      	adds	r7, #8
 800b586:	46bd      	mov	sp, r7
 800b588:	bd80      	pop	{r7, pc}
	...

0800b58c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b590:	2200      	movs	r2, #0
 800b592:	4912      	ldr	r1, [pc, #72]	; (800b5dc <MX_USB_DEVICE_Init+0x50>)
 800b594:	4812      	ldr	r0, [pc, #72]	; (800b5e0 <MX_USB_DEVICE_Init+0x54>)
 800b596:	f7fe ff5e 	bl	800a456 <USBD_Init>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d001      	beq.n	800b5a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b5a0:	f7f6 fd88 	bl	80020b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b5a4:	490f      	ldr	r1, [pc, #60]	; (800b5e4 <MX_USB_DEVICE_Init+0x58>)
 800b5a6:	480e      	ldr	r0, [pc, #56]	; (800b5e0 <MX_USB_DEVICE_Init+0x54>)
 800b5a8:	f7fe ff80 	bl	800a4ac <USBD_RegisterClass>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d001      	beq.n	800b5b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b5b2:	f7f6 fd7f 	bl	80020b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b5b6:	490c      	ldr	r1, [pc, #48]	; (800b5e8 <MX_USB_DEVICE_Init+0x5c>)
 800b5b8:	4809      	ldr	r0, [pc, #36]	; (800b5e0 <MX_USB_DEVICE_Init+0x54>)
 800b5ba:	f7fe feb1 	bl	800a320 <USBD_CDC_RegisterInterface>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d001      	beq.n	800b5c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b5c4:	f7f6 fd76 	bl	80020b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b5c8:	4805      	ldr	r0, [pc, #20]	; (800b5e0 <MX_USB_DEVICE_Init+0x54>)
 800b5ca:	f7fe ff88 	bl	800a4de <USBD_Start>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d001      	beq.n	800b5d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b5d4:	f7f6 fd6e 	bl	80020b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b5d8:	bf00      	nop
 800b5da:	bd80      	pop	{r7, pc}
 800b5dc:	2000019c 	.word	0x2000019c
 800b5e0:	200003e4 	.word	0x200003e4
 800b5e4:	20000088 	.word	0x20000088
 800b5e8:	2000018c 	.word	0x2000018c

0800b5ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	4905      	ldr	r1, [pc, #20]	; (800b608 <CDC_Init_FS+0x1c>)
 800b5f4:	4805      	ldr	r0, [pc, #20]	; (800b60c <CDC_Init_FS+0x20>)
 800b5f6:	f7fe fea9 	bl	800a34c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b5fa:	4905      	ldr	r1, [pc, #20]	; (800b610 <CDC_Init_FS+0x24>)
 800b5fc:	4803      	ldr	r0, [pc, #12]	; (800b60c <CDC_Init_FS+0x20>)
 800b5fe:	f7fe febe 	bl	800a37e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b602:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b604:	4618      	mov	r0, r3
 800b606:	bd80      	pop	{r7, pc}
 800b608:	20000aa8 	.word	0x20000aa8
 800b60c:	200003e4 	.word	0x200003e4
 800b610:	200006a8 	.word	0x200006a8

0800b614 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b614:	b480      	push	{r7}
 800b616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b618:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bc80      	pop	{r7}
 800b620:	4770      	bx	lr
	...

0800b624 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b624:	b480      	push	{r7}
 800b626:	b083      	sub	sp, #12
 800b628:	af00      	add	r7, sp, #0
 800b62a:	4603      	mov	r3, r0
 800b62c:	6039      	str	r1, [r7, #0]
 800b62e:	71fb      	strb	r3, [r7, #7]
 800b630:	4613      	mov	r3, r2
 800b632:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b634:	79fb      	ldrb	r3, [r7, #7]
 800b636:	2b23      	cmp	r3, #35	; 0x23
 800b638:	d84a      	bhi.n	800b6d0 <CDC_Control_FS+0xac>
 800b63a:	a201      	add	r2, pc, #4	; (adr r2, 800b640 <CDC_Control_FS+0x1c>)
 800b63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b640:	0800b6d1 	.word	0x0800b6d1
 800b644:	0800b6d1 	.word	0x0800b6d1
 800b648:	0800b6d1 	.word	0x0800b6d1
 800b64c:	0800b6d1 	.word	0x0800b6d1
 800b650:	0800b6d1 	.word	0x0800b6d1
 800b654:	0800b6d1 	.word	0x0800b6d1
 800b658:	0800b6d1 	.word	0x0800b6d1
 800b65c:	0800b6d1 	.word	0x0800b6d1
 800b660:	0800b6d1 	.word	0x0800b6d1
 800b664:	0800b6d1 	.word	0x0800b6d1
 800b668:	0800b6d1 	.word	0x0800b6d1
 800b66c:	0800b6d1 	.word	0x0800b6d1
 800b670:	0800b6d1 	.word	0x0800b6d1
 800b674:	0800b6d1 	.word	0x0800b6d1
 800b678:	0800b6d1 	.word	0x0800b6d1
 800b67c:	0800b6d1 	.word	0x0800b6d1
 800b680:	0800b6d1 	.word	0x0800b6d1
 800b684:	0800b6d1 	.word	0x0800b6d1
 800b688:	0800b6d1 	.word	0x0800b6d1
 800b68c:	0800b6d1 	.word	0x0800b6d1
 800b690:	0800b6d1 	.word	0x0800b6d1
 800b694:	0800b6d1 	.word	0x0800b6d1
 800b698:	0800b6d1 	.word	0x0800b6d1
 800b69c:	0800b6d1 	.word	0x0800b6d1
 800b6a0:	0800b6d1 	.word	0x0800b6d1
 800b6a4:	0800b6d1 	.word	0x0800b6d1
 800b6a8:	0800b6d1 	.word	0x0800b6d1
 800b6ac:	0800b6d1 	.word	0x0800b6d1
 800b6b0:	0800b6d1 	.word	0x0800b6d1
 800b6b4:	0800b6d1 	.word	0x0800b6d1
 800b6b8:	0800b6d1 	.word	0x0800b6d1
 800b6bc:	0800b6d1 	.word	0x0800b6d1
 800b6c0:	0800b6d1 	.word	0x0800b6d1
 800b6c4:	0800b6d1 	.word	0x0800b6d1
 800b6c8:	0800b6d1 	.word	0x0800b6d1
 800b6cc:	0800b6d1 	.word	0x0800b6d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b6d0:	bf00      	nop
  }

  return (USBD_OK);
 800b6d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	370c      	adds	r7, #12
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bc80      	pop	{r7}
 800b6dc:	4770      	bx	lr
 800b6de:	bf00      	nop

0800b6e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b082      	sub	sp, #8
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b6ea:	6879      	ldr	r1, [r7, #4]
 800b6ec:	4805      	ldr	r0, [pc, #20]	; (800b704 <CDC_Receive_FS+0x24>)
 800b6ee:	f7fe fe46 	bl	800a37e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6f2:	4804      	ldr	r0, [pc, #16]	; (800b704 <CDC_Receive_FS+0x24>)
 800b6f4:	f7fe fe85 	bl	800a402 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b6f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3708      	adds	r7, #8
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
 800b702:	bf00      	nop
 800b704:	200003e4 	.word	0x200003e4

0800b708 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	460b      	mov	r3, r1
 800b712:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b714:	2300      	movs	r3, #0
 800b716:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b718:	4b0d      	ldr	r3, [pc, #52]	; (800b750 <CDC_Transmit_FS+0x48>)
 800b71a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b71e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b726:	2b00      	cmp	r3, #0
 800b728:	d001      	beq.n	800b72e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b72a:	2301      	movs	r3, #1
 800b72c:	e00b      	b.n	800b746 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b72e:	887b      	ldrh	r3, [r7, #2]
 800b730:	461a      	mov	r2, r3
 800b732:	6879      	ldr	r1, [r7, #4]
 800b734:	4806      	ldr	r0, [pc, #24]	; (800b750 <CDC_Transmit_FS+0x48>)
 800b736:	f7fe fe09 	bl	800a34c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b73a:	4805      	ldr	r0, [pc, #20]	; (800b750 <CDC_Transmit_FS+0x48>)
 800b73c:	f7fe fe32 	bl	800a3a4 <USBD_CDC_TransmitPacket>
 800b740:	4603      	mov	r3, r0
 800b742:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b744:	7bfb      	ldrb	r3, [r7, #15]
}
 800b746:	4618      	mov	r0, r3
 800b748:	3710      	adds	r7, #16
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
 800b74e:	bf00      	nop
 800b750:	200003e4 	.word	0x200003e4

0800b754 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b754:	b480      	push	{r7}
 800b756:	b083      	sub	sp, #12
 800b758:	af00      	add	r7, sp, #0
 800b75a:	4603      	mov	r3, r0
 800b75c:	6039      	str	r1, [r7, #0]
 800b75e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	2212      	movs	r2, #18
 800b764:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b766:	4b03      	ldr	r3, [pc, #12]	; (800b774 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b768:	4618      	mov	r0, r3
 800b76a:	370c      	adds	r7, #12
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bc80      	pop	{r7}
 800b770:	4770      	bx	lr
 800b772:	bf00      	nop
 800b774:	200001b8 	.word	0x200001b8

0800b778 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b778:	b480      	push	{r7}
 800b77a:	b083      	sub	sp, #12
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	4603      	mov	r3, r0
 800b780:	6039      	str	r1, [r7, #0]
 800b782:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	2204      	movs	r2, #4
 800b788:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b78a:	4b03      	ldr	r3, [pc, #12]	; (800b798 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	370c      	adds	r7, #12
 800b790:	46bd      	mov	sp, r7
 800b792:	bc80      	pop	{r7}
 800b794:	4770      	bx	lr
 800b796:	bf00      	nop
 800b798:	200001cc 	.word	0x200001cc

0800b79c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b082      	sub	sp, #8
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	6039      	str	r1, [r7, #0]
 800b7a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b7a8:	79fb      	ldrb	r3, [r7, #7]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d105      	bne.n	800b7ba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7ae:	683a      	ldr	r2, [r7, #0]
 800b7b0:	4907      	ldr	r1, [pc, #28]	; (800b7d0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7b2:	4808      	ldr	r0, [pc, #32]	; (800b7d4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b7b4:	f7ff fe0c 	bl	800b3d0 <USBD_GetString>
 800b7b8:	e004      	b.n	800b7c4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7ba:	683a      	ldr	r2, [r7, #0]
 800b7bc:	4904      	ldr	r1, [pc, #16]	; (800b7d0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7be:	4805      	ldr	r0, [pc, #20]	; (800b7d4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b7c0:	f7ff fe06 	bl	800b3d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7c4:	4b02      	ldr	r3, [pc, #8]	; (800b7d0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	20000ea8 	.word	0x20000ea8
 800b7d4:	0800dba0 	.word	0x0800dba0

0800b7d8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	4603      	mov	r3, r0
 800b7e0:	6039      	str	r1, [r7, #0]
 800b7e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b7e4:	683a      	ldr	r2, [r7, #0]
 800b7e6:	4904      	ldr	r1, [pc, #16]	; (800b7f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b7e8:	4804      	ldr	r0, [pc, #16]	; (800b7fc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b7ea:	f7ff fdf1 	bl	800b3d0 <USBD_GetString>
  return USBD_StrDesc;
 800b7ee:	4b02      	ldr	r3, [pc, #8]	; (800b7f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3708      	adds	r7, #8
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}
 800b7f8:	20000ea8 	.word	0x20000ea8
 800b7fc:	0800dbb4 	.word	0x0800dbb4

0800b800 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b082      	sub	sp, #8
 800b804:	af00      	add	r7, sp, #0
 800b806:	4603      	mov	r3, r0
 800b808:	6039      	str	r1, [r7, #0]
 800b80a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	221a      	movs	r2, #26
 800b810:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b812:	f000 f843 	bl	800b89c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b816:	4b02      	ldr	r3, [pc, #8]	; (800b820 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3708      	adds	r7, #8
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	200001d0 	.word	0x200001d0

0800b824 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b082      	sub	sp, #8
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4603      	mov	r3, r0
 800b82c:	6039      	str	r1, [r7, #0]
 800b82e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b830:	79fb      	ldrb	r3, [r7, #7]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d105      	bne.n	800b842 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b836:	683a      	ldr	r2, [r7, #0]
 800b838:	4907      	ldr	r1, [pc, #28]	; (800b858 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b83a:	4808      	ldr	r0, [pc, #32]	; (800b85c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b83c:	f7ff fdc8 	bl	800b3d0 <USBD_GetString>
 800b840:	e004      	b.n	800b84c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b842:	683a      	ldr	r2, [r7, #0]
 800b844:	4904      	ldr	r1, [pc, #16]	; (800b858 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b846:	4805      	ldr	r0, [pc, #20]	; (800b85c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b848:	f7ff fdc2 	bl	800b3d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b84c:	4b02      	ldr	r3, [pc, #8]	; (800b858 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3708      	adds	r7, #8
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}
 800b856:	bf00      	nop
 800b858:	20000ea8 	.word	0x20000ea8
 800b85c:	0800dbc8 	.word	0x0800dbc8

0800b860 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
 800b866:	4603      	mov	r3, r0
 800b868:	6039      	str	r1, [r7, #0]
 800b86a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b86c:	79fb      	ldrb	r3, [r7, #7]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d105      	bne.n	800b87e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b872:	683a      	ldr	r2, [r7, #0]
 800b874:	4907      	ldr	r1, [pc, #28]	; (800b894 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b876:	4808      	ldr	r0, [pc, #32]	; (800b898 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b878:	f7ff fdaa 	bl	800b3d0 <USBD_GetString>
 800b87c:	e004      	b.n	800b888 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	4904      	ldr	r1, [pc, #16]	; (800b894 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b882:	4805      	ldr	r0, [pc, #20]	; (800b898 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b884:	f7ff fda4 	bl	800b3d0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b888:	4b02      	ldr	r3, [pc, #8]	; (800b894 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3708      	adds	r7, #8
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	20000ea8 	.word	0x20000ea8
 800b898:	0800dbd4 	.word	0x0800dbd4

0800b89c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b8a2:	4b0f      	ldr	r3, [pc, #60]	; (800b8e0 <Get_SerialNum+0x44>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b8a8:	4b0e      	ldr	r3, [pc, #56]	; (800b8e4 <Get_SerialNum+0x48>)
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b8ae:	4b0e      	ldr	r3, [pc, #56]	; (800b8e8 <Get_SerialNum+0x4c>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b8b4:	68fa      	ldr	r2, [r7, #12]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d009      	beq.n	800b8d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b8c2:	2208      	movs	r2, #8
 800b8c4:	4909      	ldr	r1, [pc, #36]	; (800b8ec <Get_SerialNum+0x50>)
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f000 f814 	bl	800b8f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b8cc:	2204      	movs	r2, #4
 800b8ce:	4908      	ldr	r1, [pc, #32]	; (800b8f0 <Get_SerialNum+0x54>)
 800b8d0:	68b8      	ldr	r0, [r7, #8]
 800b8d2:	f000 f80f 	bl	800b8f4 <IntToUnicode>
  }
}
 800b8d6:	bf00      	nop
 800b8d8:	3710      	adds	r7, #16
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	1ffff7e8 	.word	0x1ffff7e8
 800b8e4:	1ffff7ec 	.word	0x1ffff7ec
 800b8e8:	1ffff7f0 	.word	0x1ffff7f0
 800b8ec:	200001d2 	.word	0x200001d2
 800b8f0:	200001e2 	.word	0x200001e2

0800b8f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b087      	sub	sp, #28
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	4613      	mov	r3, r2
 800b900:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b902:	2300      	movs	r3, #0
 800b904:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b906:	2300      	movs	r3, #0
 800b908:	75fb      	strb	r3, [r7, #23]
 800b90a:	e027      	b.n	800b95c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	0f1b      	lsrs	r3, r3, #28
 800b910:	2b09      	cmp	r3, #9
 800b912:	d80b      	bhi.n	800b92c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	0f1b      	lsrs	r3, r3, #28
 800b918:	b2da      	uxtb	r2, r3
 800b91a:	7dfb      	ldrb	r3, [r7, #23]
 800b91c:	005b      	lsls	r3, r3, #1
 800b91e:	4619      	mov	r1, r3
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	440b      	add	r3, r1
 800b924:	3230      	adds	r2, #48	; 0x30
 800b926:	b2d2      	uxtb	r2, r2
 800b928:	701a      	strb	r2, [r3, #0]
 800b92a:	e00a      	b.n	800b942 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	0f1b      	lsrs	r3, r3, #28
 800b930:	b2da      	uxtb	r2, r3
 800b932:	7dfb      	ldrb	r3, [r7, #23]
 800b934:	005b      	lsls	r3, r3, #1
 800b936:	4619      	mov	r1, r3
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	440b      	add	r3, r1
 800b93c:	3237      	adds	r2, #55	; 0x37
 800b93e:	b2d2      	uxtb	r2, r2
 800b940:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	011b      	lsls	r3, r3, #4
 800b946:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b948:	7dfb      	ldrb	r3, [r7, #23]
 800b94a:	005b      	lsls	r3, r3, #1
 800b94c:	3301      	adds	r3, #1
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	4413      	add	r3, r2
 800b952:	2200      	movs	r2, #0
 800b954:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b956:	7dfb      	ldrb	r3, [r7, #23]
 800b958:	3301      	adds	r3, #1
 800b95a:	75fb      	strb	r3, [r7, #23]
 800b95c:	7dfa      	ldrb	r2, [r7, #23]
 800b95e:	79fb      	ldrb	r3, [r7, #7]
 800b960:	429a      	cmp	r2, r3
 800b962:	d3d3      	bcc.n	800b90c <IntToUnicode+0x18>
  }
}
 800b964:	bf00      	nop
 800b966:	bf00      	nop
 800b968:	371c      	adds	r7, #28
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bc80      	pop	{r7}
 800b96e:	4770      	bx	lr

0800b970 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b084      	sub	sp, #16
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	4a0d      	ldr	r2, [pc, #52]	; (800b9b4 <HAL_PCD_MspInit+0x44>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d113      	bne.n	800b9aa <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b982:	4b0d      	ldr	r3, [pc, #52]	; (800b9b8 <HAL_PCD_MspInit+0x48>)
 800b984:	69db      	ldr	r3, [r3, #28]
 800b986:	4a0c      	ldr	r2, [pc, #48]	; (800b9b8 <HAL_PCD_MspInit+0x48>)
 800b988:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b98c:	61d3      	str	r3, [r2, #28]
 800b98e:	4b0a      	ldr	r3, [pc, #40]	; (800b9b8 <HAL_PCD_MspInit+0x48>)
 800b990:	69db      	ldr	r3, [r3, #28]
 800b992:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b996:	60fb      	str	r3, [r7, #12]
 800b998:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b99a:	2200      	movs	r2, #0
 800b99c:	2100      	movs	r1, #0
 800b99e:	2014      	movs	r0, #20
 800b9a0:	f7f7 fe43 	bl	800362a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b9a4:	2014      	movs	r0, #20
 800b9a6:	f7f7 fe5c 	bl	8003662 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b9aa:	bf00      	nop
 800b9ac:	3710      	adds	r7, #16
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	bd80      	pop	{r7, pc}
 800b9b2:	bf00      	nop
 800b9b4:	40005c00 	.word	0x40005c00
 800b9b8:	40021000 	.word	0x40021000

0800b9bc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	4610      	mov	r0, r2
 800b9d4:	f7fe fdcb 	bl	800a56e <USBD_LL_SetupStage>
}
 800b9d8:	bf00      	nop
 800b9da:	3708      	adds	r7, #8
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}

0800b9e0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	460b      	mov	r3, r1
 800b9ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800b9f2:	78fa      	ldrb	r2, [r7, #3]
 800b9f4:	6879      	ldr	r1, [r7, #4]
 800b9f6:	4613      	mov	r3, r2
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	4413      	add	r3, r2
 800b9fc:	00db      	lsls	r3, r3, #3
 800b9fe:	440b      	add	r3, r1
 800ba00:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800ba04:	681a      	ldr	r2, [r3, #0]
 800ba06:	78fb      	ldrb	r3, [r7, #3]
 800ba08:	4619      	mov	r1, r3
 800ba0a:	f7fe fdfd 	bl	800a608 <USBD_LL_DataOutStage>
}
 800ba0e:	bf00      	nop
 800ba10:	3708      	adds	r7, #8
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}

0800ba16 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba16:	b580      	push	{r7, lr}
 800ba18:	b082      	sub	sp, #8
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
 800ba1e:	460b      	mov	r3, r1
 800ba20:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 800ba28:	78fa      	ldrb	r2, [r7, #3]
 800ba2a:	6879      	ldr	r1, [r7, #4]
 800ba2c:	4613      	mov	r3, r2
 800ba2e:	009b      	lsls	r3, r3, #2
 800ba30:	4413      	add	r3, r2
 800ba32:	00db      	lsls	r3, r3, #3
 800ba34:	440b      	add	r3, r1
 800ba36:	333c      	adds	r3, #60	; 0x3c
 800ba38:	681a      	ldr	r2, [r3, #0]
 800ba3a:	78fb      	ldrb	r3, [r7, #3]
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	f7fe fe54 	bl	800a6ea <USBD_LL_DataInStage>
}
 800ba42:	bf00      	nop
 800ba44:	3708      	adds	r7, #8
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}

0800ba4a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba4a:	b580      	push	{r7, lr}
 800ba4c:	b082      	sub	sp, #8
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7fe ff64 	bl	800a926 <USBD_LL_SOF>
}
 800ba5e:	bf00      	nop
 800ba60:	3708      	adds	r7, #8
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}

0800ba66 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba66:	b580      	push	{r7, lr}
 800ba68:	b084      	sub	sp, #16
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	689b      	ldr	r3, [r3, #8]
 800ba76:	2b02      	cmp	r3, #2
 800ba78:	d001      	beq.n	800ba7e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ba7a:	f7f6 fb1b 	bl	80020b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800ba84:	7bfa      	ldrb	r2, [r7, #15]
 800ba86:	4611      	mov	r1, r2
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f7fe ff14 	bl	800a8b6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800ba94:	4618      	mov	r0, r3
 800ba96:	f7fe fecd 	bl	800a834 <USBD_LL_Reset>
}
 800ba9a:	bf00      	nop
 800ba9c:	3710      	adds	r7, #16
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}
	...

0800baa4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b082      	sub	sp, #8
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800bab2:	4618      	mov	r0, r3
 800bab4:	f7fe ff0e 	bl	800a8d4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	699b      	ldr	r3, [r3, #24]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d005      	beq.n	800bacc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bac0:	4b04      	ldr	r3, [pc, #16]	; (800bad4 <HAL_PCD_SuspendCallback+0x30>)
 800bac2:	691b      	ldr	r3, [r3, #16]
 800bac4:	4a03      	ldr	r2, [pc, #12]	; (800bad4 <HAL_PCD_SuspendCallback+0x30>)
 800bac6:	f043 0306 	orr.w	r3, r3, #6
 800baca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bacc:	bf00      	nop
 800bace:	3708      	adds	r7, #8
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}
 800bad4:	e000ed00 	.word	0xe000ed00

0800bad8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b082      	sub	sp, #8
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 800bae6:	4618      	mov	r0, r3
 800bae8:	f7fe ff08 	bl	800a8fc <USBD_LL_Resume>
}
 800baec:	bf00      	nop
 800baee:	3708      	adds	r7, #8
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b082      	sub	sp, #8
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bafc:	4a28      	ldr	r2, [pc, #160]	; (800bba0 <USBD_LL_Init+0xac>)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	4a26      	ldr	r2, [pc, #152]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb08:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bb0c:	4b24      	ldr	r3, [pc, #144]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb0e:	4a25      	ldr	r2, [pc, #148]	; (800bba4 <USBD_LL_Init+0xb0>)
 800bb10:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bb12:	4b23      	ldr	r3, [pc, #140]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb14:	2208      	movs	r2, #8
 800bb16:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bb18:	4b21      	ldr	r3, [pc, #132]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb1a:	2202      	movs	r2, #2
 800bb1c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bb1e:	4b20      	ldr	r3, [pc, #128]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb20:	2200      	movs	r2, #0
 800bb22:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bb24:	4b1e      	ldr	r3, [pc, #120]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb26:	2200      	movs	r2, #0
 800bb28:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bb2a:	4b1d      	ldr	r3, [pc, #116]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bb30:	481b      	ldr	r0, [pc, #108]	; (800bba0 <USBD_LL_Init+0xac>)
 800bb32:	f7f7 ff66 	bl	8003a02 <HAL_PCD_Init>
 800bb36:	4603      	mov	r3, r0
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d001      	beq.n	800bb40 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bb3c:	f7f6 faba 	bl	80020b4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb46:	2318      	movs	r3, #24
 800bb48:	2200      	movs	r2, #0
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	f7f9 fc85 	bl	800545a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb56:	2358      	movs	r3, #88	; 0x58
 800bb58:	2200      	movs	r2, #0
 800bb5a:	2180      	movs	r1, #128	; 0x80
 800bb5c:	f7f9 fc7d 	bl	800545a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb66:	23c0      	movs	r3, #192	; 0xc0
 800bb68:	2200      	movs	r2, #0
 800bb6a:	2181      	movs	r1, #129	; 0x81
 800bb6c:	f7f9 fc75 	bl	800545a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb76:	f44f 7388 	mov.w	r3, #272	; 0x110
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	2101      	movs	r1, #1
 800bb7e:	f7f9 fc6c 	bl	800545a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb88:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	2182      	movs	r1, #130	; 0x82
 800bb90:	f7f9 fc63 	bl	800545a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bb94:	2300      	movs	r3, #0
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3708      	adds	r7, #8
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	200010a8 	.word	0x200010a8
 800bba4:	40005c00 	.word	0x40005c00

0800bba8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b084      	sub	sp, #16
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f7f8 f81e 	bl	8003c00 <HAL_PCD_Start>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbc8:	7bfb      	ldrb	r3, [r7, #15]
 800bbca:	4618      	mov	r0, r3
 800bbcc:	f000 f94e 	bl	800be6c <USBD_Get_USB_Status>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbd4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3710      	adds	r7, #16
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}

0800bbde <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bbde:	b580      	push	{r7, lr}
 800bbe0:	b084      	sub	sp, #16
 800bbe2:	af00      	add	r7, sp, #0
 800bbe4:	6078      	str	r0, [r7, #4]
 800bbe6:	4608      	mov	r0, r1
 800bbe8:	4611      	mov	r1, r2
 800bbea:	461a      	mov	r2, r3
 800bbec:	4603      	mov	r3, r0
 800bbee:	70fb      	strb	r3, [r7, #3]
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	70bb      	strb	r3, [r7, #2]
 800bbf4:	4613      	mov	r3, r2
 800bbf6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc06:	78bb      	ldrb	r3, [r7, #2]
 800bc08:	883a      	ldrh	r2, [r7, #0]
 800bc0a:	78f9      	ldrb	r1, [r7, #3]
 800bc0c:	f7f8 f973 	bl	8003ef6 <HAL_PCD_EP_Open>
 800bc10:	4603      	mov	r3, r0
 800bc12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc14:	7bfb      	ldrb	r3, [r7, #15]
 800bc16:	4618      	mov	r0, r3
 800bc18:	f000 f928 	bl	800be6c <USBD_Get_USB_Status>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc20:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b084      	sub	sp, #16
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
 800bc32:	460b      	mov	r3, r1
 800bc34:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc36:	2300      	movs	r3, #0
 800bc38:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc44:	78fa      	ldrb	r2, [r7, #3]
 800bc46:	4611      	mov	r1, r2
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f7f8 f9b1 	bl	8003fb0 <HAL_PCD_EP_Close>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc52:	7bfb      	ldrb	r3, [r7, #15]
 800bc54:	4618      	mov	r0, r3
 800bc56:	f000 f909 	bl	800be6c <USBD_Get_USB_Status>
 800bc5a:	4603      	mov	r3, r0
 800bc5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc5e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b084      	sub	sp, #16
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
 800bc70:	460b      	mov	r3, r1
 800bc72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc74:	2300      	movs	r3, #0
 800bc76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc78:	2300      	movs	r3, #0
 800bc7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc82:	78fa      	ldrb	r2, [r7, #3]
 800bc84:	4611      	mov	r1, r2
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7f8 fa59 	bl	800413e <HAL_PCD_EP_SetStall>
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc90:	7bfb      	ldrb	r3, [r7, #15]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f000 f8ea 	bl	800be6c <USBD_Get_USB_Status>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc9c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}

0800bca6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b084      	sub	sp, #16
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
 800bcae:	460b      	mov	r3, r1
 800bcb0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcc0:	78fa      	ldrb	r2, [r7, #3]
 800bcc2:	4611      	mov	r1, r2
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7f8 fa9a 	bl	80041fe <HAL_PCD_EP_ClrStall>
 800bcca:	4603      	mov	r3, r0
 800bccc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcce:	7bfb      	ldrb	r3, [r7, #15]
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	f000 f8cb 	bl	800be6c <USBD_Get_USB_Status>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcda:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3710      	adds	r7, #16
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	460b      	mov	r3, r1
 800bcee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcf6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bcf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	da0c      	bge.n	800bd1a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bd00:	78fb      	ldrb	r3, [r7, #3]
 800bd02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd06:	68f9      	ldr	r1, [r7, #12]
 800bd08:	1c5a      	adds	r2, r3, #1
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	4413      	add	r3, r2
 800bd10:	00db      	lsls	r3, r3, #3
 800bd12:	440b      	add	r3, r1
 800bd14:	3302      	adds	r3, #2
 800bd16:	781b      	ldrb	r3, [r3, #0]
 800bd18:	e00b      	b.n	800bd32 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd1a:	78fb      	ldrb	r3, [r7, #3]
 800bd1c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bd20:	68f9      	ldr	r1, [r7, #12]
 800bd22:	4613      	mov	r3, r2
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	4413      	add	r3, r2
 800bd28:	00db      	lsls	r3, r3, #3
 800bd2a:	440b      	add	r3, r1
 800bd2c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800bd30:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bc80      	pop	{r7}
 800bd3a:	4770      	bx	lr

0800bd3c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	460b      	mov	r3, r1
 800bd46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd56:	78fa      	ldrb	r2, [r7, #3]
 800bd58:	4611      	mov	r1, r2
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7f8 f8a6 	bl	8003eac <HAL_PCD_SetAddress>
 800bd60:	4603      	mov	r3, r0
 800bd62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd64:	7bfb      	ldrb	r3, [r7, #15]
 800bd66:	4618      	mov	r0, r3
 800bd68:	f000 f880 	bl	800be6c <USBD_Get_USB_Status>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd70:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3710      	adds	r7, #16
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}

0800bd7a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bd7a:	b580      	push	{r7, lr}
 800bd7c:	b086      	sub	sp, #24
 800bd7e:	af00      	add	r7, sp, #0
 800bd80:	60f8      	str	r0, [r7, #12]
 800bd82:	607a      	str	r2, [r7, #4]
 800bd84:	461a      	mov	r2, r3
 800bd86:	460b      	mov	r3, r1
 800bd88:	72fb      	strb	r3, [r7, #11]
 800bd8a:	4613      	mov	r3, r2
 800bd8c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd92:	2300      	movs	r3, #0
 800bd94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bd9c:	893b      	ldrh	r3, [r7, #8]
 800bd9e:	7af9      	ldrb	r1, [r7, #11]
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	f7f8 f995 	bl	80040d0 <HAL_PCD_EP_Transmit>
 800bda6:	4603      	mov	r3, r0
 800bda8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdaa:	7dfb      	ldrb	r3, [r7, #23]
 800bdac:	4618      	mov	r0, r3
 800bdae:	f000 f85d 	bl	800be6c <USBD_Get_USB_Status>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdb6:	7dbb      	ldrb	r3, [r7, #22]
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	3718      	adds	r7, #24
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}

0800bdc0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b086      	sub	sp, #24
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	60f8      	str	r0, [r7, #12]
 800bdc8:	607a      	str	r2, [r7, #4]
 800bdca:	461a      	mov	r2, r3
 800bdcc:	460b      	mov	r3, r1
 800bdce:	72fb      	strb	r3, [r7, #11]
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bde2:	893b      	ldrh	r3, [r7, #8]
 800bde4:	7af9      	ldrb	r1, [r7, #11]
 800bde6:	687a      	ldr	r2, [r7, #4]
 800bde8:	f7f8 f92a 	bl	8004040 <HAL_PCD_EP_Receive>
 800bdec:	4603      	mov	r3, r0
 800bdee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf0:	7dfb      	ldrb	r3, [r7, #23]
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f000 f83a 	bl	800be6c <USBD_Get_USB_Status>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdfc:	7dbb      	ldrb	r3, [r7, #22]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}

0800be06 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be06:	b580      	push	{r7, lr}
 800be08:	b082      	sub	sp, #8
 800be0a:	af00      	add	r7, sp, #0
 800be0c:	6078      	str	r0, [r7, #4]
 800be0e:	460b      	mov	r3, r1
 800be10:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be18:	78fa      	ldrb	r2, [r7, #3]
 800be1a:	4611      	mov	r1, r2
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7f8 f940 	bl	80040a2 <HAL_PCD_EP_GetRxCount>
 800be22:	4603      	mov	r3, r0
}
 800be24:	4618      	mov	r0, r3
 800be26:	3708      	adds	r7, #8
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800be34:	4b02      	ldr	r3, [pc, #8]	; (800be40 <USBD_static_malloc+0x14>)
}
 800be36:	4618      	mov	r0, r3
 800be38:	370c      	adds	r7, #12
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bc80      	pop	{r7}
 800be3e:	4770      	bx	lr
 800be40:	20001398 	.word	0x20001398

0800be44 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800be44:	b480      	push	{r7}
 800be46:	b083      	sub	sp, #12
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]

}
 800be4c:	bf00      	nop
 800be4e:	370c      	adds	r7, #12
 800be50:	46bd      	mov	sp, r7
 800be52:	bc80      	pop	{r7}
 800be54:	4770      	bx	lr

0800be56 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be56:	b480      	push	{r7}
 800be58:	b083      	sub	sp, #12
 800be5a:	af00      	add	r7, sp, #0
 800be5c:	6078      	str	r0, [r7, #4]
 800be5e:	460b      	mov	r3, r1
 800be60:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800be62:	bf00      	nop
 800be64:	370c      	adds	r7, #12
 800be66:	46bd      	mov	sp, r7
 800be68:	bc80      	pop	{r7}
 800be6a:	4770      	bx	lr

0800be6c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b085      	sub	sp, #20
 800be70:	af00      	add	r7, sp, #0
 800be72:	4603      	mov	r3, r0
 800be74:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be76:	2300      	movs	r3, #0
 800be78:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800be7a:	79fb      	ldrb	r3, [r7, #7]
 800be7c:	2b03      	cmp	r3, #3
 800be7e:	d817      	bhi.n	800beb0 <USBD_Get_USB_Status+0x44>
 800be80:	a201      	add	r2, pc, #4	; (adr r2, 800be88 <USBD_Get_USB_Status+0x1c>)
 800be82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be86:	bf00      	nop
 800be88:	0800be99 	.word	0x0800be99
 800be8c:	0800be9f 	.word	0x0800be9f
 800be90:	0800bea5 	.word	0x0800bea5
 800be94:	0800beab 	.word	0x0800beab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800be98:	2300      	movs	r3, #0
 800be9a:	73fb      	strb	r3, [r7, #15]
    break;
 800be9c:	e00b      	b.n	800beb6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800be9e:	2302      	movs	r3, #2
 800bea0:	73fb      	strb	r3, [r7, #15]
    break;
 800bea2:	e008      	b.n	800beb6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bea4:	2301      	movs	r3, #1
 800bea6:	73fb      	strb	r3, [r7, #15]
    break;
 800bea8:	e005      	b.n	800beb6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800beaa:	2302      	movs	r3, #2
 800beac:	73fb      	strb	r3, [r7, #15]
    break;
 800beae:	e002      	b.n	800beb6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800beb0:	2302      	movs	r3, #2
 800beb2:	73fb      	strb	r3, [r7, #15]
    break;
 800beb4:	bf00      	nop
  }
  return usb_status;
 800beb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3714      	adds	r7, #20
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bc80      	pop	{r7}
 800bec0:	4770      	bx	lr
 800bec2:	bf00      	nop

0800bec4 <siprintf>:
 800bec4:	b40e      	push	{r1, r2, r3}
 800bec6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800beca:	b500      	push	{lr}
 800becc:	b09c      	sub	sp, #112	; 0x70
 800bece:	ab1d      	add	r3, sp, #116	; 0x74
 800bed0:	9002      	str	r0, [sp, #8]
 800bed2:	9006      	str	r0, [sp, #24]
 800bed4:	9107      	str	r1, [sp, #28]
 800bed6:	9104      	str	r1, [sp, #16]
 800bed8:	4808      	ldr	r0, [pc, #32]	; (800befc <siprintf+0x38>)
 800beda:	4909      	ldr	r1, [pc, #36]	; (800bf00 <siprintf+0x3c>)
 800bedc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bee0:	9105      	str	r1, [sp, #20]
 800bee2:	6800      	ldr	r0, [r0, #0]
 800bee4:	a902      	add	r1, sp, #8
 800bee6:	9301      	str	r3, [sp, #4]
 800bee8:	f000 f89a 	bl	800c020 <_svfiprintf_r>
 800beec:	2200      	movs	r2, #0
 800beee:	9b02      	ldr	r3, [sp, #8]
 800bef0:	701a      	strb	r2, [r3, #0]
 800bef2:	b01c      	add	sp, #112	; 0x70
 800bef4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bef8:	b003      	add	sp, #12
 800befa:	4770      	bx	lr
 800befc:	20000238 	.word	0x20000238
 800bf00:	ffff0208 	.word	0xffff0208

0800bf04 <memset>:
 800bf04:	4603      	mov	r3, r0
 800bf06:	4402      	add	r2, r0
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	d100      	bne.n	800bf0e <memset+0xa>
 800bf0c:	4770      	bx	lr
 800bf0e:	f803 1b01 	strb.w	r1, [r3], #1
 800bf12:	e7f9      	b.n	800bf08 <memset+0x4>

0800bf14 <__errno>:
 800bf14:	4b01      	ldr	r3, [pc, #4]	; (800bf1c <__errno+0x8>)
 800bf16:	6818      	ldr	r0, [r3, #0]
 800bf18:	4770      	bx	lr
 800bf1a:	bf00      	nop
 800bf1c:	20000238 	.word	0x20000238

0800bf20 <__libc_init_array>:
 800bf20:	b570      	push	{r4, r5, r6, lr}
 800bf22:	2600      	movs	r6, #0
 800bf24:	4d0c      	ldr	r5, [pc, #48]	; (800bf58 <__libc_init_array+0x38>)
 800bf26:	4c0d      	ldr	r4, [pc, #52]	; (800bf5c <__libc_init_array+0x3c>)
 800bf28:	1b64      	subs	r4, r4, r5
 800bf2a:	10a4      	asrs	r4, r4, #2
 800bf2c:	42a6      	cmp	r6, r4
 800bf2e:	d109      	bne.n	800bf44 <__libc_init_array+0x24>
 800bf30:	f001 fe10 	bl	800db54 <_init>
 800bf34:	2600      	movs	r6, #0
 800bf36:	4d0a      	ldr	r5, [pc, #40]	; (800bf60 <__libc_init_array+0x40>)
 800bf38:	4c0a      	ldr	r4, [pc, #40]	; (800bf64 <__libc_init_array+0x44>)
 800bf3a:	1b64      	subs	r4, r4, r5
 800bf3c:	10a4      	asrs	r4, r4, #2
 800bf3e:	42a6      	cmp	r6, r4
 800bf40:	d105      	bne.n	800bf4e <__libc_init_array+0x2e>
 800bf42:	bd70      	pop	{r4, r5, r6, pc}
 800bf44:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf48:	4798      	blx	r3
 800bf4a:	3601      	adds	r6, #1
 800bf4c:	e7ee      	b.n	800bf2c <__libc_init_array+0xc>
 800bf4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf52:	4798      	blx	r3
 800bf54:	3601      	adds	r6, #1
 800bf56:	e7f2      	b.n	800bf3e <__libc_init_array+0x1e>
 800bf58:	0800de40 	.word	0x0800de40
 800bf5c:	0800de40 	.word	0x0800de40
 800bf60:	0800de40 	.word	0x0800de40
 800bf64:	0800de44 	.word	0x0800de44

0800bf68 <__retarget_lock_acquire_recursive>:
 800bf68:	4770      	bx	lr

0800bf6a <__retarget_lock_release_recursive>:
 800bf6a:	4770      	bx	lr

0800bf6c <__ssputs_r>:
 800bf6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf70:	461f      	mov	r7, r3
 800bf72:	688e      	ldr	r6, [r1, #8]
 800bf74:	4682      	mov	sl, r0
 800bf76:	42be      	cmp	r6, r7
 800bf78:	460c      	mov	r4, r1
 800bf7a:	4690      	mov	r8, r2
 800bf7c:	680b      	ldr	r3, [r1, #0]
 800bf7e:	d82c      	bhi.n	800bfda <__ssputs_r+0x6e>
 800bf80:	898a      	ldrh	r2, [r1, #12]
 800bf82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bf86:	d026      	beq.n	800bfd6 <__ssputs_r+0x6a>
 800bf88:	6965      	ldr	r5, [r4, #20]
 800bf8a:	6909      	ldr	r1, [r1, #16]
 800bf8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf90:	eba3 0901 	sub.w	r9, r3, r1
 800bf94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf98:	1c7b      	adds	r3, r7, #1
 800bf9a:	444b      	add	r3, r9
 800bf9c:	106d      	asrs	r5, r5, #1
 800bf9e:	429d      	cmp	r5, r3
 800bfa0:	bf38      	it	cc
 800bfa2:	461d      	movcc	r5, r3
 800bfa4:	0553      	lsls	r3, r2, #21
 800bfa6:	d527      	bpl.n	800bff8 <__ssputs_r+0x8c>
 800bfa8:	4629      	mov	r1, r5
 800bfaa:	f000 f957 	bl	800c25c <_malloc_r>
 800bfae:	4606      	mov	r6, r0
 800bfb0:	b360      	cbz	r0, 800c00c <__ssputs_r+0xa0>
 800bfb2:	464a      	mov	r2, r9
 800bfb4:	6921      	ldr	r1, [r4, #16]
 800bfb6:	f000 fbd9 	bl	800c76c <memcpy>
 800bfba:	89a3      	ldrh	r3, [r4, #12]
 800bfbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bfc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfc4:	81a3      	strh	r3, [r4, #12]
 800bfc6:	6126      	str	r6, [r4, #16]
 800bfc8:	444e      	add	r6, r9
 800bfca:	6026      	str	r6, [r4, #0]
 800bfcc:	463e      	mov	r6, r7
 800bfce:	6165      	str	r5, [r4, #20]
 800bfd0:	eba5 0509 	sub.w	r5, r5, r9
 800bfd4:	60a5      	str	r5, [r4, #8]
 800bfd6:	42be      	cmp	r6, r7
 800bfd8:	d900      	bls.n	800bfdc <__ssputs_r+0x70>
 800bfda:	463e      	mov	r6, r7
 800bfdc:	4632      	mov	r2, r6
 800bfde:	4641      	mov	r1, r8
 800bfe0:	6820      	ldr	r0, [r4, #0]
 800bfe2:	f000 fb8a 	bl	800c6fa <memmove>
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	68a3      	ldr	r3, [r4, #8]
 800bfea:	1b9b      	subs	r3, r3, r6
 800bfec:	60a3      	str	r3, [r4, #8]
 800bfee:	6823      	ldr	r3, [r4, #0]
 800bff0:	4433      	add	r3, r6
 800bff2:	6023      	str	r3, [r4, #0]
 800bff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff8:	462a      	mov	r2, r5
 800bffa:	f000 fb4f 	bl	800c69c <_realloc_r>
 800bffe:	4606      	mov	r6, r0
 800c000:	2800      	cmp	r0, #0
 800c002:	d1e0      	bne.n	800bfc6 <__ssputs_r+0x5a>
 800c004:	4650      	mov	r0, sl
 800c006:	6921      	ldr	r1, [r4, #16]
 800c008:	f000 fbbe 	bl	800c788 <_free_r>
 800c00c:	230c      	movs	r3, #12
 800c00e:	f8ca 3000 	str.w	r3, [sl]
 800c012:	89a3      	ldrh	r3, [r4, #12]
 800c014:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c01c:	81a3      	strh	r3, [r4, #12]
 800c01e:	e7e9      	b.n	800bff4 <__ssputs_r+0x88>

0800c020 <_svfiprintf_r>:
 800c020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c024:	4698      	mov	r8, r3
 800c026:	898b      	ldrh	r3, [r1, #12]
 800c028:	4607      	mov	r7, r0
 800c02a:	061b      	lsls	r3, r3, #24
 800c02c:	460d      	mov	r5, r1
 800c02e:	4614      	mov	r4, r2
 800c030:	b09d      	sub	sp, #116	; 0x74
 800c032:	d50e      	bpl.n	800c052 <_svfiprintf_r+0x32>
 800c034:	690b      	ldr	r3, [r1, #16]
 800c036:	b963      	cbnz	r3, 800c052 <_svfiprintf_r+0x32>
 800c038:	2140      	movs	r1, #64	; 0x40
 800c03a:	f000 f90f 	bl	800c25c <_malloc_r>
 800c03e:	6028      	str	r0, [r5, #0]
 800c040:	6128      	str	r0, [r5, #16]
 800c042:	b920      	cbnz	r0, 800c04e <_svfiprintf_r+0x2e>
 800c044:	230c      	movs	r3, #12
 800c046:	603b      	str	r3, [r7, #0]
 800c048:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c04c:	e0d0      	b.n	800c1f0 <_svfiprintf_r+0x1d0>
 800c04e:	2340      	movs	r3, #64	; 0x40
 800c050:	616b      	str	r3, [r5, #20]
 800c052:	2300      	movs	r3, #0
 800c054:	9309      	str	r3, [sp, #36]	; 0x24
 800c056:	2320      	movs	r3, #32
 800c058:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c05c:	2330      	movs	r3, #48	; 0x30
 800c05e:	f04f 0901 	mov.w	r9, #1
 800c062:	f8cd 800c 	str.w	r8, [sp, #12]
 800c066:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800c208 <_svfiprintf_r+0x1e8>
 800c06a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c06e:	4623      	mov	r3, r4
 800c070:	469a      	mov	sl, r3
 800c072:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c076:	b10a      	cbz	r2, 800c07c <_svfiprintf_r+0x5c>
 800c078:	2a25      	cmp	r2, #37	; 0x25
 800c07a:	d1f9      	bne.n	800c070 <_svfiprintf_r+0x50>
 800c07c:	ebba 0b04 	subs.w	fp, sl, r4
 800c080:	d00b      	beq.n	800c09a <_svfiprintf_r+0x7a>
 800c082:	465b      	mov	r3, fp
 800c084:	4622      	mov	r2, r4
 800c086:	4629      	mov	r1, r5
 800c088:	4638      	mov	r0, r7
 800c08a:	f7ff ff6f 	bl	800bf6c <__ssputs_r>
 800c08e:	3001      	adds	r0, #1
 800c090:	f000 80a9 	beq.w	800c1e6 <_svfiprintf_r+0x1c6>
 800c094:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c096:	445a      	add	r2, fp
 800c098:	9209      	str	r2, [sp, #36]	; 0x24
 800c09a:	f89a 3000 	ldrb.w	r3, [sl]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f000 80a1 	beq.w	800c1e6 <_svfiprintf_r+0x1c6>
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c0aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0ae:	f10a 0a01 	add.w	sl, sl, #1
 800c0b2:	9304      	str	r3, [sp, #16]
 800c0b4:	9307      	str	r3, [sp, #28]
 800c0b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0ba:	931a      	str	r3, [sp, #104]	; 0x68
 800c0bc:	4654      	mov	r4, sl
 800c0be:	2205      	movs	r2, #5
 800c0c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0c4:	4850      	ldr	r0, [pc, #320]	; (800c208 <_svfiprintf_r+0x1e8>)
 800c0c6:	f000 fb43 	bl	800c750 <memchr>
 800c0ca:	9a04      	ldr	r2, [sp, #16]
 800c0cc:	b9d8      	cbnz	r0, 800c106 <_svfiprintf_r+0xe6>
 800c0ce:	06d0      	lsls	r0, r2, #27
 800c0d0:	bf44      	itt	mi
 800c0d2:	2320      	movmi	r3, #32
 800c0d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0d8:	0711      	lsls	r1, r2, #28
 800c0da:	bf44      	itt	mi
 800c0dc:	232b      	movmi	r3, #43	; 0x2b
 800c0de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0e2:	f89a 3000 	ldrb.w	r3, [sl]
 800c0e6:	2b2a      	cmp	r3, #42	; 0x2a
 800c0e8:	d015      	beq.n	800c116 <_svfiprintf_r+0xf6>
 800c0ea:	4654      	mov	r4, sl
 800c0ec:	2000      	movs	r0, #0
 800c0ee:	f04f 0c0a 	mov.w	ip, #10
 800c0f2:	9a07      	ldr	r2, [sp, #28]
 800c0f4:	4621      	mov	r1, r4
 800c0f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0fa:	3b30      	subs	r3, #48	; 0x30
 800c0fc:	2b09      	cmp	r3, #9
 800c0fe:	d94d      	bls.n	800c19c <_svfiprintf_r+0x17c>
 800c100:	b1b0      	cbz	r0, 800c130 <_svfiprintf_r+0x110>
 800c102:	9207      	str	r2, [sp, #28]
 800c104:	e014      	b.n	800c130 <_svfiprintf_r+0x110>
 800c106:	eba0 0308 	sub.w	r3, r0, r8
 800c10a:	fa09 f303 	lsl.w	r3, r9, r3
 800c10e:	4313      	orrs	r3, r2
 800c110:	46a2      	mov	sl, r4
 800c112:	9304      	str	r3, [sp, #16]
 800c114:	e7d2      	b.n	800c0bc <_svfiprintf_r+0x9c>
 800c116:	9b03      	ldr	r3, [sp, #12]
 800c118:	1d19      	adds	r1, r3, #4
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	9103      	str	r1, [sp, #12]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	bfbb      	ittet	lt
 800c122:	425b      	neglt	r3, r3
 800c124:	f042 0202 	orrlt.w	r2, r2, #2
 800c128:	9307      	strge	r3, [sp, #28]
 800c12a:	9307      	strlt	r3, [sp, #28]
 800c12c:	bfb8      	it	lt
 800c12e:	9204      	strlt	r2, [sp, #16]
 800c130:	7823      	ldrb	r3, [r4, #0]
 800c132:	2b2e      	cmp	r3, #46	; 0x2e
 800c134:	d10c      	bne.n	800c150 <_svfiprintf_r+0x130>
 800c136:	7863      	ldrb	r3, [r4, #1]
 800c138:	2b2a      	cmp	r3, #42	; 0x2a
 800c13a:	d134      	bne.n	800c1a6 <_svfiprintf_r+0x186>
 800c13c:	9b03      	ldr	r3, [sp, #12]
 800c13e:	3402      	adds	r4, #2
 800c140:	1d1a      	adds	r2, r3, #4
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	9203      	str	r2, [sp, #12]
 800c146:	2b00      	cmp	r3, #0
 800c148:	bfb8      	it	lt
 800c14a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c14e:	9305      	str	r3, [sp, #20]
 800c150:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800c20c <_svfiprintf_r+0x1ec>
 800c154:	2203      	movs	r2, #3
 800c156:	4650      	mov	r0, sl
 800c158:	7821      	ldrb	r1, [r4, #0]
 800c15a:	f000 faf9 	bl	800c750 <memchr>
 800c15e:	b138      	cbz	r0, 800c170 <_svfiprintf_r+0x150>
 800c160:	2240      	movs	r2, #64	; 0x40
 800c162:	9b04      	ldr	r3, [sp, #16]
 800c164:	eba0 000a 	sub.w	r0, r0, sl
 800c168:	4082      	lsls	r2, r0
 800c16a:	4313      	orrs	r3, r2
 800c16c:	3401      	adds	r4, #1
 800c16e:	9304      	str	r3, [sp, #16]
 800c170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c174:	2206      	movs	r2, #6
 800c176:	4826      	ldr	r0, [pc, #152]	; (800c210 <_svfiprintf_r+0x1f0>)
 800c178:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c17c:	f000 fae8 	bl	800c750 <memchr>
 800c180:	2800      	cmp	r0, #0
 800c182:	d038      	beq.n	800c1f6 <_svfiprintf_r+0x1d6>
 800c184:	4b23      	ldr	r3, [pc, #140]	; (800c214 <_svfiprintf_r+0x1f4>)
 800c186:	bb1b      	cbnz	r3, 800c1d0 <_svfiprintf_r+0x1b0>
 800c188:	9b03      	ldr	r3, [sp, #12]
 800c18a:	3307      	adds	r3, #7
 800c18c:	f023 0307 	bic.w	r3, r3, #7
 800c190:	3308      	adds	r3, #8
 800c192:	9303      	str	r3, [sp, #12]
 800c194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c196:	4433      	add	r3, r6
 800c198:	9309      	str	r3, [sp, #36]	; 0x24
 800c19a:	e768      	b.n	800c06e <_svfiprintf_r+0x4e>
 800c19c:	460c      	mov	r4, r1
 800c19e:	2001      	movs	r0, #1
 800c1a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1a4:	e7a6      	b.n	800c0f4 <_svfiprintf_r+0xd4>
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	f04f 0c0a 	mov.w	ip, #10
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	3401      	adds	r4, #1
 800c1b0:	9305      	str	r3, [sp, #20]
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1b8:	3a30      	subs	r2, #48	; 0x30
 800c1ba:	2a09      	cmp	r2, #9
 800c1bc:	d903      	bls.n	800c1c6 <_svfiprintf_r+0x1a6>
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d0c6      	beq.n	800c150 <_svfiprintf_r+0x130>
 800c1c2:	9105      	str	r1, [sp, #20]
 800c1c4:	e7c4      	b.n	800c150 <_svfiprintf_r+0x130>
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1ce:	e7f0      	b.n	800c1b2 <_svfiprintf_r+0x192>
 800c1d0:	ab03      	add	r3, sp, #12
 800c1d2:	9300      	str	r3, [sp, #0]
 800c1d4:	462a      	mov	r2, r5
 800c1d6:	4638      	mov	r0, r7
 800c1d8:	4b0f      	ldr	r3, [pc, #60]	; (800c218 <_svfiprintf_r+0x1f8>)
 800c1da:	a904      	add	r1, sp, #16
 800c1dc:	f3af 8000 	nop.w
 800c1e0:	1c42      	adds	r2, r0, #1
 800c1e2:	4606      	mov	r6, r0
 800c1e4:	d1d6      	bne.n	800c194 <_svfiprintf_r+0x174>
 800c1e6:	89ab      	ldrh	r3, [r5, #12]
 800c1e8:	065b      	lsls	r3, r3, #25
 800c1ea:	f53f af2d 	bmi.w	800c048 <_svfiprintf_r+0x28>
 800c1ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1f0:	b01d      	add	sp, #116	; 0x74
 800c1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1f6:	ab03      	add	r3, sp, #12
 800c1f8:	9300      	str	r3, [sp, #0]
 800c1fa:	462a      	mov	r2, r5
 800c1fc:	4638      	mov	r0, r7
 800c1fe:	4b06      	ldr	r3, [pc, #24]	; (800c218 <_svfiprintf_r+0x1f8>)
 800c200:	a904      	add	r1, sp, #16
 800c202:	f000 f91d 	bl	800c440 <_printf_i>
 800c206:	e7eb      	b.n	800c1e0 <_svfiprintf_r+0x1c0>
 800c208:	0800dc22 	.word	0x0800dc22
 800c20c:	0800dc28 	.word	0x0800dc28
 800c210:	0800dc2c 	.word	0x0800dc2c
 800c214:	00000000 	.word	0x00000000
 800c218:	0800bf6d 	.word	0x0800bf6d

0800c21c <sbrk_aligned>:
 800c21c:	b570      	push	{r4, r5, r6, lr}
 800c21e:	4e0e      	ldr	r6, [pc, #56]	; (800c258 <sbrk_aligned+0x3c>)
 800c220:	460c      	mov	r4, r1
 800c222:	6831      	ldr	r1, [r6, #0]
 800c224:	4605      	mov	r5, r0
 800c226:	b911      	cbnz	r1, 800c22e <sbrk_aligned+0x12>
 800c228:	f000 fa82 	bl	800c730 <_sbrk_r>
 800c22c:	6030      	str	r0, [r6, #0]
 800c22e:	4621      	mov	r1, r4
 800c230:	4628      	mov	r0, r5
 800c232:	f000 fa7d 	bl	800c730 <_sbrk_r>
 800c236:	1c43      	adds	r3, r0, #1
 800c238:	d00a      	beq.n	800c250 <sbrk_aligned+0x34>
 800c23a:	1cc4      	adds	r4, r0, #3
 800c23c:	f024 0403 	bic.w	r4, r4, #3
 800c240:	42a0      	cmp	r0, r4
 800c242:	d007      	beq.n	800c254 <sbrk_aligned+0x38>
 800c244:	1a21      	subs	r1, r4, r0
 800c246:	4628      	mov	r0, r5
 800c248:	f000 fa72 	bl	800c730 <_sbrk_r>
 800c24c:	3001      	adds	r0, #1
 800c24e:	d101      	bne.n	800c254 <sbrk_aligned+0x38>
 800c250:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c254:	4620      	mov	r0, r4
 800c256:	bd70      	pop	{r4, r5, r6, pc}
 800c258:	200016f8 	.word	0x200016f8

0800c25c <_malloc_r>:
 800c25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c260:	1ccd      	adds	r5, r1, #3
 800c262:	f025 0503 	bic.w	r5, r5, #3
 800c266:	3508      	adds	r5, #8
 800c268:	2d0c      	cmp	r5, #12
 800c26a:	bf38      	it	cc
 800c26c:	250c      	movcc	r5, #12
 800c26e:	2d00      	cmp	r5, #0
 800c270:	4607      	mov	r7, r0
 800c272:	db01      	blt.n	800c278 <_malloc_r+0x1c>
 800c274:	42a9      	cmp	r1, r5
 800c276:	d905      	bls.n	800c284 <_malloc_r+0x28>
 800c278:	230c      	movs	r3, #12
 800c27a:	2600      	movs	r6, #0
 800c27c:	603b      	str	r3, [r7, #0]
 800c27e:	4630      	mov	r0, r6
 800c280:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c284:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c358 <_malloc_r+0xfc>
 800c288:	f000 f9fc 	bl	800c684 <__malloc_lock>
 800c28c:	f8d8 3000 	ldr.w	r3, [r8]
 800c290:	461c      	mov	r4, r3
 800c292:	bb5c      	cbnz	r4, 800c2ec <_malloc_r+0x90>
 800c294:	4629      	mov	r1, r5
 800c296:	4638      	mov	r0, r7
 800c298:	f7ff ffc0 	bl	800c21c <sbrk_aligned>
 800c29c:	1c43      	adds	r3, r0, #1
 800c29e:	4604      	mov	r4, r0
 800c2a0:	d155      	bne.n	800c34e <_malloc_r+0xf2>
 800c2a2:	f8d8 4000 	ldr.w	r4, [r8]
 800c2a6:	4626      	mov	r6, r4
 800c2a8:	2e00      	cmp	r6, #0
 800c2aa:	d145      	bne.n	800c338 <_malloc_r+0xdc>
 800c2ac:	2c00      	cmp	r4, #0
 800c2ae:	d048      	beq.n	800c342 <_malloc_r+0xe6>
 800c2b0:	6823      	ldr	r3, [r4, #0]
 800c2b2:	4631      	mov	r1, r6
 800c2b4:	4638      	mov	r0, r7
 800c2b6:	eb04 0903 	add.w	r9, r4, r3
 800c2ba:	f000 fa39 	bl	800c730 <_sbrk_r>
 800c2be:	4581      	cmp	r9, r0
 800c2c0:	d13f      	bne.n	800c342 <_malloc_r+0xe6>
 800c2c2:	6821      	ldr	r1, [r4, #0]
 800c2c4:	4638      	mov	r0, r7
 800c2c6:	1a6d      	subs	r5, r5, r1
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	f7ff ffa7 	bl	800c21c <sbrk_aligned>
 800c2ce:	3001      	adds	r0, #1
 800c2d0:	d037      	beq.n	800c342 <_malloc_r+0xe6>
 800c2d2:	6823      	ldr	r3, [r4, #0]
 800c2d4:	442b      	add	r3, r5
 800c2d6:	6023      	str	r3, [r4, #0]
 800c2d8:	f8d8 3000 	ldr.w	r3, [r8]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d038      	beq.n	800c352 <_malloc_r+0xf6>
 800c2e0:	685a      	ldr	r2, [r3, #4]
 800c2e2:	42a2      	cmp	r2, r4
 800c2e4:	d12b      	bne.n	800c33e <_malloc_r+0xe2>
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	605a      	str	r2, [r3, #4]
 800c2ea:	e00f      	b.n	800c30c <_malloc_r+0xb0>
 800c2ec:	6822      	ldr	r2, [r4, #0]
 800c2ee:	1b52      	subs	r2, r2, r5
 800c2f0:	d41f      	bmi.n	800c332 <_malloc_r+0xd6>
 800c2f2:	2a0b      	cmp	r2, #11
 800c2f4:	d917      	bls.n	800c326 <_malloc_r+0xca>
 800c2f6:	1961      	adds	r1, r4, r5
 800c2f8:	42a3      	cmp	r3, r4
 800c2fa:	6025      	str	r5, [r4, #0]
 800c2fc:	bf18      	it	ne
 800c2fe:	6059      	strne	r1, [r3, #4]
 800c300:	6863      	ldr	r3, [r4, #4]
 800c302:	bf08      	it	eq
 800c304:	f8c8 1000 	streq.w	r1, [r8]
 800c308:	5162      	str	r2, [r4, r5]
 800c30a:	604b      	str	r3, [r1, #4]
 800c30c:	4638      	mov	r0, r7
 800c30e:	f104 060b 	add.w	r6, r4, #11
 800c312:	f000 f9bd 	bl	800c690 <__malloc_unlock>
 800c316:	f026 0607 	bic.w	r6, r6, #7
 800c31a:	1d23      	adds	r3, r4, #4
 800c31c:	1af2      	subs	r2, r6, r3
 800c31e:	d0ae      	beq.n	800c27e <_malloc_r+0x22>
 800c320:	1b9b      	subs	r3, r3, r6
 800c322:	50a3      	str	r3, [r4, r2]
 800c324:	e7ab      	b.n	800c27e <_malloc_r+0x22>
 800c326:	42a3      	cmp	r3, r4
 800c328:	6862      	ldr	r2, [r4, #4]
 800c32a:	d1dd      	bne.n	800c2e8 <_malloc_r+0x8c>
 800c32c:	f8c8 2000 	str.w	r2, [r8]
 800c330:	e7ec      	b.n	800c30c <_malloc_r+0xb0>
 800c332:	4623      	mov	r3, r4
 800c334:	6864      	ldr	r4, [r4, #4]
 800c336:	e7ac      	b.n	800c292 <_malloc_r+0x36>
 800c338:	4634      	mov	r4, r6
 800c33a:	6876      	ldr	r6, [r6, #4]
 800c33c:	e7b4      	b.n	800c2a8 <_malloc_r+0x4c>
 800c33e:	4613      	mov	r3, r2
 800c340:	e7cc      	b.n	800c2dc <_malloc_r+0x80>
 800c342:	230c      	movs	r3, #12
 800c344:	4638      	mov	r0, r7
 800c346:	603b      	str	r3, [r7, #0]
 800c348:	f000 f9a2 	bl	800c690 <__malloc_unlock>
 800c34c:	e797      	b.n	800c27e <_malloc_r+0x22>
 800c34e:	6025      	str	r5, [r4, #0]
 800c350:	e7dc      	b.n	800c30c <_malloc_r+0xb0>
 800c352:	605b      	str	r3, [r3, #4]
 800c354:	deff      	udf	#255	; 0xff
 800c356:	bf00      	nop
 800c358:	200016f4 	.word	0x200016f4

0800c35c <_printf_common>:
 800c35c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c360:	4616      	mov	r6, r2
 800c362:	4699      	mov	r9, r3
 800c364:	688a      	ldr	r2, [r1, #8]
 800c366:	690b      	ldr	r3, [r1, #16]
 800c368:	4607      	mov	r7, r0
 800c36a:	4293      	cmp	r3, r2
 800c36c:	bfb8      	it	lt
 800c36e:	4613      	movlt	r3, r2
 800c370:	6033      	str	r3, [r6, #0]
 800c372:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c376:	460c      	mov	r4, r1
 800c378:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c37c:	b10a      	cbz	r2, 800c382 <_printf_common+0x26>
 800c37e:	3301      	adds	r3, #1
 800c380:	6033      	str	r3, [r6, #0]
 800c382:	6823      	ldr	r3, [r4, #0]
 800c384:	0699      	lsls	r1, r3, #26
 800c386:	bf42      	ittt	mi
 800c388:	6833      	ldrmi	r3, [r6, #0]
 800c38a:	3302      	addmi	r3, #2
 800c38c:	6033      	strmi	r3, [r6, #0]
 800c38e:	6825      	ldr	r5, [r4, #0]
 800c390:	f015 0506 	ands.w	r5, r5, #6
 800c394:	d106      	bne.n	800c3a4 <_printf_common+0x48>
 800c396:	f104 0a19 	add.w	sl, r4, #25
 800c39a:	68e3      	ldr	r3, [r4, #12]
 800c39c:	6832      	ldr	r2, [r6, #0]
 800c39e:	1a9b      	subs	r3, r3, r2
 800c3a0:	42ab      	cmp	r3, r5
 800c3a2:	dc2b      	bgt.n	800c3fc <_printf_common+0xa0>
 800c3a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c3a8:	1e13      	subs	r3, r2, #0
 800c3aa:	6822      	ldr	r2, [r4, #0]
 800c3ac:	bf18      	it	ne
 800c3ae:	2301      	movne	r3, #1
 800c3b0:	0692      	lsls	r2, r2, #26
 800c3b2:	d430      	bmi.n	800c416 <_printf_common+0xba>
 800c3b4:	4649      	mov	r1, r9
 800c3b6:	4638      	mov	r0, r7
 800c3b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c3bc:	47c0      	blx	r8
 800c3be:	3001      	adds	r0, #1
 800c3c0:	d023      	beq.n	800c40a <_printf_common+0xae>
 800c3c2:	6823      	ldr	r3, [r4, #0]
 800c3c4:	6922      	ldr	r2, [r4, #16]
 800c3c6:	f003 0306 	and.w	r3, r3, #6
 800c3ca:	2b04      	cmp	r3, #4
 800c3cc:	bf14      	ite	ne
 800c3ce:	2500      	movne	r5, #0
 800c3d0:	6833      	ldreq	r3, [r6, #0]
 800c3d2:	f04f 0600 	mov.w	r6, #0
 800c3d6:	bf08      	it	eq
 800c3d8:	68e5      	ldreq	r5, [r4, #12]
 800c3da:	f104 041a 	add.w	r4, r4, #26
 800c3de:	bf08      	it	eq
 800c3e0:	1aed      	subeq	r5, r5, r3
 800c3e2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c3e6:	bf08      	it	eq
 800c3e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	bfc4      	itt	gt
 800c3f0:	1a9b      	subgt	r3, r3, r2
 800c3f2:	18ed      	addgt	r5, r5, r3
 800c3f4:	42b5      	cmp	r5, r6
 800c3f6:	d11a      	bne.n	800c42e <_printf_common+0xd2>
 800c3f8:	2000      	movs	r0, #0
 800c3fa:	e008      	b.n	800c40e <_printf_common+0xb2>
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	4652      	mov	r2, sl
 800c400:	4649      	mov	r1, r9
 800c402:	4638      	mov	r0, r7
 800c404:	47c0      	blx	r8
 800c406:	3001      	adds	r0, #1
 800c408:	d103      	bne.n	800c412 <_printf_common+0xb6>
 800c40a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c40e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c412:	3501      	adds	r5, #1
 800c414:	e7c1      	b.n	800c39a <_printf_common+0x3e>
 800c416:	2030      	movs	r0, #48	; 0x30
 800c418:	18e1      	adds	r1, r4, r3
 800c41a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c41e:	1c5a      	adds	r2, r3, #1
 800c420:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c424:	4422      	add	r2, r4
 800c426:	3302      	adds	r3, #2
 800c428:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c42c:	e7c2      	b.n	800c3b4 <_printf_common+0x58>
 800c42e:	2301      	movs	r3, #1
 800c430:	4622      	mov	r2, r4
 800c432:	4649      	mov	r1, r9
 800c434:	4638      	mov	r0, r7
 800c436:	47c0      	blx	r8
 800c438:	3001      	adds	r0, #1
 800c43a:	d0e6      	beq.n	800c40a <_printf_common+0xae>
 800c43c:	3601      	adds	r6, #1
 800c43e:	e7d9      	b.n	800c3f4 <_printf_common+0x98>

0800c440 <_printf_i>:
 800c440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c444:	7e0f      	ldrb	r7, [r1, #24]
 800c446:	4691      	mov	r9, r2
 800c448:	2f78      	cmp	r7, #120	; 0x78
 800c44a:	4680      	mov	r8, r0
 800c44c:	460c      	mov	r4, r1
 800c44e:	469a      	mov	sl, r3
 800c450:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c452:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c456:	d807      	bhi.n	800c468 <_printf_i+0x28>
 800c458:	2f62      	cmp	r7, #98	; 0x62
 800c45a:	d80a      	bhi.n	800c472 <_printf_i+0x32>
 800c45c:	2f00      	cmp	r7, #0
 800c45e:	f000 80d5 	beq.w	800c60c <_printf_i+0x1cc>
 800c462:	2f58      	cmp	r7, #88	; 0x58
 800c464:	f000 80c1 	beq.w	800c5ea <_printf_i+0x1aa>
 800c468:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c46c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c470:	e03a      	b.n	800c4e8 <_printf_i+0xa8>
 800c472:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c476:	2b15      	cmp	r3, #21
 800c478:	d8f6      	bhi.n	800c468 <_printf_i+0x28>
 800c47a:	a101      	add	r1, pc, #4	; (adr r1, 800c480 <_printf_i+0x40>)
 800c47c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c480:	0800c4d9 	.word	0x0800c4d9
 800c484:	0800c4ed 	.word	0x0800c4ed
 800c488:	0800c469 	.word	0x0800c469
 800c48c:	0800c469 	.word	0x0800c469
 800c490:	0800c469 	.word	0x0800c469
 800c494:	0800c469 	.word	0x0800c469
 800c498:	0800c4ed 	.word	0x0800c4ed
 800c49c:	0800c469 	.word	0x0800c469
 800c4a0:	0800c469 	.word	0x0800c469
 800c4a4:	0800c469 	.word	0x0800c469
 800c4a8:	0800c469 	.word	0x0800c469
 800c4ac:	0800c5f3 	.word	0x0800c5f3
 800c4b0:	0800c519 	.word	0x0800c519
 800c4b4:	0800c5ad 	.word	0x0800c5ad
 800c4b8:	0800c469 	.word	0x0800c469
 800c4bc:	0800c469 	.word	0x0800c469
 800c4c0:	0800c615 	.word	0x0800c615
 800c4c4:	0800c469 	.word	0x0800c469
 800c4c8:	0800c519 	.word	0x0800c519
 800c4cc:	0800c469 	.word	0x0800c469
 800c4d0:	0800c469 	.word	0x0800c469
 800c4d4:	0800c5b5 	.word	0x0800c5b5
 800c4d8:	682b      	ldr	r3, [r5, #0]
 800c4da:	1d1a      	adds	r2, r3, #4
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	602a      	str	r2, [r5, #0]
 800c4e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e0a0      	b.n	800c62e <_printf_i+0x1ee>
 800c4ec:	6820      	ldr	r0, [r4, #0]
 800c4ee:	682b      	ldr	r3, [r5, #0]
 800c4f0:	0607      	lsls	r7, r0, #24
 800c4f2:	f103 0104 	add.w	r1, r3, #4
 800c4f6:	6029      	str	r1, [r5, #0]
 800c4f8:	d501      	bpl.n	800c4fe <_printf_i+0xbe>
 800c4fa:	681e      	ldr	r6, [r3, #0]
 800c4fc:	e003      	b.n	800c506 <_printf_i+0xc6>
 800c4fe:	0646      	lsls	r6, r0, #25
 800c500:	d5fb      	bpl.n	800c4fa <_printf_i+0xba>
 800c502:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c506:	2e00      	cmp	r6, #0
 800c508:	da03      	bge.n	800c512 <_printf_i+0xd2>
 800c50a:	232d      	movs	r3, #45	; 0x2d
 800c50c:	4276      	negs	r6, r6
 800c50e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c512:	230a      	movs	r3, #10
 800c514:	4859      	ldr	r0, [pc, #356]	; (800c67c <_printf_i+0x23c>)
 800c516:	e012      	b.n	800c53e <_printf_i+0xfe>
 800c518:	682b      	ldr	r3, [r5, #0]
 800c51a:	6820      	ldr	r0, [r4, #0]
 800c51c:	1d19      	adds	r1, r3, #4
 800c51e:	6029      	str	r1, [r5, #0]
 800c520:	0605      	lsls	r5, r0, #24
 800c522:	d501      	bpl.n	800c528 <_printf_i+0xe8>
 800c524:	681e      	ldr	r6, [r3, #0]
 800c526:	e002      	b.n	800c52e <_printf_i+0xee>
 800c528:	0641      	lsls	r1, r0, #25
 800c52a:	d5fb      	bpl.n	800c524 <_printf_i+0xe4>
 800c52c:	881e      	ldrh	r6, [r3, #0]
 800c52e:	2f6f      	cmp	r7, #111	; 0x6f
 800c530:	bf0c      	ite	eq
 800c532:	2308      	moveq	r3, #8
 800c534:	230a      	movne	r3, #10
 800c536:	4851      	ldr	r0, [pc, #324]	; (800c67c <_printf_i+0x23c>)
 800c538:	2100      	movs	r1, #0
 800c53a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c53e:	6865      	ldr	r5, [r4, #4]
 800c540:	2d00      	cmp	r5, #0
 800c542:	bfa8      	it	ge
 800c544:	6821      	ldrge	r1, [r4, #0]
 800c546:	60a5      	str	r5, [r4, #8]
 800c548:	bfa4      	itt	ge
 800c54a:	f021 0104 	bicge.w	r1, r1, #4
 800c54e:	6021      	strge	r1, [r4, #0]
 800c550:	b90e      	cbnz	r6, 800c556 <_printf_i+0x116>
 800c552:	2d00      	cmp	r5, #0
 800c554:	d04b      	beq.n	800c5ee <_printf_i+0x1ae>
 800c556:	4615      	mov	r5, r2
 800c558:	fbb6 f1f3 	udiv	r1, r6, r3
 800c55c:	fb03 6711 	mls	r7, r3, r1, r6
 800c560:	5dc7      	ldrb	r7, [r0, r7]
 800c562:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c566:	4637      	mov	r7, r6
 800c568:	42bb      	cmp	r3, r7
 800c56a:	460e      	mov	r6, r1
 800c56c:	d9f4      	bls.n	800c558 <_printf_i+0x118>
 800c56e:	2b08      	cmp	r3, #8
 800c570:	d10b      	bne.n	800c58a <_printf_i+0x14a>
 800c572:	6823      	ldr	r3, [r4, #0]
 800c574:	07de      	lsls	r6, r3, #31
 800c576:	d508      	bpl.n	800c58a <_printf_i+0x14a>
 800c578:	6923      	ldr	r3, [r4, #16]
 800c57a:	6861      	ldr	r1, [r4, #4]
 800c57c:	4299      	cmp	r1, r3
 800c57e:	bfde      	ittt	le
 800c580:	2330      	movle	r3, #48	; 0x30
 800c582:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c586:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c58a:	1b52      	subs	r2, r2, r5
 800c58c:	6122      	str	r2, [r4, #16]
 800c58e:	464b      	mov	r3, r9
 800c590:	4621      	mov	r1, r4
 800c592:	4640      	mov	r0, r8
 800c594:	f8cd a000 	str.w	sl, [sp]
 800c598:	aa03      	add	r2, sp, #12
 800c59a:	f7ff fedf 	bl	800c35c <_printf_common>
 800c59e:	3001      	adds	r0, #1
 800c5a0:	d14a      	bne.n	800c638 <_printf_i+0x1f8>
 800c5a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5a6:	b004      	add	sp, #16
 800c5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5ac:	6823      	ldr	r3, [r4, #0]
 800c5ae:	f043 0320 	orr.w	r3, r3, #32
 800c5b2:	6023      	str	r3, [r4, #0]
 800c5b4:	2778      	movs	r7, #120	; 0x78
 800c5b6:	4832      	ldr	r0, [pc, #200]	; (800c680 <_printf_i+0x240>)
 800c5b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c5bc:	6823      	ldr	r3, [r4, #0]
 800c5be:	6829      	ldr	r1, [r5, #0]
 800c5c0:	061f      	lsls	r7, r3, #24
 800c5c2:	f851 6b04 	ldr.w	r6, [r1], #4
 800c5c6:	d402      	bmi.n	800c5ce <_printf_i+0x18e>
 800c5c8:	065f      	lsls	r7, r3, #25
 800c5ca:	bf48      	it	mi
 800c5cc:	b2b6      	uxthmi	r6, r6
 800c5ce:	07df      	lsls	r7, r3, #31
 800c5d0:	bf48      	it	mi
 800c5d2:	f043 0320 	orrmi.w	r3, r3, #32
 800c5d6:	6029      	str	r1, [r5, #0]
 800c5d8:	bf48      	it	mi
 800c5da:	6023      	strmi	r3, [r4, #0]
 800c5dc:	b91e      	cbnz	r6, 800c5e6 <_printf_i+0x1a6>
 800c5de:	6823      	ldr	r3, [r4, #0]
 800c5e0:	f023 0320 	bic.w	r3, r3, #32
 800c5e4:	6023      	str	r3, [r4, #0]
 800c5e6:	2310      	movs	r3, #16
 800c5e8:	e7a6      	b.n	800c538 <_printf_i+0xf8>
 800c5ea:	4824      	ldr	r0, [pc, #144]	; (800c67c <_printf_i+0x23c>)
 800c5ec:	e7e4      	b.n	800c5b8 <_printf_i+0x178>
 800c5ee:	4615      	mov	r5, r2
 800c5f0:	e7bd      	b.n	800c56e <_printf_i+0x12e>
 800c5f2:	682b      	ldr	r3, [r5, #0]
 800c5f4:	6826      	ldr	r6, [r4, #0]
 800c5f6:	1d18      	adds	r0, r3, #4
 800c5f8:	6961      	ldr	r1, [r4, #20]
 800c5fa:	6028      	str	r0, [r5, #0]
 800c5fc:	0635      	lsls	r5, r6, #24
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	d501      	bpl.n	800c606 <_printf_i+0x1c6>
 800c602:	6019      	str	r1, [r3, #0]
 800c604:	e002      	b.n	800c60c <_printf_i+0x1cc>
 800c606:	0670      	lsls	r0, r6, #25
 800c608:	d5fb      	bpl.n	800c602 <_printf_i+0x1c2>
 800c60a:	8019      	strh	r1, [r3, #0]
 800c60c:	2300      	movs	r3, #0
 800c60e:	4615      	mov	r5, r2
 800c610:	6123      	str	r3, [r4, #16]
 800c612:	e7bc      	b.n	800c58e <_printf_i+0x14e>
 800c614:	682b      	ldr	r3, [r5, #0]
 800c616:	2100      	movs	r1, #0
 800c618:	1d1a      	adds	r2, r3, #4
 800c61a:	602a      	str	r2, [r5, #0]
 800c61c:	681d      	ldr	r5, [r3, #0]
 800c61e:	6862      	ldr	r2, [r4, #4]
 800c620:	4628      	mov	r0, r5
 800c622:	f000 f895 	bl	800c750 <memchr>
 800c626:	b108      	cbz	r0, 800c62c <_printf_i+0x1ec>
 800c628:	1b40      	subs	r0, r0, r5
 800c62a:	6060      	str	r0, [r4, #4]
 800c62c:	6863      	ldr	r3, [r4, #4]
 800c62e:	6123      	str	r3, [r4, #16]
 800c630:	2300      	movs	r3, #0
 800c632:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c636:	e7aa      	b.n	800c58e <_printf_i+0x14e>
 800c638:	462a      	mov	r2, r5
 800c63a:	4649      	mov	r1, r9
 800c63c:	4640      	mov	r0, r8
 800c63e:	6923      	ldr	r3, [r4, #16]
 800c640:	47d0      	blx	sl
 800c642:	3001      	adds	r0, #1
 800c644:	d0ad      	beq.n	800c5a2 <_printf_i+0x162>
 800c646:	6823      	ldr	r3, [r4, #0]
 800c648:	079b      	lsls	r3, r3, #30
 800c64a:	d413      	bmi.n	800c674 <_printf_i+0x234>
 800c64c:	68e0      	ldr	r0, [r4, #12]
 800c64e:	9b03      	ldr	r3, [sp, #12]
 800c650:	4298      	cmp	r0, r3
 800c652:	bfb8      	it	lt
 800c654:	4618      	movlt	r0, r3
 800c656:	e7a6      	b.n	800c5a6 <_printf_i+0x166>
 800c658:	2301      	movs	r3, #1
 800c65a:	4632      	mov	r2, r6
 800c65c:	4649      	mov	r1, r9
 800c65e:	4640      	mov	r0, r8
 800c660:	47d0      	blx	sl
 800c662:	3001      	adds	r0, #1
 800c664:	d09d      	beq.n	800c5a2 <_printf_i+0x162>
 800c666:	3501      	adds	r5, #1
 800c668:	68e3      	ldr	r3, [r4, #12]
 800c66a:	9903      	ldr	r1, [sp, #12]
 800c66c:	1a5b      	subs	r3, r3, r1
 800c66e:	42ab      	cmp	r3, r5
 800c670:	dcf2      	bgt.n	800c658 <_printf_i+0x218>
 800c672:	e7eb      	b.n	800c64c <_printf_i+0x20c>
 800c674:	2500      	movs	r5, #0
 800c676:	f104 0619 	add.w	r6, r4, #25
 800c67a:	e7f5      	b.n	800c668 <_printf_i+0x228>
 800c67c:	0800dc33 	.word	0x0800dc33
 800c680:	0800dc44 	.word	0x0800dc44

0800c684 <__malloc_lock>:
 800c684:	4801      	ldr	r0, [pc, #4]	; (800c68c <__malloc_lock+0x8>)
 800c686:	f7ff bc6f 	b.w	800bf68 <__retarget_lock_acquire_recursive>
 800c68a:	bf00      	nop
 800c68c:	200016f0 	.word	0x200016f0

0800c690 <__malloc_unlock>:
 800c690:	4801      	ldr	r0, [pc, #4]	; (800c698 <__malloc_unlock+0x8>)
 800c692:	f7ff bc6a 	b.w	800bf6a <__retarget_lock_release_recursive>
 800c696:	bf00      	nop
 800c698:	200016f0 	.word	0x200016f0

0800c69c <_realloc_r>:
 800c69c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6a0:	4680      	mov	r8, r0
 800c6a2:	4614      	mov	r4, r2
 800c6a4:	460e      	mov	r6, r1
 800c6a6:	b921      	cbnz	r1, 800c6b2 <_realloc_r+0x16>
 800c6a8:	4611      	mov	r1, r2
 800c6aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6ae:	f7ff bdd5 	b.w	800c25c <_malloc_r>
 800c6b2:	b92a      	cbnz	r2, 800c6c0 <_realloc_r+0x24>
 800c6b4:	f000 f868 	bl	800c788 <_free_r>
 800c6b8:	4625      	mov	r5, r4
 800c6ba:	4628      	mov	r0, r5
 800c6bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6c0:	f000 f8aa 	bl	800c818 <_malloc_usable_size_r>
 800c6c4:	4284      	cmp	r4, r0
 800c6c6:	4607      	mov	r7, r0
 800c6c8:	d802      	bhi.n	800c6d0 <_realloc_r+0x34>
 800c6ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6ce:	d812      	bhi.n	800c6f6 <_realloc_r+0x5a>
 800c6d0:	4621      	mov	r1, r4
 800c6d2:	4640      	mov	r0, r8
 800c6d4:	f7ff fdc2 	bl	800c25c <_malloc_r>
 800c6d8:	4605      	mov	r5, r0
 800c6da:	2800      	cmp	r0, #0
 800c6dc:	d0ed      	beq.n	800c6ba <_realloc_r+0x1e>
 800c6de:	42bc      	cmp	r4, r7
 800c6e0:	4622      	mov	r2, r4
 800c6e2:	4631      	mov	r1, r6
 800c6e4:	bf28      	it	cs
 800c6e6:	463a      	movcs	r2, r7
 800c6e8:	f000 f840 	bl	800c76c <memcpy>
 800c6ec:	4631      	mov	r1, r6
 800c6ee:	4640      	mov	r0, r8
 800c6f0:	f000 f84a 	bl	800c788 <_free_r>
 800c6f4:	e7e1      	b.n	800c6ba <_realloc_r+0x1e>
 800c6f6:	4635      	mov	r5, r6
 800c6f8:	e7df      	b.n	800c6ba <_realloc_r+0x1e>

0800c6fa <memmove>:
 800c6fa:	4288      	cmp	r0, r1
 800c6fc:	b510      	push	{r4, lr}
 800c6fe:	eb01 0402 	add.w	r4, r1, r2
 800c702:	d902      	bls.n	800c70a <memmove+0x10>
 800c704:	4284      	cmp	r4, r0
 800c706:	4623      	mov	r3, r4
 800c708:	d807      	bhi.n	800c71a <memmove+0x20>
 800c70a:	1e43      	subs	r3, r0, #1
 800c70c:	42a1      	cmp	r1, r4
 800c70e:	d008      	beq.n	800c722 <memmove+0x28>
 800c710:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c714:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c718:	e7f8      	b.n	800c70c <memmove+0x12>
 800c71a:	4601      	mov	r1, r0
 800c71c:	4402      	add	r2, r0
 800c71e:	428a      	cmp	r2, r1
 800c720:	d100      	bne.n	800c724 <memmove+0x2a>
 800c722:	bd10      	pop	{r4, pc}
 800c724:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c728:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c72c:	e7f7      	b.n	800c71e <memmove+0x24>
	...

0800c730 <_sbrk_r>:
 800c730:	b538      	push	{r3, r4, r5, lr}
 800c732:	2300      	movs	r3, #0
 800c734:	4d05      	ldr	r5, [pc, #20]	; (800c74c <_sbrk_r+0x1c>)
 800c736:	4604      	mov	r4, r0
 800c738:	4608      	mov	r0, r1
 800c73a:	602b      	str	r3, [r5, #0]
 800c73c:	f7f6 f95e 	bl	80029fc <_sbrk>
 800c740:	1c43      	adds	r3, r0, #1
 800c742:	d102      	bne.n	800c74a <_sbrk_r+0x1a>
 800c744:	682b      	ldr	r3, [r5, #0]
 800c746:	b103      	cbz	r3, 800c74a <_sbrk_r+0x1a>
 800c748:	6023      	str	r3, [r4, #0]
 800c74a:	bd38      	pop	{r3, r4, r5, pc}
 800c74c:	200016fc 	.word	0x200016fc

0800c750 <memchr>:
 800c750:	4603      	mov	r3, r0
 800c752:	b510      	push	{r4, lr}
 800c754:	b2c9      	uxtb	r1, r1
 800c756:	4402      	add	r2, r0
 800c758:	4293      	cmp	r3, r2
 800c75a:	4618      	mov	r0, r3
 800c75c:	d101      	bne.n	800c762 <memchr+0x12>
 800c75e:	2000      	movs	r0, #0
 800c760:	e003      	b.n	800c76a <memchr+0x1a>
 800c762:	7804      	ldrb	r4, [r0, #0]
 800c764:	3301      	adds	r3, #1
 800c766:	428c      	cmp	r4, r1
 800c768:	d1f6      	bne.n	800c758 <memchr+0x8>
 800c76a:	bd10      	pop	{r4, pc}

0800c76c <memcpy>:
 800c76c:	440a      	add	r2, r1
 800c76e:	4291      	cmp	r1, r2
 800c770:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c774:	d100      	bne.n	800c778 <memcpy+0xc>
 800c776:	4770      	bx	lr
 800c778:	b510      	push	{r4, lr}
 800c77a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c77e:	4291      	cmp	r1, r2
 800c780:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c784:	d1f9      	bne.n	800c77a <memcpy+0xe>
 800c786:	bd10      	pop	{r4, pc}

0800c788 <_free_r>:
 800c788:	b538      	push	{r3, r4, r5, lr}
 800c78a:	4605      	mov	r5, r0
 800c78c:	2900      	cmp	r1, #0
 800c78e:	d040      	beq.n	800c812 <_free_r+0x8a>
 800c790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c794:	1f0c      	subs	r4, r1, #4
 800c796:	2b00      	cmp	r3, #0
 800c798:	bfb8      	it	lt
 800c79a:	18e4      	addlt	r4, r4, r3
 800c79c:	f7ff ff72 	bl	800c684 <__malloc_lock>
 800c7a0:	4a1c      	ldr	r2, [pc, #112]	; (800c814 <_free_r+0x8c>)
 800c7a2:	6813      	ldr	r3, [r2, #0]
 800c7a4:	b933      	cbnz	r3, 800c7b4 <_free_r+0x2c>
 800c7a6:	6063      	str	r3, [r4, #4]
 800c7a8:	6014      	str	r4, [r2, #0]
 800c7aa:	4628      	mov	r0, r5
 800c7ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7b0:	f7ff bf6e 	b.w	800c690 <__malloc_unlock>
 800c7b4:	42a3      	cmp	r3, r4
 800c7b6:	d908      	bls.n	800c7ca <_free_r+0x42>
 800c7b8:	6820      	ldr	r0, [r4, #0]
 800c7ba:	1821      	adds	r1, r4, r0
 800c7bc:	428b      	cmp	r3, r1
 800c7be:	bf01      	itttt	eq
 800c7c0:	6819      	ldreq	r1, [r3, #0]
 800c7c2:	685b      	ldreq	r3, [r3, #4]
 800c7c4:	1809      	addeq	r1, r1, r0
 800c7c6:	6021      	streq	r1, [r4, #0]
 800c7c8:	e7ed      	b.n	800c7a6 <_free_r+0x1e>
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	685b      	ldr	r3, [r3, #4]
 800c7ce:	b10b      	cbz	r3, 800c7d4 <_free_r+0x4c>
 800c7d0:	42a3      	cmp	r3, r4
 800c7d2:	d9fa      	bls.n	800c7ca <_free_r+0x42>
 800c7d4:	6811      	ldr	r1, [r2, #0]
 800c7d6:	1850      	adds	r0, r2, r1
 800c7d8:	42a0      	cmp	r0, r4
 800c7da:	d10b      	bne.n	800c7f4 <_free_r+0x6c>
 800c7dc:	6820      	ldr	r0, [r4, #0]
 800c7de:	4401      	add	r1, r0
 800c7e0:	1850      	adds	r0, r2, r1
 800c7e2:	4283      	cmp	r3, r0
 800c7e4:	6011      	str	r1, [r2, #0]
 800c7e6:	d1e0      	bne.n	800c7aa <_free_r+0x22>
 800c7e8:	6818      	ldr	r0, [r3, #0]
 800c7ea:	685b      	ldr	r3, [r3, #4]
 800c7ec:	4408      	add	r0, r1
 800c7ee:	6010      	str	r0, [r2, #0]
 800c7f0:	6053      	str	r3, [r2, #4]
 800c7f2:	e7da      	b.n	800c7aa <_free_r+0x22>
 800c7f4:	d902      	bls.n	800c7fc <_free_r+0x74>
 800c7f6:	230c      	movs	r3, #12
 800c7f8:	602b      	str	r3, [r5, #0]
 800c7fa:	e7d6      	b.n	800c7aa <_free_r+0x22>
 800c7fc:	6820      	ldr	r0, [r4, #0]
 800c7fe:	1821      	adds	r1, r4, r0
 800c800:	428b      	cmp	r3, r1
 800c802:	bf01      	itttt	eq
 800c804:	6819      	ldreq	r1, [r3, #0]
 800c806:	685b      	ldreq	r3, [r3, #4]
 800c808:	1809      	addeq	r1, r1, r0
 800c80a:	6021      	streq	r1, [r4, #0]
 800c80c:	6063      	str	r3, [r4, #4]
 800c80e:	6054      	str	r4, [r2, #4]
 800c810:	e7cb      	b.n	800c7aa <_free_r+0x22>
 800c812:	bd38      	pop	{r3, r4, r5, pc}
 800c814:	200016f4 	.word	0x200016f4

0800c818 <_malloc_usable_size_r>:
 800c818:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c81c:	1f18      	subs	r0, r3, #4
 800c81e:	2b00      	cmp	r3, #0
 800c820:	bfbc      	itt	lt
 800c822:	580b      	ldrlt	r3, [r1, r0]
 800c824:	18c0      	addlt	r0, r0, r3
 800c826:	4770      	bx	lr

0800c828 <roundf>:
 800c828:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c82c:	3b7f      	subs	r3, #127	; 0x7f
 800c82e:	2b16      	cmp	r3, #22
 800c830:	4601      	mov	r1, r0
 800c832:	b510      	push	{r4, lr}
 800c834:	dc14      	bgt.n	800c860 <roundf+0x38>
 800c836:	2b00      	cmp	r3, #0
 800c838:	da07      	bge.n	800c84a <roundf+0x22>
 800c83a:	3301      	adds	r3, #1
 800c83c:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 800c840:	d101      	bne.n	800c846 <roundf+0x1e>
 800c842:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 800c846:	4608      	mov	r0, r1
 800c848:	bd10      	pop	{r4, pc}
 800c84a:	4a08      	ldr	r2, [pc, #32]	; (800c86c <roundf+0x44>)
 800c84c:	411a      	asrs	r2, r3
 800c84e:	4210      	tst	r0, r2
 800c850:	d0f9      	beq.n	800c846 <roundf+0x1e>
 800c852:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c856:	4119      	asrs	r1, r3
 800c858:	4401      	add	r1, r0
 800c85a:	ea21 0102 	bic.w	r1, r1, r2
 800c85e:	e7f2      	b.n	800c846 <roundf+0x1e>
 800c860:	2b80      	cmp	r3, #128	; 0x80
 800c862:	d1f0      	bne.n	800c846 <roundf+0x1e>
 800c864:	f7f4 f966 	bl	8000b34 <__addsf3>
 800c868:	4601      	mov	r1, r0
 800c86a:	e7ec      	b.n	800c846 <roundf+0x1e>
 800c86c:	007fffff 	.word	0x007fffff

0800c870 <fmod>:
 800c870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c874:	4680      	mov	r8, r0
 800c876:	4689      	mov	r9, r1
 800c878:	4616      	mov	r6, r2
 800c87a:	461f      	mov	r7, r3
 800c87c:	f000 f92c 	bl	800cad8 <__ieee754_fmod>
 800c880:	4632      	mov	r2, r6
 800c882:	4604      	mov	r4, r0
 800c884:	460d      	mov	r5, r1
 800c886:	463b      	mov	r3, r7
 800c888:	4640      	mov	r0, r8
 800c88a:	4649      	mov	r1, r9
 800c88c:	f7f4 f8be 	bl	8000a0c <__aeabi_dcmpun>
 800c890:	b990      	cbnz	r0, 800c8b8 <fmod+0x48>
 800c892:	2200      	movs	r2, #0
 800c894:	2300      	movs	r3, #0
 800c896:	4630      	mov	r0, r6
 800c898:	4639      	mov	r1, r7
 800c89a:	f7f4 f885 	bl	80009a8 <__aeabi_dcmpeq>
 800c89e:	b158      	cbz	r0, 800c8b8 <fmod+0x48>
 800c8a0:	f7ff fb38 	bl	800bf14 <__errno>
 800c8a4:	2321      	movs	r3, #33	; 0x21
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	6003      	str	r3, [r0, #0]
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	4610      	mov	r0, r2
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	f7f3 ff3c 	bl	800072c <__aeabi_ddiv>
 800c8b4:	4604      	mov	r4, r0
 800c8b6:	460d      	mov	r5, r1
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800c8c0 <cos>:
 800c8c0:	b530      	push	{r4, r5, lr}
 800c8c2:	4a20      	ldr	r2, [pc, #128]	; (800c944 <cos+0x84>)
 800c8c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c8c8:	4293      	cmp	r3, r2
 800c8ca:	b087      	sub	sp, #28
 800c8cc:	dc06      	bgt.n	800c8dc <cos+0x1c>
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	b007      	add	sp, #28
 800c8d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8d8:	f000 bf46 	b.w	800d768 <__kernel_cos>
 800c8dc:	4a1a      	ldr	r2, [pc, #104]	; (800c948 <cos+0x88>)
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	dd05      	ble.n	800c8ee <cos+0x2e>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	460b      	mov	r3, r1
 800c8e6:	f7f3 fc3f 	bl	8000168 <__aeabi_dsub>
 800c8ea:	b007      	add	sp, #28
 800c8ec:	bd30      	pop	{r4, r5, pc}
 800c8ee:	aa02      	add	r2, sp, #8
 800c8f0:	f000 fa06 	bl	800cd00 <__ieee754_rem_pio2>
 800c8f4:	f000 0003 	and.w	r0, r0, #3
 800c8f8:	2801      	cmp	r0, #1
 800c8fa:	d009      	beq.n	800c910 <cos+0x50>
 800c8fc:	2802      	cmp	r0, #2
 800c8fe:	d011      	beq.n	800c924 <cos+0x64>
 800c900:	b9b8      	cbnz	r0, 800c932 <cos+0x72>
 800c902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c90a:	f000 ff2d 	bl	800d768 <__kernel_cos>
 800c90e:	e7ec      	b.n	800c8ea <cos+0x2a>
 800c910:	9000      	str	r0, [sp, #0]
 800c912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c91a:	f000 ffe5 	bl	800d8e8 <__kernel_sin>
 800c91e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c922:	e7e2      	b.n	800c8ea <cos+0x2a>
 800c924:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c928:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c92c:	f000 ff1c 	bl	800d768 <__kernel_cos>
 800c930:	e7f5      	b.n	800c91e <cos+0x5e>
 800c932:	2301      	movs	r3, #1
 800c934:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c938:	9300      	str	r3, [sp, #0]
 800c93a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c93e:	f000 ffd3 	bl	800d8e8 <__kernel_sin>
 800c942:	e7d2      	b.n	800c8ea <cos+0x2a>
 800c944:	3fe921fb 	.word	0x3fe921fb
 800c948:	7fefffff 	.word	0x7fefffff

0800c94c <sin>:
 800c94c:	b530      	push	{r4, r5, lr}
 800c94e:	4a20      	ldr	r2, [pc, #128]	; (800c9d0 <sin+0x84>)
 800c950:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c954:	4293      	cmp	r3, r2
 800c956:	b087      	sub	sp, #28
 800c958:	dc06      	bgt.n	800c968 <sin+0x1c>
 800c95a:	2300      	movs	r3, #0
 800c95c:	2200      	movs	r2, #0
 800c95e:	9300      	str	r3, [sp, #0]
 800c960:	2300      	movs	r3, #0
 800c962:	f000 ffc1 	bl	800d8e8 <__kernel_sin>
 800c966:	e006      	b.n	800c976 <sin+0x2a>
 800c968:	4a1a      	ldr	r2, [pc, #104]	; (800c9d4 <sin+0x88>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	dd05      	ble.n	800c97a <sin+0x2e>
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	f7f3 fbf9 	bl	8000168 <__aeabi_dsub>
 800c976:	b007      	add	sp, #28
 800c978:	bd30      	pop	{r4, r5, pc}
 800c97a:	aa02      	add	r2, sp, #8
 800c97c:	f000 f9c0 	bl	800cd00 <__ieee754_rem_pio2>
 800c980:	f000 0003 	and.w	r0, r0, #3
 800c984:	2801      	cmp	r0, #1
 800c986:	d009      	beq.n	800c99c <sin+0x50>
 800c988:	2802      	cmp	r0, #2
 800c98a:	d00e      	beq.n	800c9aa <sin+0x5e>
 800c98c:	b9c0      	cbnz	r0, 800c9c0 <sin+0x74>
 800c98e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c992:	2301      	movs	r3, #1
 800c994:	9300      	str	r3, [sp, #0]
 800c996:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c99a:	e7e2      	b.n	800c962 <sin+0x16>
 800c99c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9a4:	f000 fee0 	bl	800d768 <__kernel_cos>
 800c9a8:	e7e5      	b.n	800c976 <sin+0x2a>
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9b0:	9300      	str	r3, [sp, #0]
 800c9b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9b6:	f000 ff97 	bl	800d8e8 <__kernel_sin>
 800c9ba:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c9be:	e7da      	b.n	800c976 <sin+0x2a>
 800c9c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9c8:	f000 fece 	bl	800d768 <__kernel_cos>
 800c9cc:	e7f5      	b.n	800c9ba <sin+0x6e>
 800c9ce:	bf00      	nop
 800c9d0:	3fe921fb 	.word	0x3fe921fb
 800c9d4:	7fefffff 	.word	0x7fefffff

0800c9d8 <floor>:
 800c9d8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9e0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800c9e4:	2e13      	cmp	r6, #19
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	4607      	mov	r7, r0
 800c9ea:	460c      	mov	r4, r1
 800c9ec:	4605      	mov	r5, r0
 800c9ee:	dc32      	bgt.n	800ca56 <floor+0x7e>
 800c9f0:	2e00      	cmp	r6, #0
 800c9f2:	da14      	bge.n	800ca1e <floor+0x46>
 800c9f4:	a334      	add	r3, pc, #208	; (adr r3, 800cac8 <floor+0xf0>)
 800c9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fa:	f7f3 fbb7 	bl	800016c <__adddf3>
 800c9fe:	2200      	movs	r2, #0
 800ca00:	2300      	movs	r3, #0
 800ca02:	f7f3 fff9 	bl	80009f8 <__aeabi_dcmpgt>
 800ca06:	b138      	cbz	r0, 800ca18 <floor+0x40>
 800ca08:	2c00      	cmp	r4, #0
 800ca0a:	da56      	bge.n	800caba <floor+0xe2>
 800ca0c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ca10:	4325      	orrs	r5, r4
 800ca12:	d055      	beq.n	800cac0 <floor+0xe8>
 800ca14:	2500      	movs	r5, #0
 800ca16:	4c2e      	ldr	r4, [pc, #184]	; (800cad0 <floor+0xf8>)
 800ca18:	4623      	mov	r3, r4
 800ca1a:	462f      	mov	r7, r5
 800ca1c:	e025      	b.n	800ca6a <floor+0x92>
 800ca1e:	4a2d      	ldr	r2, [pc, #180]	; (800cad4 <floor+0xfc>)
 800ca20:	fa42 f806 	asr.w	r8, r2, r6
 800ca24:	ea01 0208 	and.w	r2, r1, r8
 800ca28:	4302      	orrs	r2, r0
 800ca2a:	d01e      	beq.n	800ca6a <floor+0x92>
 800ca2c:	a326      	add	r3, pc, #152	; (adr r3, 800cac8 <floor+0xf0>)
 800ca2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca32:	f7f3 fb9b 	bl	800016c <__adddf3>
 800ca36:	2200      	movs	r2, #0
 800ca38:	2300      	movs	r3, #0
 800ca3a:	f7f3 ffdd 	bl	80009f8 <__aeabi_dcmpgt>
 800ca3e:	2800      	cmp	r0, #0
 800ca40:	d0ea      	beq.n	800ca18 <floor+0x40>
 800ca42:	2c00      	cmp	r4, #0
 800ca44:	bfbe      	ittt	lt
 800ca46:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ca4a:	4133      	asrlt	r3, r6
 800ca4c:	18e4      	addlt	r4, r4, r3
 800ca4e:	2500      	movs	r5, #0
 800ca50:	ea24 0408 	bic.w	r4, r4, r8
 800ca54:	e7e0      	b.n	800ca18 <floor+0x40>
 800ca56:	2e33      	cmp	r6, #51	; 0x33
 800ca58:	dd0b      	ble.n	800ca72 <floor+0x9a>
 800ca5a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ca5e:	d104      	bne.n	800ca6a <floor+0x92>
 800ca60:	4602      	mov	r2, r0
 800ca62:	f7f3 fb83 	bl	800016c <__adddf3>
 800ca66:	4607      	mov	r7, r0
 800ca68:	460b      	mov	r3, r1
 800ca6a:	4638      	mov	r0, r7
 800ca6c:	4619      	mov	r1, r3
 800ca6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca72:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800ca76:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800ca7a:	fa28 f802 	lsr.w	r8, r8, r2
 800ca7e:	ea10 0f08 	tst.w	r0, r8
 800ca82:	d0f2      	beq.n	800ca6a <floor+0x92>
 800ca84:	a310      	add	r3, pc, #64	; (adr r3, 800cac8 <floor+0xf0>)
 800ca86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8a:	f7f3 fb6f 	bl	800016c <__adddf3>
 800ca8e:	2200      	movs	r2, #0
 800ca90:	2300      	movs	r3, #0
 800ca92:	f7f3 ffb1 	bl	80009f8 <__aeabi_dcmpgt>
 800ca96:	2800      	cmp	r0, #0
 800ca98:	d0be      	beq.n	800ca18 <floor+0x40>
 800ca9a:	2c00      	cmp	r4, #0
 800ca9c:	da0a      	bge.n	800cab4 <floor+0xdc>
 800ca9e:	2e14      	cmp	r6, #20
 800caa0:	d101      	bne.n	800caa6 <floor+0xce>
 800caa2:	3401      	adds	r4, #1
 800caa4:	e006      	b.n	800cab4 <floor+0xdc>
 800caa6:	2301      	movs	r3, #1
 800caa8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800caac:	40b3      	lsls	r3, r6
 800caae:	441d      	add	r5, r3
 800cab0:	42af      	cmp	r7, r5
 800cab2:	d8f6      	bhi.n	800caa2 <floor+0xca>
 800cab4:	ea25 0508 	bic.w	r5, r5, r8
 800cab8:	e7ae      	b.n	800ca18 <floor+0x40>
 800caba:	2500      	movs	r5, #0
 800cabc:	462c      	mov	r4, r5
 800cabe:	e7ab      	b.n	800ca18 <floor+0x40>
 800cac0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cac4:	e7a8      	b.n	800ca18 <floor+0x40>
 800cac6:	bf00      	nop
 800cac8:	8800759c 	.word	0x8800759c
 800cacc:	7e37e43c 	.word	0x7e37e43c
 800cad0:	bff00000 	.word	0xbff00000
 800cad4:	000fffff 	.word	0x000fffff

0800cad8 <__ieee754_fmod>:
 800cad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cadc:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 800cae0:	4684      	mov	ip, r0
 800cae2:	461d      	mov	r5, r3
 800cae4:	4608      	mov	r0, r1
 800cae6:	4619      	mov	r1, r3
 800cae8:	ea57 0302 	orrs.w	r3, r7, r2
 800caec:	4614      	mov	r4, r2
 800caee:	4616      	mov	r6, r2
 800caf0:	4696      	mov	lr, r2
 800caf2:	d00c      	beq.n	800cb0e <__ieee754_fmod+0x36>
 800caf4:	4b7b      	ldr	r3, [pc, #492]	; (800cce4 <__ieee754_fmod+0x20c>)
 800caf6:	f020 4900 	bic.w	r9, r0, #2147483648	; 0x80000000
 800cafa:	4599      	cmp	r9, r3
 800cafc:	4682      	mov	sl, r0
 800cafe:	dc06      	bgt.n	800cb0e <__ieee754_fmod+0x36>
 800cb00:	4253      	negs	r3, r2
 800cb02:	4313      	orrs	r3, r2
 800cb04:	4a78      	ldr	r2, [pc, #480]	; (800cce8 <__ieee754_fmod+0x210>)
 800cb06:	ea47 73d3 	orr.w	r3, r7, r3, lsr #31
 800cb0a:	4293      	cmp	r3, r2
 800cb0c:	d90d      	bls.n	800cb2a <__ieee754_fmod+0x52>
 800cb0e:	4605      	mov	r5, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	4622      	mov	r2, r4
 800cb14:	4660      	mov	r0, ip
 800cb16:	4629      	mov	r1, r5
 800cb18:	f7f3 fcde 	bl	80004d8 <__aeabi_dmul>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	460b      	mov	r3, r1
 800cb20:	f7f3 fe04 	bl	800072c <__aeabi_ddiv>
 800cb24:	4684      	mov	ip, r0
 800cb26:	4608      	mov	r0, r1
 800cb28:	e00e      	b.n	800cb48 <__ieee754_fmod+0x70>
 800cb2a:	45b9      	cmp	r9, r7
 800cb2c:	46e0      	mov	r8, ip
 800cb2e:	4661      	mov	r1, ip
 800cb30:	f000 4400 	and.w	r4, r0, #2147483648	; 0x80000000
 800cb34:	dc0d      	bgt.n	800cb52 <__ieee754_fmod+0x7a>
 800cb36:	db07      	blt.n	800cb48 <__ieee754_fmod+0x70>
 800cb38:	45b4      	cmp	ip, r6
 800cb3a:	d305      	bcc.n	800cb48 <__ieee754_fmod+0x70>
 800cb3c:	d109      	bne.n	800cb52 <__ieee754_fmod+0x7a>
 800cb3e:	4b6b      	ldr	r3, [pc, #428]	; (800ccec <__ieee754_fmod+0x214>)
 800cb40:	eb03 7314 	add.w	r3, r3, r4, lsr #28
 800cb44:	e9d3 c000 	ldrd	ip, r0, [r3]
 800cb48:	4603      	mov	r3, r0
 800cb4a:	4660      	mov	r0, ip
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb52:	4a65      	ldr	r2, [pc, #404]	; (800cce8 <__ieee754_fmod+0x210>)
 800cb54:	ea1a 0f02 	tst.w	sl, r2
 800cb58:	d149      	bne.n	800cbee <__ieee754_fmod+0x116>
 800cb5a:	f1b9 0f00 	cmp.w	r9, #0
 800cb5e:	d13e      	bne.n	800cbde <__ieee754_fmod+0x106>
 800cb60:	4643      	mov	r3, r8
 800cb62:	4863      	ldr	r0, [pc, #396]	; (800ccf0 <__ieee754_fmod+0x218>)
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	dc37      	bgt.n	800cbd8 <__ieee754_fmod+0x100>
 800cb68:	4215      	tst	r5, r2
 800cb6a:	d14f      	bne.n	800cc0c <__ieee754_fmod+0x134>
 800cb6c:	2f00      	cmp	r7, #0
 800cb6e:	d146      	bne.n	800cbfe <__ieee754_fmod+0x126>
 800cb70:	4633      	mov	r3, r6
 800cb72:	4a5f      	ldr	r2, [pc, #380]	; (800ccf0 <__ieee754_fmod+0x218>)
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	dc3f      	bgt.n	800cbf8 <__ieee754_fmod+0x120>
 800cb78:	4b5e      	ldr	r3, [pc, #376]	; (800ccf4 <__ieee754_fmod+0x21c>)
 800cb7a:	4298      	cmp	r0, r3
 800cb7c:	db4a      	blt.n	800cc14 <__ieee754_fmod+0x13c>
 800cb7e:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800cb82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cb86:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800ccf4 <__ieee754_fmod+0x21c>
 800cb8a:	4562      	cmp	r2, ip
 800cb8c:	db57      	blt.n	800cc3e <__ieee754_fmod+0x166>
 800cb8e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800cb92:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
 800cb96:	1a80      	subs	r0, r0, r2
 800cb98:	1b5e      	subs	r6, r3, r5
 800cb9a:	eba1 070e 	sub.w	r7, r1, lr
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d163      	bne.n	800cc6a <__ieee754_fmod+0x192>
 800cba2:	4571      	cmp	r1, lr
 800cba4:	bf38      	it	cc
 800cba6:	f106 36ff 	addcc.w	r6, r6, #4294967295	; 0xffffffff
 800cbaa:	2e00      	cmp	r6, #0
 800cbac:	bfa4      	itt	ge
 800cbae:	4639      	movge	r1, r7
 800cbb0:	4633      	movge	r3, r6
 800cbb2:	ea53 0001 	orrs.w	r0, r3, r1
 800cbb6:	d0c2      	beq.n	800cb3e <__ieee754_fmod+0x66>
 800cbb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cbbc:	db6a      	blt.n	800cc94 <__ieee754_fmod+0x1bc>
 800cbbe:	484d      	ldr	r0, [pc, #308]	; (800ccf4 <__ieee754_fmod+0x21c>)
 800cbc0:	4282      	cmp	r2, r0
 800cbc2:	db6d      	blt.n	800cca0 <__ieee754_fmod+0x1c8>
 800cbc4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cbc8:	4323      	orrs	r3, r4
 800cbca:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800cbce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cbd2:	468c      	mov	ip, r1
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	e7b7      	b.n	800cb48 <__ieee754_fmod+0x70>
 800cbd8:	3801      	subs	r0, #1
 800cbda:	005b      	lsls	r3, r3, #1
 800cbdc:	e7c2      	b.n	800cb64 <__ieee754_fmod+0x8c>
 800cbde:	4845      	ldr	r0, [pc, #276]	; (800ccf4 <__ieee754_fmod+0x21c>)
 800cbe0:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	ddbf      	ble.n	800cb68 <__ieee754_fmod+0x90>
 800cbe8:	3801      	subs	r0, #1
 800cbea:	005b      	lsls	r3, r3, #1
 800cbec:	e7fa      	b.n	800cbe4 <__ieee754_fmod+0x10c>
 800cbee:	ea4f 5029 	mov.w	r0, r9, asr #20
 800cbf2:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800cbf6:	e7b7      	b.n	800cb68 <__ieee754_fmod+0x90>
 800cbf8:	3a01      	subs	r2, #1
 800cbfa:	005b      	lsls	r3, r3, #1
 800cbfc:	e7ba      	b.n	800cb74 <__ieee754_fmod+0x9c>
 800cbfe:	4a3d      	ldr	r2, [pc, #244]	; (800ccf4 <__ieee754_fmod+0x21c>)
 800cc00:	02fb      	lsls	r3, r7, #11
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	ddb8      	ble.n	800cb78 <__ieee754_fmod+0xa0>
 800cc06:	3a01      	subs	r2, #1
 800cc08:	005b      	lsls	r3, r3, #1
 800cc0a:	e7fa      	b.n	800cc02 <__ieee754_fmod+0x12a>
 800cc0c:	153a      	asrs	r2, r7, #20
 800cc0e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cc12:	e7b1      	b.n	800cb78 <__ieee754_fmod+0xa0>
 800cc14:	eba3 0c00 	sub.w	ip, r3, r0
 800cc18:	f1bc 0f1f 	cmp.w	ip, #31
 800cc1c:	dc09      	bgt.n	800cc32 <__ieee754_fmod+0x15a>
 800cc1e:	f200 431e 	addw	r3, r0, #1054	; 0x41e
 800cc22:	fa09 f10c 	lsl.w	r1, r9, ip
 800cc26:	fa28 f303 	lsr.w	r3, r8, r3
 800cc2a:	430b      	orrs	r3, r1
 800cc2c:	fa08 f10c 	lsl.w	r1, r8, ip
 800cc30:	e7a9      	b.n	800cb86 <__ieee754_fmod+0xae>
 800cc32:	4b31      	ldr	r3, [pc, #196]	; (800ccf8 <__ieee754_fmod+0x220>)
 800cc34:	2100      	movs	r1, #0
 800cc36:	1a1b      	subs	r3, r3, r0
 800cc38:	fa08 f303 	lsl.w	r3, r8, r3
 800cc3c:	e7a3      	b.n	800cb86 <__ieee754_fmod+0xae>
 800cc3e:	ebac 0c02 	sub.w	ip, ip, r2
 800cc42:	f1bc 0f1f 	cmp.w	ip, #31
 800cc46:	dc09      	bgt.n	800cc5c <__ieee754_fmod+0x184>
 800cc48:	f202 451e 	addw	r5, r2, #1054	; 0x41e
 800cc4c:	fa07 f70c 	lsl.w	r7, r7, ip
 800cc50:	fa26 f505 	lsr.w	r5, r6, r5
 800cc54:	433d      	orrs	r5, r7
 800cc56:	fa06 fe0c 	lsl.w	lr, r6, ip
 800cc5a:	e79c      	b.n	800cb96 <__ieee754_fmod+0xbe>
 800cc5c:	4d26      	ldr	r5, [pc, #152]	; (800ccf8 <__ieee754_fmod+0x220>)
 800cc5e:	f04f 0e00 	mov.w	lr, #0
 800cc62:	1aad      	subs	r5, r5, r2
 800cc64:	fa06 f505 	lsl.w	r5, r6, r5
 800cc68:	e795      	b.n	800cb96 <__ieee754_fmod+0xbe>
 800cc6a:	4571      	cmp	r1, lr
 800cc6c:	bf38      	it	cc
 800cc6e:	f106 36ff 	addcc.w	r6, r6, #4294967295	; 0xffffffff
 800cc72:	2e00      	cmp	r6, #0
 800cc74:	da05      	bge.n	800cc82 <__ieee754_fmod+0x1aa>
 800cc76:	0fce      	lsrs	r6, r1, #31
 800cc78:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800cc7c:	0049      	lsls	r1, r1, #1
 800cc7e:	3801      	subs	r0, #1
 800cc80:	e78a      	b.n	800cb98 <__ieee754_fmod+0xc0>
 800cc82:	ea56 0307 	orrs.w	r3, r6, r7
 800cc86:	f43f af5a 	beq.w	800cb3e <__ieee754_fmod+0x66>
 800cc8a:	0ffb      	lsrs	r3, r7, #31
 800cc8c:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 800cc90:	0079      	lsls	r1, r7, #1
 800cc92:	e7f4      	b.n	800cc7e <__ieee754_fmod+0x1a6>
 800cc94:	0fc8      	lsrs	r0, r1, #31
 800cc96:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800cc9a:	0049      	lsls	r1, r1, #1
 800cc9c:	3a01      	subs	r2, #1
 800cc9e:	e78b      	b.n	800cbb8 <__ieee754_fmod+0xe0>
 800cca0:	1a80      	subs	r0, r0, r2
 800cca2:	2814      	cmp	r0, #20
 800cca4:	dc0a      	bgt.n	800ccbc <__ieee754_fmod+0x1e4>
 800cca6:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800ccaa:	fa03 f202 	lsl.w	r2, r3, r2
 800ccae:	40c1      	lsrs	r1, r0
 800ccb0:	430a      	orrs	r2, r1
 800ccb2:	4103      	asrs	r3, r0
 800ccb4:	4610      	mov	r0, r2
 800ccb6:	ea43 0104 	orr.w	r1, r3, r4
 800ccba:	e733      	b.n	800cb24 <__ieee754_fmod+0x4c>
 800ccbc:	281f      	cmp	r0, #31
 800ccbe:	dc07      	bgt.n	800ccd0 <__ieee754_fmod+0x1f8>
 800ccc0:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800ccc4:	40c1      	lsrs	r1, r0
 800ccc6:	fa03 f202 	lsl.w	r2, r3, r2
 800ccca:	430a      	orrs	r2, r1
 800cccc:	4623      	mov	r3, r4
 800ccce:	e7f1      	b.n	800ccb4 <__ieee754_fmod+0x1dc>
 800ccd0:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800ccd4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ccd8:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800ccdc:	32e2      	adds	r2, #226	; 0xe2
 800ccde:	fa43 f202 	asr.w	r2, r3, r2
 800cce2:	e7f3      	b.n	800cccc <__ieee754_fmod+0x1f4>
 800cce4:	7fefffff 	.word	0x7fefffff
 800cce8:	7ff00000 	.word	0x7ff00000
 800ccec:	0800dc58 	.word	0x0800dc58
 800ccf0:	fffffbed 	.word	0xfffffbed
 800ccf4:	fffffc02 	.word	0xfffffc02
 800ccf8:	fffffbe2 	.word	0xfffffbe2
 800ccfc:	00000000 	.word	0x00000000

0800cd00 <__ieee754_rem_pio2>:
 800cd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd04:	4614      	mov	r4, r2
 800cd06:	4ac2      	ldr	r2, [pc, #776]	; (800d010 <__ieee754_rem_pio2+0x310>)
 800cd08:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800cd0c:	b08d      	sub	sp, #52	; 0x34
 800cd0e:	4592      	cmp	sl, r2
 800cd10:	9104      	str	r1, [sp, #16]
 800cd12:	dc07      	bgt.n	800cd24 <__ieee754_rem_pio2+0x24>
 800cd14:	2200      	movs	r2, #0
 800cd16:	2300      	movs	r3, #0
 800cd18:	e9c4 0100 	strd	r0, r1, [r4]
 800cd1c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cd20:	2500      	movs	r5, #0
 800cd22:	e024      	b.n	800cd6e <__ieee754_rem_pio2+0x6e>
 800cd24:	4abb      	ldr	r2, [pc, #748]	; (800d014 <__ieee754_rem_pio2+0x314>)
 800cd26:	4592      	cmp	sl, r2
 800cd28:	dc72      	bgt.n	800ce10 <__ieee754_rem_pio2+0x110>
 800cd2a:	9b04      	ldr	r3, [sp, #16]
 800cd2c:	4dba      	ldr	r5, [pc, #744]	; (800d018 <__ieee754_rem_pio2+0x318>)
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	a3a9      	add	r3, pc, #676	; (adr r3, 800cfd8 <__ieee754_rem_pio2+0x2d8>)
 800cd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd36:	dd36      	ble.n	800cda6 <__ieee754_rem_pio2+0xa6>
 800cd38:	f7f3 fa16 	bl	8000168 <__aeabi_dsub>
 800cd3c:	45aa      	cmp	sl, r5
 800cd3e:	4606      	mov	r6, r0
 800cd40:	460f      	mov	r7, r1
 800cd42:	d018      	beq.n	800cd76 <__ieee754_rem_pio2+0x76>
 800cd44:	a3a6      	add	r3, pc, #664	; (adr r3, 800cfe0 <__ieee754_rem_pio2+0x2e0>)
 800cd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4a:	f7f3 fa0d 	bl	8000168 <__aeabi_dsub>
 800cd4e:	4602      	mov	r2, r0
 800cd50:	460b      	mov	r3, r1
 800cd52:	4630      	mov	r0, r6
 800cd54:	e9c4 2300 	strd	r2, r3, [r4]
 800cd58:	4639      	mov	r1, r7
 800cd5a:	f7f3 fa05 	bl	8000168 <__aeabi_dsub>
 800cd5e:	a3a0      	add	r3, pc, #640	; (adr r3, 800cfe0 <__ieee754_rem_pio2+0x2e0>)
 800cd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd64:	f7f3 fa00 	bl	8000168 <__aeabi_dsub>
 800cd68:	2501      	movs	r5, #1
 800cd6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cd6e:	4628      	mov	r0, r5
 800cd70:	b00d      	add	sp, #52	; 0x34
 800cd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd76:	a39c      	add	r3, pc, #624	; (adr r3, 800cfe8 <__ieee754_rem_pio2+0x2e8>)
 800cd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd7c:	f7f3 f9f4 	bl	8000168 <__aeabi_dsub>
 800cd80:	a39b      	add	r3, pc, #620	; (adr r3, 800cff0 <__ieee754_rem_pio2+0x2f0>)
 800cd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd86:	4606      	mov	r6, r0
 800cd88:	460f      	mov	r7, r1
 800cd8a:	f7f3 f9ed 	bl	8000168 <__aeabi_dsub>
 800cd8e:	4602      	mov	r2, r0
 800cd90:	460b      	mov	r3, r1
 800cd92:	4630      	mov	r0, r6
 800cd94:	e9c4 2300 	strd	r2, r3, [r4]
 800cd98:	4639      	mov	r1, r7
 800cd9a:	f7f3 f9e5 	bl	8000168 <__aeabi_dsub>
 800cd9e:	a394      	add	r3, pc, #592	; (adr r3, 800cff0 <__ieee754_rem_pio2+0x2f0>)
 800cda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda4:	e7de      	b.n	800cd64 <__ieee754_rem_pio2+0x64>
 800cda6:	f7f3 f9e1 	bl	800016c <__adddf3>
 800cdaa:	45aa      	cmp	sl, r5
 800cdac:	4606      	mov	r6, r0
 800cdae:	460f      	mov	r7, r1
 800cdb0:	d016      	beq.n	800cde0 <__ieee754_rem_pio2+0xe0>
 800cdb2:	a38b      	add	r3, pc, #556	; (adr r3, 800cfe0 <__ieee754_rem_pio2+0x2e0>)
 800cdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb8:	f7f3 f9d8 	bl	800016c <__adddf3>
 800cdbc:	4602      	mov	r2, r0
 800cdbe:	460b      	mov	r3, r1
 800cdc0:	4630      	mov	r0, r6
 800cdc2:	e9c4 2300 	strd	r2, r3, [r4]
 800cdc6:	4639      	mov	r1, r7
 800cdc8:	f7f3 f9ce 	bl	8000168 <__aeabi_dsub>
 800cdcc:	a384      	add	r3, pc, #528	; (adr r3, 800cfe0 <__ieee754_rem_pio2+0x2e0>)
 800cdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd2:	f7f3 f9cb 	bl	800016c <__adddf3>
 800cdd6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800cdda:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cdde:	e7c6      	b.n	800cd6e <__ieee754_rem_pio2+0x6e>
 800cde0:	a381      	add	r3, pc, #516	; (adr r3, 800cfe8 <__ieee754_rem_pio2+0x2e8>)
 800cde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde6:	f7f3 f9c1 	bl	800016c <__adddf3>
 800cdea:	a381      	add	r3, pc, #516	; (adr r3, 800cff0 <__ieee754_rem_pio2+0x2f0>)
 800cdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf0:	4606      	mov	r6, r0
 800cdf2:	460f      	mov	r7, r1
 800cdf4:	f7f3 f9ba 	bl	800016c <__adddf3>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	e9c4 2300 	strd	r2, r3, [r4]
 800ce02:	4639      	mov	r1, r7
 800ce04:	f7f3 f9b0 	bl	8000168 <__aeabi_dsub>
 800ce08:	a379      	add	r3, pc, #484	; (adr r3, 800cff0 <__ieee754_rem_pio2+0x2f0>)
 800ce0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce0e:	e7e0      	b.n	800cdd2 <__ieee754_rem_pio2+0xd2>
 800ce10:	4a82      	ldr	r2, [pc, #520]	; (800d01c <__ieee754_rem_pio2+0x31c>)
 800ce12:	4592      	cmp	sl, r2
 800ce14:	f300 80d4 	bgt.w	800cfc0 <__ieee754_rem_pio2+0x2c0>
 800ce18:	f000 fe1c 	bl	800da54 <fabs>
 800ce1c:	a376      	add	r3, pc, #472	; (adr r3, 800cff8 <__ieee754_rem_pio2+0x2f8>)
 800ce1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce22:	4606      	mov	r6, r0
 800ce24:	460f      	mov	r7, r1
 800ce26:	f7f3 fb57 	bl	80004d8 <__aeabi_dmul>
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	4b7c      	ldr	r3, [pc, #496]	; (800d020 <__ieee754_rem_pio2+0x320>)
 800ce2e:	f7f3 f99d 	bl	800016c <__adddf3>
 800ce32:	f7f3 fe01 	bl	8000a38 <__aeabi_d2iz>
 800ce36:	4605      	mov	r5, r0
 800ce38:	f7f3 fae4 	bl	8000404 <__aeabi_i2d>
 800ce3c:	4602      	mov	r2, r0
 800ce3e:	460b      	mov	r3, r1
 800ce40:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ce44:	a364      	add	r3, pc, #400	; (adr r3, 800cfd8 <__ieee754_rem_pio2+0x2d8>)
 800ce46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4a:	f7f3 fb45 	bl	80004d8 <__aeabi_dmul>
 800ce4e:	4602      	mov	r2, r0
 800ce50:	460b      	mov	r3, r1
 800ce52:	4630      	mov	r0, r6
 800ce54:	4639      	mov	r1, r7
 800ce56:	f7f3 f987 	bl	8000168 <__aeabi_dsub>
 800ce5a:	a361      	add	r3, pc, #388	; (adr r3, 800cfe0 <__ieee754_rem_pio2+0x2e0>)
 800ce5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce60:	4680      	mov	r8, r0
 800ce62:	4689      	mov	r9, r1
 800ce64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce68:	f7f3 fb36 	bl	80004d8 <__aeabi_dmul>
 800ce6c:	2d1f      	cmp	r5, #31
 800ce6e:	4606      	mov	r6, r0
 800ce70:	460f      	mov	r7, r1
 800ce72:	dc0e      	bgt.n	800ce92 <__ieee754_rem_pio2+0x192>
 800ce74:	4b6b      	ldr	r3, [pc, #428]	; (800d024 <__ieee754_rem_pio2+0x324>)
 800ce76:	1e6a      	subs	r2, r5, #1
 800ce78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce7c:	4553      	cmp	r3, sl
 800ce7e:	d008      	beq.n	800ce92 <__ieee754_rem_pio2+0x192>
 800ce80:	4632      	mov	r2, r6
 800ce82:	463b      	mov	r3, r7
 800ce84:	4640      	mov	r0, r8
 800ce86:	4649      	mov	r1, r9
 800ce88:	f7f3 f96e 	bl	8000168 <__aeabi_dsub>
 800ce8c:	e9c4 0100 	strd	r0, r1, [r4]
 800ce90:	e012      	b.n	800ceb8 <__ieee754_rem_pio2+0x1b8>
 800ce92:	463b      	mov	r3, r7
 800ce94:	4632      	mov	r2, r6
 800ce96:	4640      	mov	r0, r8
 800ce98:	4649      	mov	r1, r9
 800ce9a:	f7f3 f965 	bl	8000168 <__aeabi_dsub>
 800ce9e:	ea4f 532a 	mov.w	r3, sl, asr #20
 800cea2:	9305      	str	r3, [sp, #20]
 800cea4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cea8:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 800ceac:	2b10      	cmp	r3, #16
 800ceae:	dc1f      	bgt.n	800cef0 <__ieee754_rem_pio2+0x1f0>
 800ceb0:	4602      	mov	r2, r0
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	e9c4 2300 	strd	r2, r3, [r4]
 800ceb8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800cebc:	4640      	mov	r0, r8
 800cebe:	4653      	mov	r3, sl
 800cec0:	4649      	mov	r1, r9
 800cec2:	f7f3 f951 	bl	8000168 <__aeabi_dsub>
 800cec6:	4632      	mov	r2, r6
 800cec8:	463b      	mov	r3, r7
 800ceca:	f7f3 f94d 	bl	8000168 <__aeabi_dsub>
 800cece:	460b      	mov	r3, r1
 800ced0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ced4:	9904      	ldr	r1, [sp, #16]
 800ced6:	4602      	mov	r2, r0
 800ced8:	2900      	cmp	r1, #0
 800ceda:	f6bf af48 	bge.w	800cd6e <__ieee754_rem_pio2+0x6e>
 800cede:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800cee2:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800cee6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ceea:	60e3      	str	r3, [r4, #12]
 800ceec:	426d      	negs	r5, r5
 800ceee:	e73e      	b.n	800cd6e <__ieee754_rem_pio2+0x6e>
 800cef0:	a33d      	add	r3, pc, #244	; (adr r3, 800cfe8 <__ieee754_rem_pio2+0x2e8>)
 800cef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cefa:	f7f3 faed 	bl	80004d8 <__aeabi_dmul>
 800cefe:	4606      	mov	r6, r0
 800cf00:	460f      	mov	r7, r1
 800cf02:	4602      	mov	r2, r0
 800cf04:	460b      	mov	r3, r1
 800cf06:	4640      	mov	r0, r8
 800cf08:	4649      	mov	r1, r9
 800cf0a:	f7f3 f92d 	bl	8000168 <__aeabi_dsub>
 800cf0e:	4602      	mov	r2, r0
 800cf10:	460b      	mov	r3, r1
 800cf12:	4682      	mov	sl, r0
 800cf14:	468b      	mov	fp, r1
 800cf16:	4640      	mov	r0, r8
 800cf18:	4649      	mov	r1, r9
 800cf1a:	f7f3 f925 	bl	8000168 <__aeabi_dsub>
 800cf1e:	4632      	mov	r2, r6
 800cf20:	463b      	mov	r3, r7
 800cf22:	f7f3 f921 	bl	8000168 <__aeabi_dsub>
 800cf26:	a332      	add	r3, pc, #200	; (adr r3, 800cff0 <__ieee754_rem_pio2+0x2f0>)
 800cf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2c:	4606      	mov	r6, r0
 800cf2e:	460f      	mov	r7, r1
 800cf30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf34:	f7f3 fad0 	bl	80004d8 <__aeabi_dmul>
 800cf38:	4632      	mov	r2, r6
 800cf3a:	463b      	mov	r3, r7
 800cf3c:	f7f3 f914 	bl	8000168 <__aeabi_dsub>
 800cf40:	4602      	mov	r2, r0
 800cf42:	460b      	mov	r3, r1
 800cf44:	4606      	mov	r6, r0
 800cf46:	460f      	mov	r7, r1
 800cf48:	4650      	mov	r0, sl
 800cf4a:	4659      	mov	r1, fp
 800cf4c:	f7f3 f90c 	bl	8000168 <__aeabi_dsub>
 800cf50:	9a05      	ldr	r2, [sp, #20]
 800cf52:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cf56:	1ad3      	subs	r3, r2, r3
 800cf58:	2b31      	cmp	r3, #49	; 0x31
 800cf5a:	dc06      	bgt.n	800cf6a <__ieee754_rem_pio2+0x26a>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	460b      	mov	r3, r1
 800cf60:	46d0      	mov	r8, sl
 800cf62:	46d9      	mov	r9, fp
 800cf64:	e9c4 2300 	strd	r2, r3, [r4]
 800cf68:	e7a6      	b.n	800ceb8 <__ieee754_rem_pio2+0x1b8>
 800cf6a:	a325      	add	r3, pc, #148	; (adr r3, 800d000 <__ieee754_rem_pio2+0x300>)
 800cf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf74:	f7f3 fab0 	bl	80004d8 <__aeabi_dmul>
 800cf78:	4606      	mov	r6, r0
 800cf7a:	460f      	mov	r7, r1
 800cf7c:	4602      	mov	r2, r0
 800cf7e:	460b      	mov	r3, r1
 800cf80:	4650      	mov	r0, sl
 800cf82:	4659      	mov	r1, fp
 800cf84:	f7f3 f8f0 	bl	8000168 <__aeabi_dsub>
 800cf88:	4602      	mov	r2, r0
 800cf8a:	460b      	mov	r3, r1
 800cf8c:	4680      	mov	r8, r0
 800cf8e:	4689      	mov	r9, r1
 800cf90:	4650      	mov	r0, sl
 800cf92:	4659      	mov	r1, fp
 800cf94:	f7f3 f8e8 	bl	8000168 <__aeabi_dsub>
 800cf98:	4632      	mov	r2, r6
 800cf9a:	463b      	mov	r3, r7
 800cf9c:	f7f3 f8e4 	bl	8000168 <__aeabi_dsub>
 800cfa0:	a319      	add	r3, pc, #100	; (adr r3, 800d008 <__ieee754_rem_pio2+0x308>)
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	4606      	mov	r6, r0
 800cfa8:	460f      	mov	r7, r1
 800cfaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfae:	f7f3 fa93 	bl	80004d8 <__aeabi_dmul>
 800cfb2:	4632      	mov	r2, r6
 800cfb4:	463b      	mov	r3, r7
 800cfb6:	f7f3 f8d7 	bl	8000168 <__aeabi_dsub>
 800cfba:	4606      	mov	r6, r0
 800cfbc:	460f      	mov	r7, r1
 800cfbe:	e75f      	b.n	800ce80 <__ieee754_rem_pio2+0x180>
 800cfc0:	4a19      	ldr	r2, [pc, #100]	; (800d028 <__ieee754_rem_pio2+0x328>)
 800cfc2:	4592      	cmp	sl, r2
 800cfc4:	dd32      	ble.n	800d02c <__ieee754_rem_pio2+0x32c>
 800cfc6:	4602      	mov	r2, r0
 800cfc8:	460b      	mov	r3, r1
 800cfca:	f7f3 f8cd 	bl	8000168 <__aeabi_dsub>
 800cfce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cfd2:	e9c4 0100 	strd	r0, r1, [r4]
 800cfd6:	e6a3      	b.n	800cd20 <__ieee754_rem_pio2+0x20>
 800cfd8:	54400000 	.word	0x54400000
 800cfdc:	3ff921fb 	.word	0x3ff921fb
 800cfe0:	1a626331 	.word	0x1a626331
 800cfe4:	3dd0b461 	.word	0x3dd0b461
 800cfe8:	1a600000 	.word	0x1a600000
 800cfec:	3dd0b461 	.word	0x3dd0b461
 800cff0:	2e037073 	.word	0x2e037073
 800cff4:	3ba3198a 	.word	0x3ba3198a
 800cff8:	6dc9c883 	.word	0x6dc9c883
 800cffc:	3fe45f30 	.word	0x3fe45f30
 800d000:	2e000000 	.word	0x2e000000
 800d004:	3ba3198a 	.word	0x3ba3198a
 800d008:	252049c1 	.word	0x252049c1
 800d00c:	397b839a 	.word	0x397b839a
 800d010:	3fe921fb 	.word	0x3fe921fb
 800d014:	4002d97b 	.word	0x4002d97b
 800d018:	3ff921fb 	.word	0x3ff921fb
 800d01c:	413921fb 	.word	0x413921fb
 800d020:	3fe00000 	.word	0x3fe00000
 800d024:	0800dc68 	.word	0x0800dc68
 800d028:	7fefffff 	.word	0x7fefffff
 800d02c:	ea4f 552a 	mov.w	r5, sl, asr #20
 800d030:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800d034:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800d038:	460f      	mov	r7, r1
 800d03a:	4606      	mov	r6, r0
 800d03c:	f7f3 fcfc 	bl	8000a38 <__aeabi_d2iz>
 800d040:	f7f3 f9e0 	bl	8000404 <__aeabi_i2d>
 800d044:	4602      	mov	r2, r0
 800d046:	460b      	mov	r3, r1
 800d048:	4630      	mov	r0, r6
 800d04a:	4639      	mov	r1, r7
 800d04c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d050:	f7f3 f88a 	bl	8000168 <__aeabi_dsub>
 800d054:	2200      	movs	r2, #0
 800d056:	4b22      	ldr	r3, [pc, #136]	; (800d0e0 <__ieee754_rem_pio2+0x3e0>)
 800d058:	f7f3 fa3e 	bl	80004d8 <__aeabi_dmul>
 800d05c:	460f      	mov	r7, r1
 800d05e:	4606      	mov	r6, r0
 800d060:	f7f3 fcea 	bl	8000a38 <__aeabi_d2iz>
 800d064:	f7f3 f9ce 	bl	8000404 <__aeabi_i2d>
 800d068:	4602      	mov	r2, r0
 800d06a:	460b      	mov	r3, r1
 800d06c:	4630      	mov	r0, r6
 800d06e:	4639      	mov	r1, r7
 800d070:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d074:	f7f3 f878 	bl	8000168 <__aeabi_dsub>
 800d078:	2200      	movs	r2, #0
 800d07a:	4b19      	ldr	r3, [pc, #100]	; (800d0e0 <__ieee754_rem_pio2+0x3e0>)
 800d07c:	f7f3 fa2c 	bl	80004d8 <__aeabi_dmul>
 800d080:	f04f 0803 	mov.w	r8, #3
 800d084:	2600      	movs	r6, #0
 800d086:	2700      	movs	r7, #0
 800d088:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d08c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800d090:	4632      	mov	r2, r6
 800d092:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d096:	463b      	mov	r3, r7
 800d098:	46c2      	mov	sl, r8
 800d09a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d09e:	f7f3 fc83 	bl	80009a8 <__aeabi_dcmpeq>
 800d0a2:	2800      	cmp	r0, #0
 800d0a4:	d1f4      	bne.n	800d090 <__ieee754_rem_pio2+0x390>
 800d0a6:	4b0f      	ldr	r3, [pc, #60]	; (800d0e4 <__ieee754_rem_pio2+0x3e4>)
 800d0a8:	462a      	mov	r2, r5
 800d0aa:	9301      	str	r3, [sp, #4]
 800d0ac:	2302      	movs	r3, #2
 800d0ae:	4621      	mov	r1, r4
 800d0b0:	9300      	str	r3, [sp, #0]
 800d0b2:	a806      	add	r0, sp, #24
 800d0b4:	4653      	mov	r3, sl
 800d0b6:	f000 f817 	bl	800d0e8 <__kernel_rem_pio2>
 800d0ba:	9b04      	ldr	r3, [sp, #16]
 800d0bc:	4605      	mov	r5, r0
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	f6bf ae55 	bge.w	800cd6e <__ieee754_rem_pio2+0x6e>
 800d0c4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800d0c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0cc:	e9c4 2300 	strd	r2, r3, [r4]
 800d0d0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800d0d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0d8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800d0dc:	e706      	b.n	800ceec <__ieee754_rem_pio2+0x1ec>
 800d0de:	bf00      	nop
 800d0e0:	41700000 	.word	0x41700000
 800d0e4:	0800dce8 	.word	0x0800dce8

0800d0e8 <__kernel_rem_pio2>:
 800d0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ec:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d0f0:	9308      	str	r3, [sp, #32]
 800d0f2:	9106      	str	r1, [sp, #24]
 800d0f4:	4bb6      	ldr	r3, [pc, #728]	; (800d3d0 <__kernel_rem_pio2+0x2e8>)
 800d0f6:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800d0f8:	f112 0f14 	cmn.w	r2, #20
 800d0fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d100:	bfa8      	it	ge
 800d102:	1ed4      	subge	r4, r2, #3
 800d104:	9302      	str	r3, [sp, #8]
 800d106:	9b08      	ldr	r3, [sp, #32]
 800d108:	bfb8      	it	lt
 800d10a:	2400      	movlt	r4, #0
 800d10c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800d110:	9307      	str	r3, [sp, #28]
 800d112:	bfa4      	itt	ge
 800d114:	2318      	movge	r3, #24
 800d116:	fb94 f4f3 	sdivge	r4, r4, r3
 800d11a:	f06f 0317 	mvn.w	r3, #23
 800d11e:	fb04 3303 	mla	r3, r4, r3, r3
 800d122:	eb03 0b02 	add.w	fp, r3, r2
 800d126:	9a07      	ldr	r2, [sp, #28]
 800d128:	9b02      	ldr	r3, [sp, #8]
 800d12a:	1aa7      	subs	r7, r4, r2
 800d12c:	eb03 0802 	add.w	r8, r3, r2
 800d130:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800d132:	2500      	movs	r5, #0
 800d134:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d138:	2200      	movs	r2, #0
 800d13a:	2300      	movs	r3, #0
 800d13c:	9009      	str	r0, [sp, #36]	; 0x24
 800d13e:	ae20      	add	r6, sp, #128	; 0x80
 800d140:	4545      	cmp	r5, r8
 800d142:	dd14      	ble.n	800d16e <__kernel_rem_pio2+0x86>
 800d144:	f04f 0800 	mov.w	r8, #0
 800d148:	9a08      	ldr	r2, [sp, #32]
 800d14a:	ab20      	add	r3, sp, #128	; 0x80
 800d14c:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800d150:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800d154:	9b02      	ldr	r3, [sp, #8]
 800d156:	4598      	cmp	r8, r3
 800d158:	dc35      	bgt.n	800d1c6 <__kernel_rem_pio2+0xde>
 800d15a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d15c:	2200      	movs	r2, #0
 800d15e:	f1a3 0908 	sub.w	r9, r3, #8
 800d162:	2300      	movs	r3, #0
 800d164:	462f      	mov	r7, r5
 800d166:	2600      	movs	r6, #0
 800d168:	e9cd 2300 	strd	r2, r3, [sp]
 800d16c:	e01f      	b.n	800d1ae <__kernel_rem_pio2+0xc6>
 800d16e:	42ef      	cmn	r7, r5
 800d170:	d40b      	bmi.n	800d18a <__kernel_rem_pio2+0xa2>
 800d172:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d176:	e9cd 2300 	strd	r2, r3, [sp]
 800d17a:	f7f3 f943 	bl	8000404 <__aeabi_i2d>
 800d17e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d182:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d186:	3501      	adds	r5, #1
 800d188:	e7da      	b.n	800d140 <__kernel_rem_pio2+0x58>
 800d18a:	4610      	mov	r0, r2
 800d18c:	4619      	mov	r1, r3
 800d18e:	e7f8      	b.n	800d182 <__kernel_rem_pio2+0x9a>
 800d190:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d194:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800d198:	f7f3 f99e 	bl	80004d8 <__aeabi_dmul>
 800d19c:	4602      	mov	r2, r0
 800d19e:	460b      	mov	r3, r1
 800d1a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1a4:	f7f2 ffe2 	bl	800016c <__adddf3>
 800d1a8:	e9cd 0100 	strd	r0, r1, [sp]
 800d1ac:	3601      	adds	r6, #1
 800d1ae:	9b07      	ldr	r3, [sp, #28]
 800d1b0:	3f08      	subs	r7, #8
 800d1b2:	429e      	cmp	r6, r3
 800d1b4:	ddec      	ble.n	800d190 <__kernel_rem_pio2+0xa8>
 800d1b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1ba:	f108 0801 	add.w	r8, r8, #1
 800d1be:	e8ea 2302 	strd	r2, r3, [sl], #8
 800d1c2:	3508      	adds	r5, #8
 800d1c4:	e7c6      	b.n	800d154 <__kernel_rem_pio2+0x6c>
 800d1c6:	9b02      	ldr	r3, [sp, #8]
 800d1c8:	aa0c      	add	r2, sp, #48	; 0x30
 800d1ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d1ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800d1d0:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800d1d2:	9e02      	ldr	r6, [sp, #8]
 800d1d4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d1d8:	930a      	str	r3, [sp, #40]	; 0x28
 800d1da:	ab98      	add	r3, sp, #608	; 0x260
 800d1dc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d1e0:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800d1e4:	ab70      	add	r3, sp, #448	; 0x1c0
 800d1e6:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800d1ea:	46d0      	mov	r8, sl
 800d1ec:	46b1      	mov	r9, r6
 800d1ee:	af0c      	add	r7, sp, #48	; 0x30
 800d1f0:	9700      	str	r7, [sp, #0]
 800d1f2:	f1b9 0f00 	cmp.w	r9, #0
 800d1f6:	f1a8 0808 	sub.w	r8, r8, #8
 800d1fa:	dc70      	bgt.n	800d2de <__kernel_rem_pio2+0x1f6>
 800d1fc:	465a      	mov	r2, fp
 800d1fe:	4620      	mov	r0, r4
 800d200:	4629      	mov	r1, r5
 800d202:	f000 fc2d 	bl	800da60 <scalbn>
 800d206:	2200      	movs	r2, #0
 800d208:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d20c:	4604      	mov	r4, r0
 800d20e:	460d      	mov	r5, r1
 800d210:	f7f3 f962 	bl	80004d8 <__aeabi_dmul>
 800d214:	f7ff fbe0 	bl	800c9d8 <floor>
 800d218:	2200      	movs	r2, #0
 800d21a:	4b6e      	ldr	r3, [pc, #440]	; (800d3d4 <__kernel_rem_pio2+0x2ec>)
 800d21c:	f7f3 f95c 	bl	80004d8 <__aeabi_dmul>
 800d220:	4602      	mov	r2, r0
 800d222:	460b      	mov	r3, r1
 800d224:	4620      	mov	r0, r4
 800d226:	4629      	mov	r1, r5
 800d228:	f7f2 ff9e 	bl	8000168 <__aeabi_dsub>
 800d22c:	460d      	mov	r5, r1
 800d22e:	4604      	mov	r4, r0
 800d230:	f7f3 fc02 	bl	8000a38 <__aeabi_d2iz>
 800d234:	9004      	str	r0, [sp, #16]
 800d236:	f7f3 f8e5 	bl	8000404 <__aeabi_i2d>
 800d23a:	4602      	mov	r2, r0
 800d23c:	460b      	mov	r3, r1
 800d23e:	4620      	mov	r0, r4
 800d240:	4629      	mov	r1, r5
 800d242:	f7f2 ff91 	bl	8000168 <__aeabi_dsub>
 800d246:	f1bb 0f00 	cmp.w	fp, #0
 800d24a:	4680      	mov	r8, r0
 800d24c:	4689      	mov	r9, r1
 800d24e:	dd6f      	ble.n	800d330 <__kernel_rem_pio2+0x248>
 800d250:	1e71      	subs	r1, r6, #1
 800d252:	ab0c      	add	r3, sp, #48	; 0x30
 800d254:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d258:	9c04      	ldr	r4, [sp, #16]
 800d25a:	f1cb 0018 	rsb	r0, fp, #24
 800d25e:	fa43 f200 	asr.w	r2, r3, r0
 800d262:	4414      	add	r4, r2
 800d264:	4082      	lsls	r2, r0
 800d266:	1a9b      	subs	r3, r3, r2
 800d268:	aa0c      	add	r2, sp, #48	; 0x30
 800d26a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d26e:	f1cb 0217 	rsb	r2, fp, #23
 800d272:	9404      	str	r4, [sp, #16]
 800d274:	4113      	asrs	r3, r2
 800d276:	9300      	str	r3, [sp, #0]
 800d278:	9b00      	ldr	r3, [sp, #0]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	dd66      	ble.n	800d34c <__kernel_rem_pio2+0x264>
 800d27e:	2200      	movs	r2, #0
 800d280:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d284:	4614      	mov	r4, r2
 800d286:	9b04      	ldr	r3, [sp, #16]
 800d288:	3301      	adds	r3, #1
 800d28a:	9304      	str	r3, [sp, #16]
 800d28c:	4296      	cmp	r6, r2
 800d28e:	f300 80ad 	bgt.w	800d3ec <__kernel_rem_pio2+0x304>
 800d292:	f1bb 0f00 	cmp.w	fp, #0
 800d296:	dd07      	ble.n	800d2a8 <__kernel_rem_pio2+0x1c0>
 800d298:	f1bb 0f01 	cmp.w	fp, #1
 800d29c:	f000 80b5 	beq.w	800d40a <__kernel_rem_pio2+0x322>
 800d2a0:	f1bb 0f02 	cmp.w	fp, #2
 800d2a4:	f000 80bb 	beq.w	800d41e <__kernel_rem_pio2+0x336>
 800d2a8:	9b00      	ldr	r3, [sp, #0]
 800d2aa:	2b02      	cmp	r3, #2
 800d2ac:	d14e      	bne.n	800d34c <__kernel_rem_pio2+0x264>
 800d2ae:	4642      	mov	r2, r8
 800d2b0:	464b      	mov	r3, r9
 800d2b2:	2000      	movs	r0, #0
 800d2b4:	4948      	ldr	r1, [pc, #288]	; (800d3d8 <__kernel_rem_pio2+0x2f0>)
 800d2b6:	f7f2 ff57 	bl	8000168 <__aeabi_dsub>
 800d2ba:	4680      	mov	r8, r0
 800d2bc:	4689      	mov	r9, r1
 800d2be:	2c00      	cmp	r4, #0
 800d2c0:	d044      	beq.n	800d34c <__kernel_rem_pio2+0x264>
 800d2c2:	465a      	mov	r2, fp
 800d2c4:	2000      	movs	r0, #0
 800d2c6:	4944      	ldr	r1, [pc, #272]	; (800d3d8 <__kernel_rem_pio2+0x2f0>)
 800d2c8:	f000 fbca 	bl	800da60 <scalbn>
 800d2cc:	4602      	mov	r2, r0
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	4640      	mov	r0, r8
 800d2d2:	4649      	mov	r1, r9
 800d2d4:	f7f2 ff48 	bl	8000168 <__aeabi_dsub>
 800d2d8:	4680      	mov	r8, r0
 800d2da:	4689      	mov	r9, r1
 800d2dc:	e036      	b.n	800d34c <__kernel_rem_pio2+0x264>
 800d2de:	2200      	movs	r2, #0
 800d2e0:	4b3e      	ldr	r3, [pc, #248]	; (800d3dc <__kernel_rem_pio2+0x2f4>)
 800d2e2:	4620      	mov	r0, r4
 800d2e4:	4629      	mov	r1, r5
 800d2e6:	f7f3 f8f7 	bl	80004d8 <__aeabi_dmul>
 800d2ea:	f7f3 fba5 	bl	8000a38 <__aeabi_d2iz>
 800d2ee:	f7f3 f889 	bl	8000404 <__aeabi_i2d>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	460b      	mov	r3, r1
 800d2f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	4b38      	ldr	r3, [pc, #224]	; (800d3e0 <__kernel_rem_pio2+0x2f8>)
 800d2fe:	f7f3 f8eb 	bl	80004d8 <__aeabi_dmul>
 800d302:	4602      	mov	r2, r0
 800d304:	460b      	mov	r3, r1
 800d306:	4620      	mov	r0, r4
 800d308:	4629      	mov	r1, r5
 800d30a:	f7f2 ff2d 	bl	8000168 <__aeabi_dsub>
 800d30e:	f7f3 fb93 	bl	8000a38 <__aeabi_d2iz>
 800d312:	9b00      	ldr	r3, [sp, #0]
 800d314:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d318:	f843 0b04 	str.w	r0, [r3], #4
 800d31c:	9300      	str	r3, [sp, #0]
 800d31e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d322:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d326:	f7f2 ff21 	bl	800016c <__adddf3>
 800d32a:	4604      	mov	r4, r0
 800d32c:	460d      	mov	r5, r1
 800d32e:	e760      	b.n	800d1f2 <__kernel_rem_pio2+0x10a>
 800d330:	d105      	bne.n	800d33e <__kernel_rem_pio2+0x256>
 800d332:	1e73      	subs	r3, r6, #1
 800d334:	aa0c      	add	r2, sp, #48	; 0x30
 800d336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d33a:	15db      	asrs	r3, r3, #23
 800d33c:	e79b      	b.n	800d276 <__kernel_rem_pio2+0x18e>
 800d33e:	2200      	movs	r2, #0
 800d340:	4b28      	ldr	r3, [pc, #160]	; (800d3e4 <__kernel_rem_pio2+0x2fc>)
 800d342:	f7f3 fb4f 	bl	80009e4 <__aeabi_dcmpge>
 800d346:	2800      	cmp	r0, #0
 800d348:	d13e      	bne.n	800d3c8 <__kernel_rem_pio2+0x2e0>
 800d34a:	9000      	str	r0, [sp, #0]
 800d34c:	2200      	movs	r2, #0
 800d34e:	2300      	movs	r3, #0
 800d350:	4640      	mov	r0, r8
 800d352:	4649      	mov	r1, r9
 800d354:	f7f3 fb28 	bl	80009a8 <__aeabi_dcmpeq>
 800d358:	2800      	cmp	r0, #0
 800d35a:	f000 80b2 	beq.w	800d4c2 <__kernel_rem_pio2+0x3da>
 800d35e:	1e74      	subs	r4, r6, #1
 800d360:	4623      	mov	r3, r4
 800d362:	2200      	movs	r2, #0
 800d364:	9902      	ldr	r1, [sp, #8]
 800d366:	428b      	cmp	r3, r1
 800d368:	da60      	bge.n	800d42c <__kernel_rem_pio2+0x344>
 800d36a:	2a00      	cmp	r2, #0
 800d36c:	d075      	beq.n	800d45a <__kernel_rem_pio2+0x372>
 800d36e:	ab0c      	add	r3, sp, #48	; 0x30
 800d370:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d374:	f1ab 0b18 	sub.w	fp, fp, #24
 800d378:	2b00      	cmp	r3, #0
 800d37a:	f000 80a0 	beq.w	800d4be <__kernel_rem_pio2+0x3d6>
 800d37e:	465a      	mov	r2, fp
 800d380:	2000      	movs	r0, #0
 800d382:	4915      	ldr	r1, [pc, #84]	; (800d3d8 <__kernel_rem_pio2+0x2f0>)
 800d384:	f000 fb6c 	bl	800da60 <scalbn>
 800d388:	46a2      	mov	sl, r4
 800d38a:	4606      	mov	r6, r0
 800d38c:	460f      	mov	r7, r1
 800d38e:	f04f 0800 	mov.w	r8, #0
 800d392:	ab70      	add	r3, sp, #448	; 0x1c0
 800d394:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800d3dc <__kernel_rem_pio2+0x2f4>
 800d398:	00e5      	lsls	r5, r4, #3
 800d39a:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800d39e:	f1ba 0f00 	cmp.w	sl, #0
 800d3a2:	f280 80c4 	bge.w	800d52e <__kernel_rem_pio2+0x446>
 800d3a6:	4626      	mov	r6, r4
 800d3a8:	2e00      	cmp	r6, #0
 800d3aa:	f2c0 80f6 	blt.w	800d59a <__kernel_rem_pio2+0x4b2>
 800d3ae:	4b0e      	ldr	r3, [pc, #56]	; (800d3e8 <__kernel_rem_pio2+0x300>)
 800d3b0:	f04f 0a00 	mov.w	sl, #0
 800d3b4:	9307      	str	r3, [sp, #28]
 800d3b6:	ab70      	add	r3, sp, #448	; 0x1c0
 800d3b8:	f04f 0b00 	mov.w	fp, #0
 800d3bc:	f04f 0800 	mov.w	r8, #0
 800d3c0:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800d3c4:	1ba7      	subs	r7, r4, r6
 800d3c6:	e0dc      	b.n	800d582 <__kernel_rem_pio2+0x49a>
 800d3c8:	2302      	movs	r3, #2
 800d3ca:	9300      	str	r3, [sp, #0]
 800d3cc:	e757      	b.n	800d27e <__kernel_rem_pio2+0x196>
 800d3ce:	bf00      	nop
 800d3d0:	0800de30 	.word	0x0800de30
 800d3d4:	40200000 	.word	0x40200000
 800d3d8:	3ff00000 	.word	0x3ff00000
 800d3dc:	3e700000 	.word	0x3e700000
 800d3e0:	41700000 	.word	0x41700000
 800d3e4:	3fe00000 	.word	0x3fe00000
 800d3e8:	0800ddf0 	.word	0x0800ddf0
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	b944      	cbnz	r4, 800d402 <__kernel_rem_pio2+0x31a>
 800d3f0:	b11b      	cbz	r3, 800d3fa <__kernel_rem_pio2+0x312>
 800d3f2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d3f6:	603b      	str	r3, [r7, #0]
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	461c      	mov	r4, r3
 800d3fc:	3201      	adds	r2, #1
 800d3fe:	3704      	adds	r7, #4
 800d400:	e744      	b.n	800d28c <__kernel_rem_pio2+0x1a4>
 800d402:	1acb      	subs	r3, r1, r3
 800d404:	603b      	str	r3, [r7, #0]
 800d406:	4623      	mov	r3, r4
 800d408:	e7f7      	b.n	800d3fa <__kernel_rem_pio2+0x312>
 800d40a:	1e72      	subs	r2, r6, #1
 800d40c:	ab0c      	add	r3, sp, #48	; 0x30
 800d40e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d412:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d416:	a90c      	add	r1, sp, #48	; 0x30
 800d418:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d41c:	e744      	b.n	800d2a8 <__kernel_rem_pio2+0x1c0>
 800d41e:	1e72      	subs	r2, r6, #1
 800d420:	ab0c      	add	r3, sp, #48	; 0x30
 800d422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d426:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d42a:	e7f4      	b.n	800d416 <__kernel_rem_pio2+0x32e>
 800d42c:	a90c      	add	r1, sp, #48	; 0x30
 800d42e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d432:	3b01      	subs	r3, #1
 800d434:	430a      	orrs	r2, r1
 800d436:	e795      	b.n	800d364 <__kernel_rem_pio2+0x27c>
 800d438:	3301      	adds	r3, #1
 800d43a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d43e:	2900      	cmp	r1, #0
 800d440:	d0fa      	beq.n	800d438 <__kernel_rem_pio2+0x350>
 800d442:	9a08      	ldr	r2, [sp, #32]
 800d444:	a920      	add	r1, sp, #128	; 0x80
 800d446:	18b2      	adds	r2, r6, r2
 800d448:	f106 0801 	add.w	r8, r6, #1
 800d44c:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800d450:	18f4      	adds	r4, r6, r3
 800d452:	4544      	cmp	r4, r8
 800d454:	da04      	bge.n	800d460 <__kernel_rem_pio2+0x378>
 800d456:	4626      	mov	r6, r4
 800d458:	e6bf      	b.n	800d1da <__kernel_rem_pio2+0xf2>
 800d45a:	2301      	movs	r3, #1
 800d45c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d45e:	e7ec      	b.n	800d43a <__kernel_rem_pio2+0x352>
 800d460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d462:	f04f 0900 	mov.w	r9, #0
 800d466:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d46a:	f7f2 ffcb 	bl	8000404 <__aeabi_i2d>
 800d46e:	2600      	movs	r6, #0
 800d470:	2700      	movs	r7, #0
 800d472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d474:	e9c5 0100 	strd	r0, r1, [r5]
 800d478:	3b08      	subs	r3, #8
 800d47a:	9300      	str	r3, [sp, #0]
 800d47c:	9504      	str	r5, [sp, #16]
 800d47e:	9b07      	ldr	r3, [sp, #28]
 800d480:	4599      	cmp	r9, r3
 800d482:	dd05      	ble.n	800d490 <__kernel_rem_pio2+0x3a8>
 800d484:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 800d488:	f108 0801 	add.w	r8, r8, #1
 800d48c:	3508      	adds	r5, #8
 800d48e:	e7e0      	b.n	800d452 <__kernel_rem_pio2+0x36a>
 800d490:	f8dd c010 	ldr.w	ip, [sp, #16]
 800d494:	9900      	ldr	r1, [sp, #0]
 800d496:	f109 0901 	add.w	r9, r9, #1
 800d49a:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800d49e:	9100      	str	r1, [sp, #0]
 800d4a0:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800d4a4:	f8cd c010 	str.w	ip, [sp, #16]
 800d4a8:	f7f3 f816 	bl	80004d8 <__aeabi_dmul>
 800d4ac:	4602      	mov	r2, r0
 800d4ae:	460b      	mov	r3, r1
 800d4b0:	4630      	mov	r0, r6
 800d4b2:	4639      	mov	r1, r7
 800d4b4:	f7f2 fe5a 	bl	800016c <__adddf3>
 800d4b8:	4606      	mov	r6, r0
 800d4ba:	460f      	mov	r7, r1
 800d4bc:	e7df      	b.n	800d47e <__kernel_rem_pio2+0x396>
 800d4be:	3c01      	subs	r4, #1
 800d4c0:	e755      	b.n	800d36e <__kernel_rem_pio2+0x286>
 800d4c2:	f1cb 0200 	rsb	r2, fp, #0
 800d4c6:	4640      	mov	r0, r8
 800d4c8:	4649      	mov	r1, r9
 800d4ca:	f000 fac9 	bl	800da60 <scalbn>
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	4ba3      	ldr	r3, [pc, #652]	; (800d760 <__kernel_rem_pio2+0x678>)
 800d4d2:	4604      	mov	r4, r0
 800d4d4:	460d      	mov	r5, r1
 800d4d6:	f7f3 fa85 	bl	80009e4 <__aeabi_dcmpge>
 800d4da:	b1f8      	cbz	r0, 800d51c <__kernel_rem_pio2+0x434>
 800d4dc:	2200      	movs	r2, #0
 800d4de:	4ba1      	ldr	r3, [pc, #644]	; (800d764 <__kernel_rem_pio2+0x67c>)
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	4629      	mov	r1, r5
 800d4e4:	f7f2 fff8 	bl	80004d8 <__aeabi_dmul>
 800d4e8:	f7f3 faa6 	bl	8000a38 <__aeabi_d2iz>
 800d4ec:	4607      	mov	r7, r0
 800d4ee:	f7f2 ff89 	bl	8000404 <__aeabi_i2d>
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	4b9a      	ldr	r3, [pc, #616]	; (800d760 <__kernel_rem_pio2+0x678>)
 800d4f6:	f7f2 ffef 	bl	80004d8 <__aeabi_dmul>
 800d4fa:	460b      	mov	r3, r1
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	4629      	mov	r1, r5
 800d500:	4620      	mov	r0, r4
 800d502:	f7f2 fe31 	bl	8000168 <__aeabi_dsub>
 800d506:	f7f3 fa97 	bl	8000a38 <__aeabi_d2iz>
 800d50a:	1c74      	adds	r4, r6, #1
 800d50c:	ab0c      	add	r3, sp, #48	; 0x30
 800d50e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800d512:	f10b 0b18 	add.w	fp, fp, #24
 800d516:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800d51a:	e730      	b.n	800d37e <__kernel_rem_pio2+0x296>
 800d51c:	4620      	mov	r0, r4
 800d51e:	4629      	mov	r1, r5
 800d520:	f7f3 fa8a 	bl	8000a38 <__aeabi_d2iz>
 800d524:	ab0c      	add	r3, sp, #48	; 0x30
 800d526:	4634      	mov	r4, r6
 800d528:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800d52c:	e727      	b.n	800d37e <__kernel_rem_pio2+0x296>
 800d52e:	ab0c      	add	r3, sp, #48	; 0x30
 800d530:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800d534:	f7f2 ff66 	bl	8000404 <__aeabi_i2d>
 800d538:	4632      	mov	r2, r6
 800d53a:	463b      	mov	r3, r7
 800d53c:	f7f2 ffcc 	bl	80004d8 <__aeabi_dmul>
 800d540:	4642      	mov	r2, r8
 800d542:	e86b 0102 	strd	r0, r1, [fp], #-8
 800d546:	464b      	mov	r3, r9
 800d548:	4630      	mov	r0, r6
 800d54a:	4639      	mov	r1, r7
 800d54c:	f7f2 ffc4 	bl	80004d8 <__aeabi_dmul>
 800d550:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d554:	4606      	mov	r6, r0
 800d556:	460f      	mov	r7, r1
 800d558:	e721      	b.n	800d39e <__kernel_rem_pio2+0x2b6>
 800d55a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800d55e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d562:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800d566:	f8cd c01c 	str.w	ip, [sp, #28]
 800d56a:	f7f2 ffb5 	bl	80004d8 <__aeabi_dmul>
 800d56e:	4602      	mov	r2, r0
 800d570:	460b      	mov	r3, r1
 800d572:	4650      	mov	r0, sl
 800d574:	4659      	mov	r1, fp
 800d576:	f7f2 fdf9 	bl	800016c <__adddf3>
 800d57a:	4682      	mov	sl, r0
 800d57c:	468b      	mov	fp, r1
 800d57e:	f108 0801 	add.w	r8, r8, #1
 800d582:	9b02      	ldr	r3, [sp, #8]
 800d584:	4598      	cmp	r8, r3
 800d586:	dc01      	bgt.n	800d58c <__kernel_rem_pio2+0x4a4>
 800d588:	45b8      	cmp	r8, r7
 800d58a:	dde6      	ble.n	800d55a <__kernel_rem_pio2+0x472>
 800d58c:	ab48      	add	r3, sp, #288	; 0x120
 800d58e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800d592:	e9c7 ab00 	strd	sl, fp, [r7]
 800d596:	3e01      	subs	r6, #1
 800d598:	e706      	b.n	800d3a8 <__kernel_rem_pio2+0x2c0>
 800d59a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800d59c:	2b02      	cmp	r3, #2
 800d59e:	dc09      	bgt.n	800d5b4 <__kernel_rem_pio2+0x4cc>
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	dc32      	bgt.n	800d60a <__kernel_rem_pio2+0x522>
 800d5a4:	d058      	beq.n	800d658 <__kernel_rem_pio2+0x570>
 800d5a6:	9b04      	ldr	r3, [sp, #16]
 800d5a8:	f003 0007 	and.w	r0, r3, #7
 800d5ac:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5b4:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800d5b6:	2b03      	cmp	r3, #3
 800d5b8:	d1f5      	bne.n	800d5a6 <__kernel_rem_pio2+0x4be>
 800d5ba:	ab48      	add	r3, sp, #288	; 0x120
 800d5bc:	441d      	add	r5, r3
 800d5be:	46aa      	mov	sl, r5
 800d5c0:	46a3      	mov	fp, r4
 800d5c2:	f1bb 0f00 	cmp.w	fp, #0
 800d5c6:	dc74      	bgt.n	800d6b2 <__kernel_rem_pio2+0x5ca>
 800d5c8:	46aa      	mov	sl, r5
 800d5ca:	46a3      	mov	fp, r4
 800d5cc:	f1bb 0f01 	cmp.w	fp, #1
 800d5d0:	f300 808e 	bgt.w	800d6f0 <__kernel_rem_pio2+0x608>
 800d5d4:	2700      	movs	r7, #0
 800d5d6:	463e      	mov	r6, r7
 800d5d8:	2c01      	cmp	r4, #1
 800d5da:	f300 80a8 	bgt.w	800d72e <__kernel_rem_pio2+0x646>
 800d5de:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800d5e2:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800d5e6:	9b00      	ldr	r3, [sp, #0]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	f040 80aa 	bne.w	800d742 <__kernel_rem_pio2+0x65a>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	462a      	mov	r2, r5
 800d5f2:	9806      	ldr	r0, [sp, #24]
 800d5f4:	e9c0 2300 	strd	r2, r3, [r0]
 800d5f8:	4622      	mov	r2, r4
 800d5fa:	460b      	mov	r3, r1
 800d5fc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d600:	463a      	mov	r2, r7
 800d602:	4633      	mov	r3, r6
 800d604:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800d608:	e7cd      	b.n	800d5a6 <__kernel_rem_pio2+0x4be>
 800d60a:	2000      	movs	r0, #0
 800d60c:	46a0      	mov	r8, r4
 800d60e:	4601      	mov	r1, r0
 800d610:	ab48      	add	r3, sp, #288	; 0x120
 800d612:	441d      	add	r5, r3
 800d614:	f1b8 0f00 	cmp.w	r8, #0
 800d618:	da38      	bge.n	800d68c <__kernel_rem_pio2+0x5a4>
 800d61a:	9b00      	ldr	r3, [sp, #0]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d03c      	beq.n	800d69a <__kernel_rem_pio2+0x5b2>
 800d620:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800d624:	4602      	mov	r2, r0
 800d626:	462b      	mov	r3, r5
 800d628:	9d06      	ldr	r5, [sp, #24]
 800d62a:	2601      	movs	r6, #1
 800d62c:	e9c5 2300 	strd	r2, r3, [r5]
 800d630:	460b      	mov	r3, r1
 800d632:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d636:	f7f2 fd97 	bl	8000168 <__aeabi_dsub>
 800d63a:	4684      	mov	ip, r0
 800d63c:	460f      	mov	r7, r1
 800d63e:	ad48      	add	r5, sp, #288	; 0x120
 800d640:	42b4      	cmp	r4, r6
 800d642:	da2c      	bge.n	800d69e <__kernel_rem_pio2+0x5b6>
 800d644:	9b00      	ldr	r3, [sp, #0]
 800d646:	b10b      	cbz	r3, 800d64c <__kernel_rem_pio2+0x564>
 800d648:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800d64c:	4662      	mov	r2, ip
 800d64e:	463b      	mov	r3, r7
 800d650:	9906      	ldr	r1, [sp, #24]
 800d652:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800d656:	e7a6      	b.n	800d5a6 <__kernel_rem_pio2+0x4be>
 800d658:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800d65a:	ab48      	add	r3, sp, #288	; 0x120
 800d65c:	4637      	mov	r7, r6
 800d65e:	441d      	add	r5, r3
 800d660:	2c00      	cmp	r4, #0
 800d662:	da09      	bge.n	800d678 <__kernel_rem_pio2+0x590>
 800d664:	9b00      	ldr	r3, [sp, #0]
 800d666:	b10b      	cbz	r3, 800d66c <__kernel_rem_pio2+0x584>
 800d668:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800d66c:	4632      	mov	r2, r6
 800d66e:	463b      	mov	r3, r7
 800d670:	9906      	ldr	r1, [sp, #24]
 800d672:	e9c1 2300 	strd	r2, r3, [r1]
 800d676:	e796      	b.n	800d5a6 <__kernel_rem_pio2+0x4be>
 800d678:	4630      	mov	r0, r6
 800d67a:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d67e:	4639      	mov	r1, r7
 800d680:	f7f2 fd74 	bl	800016c <__adddf3>
 800d684:	3c01      	subs	r4, #1
 800d686:	4606      	mov	r6, r0
 800d688:	460f      	mov	r7, r1
 800d68a:	e7e9      	b.n	800d660 <__kernel_rem_pio2+0x578>
 800d68c:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d690:	f7f2 fd6c 	bl	800016c <__adddf3>
 800d694:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d698:	e7bc      	b.n	800d614 <__kernel_rem_pio2+0x52c>
 800d69a:	460d      	mov	r5, r1
 800d69c:	e7c2      	b.n	800d624 <__kernel_rem_pio2+0x53c>
 800d69e:	4660      	mov	r0, ip
 800d6a0:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800d6a4:	4639      	mov	r1, r7
 800d6a6:	f7f2 fd61 	bl	800016c <__adddf3>
 800d6aa:	3601      	adds	r6, #1
 800d6ac:	4684      	mov	ip, r0
 800d6ae:	460f      	mov	r7, r1
 800d6b0:	e7c6      	b.n	800d640 <__kernel_rem_pio2+0x558>
 800d6b2:	e9da 6700 	ldrd	r6, r7, [sl]
 800d6b6:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800d6ba:	4632      	mov	r2, r6
 800d6bc:	463b      	mov	r3, r7
 800d6be:	4640      	mov	r0, r8
 800d6c0:	4649      	mov	r1, r9
 800d6c2:	f7f2 fd53 	bl	800016c <__adddf3>
 800d6c6:	4602      	mov	r2, r0
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6ce:	4640      	mov	r0, r8
 800d6d0:	4649      	mov	r1, r9
 800d6d2:	f7f2 fd49 	bl	8000168 <__aeabi_dsub>
 800d6d6:	4632      	mov	r2, r6
 800d6d8:	463b      	mov	r3, r7
 800d6da:	f7f2 fd47 	bl	800016c <__adddf3>
 800d6de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6e2:	e86a 0102 	strd	r0, r1, [sl], #-8
 800d6e6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d6ea:	e9ca 2300 	strd	r2, r3, [sl]
 800d6ee:	e768      	b.n	800d5c2 <__kernel_rem_pio2+0x4da>
 800d6f0:	e9da 8900 	ldrd	r8, r9, [sl]
 800d6f4:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800d6f8:	4642      	mov	r2, r8
 800d6fa:	464b      	mov	r3, r9
 800d6fc:	4630      	mov	r0, r6
 800d6fe:	4639      	mov	r1, r7
 800d700:	f7f2 fd34 	bl	800016c <__adddf3>
 800d704:	4602      	mov	r2, r0
 800d706:	460b      	mov	r3, r1
 800d708:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d70c:	4630      	mov	r0, r6
 800d70e:	4639      	mov	r1, r7
 800d710:	f7f2 fd2a 	bl	8000168 <__aeabi_dsub>
 800d714:	4642      	mov	r2, r8
 800d716:	464b      	mov	r3, r9
 800d718:	f7f2 fd28 	bl	800016c <__adddf3>
 800d71c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d720:	e86a 0102 	strd	r0, r1, [sl], #-8
 800d724:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d728:	e9ca 2300 	strd	r2, r3, [sl]
 800d72c:	e74e      	b.n	800d5cc <__kernel_rem_pio2+0x4e4>
 800d72e:	4638      	mov	r0, r7
 800d730:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800d734:	4631      	mov	r1, r6
 800d736:	f7f2 fd19 	bl	800016c <__adddf3>
 800d73a:	3c01      	subs	r4, #1
 800d73c:	4607      	mov	r7, r0
 800d73e:	460e      	mov	r6, r1
 800d740:	e74a      	b.n	800d5d8 <__kernel_rem_pio2+0x4f0>
 800d742:	9b06      	ldr	r3, [sp, #24]
 800d744:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d748:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800d74c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800d750:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800d754:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800d758:	601d      	str	r5, [r3, #0]
 800d75a:	615e      	str	r6, [r3, #20]
 800d75c:	e723      	b.n	800d5a6 <__kernel_rem_pio2+0x4be>
 800d75e:	bf00      	nop
 800d760:	41700000 	.word	0x41700000
 800d764:	3e700000 	.word	0x3e700000

0800d768 <__kernel_cos>:
 800d768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d76c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d770:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800d774:	4680      	mov	r8, r0
 800d776:	460f      	mov	r7, r1
 800d778:	e9cd 2300 	strd	r2, r3, [sp]
 800d77c:	da04      	bge.n	800d788 <__kernel_cos+0x20>
 800d77e:	f7f3 f95b 	bl	8000a38 <__aeabi_d2iz>
 800d782:	2800      	cmp	r0, #0
 800d784:	f000 8086 	beq.w	800d894 <__kernel_cos+0x12c>
 800d788:	4642      	mov	r2, r8
 800d78a:	463b      	mov	r3, r7
 800d78c:	4640      	mov	r0, r8
 800d78e:	4639      	mov	r1, r7
 800d790:	f7f2 fea2 	bl	80004d8 <__aeabi_dmul>
 800d794:	2200      	movs	r2, #0
 800d796:	4b4e      	ldr	r3, [pc, #312]	; (800d8d0 <__kernel_cos+0x168>)
 800d798:	4604      	mov	r4, r0
 800d79a:	460d      	mov	r5, r1
 800d79c:	f7f2 fe9c 	bl	80004d8 <__aeabi_dmul>
 800d7a0:	a33f      	add	r3, pc, #252	; (adr r3, 800d8a0 <__kernel_cos+0x138>)
 800d7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a6:	4682      	mov	sl, r0
 800d7a8:	468b      	mov	fp, r1
 800d7aa:	4620      	mov	r0, r4
 800d7ac:	4629      	mov	r1, r5
 800d7ae:	f7f2 fe93 	bl	80004d8 <__aeabi_dmul>
 800d7b2:	a33d      	add	r3, pc, #244	; (adr r3, 800d8a8 <__kernel_cos+0x140>)
 800d7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b8:	f7f2 fcd8 	bl	800016c <__adddf3>
 800d7bc:	4622      	mov	r2, r4
 800d7be:	462b      	mov	r3, r5
 800d7c0:	f7f2 fe8a 	bl	80004d8 <__aeabi_dmul>
 800d7c4:	a33a      	add	r3, pc, #232	; (adr r3, 800d8b0 <__kernel_cos+0x148>)
 800d7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ca:	f7f2 fccd 	bl	8000168 <__aeabi_dsub>
 800d7ce:	4622      	mov	r2, r4
 800d7d0:	462b      	mov	r3, r5
 800d7d2:	f7f2 fe81 	bl	80004d8 <__aeabi_dmul>
 800d7d6:	a338      	add	r3, pc, #224	; (adr r3, 800d8b8 <__kernel_cos+0x150>)
 800d7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7dc:	f7f2 fcc6 	bl	800016c <__adddf3>
 800d7e0:	4622      	mov	r2, r4
 800d7e2:	462b      	mov	r3, r5
 800d7e4:	f7f2 fe78 	bl	80004d8 <__aeabi_dmul>
 800d7e8:	a335      	add	r3, pc, #212	; (adr r3, 800d8c0 <__kernel_cos+0x158>)
 800d7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ee:	f7f2 fcbb 	bl	8000168 <__aeabi_dsub>
 800d7f2:	4622      	mov	r2, r4
 800d7f4:	462b      	mov	r3, r5
 800d7f6:	f7f2 fe6f 	bl	80004d8 <__aeabi_dmul>
 800d7fa:	a333      	add	r3, pc, #204	; (adr r3, 800d8c8 <__kernel_cos+0x160>)
 800d7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d800:	f7f2 fcb4 	bl	800016c <__adddf3>
 800d804:	4622      	mov	r2, r4
 800d806:	462b      	mov	r3, r5
 800d808:	f7f2 fe66 	bl	80004d8 <__aeabi_dmul>
 800d80c:	4622      	mov	r2, r4
 800d80e:	462b      	mov	r3, r5
 800d810:	f7f2 fe62 	bl	80004d8 <__aeabi_dmul>
 800d814:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d818:	4604      	mov	r4, r0
 800d81a:	460d      	mov	r5, r1
 800d81c:	4640      	mov	r0, r8
 800d81e:	4639      	mov	r1, r7
 800d820:	f7f2 fe5a 	bl	80004d8 <__aeabi_dmul>
 800d824:	460b      	mov	r3, r1
 800d826:	4602      	mov	r2, r0
 800d828:	4629      	mov	r1, r5
 800d82a:	4620      	mov	r0, r4
 800d82c:	f7f2 fc9c 	bl	8000168 <__aeabi_dsub>
 800d830:	4b28      	ldr	r3, [pc, #160]	; (800d8d4 <__kernel_cos+0x16c>)
 800d832:	4680      	mov	r8, r0
 800d834:	429e      	cmp	r6, r3
 800d836:	4689      	mov	r9, r1
 800d838:	dc0e      	bgt.n	800d858 <__kernel_cos+0xf0>
 800d83a:	4602      	mov	r2, r0
 800d83c:	460b      	mov	r3, r1
 800d83e:	4650      	mov	r0, sl
 800d840:	4659      	mov	r1, fp
 800d842:	f7f2 fc91 	bl	8000168 <__aeabi_dsub>
 800d846:	4602      	mov	r2, r0
 800d848:	2000      	movs	r0, #0
 800d84a:	460b      	mov	r3, r1
 800d84c:	4922      	ldr	r1, [pc, #136]	; (800d8d8 <__kernel_cos+0x170>)
 800d84e:	f7f2 fc8b 	bl	8000168 <__aeabi_dsub>
 800d852:	b003      	add	sp, #12
 800d854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d858:	2400      	movs	r4, #0
 800d85a:	4b20      	ldr	r3, [pc, #128]	; (800d8dc <__kernel_cos+0x174>)
 800d85c:	4622      	mov	r2, r4
 800d85e:	429e      	cmp	r6, r3
 800d860:	bfcc      	ite	gt
 800d862:	4d1f      	ldrgt	r5, [pc, #124]	; (800d8e0 <__kernel_cos+0x178>)
 800d864:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800d868:	462b      	mov	r3, r5
 800d86a:	2000      	movs	r0, #0
 800d86c:	491a      	ldr	r1, [pc, #104]	; (800d8d8 <__kernel_cos+0x170>)
 800d86e:	f7f2 fc7b 	bl	8000168 <__aeabi_dsub>
 800d872:	4622      	mov	r2, r4
 800d874:	4606      	mov	r6, r0
 800d876:	460f      	mov	r7, r1
 800d878:	462b      	mov	r3, r5
 800d87a:	4650      	mov	r0, sl
 800d87c:	4659      	mov	r1, fp
 800d87e:	f7f2 fc73 	bl	8000168 <__aeabi_dsub>
 800d882:	4642      	mov	r2, r8
 800d884:	464b      	mov	r3, r9
 800d886:	f7f2 fc6f 	bl	8000168 <__aeabi_dsub>
 800d88a:	4602      	mov	r2, r0
 800d88c:	460b      	mov	r3, r1
 800d88e:	4630      	mov	r0, r6
 800d890:	4639      	mov	r1, r7
 800d892:	e7dc      	b.n	800d84e <__kernel_cos+0xe6>
 800d894:	2000      	movs	r0, #0
 800d896:	4910      	ldr	r1, [pc, #64]	; (800d8d8 <__kernel_cos+0x170>)
 800d898:	e7db      	b.n	800d852 <__kernel_cos+0xea>
 800d89a:	bf00      	nop
 800d89c:	f3af 8000 	nop.w
 800d8a0:	be8838d4 	.word	0xbe8838d4
 800d8a4:	bda8fae9 	.word	0xbda8fae9
 800d8a8:	bdb4b1c4 	.word	0xbdb4b1c4
 800d8ac:	3e21ee9e 	.word	0x3e21ee9e
 800d8b0:	809c52ad 	.word	0x809c52ad
 800d8b4:	3e927e4f 	.word	0x3e927e4f
 800d8b8:	19cb1590 	.word	0x19cb1590
 800d8bc:	3efa01a0 	.word	0x3efa01a0
 800d8c0:	16c15177 	.word	0x16c15177
 800d8c4:	3f56c16c 	.word	0x3f56c16c
 800d8c8:	5555554c 	.word	0x5555554c
 800d8cc:	3fa55555 	.word	0x3fa55555
 800d8d0:	3fe00000 	.word	0x3fe00000
 800d8d4:	3fd33332 	.word	0x3fd33332
 800d8d8:	3ff00000 	.word	0x3ff00000
 800d8dc:	3fe90000 	.word	0x3fe90000
 800d8e0:	3fd20000 	.word	0x3fd20000
 800d8e4:	00000000 	.word	0x00000000

0800d8e8 <__kernel_sin>:
 800d8e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8ec:	b086      	sub	sp, #24
 800d8ee:	e9cd 2300 	strd	r2, r3, [sp]
 800d8f2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d8f6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d8fa:	4682      	mov	sl, r0
 800d8fc:	460c      	mov	r4, r1
 800d8fe:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800d900:	da03      	bge.n	800d90a <__kernel_sin+0x22>
 800d902:	f7f3 f899 	bl	8000a38 <__aeabi_d2iz>
 800d906:	2800      	cmp	r0, #0
 800d908:	d050      	beq.n	800d9ac <__kernel_sin+0xc4>
 800d90a:	4652      	mov	r2, sl
 800d90c:	4623      	mov	r3, r4
 800d90e:	4650      	mov	r0, sl
 800d910:	4621      	mov	r1, r4
 800d912:	f7f2 fde1 	bl	80004d8 <__aeabi_dmul>
 800d916:	4606      	mov	r6, r0
 800d918:	460f      	mov	r7, r1
 800d91a:	4602      	mov	r2, r0
 800d91c:	460b      	mov	r3, r1
 800d91e:	4650      	mov	r0, sl
 800d920:	4621      	mov	r1, r4
 800d922:	f7f2 fdd9 	bl	80004d8 <__aeabi_dmul>
 800d926:	a33e      	add	r3, pc, #248	; (adr r3, 800da20 <__kernel_sin+0x138>)
 800d928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92c:	4680      	mov	r8, r0
 800d92e:	4689      	mov	r9, r1
 800d930:	4630      	mov	r0, r6
 800d932:	4639      	mov	r1, r7
 800d934:	f7f2 fdd0 	bl	80004d8 <__aeabi_dmul>
 800d938:	a33b      	add	r3, pc, #236	; (adr r3, 800da28 <__kernel_sin+0x140>)
 800d93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d93e:	f7f2 fc13 	bl	8000168 <__aeabi_dsub>
 800d942:	4632      	mov	r2, r6
 800d944:	463b      	mov	r3, r7
 800d946:	f7f2 fdc7 	bl	80004d8 <__aeabi_dmul>
 800d94a:	a339      	add	r3, pc, #228	; (adr r3, 800da30 <__kernel_sin+0x148>)
 800d94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d950:	f7f2 fc0c 	bl	800016c <__adddf3>
 800d954:	4632      	mov	r2, r6
 800d956:	463b      	mov	r3, r7
 800d958:	f7f2 fdbe 	bl	80004d8 <__aeabi_dmul>
 800d95c:	a336      	add	r3, pc, #216	; (adr r3, 800da38 <__kernel_sin+0x150>)
 800d95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d962:	f7f2 fc01 	bl	8000168 <__aeabi_dsub>
 800d966:	4632      	mov	r2, r6
 800d968:	463b      	mov	r3, r7
 800d96a:	f7f2 fdb5 	bl	80004d8 <__aeabi_dmul>
 800d96e:	a334      	add	r3, pc, #208	; (adr r3, 800da40 <__kernel_sin+0x158>)
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	f7f2 fbfa 	bl	800016c <__adddf3>
 800d978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d97c:	b9dd      	cbnz	r5, 800d9b6 <__kernel_sin+0xce>
 800d97e:	4602      	mov	r2, r0
 800d980:	460b      	mov	r3, r1
 800d982:	4630      	mov	r0, r6
 800d984:	4639      	mov	r1, r7
 800d986:	f7f2 fda7 	bl	80004d8 <__aeabi_dmul>
 800d98a:	a32f      	add	r3, pc, #188	; (adr r3, 800da48 <__kernel_sin+0x160>)
 800d98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d990:	f7f2 fbea 	bl	8000168 <__aeabi_dsub>
 800d994:	4642      	mov	r2, r8
 800d996:	464b      	mov	r3, r9
 800d998:	f7f2 fd9e 	bl	80004d8 <__aeabi_dmul>
 800d99c:	4602      	mov	r2, r0
 800d99e:	460b      	mov	r3, r1
 800d9a0:	4650      	mov	r0, sl
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	f7f2 fbe2 	bl	800016c <__adddf3>
 800d9a8:	4682      	mov	sl, r0
 800d9aa:	460c      	mov	r4, r1
 800d9ac:	4650      	mov	r0, sl
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	b006      	add	sp, #24
 800d9b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d9bc:	4b24      	ldr	r3, [pc, #144]	; (800da50 <__kernel_sin+0x168>)
 800d9be:	f7f2 fd8b 	bl	80004d8 <__aeabi_dmul>
 800d9c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9ca:	4640      	mov	r0, r8
 800d9cc:	4649      	mov	r1, r9
 800d9ce:	f7f2 fd83 	bl	80004d8 <__aeabi_dmul>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	460b      	mov	r3, r1
 800d9d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9da:	f7f2 fbc5 	bl	8000168 <__aeabi_dsub>
 800d9de:	4632      	mov	r2, r6
 800d9e0:	463b      	mov	r3, r7
 800d9e2:	f7f2 fd79 	bl	80004d8 <__aeabi_dmul>
 800d9e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9ea:	f7f2 fbbd 	bl	8000168 <__aeabi_dsub>
 800d9ee:	a316      	add	r3, pc, #88	; (adr r3, 800da48 <__kernel_sin+0x160>)
 800d9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f4:	4606      	mov	r6, r0
 800d9f6:	460f      	mov	r7, r1
 800d9f8:	4640      	mov	r0, r8
 800d9fa:	4649      	mov	r1, r9
 800d9fc:	f7f2 fd6c 	bl	80004d8 <__aeabi_dmul>
 800da00:	4602      	mov	r2, r0
 800da02:	460b      	mov	r3, r1
 800da04:	4630      	mov	r0, r6
 800da06:	4639      	mov	r1, r7
 800da08:	f7f2 fbb0 	bl	800016c <__adddf3>
 800da0c:	4602      	mov	r2, r0
 800da0e:	460b      	mov	r3, r1
 800da10:	4650      	mov	r0, sl
 800da12:	4621      	mov	r1, r4
 800da14:	f7f2 fba8 	bl	8000168 <__aeabi_dsub>
 800da18:	e7c6      	b.n	800d9a8 <__kernel_sin+0xc0>
 800da1a:	bf00      	nop
 800da1c:	f3af 8000 	nop.w
 800da20:	5acfd57c 	.word	0x5acfd57c
 800da24:	3de5d93a 	.word	0x3de5d93a
 800da28:	8a2b9ceb 	.word	0x8a2b9ceb
 800da2c:	3e5ae5e6 	.word	0x3e5ae5e6
 800da30:	57b1fe7d 	.word	0x57b1fe7d
 800da34:	3ec71de3 	.word	0x3ec71de3
 800da38:	19c161d5 	.word	0x19c161d5
 800da3c:	3f2a01a0 	.word	0x3f2a01a0
 800da40:	1110f8a6 	.word	0x1110f8a6
 800da44:	3f811111 	.word	0x3f811111
 800da48:	55555549 	.word	0x55555549
 800da4c:	3fc55555 	.word	0x3fc55555
 800da50:	3fe00000 	.word	0x3fe00000

0800da54 <fabs>:
 800da54:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800da58:	4619      	mov	r1, r3
 800da5a:	4770      	bx	lr
 800da5c:	0000      	movs	r0, r0
	...

0800da60 <scalbn>:
 800da60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da62:	4616      	mov	r6, r2
 800da64:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800da68:	4604      	mov	r4, r0
 800da6a:	460d      	mov	r5, r1
 800da6c:	460b      	mov	r3, r1
 800da6e:	b992      	cbnz	r2, 800da96 <scalbn+0x36>
 800da70:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800da74:	4303      	orrs	r3, r0
 800da76:	d03c      	beq.n	800daf2 <scalbn+0x92>
 800da78:	4b31      	ldr	r3, [pc, #196]	; (800db40 <scalbn+0xe0>)
 800da7a:	2200      	movs	r2, #0
 800da7c:	f7f2 fd2c 	bl	80004d8 <__aeabi_dmul>
 800da80:	4b30      	ldr	r3, [pc, #192]	; (800db44 <scalbn+0xe4>)
 800da82:	4604      	mov	r4, r0
 800da84:	429e      	cmp	r6, r3
 800da86:	460d      	mov	r5, r1
 800da88:	da0f      	bge.n	800daaa <scalbn+0x4a>
 800da8a:	a329      	add	r3, pc, #164	; (adr r3, 800db30 <scalbn+0xd0>)
 800da8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da90:	f7f2 fd22 	bl	80004d8 <__aeabi_dmul>
 800da94:	e006      	b.n	800daa4 <scalbn+0x44>
 800da96:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800da9a:	42ba      	cmp	r2, r7
 800da9c:	d109      	bne.n	800dab2 <scalbn+0x52>
 800da9e:	4602      	mov	r2, r0
 800daa0:	f7f2 fb64 	bl	800016c <__adddf3>
 800daa4:	4604      	mov	r4, r0
 800daa6:	460d      	mov	r5, r1
 800daa8:	e023      	b.n	800daf2 <scalbn+0x92>
 800daaa:	460b      	mov	r3, r1
 800daac:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800dab0:	3a36      	subs	r2, #54	; 0x36
 800dab2:	f24c 3150 	movw	r1, #50000	; 0xc350
 800dab6:	428e      	cmp	r6, r1
 800dab8:	dd0e      	ble.n	800dad8 <scalbn+0x78>
 800daba:	a31f      	add	r3, pc, #124	; (adr r3, 800db38 <scalbn+0xd8>)
 800dabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac0:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800dac4:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800dac8:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800dacc:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800dad0:	481d      	ldr	r0, [pc, #116]	; (800db48 <scalbn+0xe8>)
 800dad2:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800dad6:	e7db      	b.n	800da90 <scalbn+0x30>
 800dad8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dadc:	4432      	add	r2, r6
 800dade:	428a      	cmp	r2, r1
 800dae0:	dceb      	bgt.n	800daba <scalbn+0x5a>
 800dae2:	2a00      	cmp	r2, #0
 800dae4:	dd08      	ble.n	800daf8 <scalbn+0x98>
 800dae6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800daea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800daee:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800daf2:	4620      	mov	r0, r4
 800daf4:	4629      	mov	r1, r5
 800daf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800daf8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800dafc:	da0c      	bge.n	800db18 <scalbn+0xb8>
 800dafe:	a30c      	add	r3, pc, #48	; (adr r3, 800db30 <scalbn+0xd0>)
 800db00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db04:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800db08:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800db0c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800db10:	480e      	ldr	r0, [pc, #56]	; (800db4c <scalbn+0xec>)
 800db12:	f041 011f 	orr.w	r1, r1, #31
 800db16:	e7bb      	b.n	800da90 <scalbn+0x30>
 800db18:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db1c:	3236      	adds	r2, #54	; 0x36
 800db1e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800db22:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800db26:	4620      	mov	r0, r4
 800db28:	4629      	mov	r1, r5
 800db2a:	2200      	movs	r2, #0
 800db2c:	4b08      	ldr	r3, [pc, #32]	; (800db50 <scalbn+0xf0>)
 800db2e:	e7af      	b.n	800da90 <scalbn+0x30>
 800db30:	c2f8f359 	.word	0xc2f8f359
 800db34:	01a56e1f 	.word	0x01a56e1f
 800db38:	8800759c 	.word	0x8800759c
 800db3c:	7e37e43c 	.word	0x7e37e43c
 800db40:	43500000 	.word	0x43500000
 800db44:	ffff3cb0 	.word	0xffff3cb0
 800db48:	8800759c 	.word	0x8800759c
 800db4c:	c2f8f359 	.word	0xc2f8f359
 800db50:	3c900000 	.word	0x3c900000

0800db54 <_init>:
 800db54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db56:	bf00      	nop
 800db58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db5a:	bc08      	pop	{r3}
 800db5c:	469e      	mov	lr, r3
 800db5e:	4770      	bx	lr

0800db60 <_fini>:
 800db60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db62:	bf00      	nop
 800db64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db66:	bc08      	pop	{r3}
 800db68:	469e      	mov	lr, r3
 800db6a:	4770      	bx	lr
