{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719450746497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719450746498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 20:12:26 2024 " "Processing started: Wed Jun 26 20:12:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719450746498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450746498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450746498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719450746680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719450746680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_dect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_dect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_dect-arq " "Found design unit 1: counter_dect-arq" {  } { { "counter_dect.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751892 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_dect " "Found entity 1: counter_dect" {  } { { "counter_dect.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_ajedrez.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_ajedrez.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_ajedrez-arq " "Found design unit 1: reloj_ajedrez-arq" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751893 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_ajedrez " "Found entity 1: reloj_ajedrez" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-arq " "Found design unit 1: reloj-arq" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751894 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751895 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components_reloj.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components_reloj " "Found design unit 1: my_components_reloj" {  } { { "my_components_reloj.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/my_components_reloj.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/my_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-structural " "Found design unit 1: mux4a1-structural" {  } { { "mux4a1.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/mux4a1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751897 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/mux4a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_controller-struct_0 " "Found design unit 1: light_controller-struct_0" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751898 ""} { "Info" "ISGN_ENTITY_NAME" "1 light_controller " "Found entity 1: light_controller" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-structural_0 " "Found design unit 1: hexa-structural_0" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/hexa.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751899 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/hexa.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-strc_1 " "Found design unit 1: fsm-strc_1" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751900 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/divisor_freq.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751901 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/divisor_freq.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_dec-arq " "Found design unit 1: counter_dec-arq" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751902 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_dec " "Found entity 1: counter_dec" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_ace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_ace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_ace-arq " "Found design unit 1: counter_ace-arq" {  } { { "counter_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_ace.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751902 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_ace " "Found entity 1: counter_ace" {  } { { "counter_ace.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_ace.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751902 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator_gt.vhd " "Can't analyze file -- file comparator_gt.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719450751904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd255.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd255.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd255-structural " "Found design unit 1: bintobcd255-structural" {  } { { "bintobcd255.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/bintobcd255.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751905 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd255 " "Found entity 1: bintobcd255" {  } { { "bintobcd255.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/bintobcd255.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd-structural " "Found design unit 1: bintobcd-structural" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/bintobcd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751906 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/bintobcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arq " "Found design unit 1: comparator-arq" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751906 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719450751906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_ajedrez " "Elaborating entity \"reloj_ajedrez\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719450751925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:div " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:div\"" {  } { { "reloj_ajedrez.vhd" "div" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:jugador_0 " "Elaborating entity \"reloj\" for hierarchy \"reloj:jugador_0\"" {  } { { "reloj_ajedrez.vhd" "jugador_0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq reloj:jugador_0\|divisor_freq:divisor1 " "Elaborating entity \"divisor_freq\" for hierarchy \"reloj:jugador_0\|divisor_freq:divisor1\"" {  } { { "reloj.vhd" "divisor1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_dec reloj:jugador_0\|counter_dec:contador1 " "Elaborating entity \"counter_dec\" for hierarchy \"reloj:jugador_0\|counter_dec:contador1\"" {  } { { "reloj.vhd" "contador1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator reloj:jugador_0\|comparator:comporador1 " "Elaborating entity \"comparator\" for hierarchy \"reloj:jugador_0\|comparator:comporador1\"" {  } { { "reloj.vhd" "comporador1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd reloj:jugador_0\|bintobcd:bin1 " "Elaborating entity \"bintobcd\" for hierarchy \"reloj:jugador_0\|bintobcd:bin1\"" {  } { { "reloj.vhd" "bin1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa reloj:jugador_0\|hexa:hexa1 " "Elaborating entity \"hexa\" for hierarchy \"reloj:jugador_0\|hexa:hexa1\"" {  } { { "reloj.vhd" "hexa1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_dec reloj:jugador_0\|counter_dec:contador3 " "Elaborating entity \"counter_dec\" for hierarchy \"reloj:jugador_0\|counter_dec:contador3\"" {  } { { "reloj.vhd" "contador3" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 mux4a1:mu0 " "Elaborating entity \"mux4a1\" for hierarchy \"mux4a1:mu0\"" {  } { { "reloj_ajedrez.vhd" "mu0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg0 " "Elaborating entity \"reg\" for hierarchy \"reg:reg0\"" {  } { { "reloj_ajedrez.vhd" "reg0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "reloj_ajedrez.vhd" "fsm1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ace counter_ace:con_j1 " "Elaborating entity \"counter_ace\" for hierarchy \"counter_ace:con_j1\"" {  } { { "reloj_ajedrez.vhd" "con_j1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_dect counter_ace:con_j1\|counter_dect:counter_1 " "Elaborating entity \"counter_dect\" for hierarchy \"counter_ace:con_j1\|counter_dect:counter_1\"" {  } { { "counter_ace.vhd" "counter_1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_ace.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751938 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "detected counter_dect.vhd(27) " "VHDL Process Statement warning at counter_dect.vhd(27): inferring latch(es) for signal or variable \"detected\", which holds its previous value in one or more paths through the process" {  } { { "counter_dect.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719450751938 "|reloj_ajedrez|counter_ace:con_j1|counter_dect:counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detected counter_dect.vhd(27) " "Inferred latch for \"detected\" at counter_dect.vhd(27)" {  } { { "counter_dect.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751938 "|reloj_ajedrez|counter_ace:con_j1|counter_dect:counter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd255 counter_ace:con_j1\|bintobcd255:binto1 " "Elaborating entity \"bintobcd255\" for hierarchy \"counter_ace:con_j1\|bintobcd255:binto1\"" {  } { { "counter_ace.vhd" "binto1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_ace.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_dect counter_dect:con1_j0 " "Elaborating entity \"counter_dect\" for hierarchy \"counter_dect:con1_j0\"" {  } { { "reloj_ajedrez.vhd" "con1_j0" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751940 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "detected counter_dect.vhd(27) " "VHDL Process Statement warning at counter_dect.vhd(27): inferring latch(es) for signal or variable \"detected\", which holds its previous value in one or more paths through the process" {  } { { "counter_dect.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719450751941 "|reloj_ajedrez|counter_dect:con1_j0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detected counter_dect.vhd(27) " "Inferred latch for \"detected\" at counter_dect.vhd(27)" {  } { { "counter_dect.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450751941 "|reloj_ajedrez|counter_dect:con1_j0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light_controller light_controller:ligth_controller1 " "Elaborating entity \"light_controller\" for hierarchy \"light_controller:ligth_controller1\"" {  } { { "reloj_ajedrez.vhd" "ligth_controller1" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/reloj_ajedrez.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751941 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n light_controller.vhd(28) " "VHDL Process Statement warning at light_controller.vhd(28): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719450751944 "|reloj_ajedrez|light_controller:ligth_controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq light_controller:ligth_controller1\|divisor_freq:div " "Elaborating entity \"divisor_freq\" for hierarchy \"light_controller:ligth_controller1\|divisor_freq:div\"" {  } { { "light_controller.vhd" "div" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/light_controller.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450751948 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\] reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]~_emulated reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador1|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador1\|q_reg\[2\] reloj:jugador_0\|counter_dec:contador1\|q_reg\[2\]~_emulated reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter_dec:contador1\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador1\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador1\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador1|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\] reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]~_emulated reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador1|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador1\|q_reg\[2\] reloj:jugador_1\|counter_dec:contador1\|q_reg\[2\]~_emulated reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter_dec:contador1\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador1\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador1\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador1|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador2\|q_reg\[0\] reloj:jugador_0\|counter_dec:contador2\|q_reg\[0\]~_emulated reloj:jugador_0\|counter_dec:contador2\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador2|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador2\|q_reg\[2\] reloj:jugador_0\|counter_dec:contador2\|q_reg\[2\]~_emulated reloj:jugador_0\|counter_dec:contador2\|q_reg\[2\]~5 " "Register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[2\]~5\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador2|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\] reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]~_emulated reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]~9\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador2|q_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador2\|q_reg\[4\] reloj:jugador_0\|counter_dec:contador2\|q_reg\[4\]~_emulated reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[4\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[4\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador2\|q_reg\[3\]~9\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador2|q_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador2\|q_reg\[0\] reloj:jugador_1\|counter_dec:contador2\|q_reg\[0\]~_emulated reloj:jugador_1\|counter_dec:contador2\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador2|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador2\|q_reg\[2\] reloj:jugador_1\|counter_dec:contador2\|q_reg\[2\]~_emulated reloj:jugador_1\|counter_dec:contador2\|q_reg\[2\]~5 " "Register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[2\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[2\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[2\]~5\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador2|q_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\] reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]~_emulated reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]~9\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador2|q_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador2\|q_reg\[4\] reloj:jugador_1\|counter_dec:contador2\|q_reg\[4\]~_emulated reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]~9 " "Register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[4\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[4\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador2\|q_reg\[3\]~9\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador2|q_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador3\|q_reg\[0\] reloj:jugador_0\|counter_dec:contador3\|q_reg\[0\]~_emulated reloj:jugador_0\|counter_dec:contador3\|q_reg\[0\]~1 " "Register \"reloj:jugador_0\|counter_dec:contador3\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador3\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador3\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador3|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_0\|counter_dec:contador3\|q_reg\[1\] reloj:jugador_0\|counter_dec:contador3\|q_reg\[1\]~_emulated reloj:jugador_0\|counter_dec:contador3\|q_reg\[1\]~5 " "Register \"reloj:jugador_0\|counter_dec:contador3\|q_reg\[1\]\" is converted into an equivalent circuit using register \"reloj:jugador_0\|counter_dec:contador3\|q_reg\[1\]~_emulated\" and latch \"reloj:jugador_0\|counter_dec:contador3\|q_reg\[1\]~5\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_0|counter_dec:contador3|q_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador3\|q_reg\[0\] reloj:jugador_1\|counter_dec:contador3\|q_reg\[0\]~_emulated reloj:jugador_1\|counter_dec:contador3\|q_reg\[0\]~1 " "Register \"reloj:jugador_1\|counter_dec:contador3\|q_reg\[0\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador3\|q_reg\[0\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador3\|q_reg\[0\]~1\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador3|q_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reloj:jugador_1\|counter_dec:contador3\|q_reg\[1\] reloj:jugador_1\|counter_dec:contador3\|q_reg\[1\]~_emulated reloj:jugador_1\|counter_dec:contador3\|q_reg\[1\]~5 " "Register \"reloj:jugador_1\|counter_dec:contador3\|q_reg\[1\]\" is converted into an equivalent circuit using register \"reloj:jugador_1\|counter_dec:contador3\|q_reg\[1\]~_emulated\" and latch \"reloj:jugador_1\|counter_dec:contador3\|q_reg\[1\]~5\"" {  } { { "counter_dec.vhd" "" { Text "C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1719450752381 "|reloj_ajedrez|reloj:jugador_1|counter_dec:contador3|q_reg[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1719450752381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719450752579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719450753621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719450753621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "800 " "Implemented 800 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719450753664 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719450753664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "739 " "Implemented 739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719450753664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719450753664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719450753672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 20:12:33 2024 " "Processing ended: Wed Jun 26 20:12:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719450753672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719450753672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719450753672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719450753672 ""}
