# ALU16bit
VHDL Project to create an ALU performing 4 tasks on 2 16-bit inputs in 2's complement form. \
The 4 different tasks are:-\
* 16-bit signed addition with final carry-bit output
* 16-bit subtraction
* Bitwise NAND
* Bitwise XOR\
# Contributors
This project was made by a team of 4 (including myself). The other 3 contributors, colleagues of mine, were : \
* Sanket J. Hanamashetti
* Arpit Sahu
* Bhavesh Khichi
