$date
	Mon Dec  4 11:37:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shifter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 32 # initial_msg [31:0] $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % initial_msg [31:0] $end
$var wire 1 $ load $end
$var wire 4 & out [3:0] $end
$var reg 4 ' out_reg [3:0] $end
$var reg 32 ( shift_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101011110011011110111100000001 (
b1010 '
b1010 &
b10101011110011011110111100000001 %
1$
b10101011110011011110111100000001 #
0"
b1010 !
$end
#10
b10111100110111101111000000010000 (
1"
0$
#20
0"
#30
b1011 !
b1011 &
b1011 '
b11001101111011110000000100000000 (
1"
#40
0"
#50
b1100 !
b1100 &
b1100 '
b11011110111100000001000000000000 (
1"
#60
0"
#70
b1101 !
b1101 &
b1101 '
b11101111000000010000000000000000 (
1"
#80
0"
#90
b1110 !
b1110 &
b1110 '
b11110000000100000000000000000000 (
1"
#100
0"
#110
b1111 !
b1111 &
b1111 '
b1000000000000000000000000 (
1"
#120
0"
#130
b0 !
b0 &
b0 '
b10000000000000000000000000000 (
1"
#140
0"
#150
b1 !
b1 &
b1 '
b0 (
1"
#160
0"
#170
b0 !
b0 &
b0 '
1"
#180
0"
#190
1"
#200
0"
#210
1"
