module wideexpr_00336(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +({(u6)>>>(((|((ctrl[2]?6'sb001011:-(s0))))&(1'b1))>=({3{($signed(3'sb101))|(($signed(s2))^(4'sb0000))}})),$signed($signed($signed(4'b0001))),(u5)^~((s3)<<((ctrl[2]?{4'sb0010}:$signed(((3'b001)>(6'sb110001))>>((s0)<<<(s1)))))),s2});
  assign y1 = 2'sb10;
  assign y2 = -((ctrl[3]?s7:+((ctrl[1]?(3'sb010)|($signed((ctrl[1]?s7:6'sb011111))):s0))));
  assign y3 = $unsigned(-(s5));
  assign y4 = ((-($unsigned(1'sb0)))>>($signed(s3)))<<<(u3);
  assign y5 = -((s7)|({3{u2}}));
  assign y6 = (((ctrl[6]?(ctrl[7]?$signed((-(+(-(u0))))<<<((6'b110001)>>({2{(s6)!=(s6)}}))):($signed(2'sb11))^~(s0)):(s6)<<<(u5)))&($signed(-($signed(($signed(($signed(3'sb001))>>>({5'sb10000,5'b10100,1'sb0,s7})))|($signed({{6'sb111111},(5'sb11010)!=(s7),-(6'b010001),(5'b11111)<(s6)})))))))>>>(!((ctrl[5]?u3:u1)));
  assign y7 = (6'b011001)-(1'sb1);
endmodule
