#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 30 10:25:40 2018
# Process ID: 16840
# Current directory: C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work
# Command line: vivado.exe -source ..\tcl\rBRIEF.tcl
# Log file: C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/vivado.log
# Journal file: C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work\vivado.jou
#-----------------------------------------------------------
start_gui
source {..\tcl\rBRIEF.tcl}
# set origin_dir "../"
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "rBRIEF"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "rBRIEF.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/rBRIEF"]"
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 717.063 ; gain = 126.879
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "em.avnet.com:zed:part0:1.4" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "dsa.accelerator_binary_content" -value "bitstream" -objects $obj
# set_property -name "dsa.accelerator_binary_format" -value "xclbin2" -objects $obj
# set_property -name "dsa.board_id" -value "zed" -objects $obj
# set_property -name "dsa.description" -value "Vivado generated DSA" -objects $obj
# set_property -name "dsa.dr_bd_base_address" -value "0" -objects $obj
# set_property -name "dsa.emu_dir" -value "emu" -objects $obj
# set_property -name "dsa.flash_interface_type" -value "bpix16" -objects $obj
# set_property -name "dsa.flash_offset_address" -value "0" -objects $obj
# set_property -name "dsa.flash_size" -value "1024" -objects $obj
# set_property -name "dsa.host_architecture" -value "x86_64" -objects $obj
# set_property -name "dsa.host_interface" -value "pcie" -objects $obj
# set_property -name "dsa.num_compute_units" -value "60" -objects $obj
# set_property -name "dsa.platform_state" -value "pre_synth" -objects $obj
# set_property -name "dsa.vendor" -value "xilinx" -objects $obj
# set_property -name "dsa.version" -value "0.0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/rtl/Angle.v"] \
#  [file normalize "${origin_dir}/rtl/Angle_LUT_Cos_Sin.v"] \
#  [file normalize "${origin_dir}/rtl/Atan2.v"] \
#  [file normalize "${origin_dir}/rtl/Atan2_Decoder.v"] \
#  [file normalize "${origin_dir}/rtl/Atan2_Multiplier.v"] \
#  [file normalize "${origin_dir}/rtl/Atan2_Select.v"] \
#  [file normalize "${origin_dir}/rtl/Centroid.v"] \
#  [file normalize "${origin_dir}/rtl/Centroid_Adder1.v"] \
#  [file normalize "${origin_dir}/rtl/Centroid_Adder2.v"] \
#  [file normalize "${origin_dir}/rtl/Centroid_Controller.v"] \
#  [file normalize "${origin_dir}/rtl/Centroid_Multiplier.v"] \
#  [file normalize "${origin_dir}/rtl/Delay_Corner_Signal.v"] \
#  [file normalize "${origin_dir}/rtl/Delay_D.v"] \
#  [file normalize "${origin_dir}/rtl/Delay_reg.v"] \
#  [file normalize "${origin_dir}/rtl/Generator.v"] \
#  [file normalize "${origin_dir}/rtl/Generator_Controller.v"] \
#  [file normalize "${origin_dir}/rtl/MultX_connect.v"] \
#  [file normalize "${origin_dir}/rtl/MultY_connect.v"] \
#  [file normalize "${origin_dir}/rtl/PointDescriptor.v"] \
#  [file normalize "${origin_dir}/rtl/RBRIEF.v"] \
#  [file normalize "${origin_dir}/rtl/Rotation.v"] \
#  [file normalize "${origin_dir}/rtl/Rotation_AddSubVec.v"] \
#  [file normalize "${origin_dir}/rtl/Rotation_Add_Substract.v"] \
#  [file normalize "${origin_dir}/rtl/Rotation_Multiplier.v"] \
#  [file normalize "${origin_dir}/rtl/Rotation_VecSplit_Mux.v"] \
#  [file normalize "${origin_dir}/rtl/RowBuffer.v"] \
#  [file normalize "${origin_dir}/rtl/ShiftRegister.v"] \
#  [file normalize "${origin_dir}/rtl/Valid_Shift_Register.v"] \
#  [file normalize "${origin_dir}/rtl/Top.v"] \
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sources_1]
# set_property -name "top" -value "Top" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set file "[file normalize "$origin_dir/rtl/rBRIEF.sdc"]"
# set file_added [add_files -norecurse -fileset $obj [list $file]]
# set file "$origin_dir/rtl/rBRIEF.sdc"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
# set_property -name "file_type" -value "XDC" -objects $file_obj
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/tb/Top_tb.v"] \
# ]
# add_files -norecurse -fileset $obj $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "Top_tb" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# set_property -name "display_name" -value "synth_1_synth_report_utilization_0" -objects $obj
# 
# }
# set obj [get_runs synth_1]
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Angle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Angle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Angle_LUT_Cos_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Angle_LUT_Cos_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Adder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Adder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Delay_Corner_Signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Corner_Signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Delay_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Delay_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Generator_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/MultX_connect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultX_connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/MultY_connect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultY_connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/PointDescriptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PointDescriptor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/RBRIEF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RBRIEF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_AddSubVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_AddSubVec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_Add_Substract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_Add_Substract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_VecSplit_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_VecSplit_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/RowBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RowBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Valid_Shift_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Valid_Shift_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/tb/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 26c7fc2f0c294638af8f38da27a78529 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_reg(WIDTH=8)
Compiling module xil_defaultlib.Delay_D(D=639)
Compiling module xil_defaultlib.RowBuffer
Compiling module xil_defaultlib.Delay_D(WIDTH=1,D=11504,B=14)
Compiling module xil_defaultlib.Delay_Corner_Signal(DELAY=11504)
Compiling module xil_defaultlib.Centroid_Controller
Compiling module xil_defaultlib.Valid_Shift_Register(D=43)
Compiling module xil_defaultlib.Delay_reg(WIDTH=10)
Compiling module xil_defaultlib.Delay_reg(WIDTH=12)
Compiling module xil_defaultlib.Delay_reg(WIDTH=14)
Compiling module xil_defaultlib.Centroid_Adder1
Compiling module xil_defaultlib.ShiftRegister(WIDTH=14,D=36)
Compiling module xil_defaultlib.Delay_reg(WIDTH=19)
Compiling module xil_defaultlib.Delay_reg(WIDTH=22)
Compiling module xil_defaultlib.Delay_reg(WIDTH=15)
Compiling module xil_defaultlib.Delay_reg(WIDTH=20)
Compiling module xil_defaultlib.Delay_reg(WIDTH=9)
Compiling module xil_defaultlib.Centroid_Multiplier
Compiling module xil_defaultlib.Delay_reg(WIDTH=17)
Compiling module xil_defaultlib.Centroid_Adder2
Compiling module xil_defaultlib.ShiftRegister(WIDTH=17)
Compiling module xil_defaultlib.Centroid(BW_OUT_OPTIMIZATION=12)
Compiling module xil_defaultlib.Valid_Shift_Register(D=7,B=3)
Compiling module xil_defaultlib.Atan2_Multiplier(BIT_WIDTH=11,NO...
Compiling module xil_defaultlib.Atan2_Select(BW_INPUT=22)
Compiling module xil_defaultlib.Delay_reg(WIDTH=25)
Compiling module xil_defaultlib.Atan2_Decoder(WIDTH=25)
Compiling module xil_defaultlib.Delay_reg(WIDTH=5)
Compiling module xil_defaultlib.Angle_LUT_Cos_Sin(BW_OUT=7)
Compiling module xil_defaultlib.Delay_reg(WIDTH=7)
Compiling module xil_defaultlib.Atan2(BIT_WIDTH=11)
Compiling module xil_defaultlib.Angle
Compiling module xil_defaultlib.Delay_reg(WIDTH=11)
Compiling module xil_defaultlib.Rotation_Multiplier(BW_XCOS=11,B...
Compiling module xil_defaultlib.MultX_connect(BW_XCOS=11)
Compiling module xil_defaultlib.MultY_connect(BW_XCOS=11)
Compiling module xil_defaultlib.Rotation_VecSplit_Mux(BW_XCOS=11...
Compiling module xil_defaultlib.Rotation_Add_Substract(BW_XCOS=1...
Compiling module xil_defaultlib.Rotation_AddSubVec(BW_OUT=7)
Compiling module xil_defaultlib.Rotation(BW_TRIGONOMETRY=7)
Compiling module xil_defaultlib.Delay_D(WIDTH=1,D=318)
Compiling module xil_defaultlib.Generator_Controller
Compiling module xil_defaultlib.Delay_reg(WIDTH=6)
Compiling module xil_defaultlib.PointDescriptor(BW_IN=7,LENGTH_I...
Compiling module xil_defaultlib.Generator(WIDTH_RX=3584)
Compiling module xil_defaultlib.RBRIEF_default
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 30 10:27:06 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 30 10:27:06 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 717.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../../data/fpga_tb_output.txt could not be opened
WARNING: file ../../../../data/isCorner.txt could not be opened
data_file handle was NULL
$finish called at time : 0 fs : File "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/tb/Top_tb.v" Line 82
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 761.813 ; gain = 44.750
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 761.813 ; gain = 44.750
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 762.031 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Angle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Angle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Angle_LUT_Cos_Sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Angle_LUT_Cos_Sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Atan2_Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Atan2_Select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Adder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Adder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Centroid_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Centroid_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Delay_Corner_Signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Corner_Signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Delay_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Delay_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Generator_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Generator_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/MultX_connect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultX_connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/MultY_connect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultY_connect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/PointDescriptor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PointDescriptor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/RBRIEF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RBRIEF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_AddSubVec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_AddSubVec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_Add_Substract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_Add_Substract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Rotation_VecSplit_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rotation_VecSplit_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/RowBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RowBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/ShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/rtl/Valid_Shift_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Valid_Shift_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/tb/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 26c7fc2f0c294638af8f38da27a78529 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Delay_reg(WIDTH=8)
Compiling module xil_defaultlib.Delay_D(D=639)
Compiling module xil_defaultlib.RowBuffer
Compiling module xil_defaultlib.Delay_D(WIDTH=1,D=11504,B=14)
Compiling module xil_defaultlib.Delay_Corner_Signal(DELAY=11504)
Compiling module xil_defaultlib.Centroid_Controller
Compiling module xil_defaultlib.Valid_Shift_Register(D=43)
Compiling module xil_defaultlib.Delay_reg(WIDTH=10)
Compiling module xil_defaultlib.Delay_reg(WIDTH=12)
Compiling module xil_defaultlib.Delay_reg(WIDTH=14)
Compiling module xil_defaultlib.Centroid_Adder1
Compiling module xil_defaultlib.ShiftRegister(WIDTH=14,D=36)
Compiling module xil_defaultlib.Delay_reg(WIDTH=19)
Compiling module xil_defaultlib.Delay_reg(WIDTH=22)
Compiling module xil_defaultlib.Delay_reg(WIDTH=15)
Compiling module xil_defaultlib.Delay_reg(WIDTH=20)
Compiling module xil_defaultlib.Delay_reg(WIDTH=9)
Compiling module xil_defaultlib.Centroid_Multiplier
Compiling module xil_defaultlib.Delay_reg(WIDTH=17)
Compiling module xil_defaultlib.Centroid_Adder2
Compiling module xil_defaultlib.ShiftRegister(WIDTH=17)
Compiling module xil_defaultlib.Centroid(BW_OUT_OPTIMIZATION=12)
Compiling module xil_defaultlib.Valid_Shift_Register(D=7,B=3)
Compiling module xil_defaultlib.Atan2_Multiplier(BIT_WIDTH=11,NO...
Compiling module xil_defaultlib.Atan2_Select(BW_INPUT=22)
Compiling module xil_defaultlib.Delay_reg(WIDTH=25)
Compiling module xil_defaultlib.Atan2_Decoder(WIDTH=25)
Compiling module xil_defaultlib.Delay_reg(WIDTH=5)
Compiling module xil_defaultlib.Angle_LUT_Cos_Sin(BW_OUT=7)
Compiling module xil_defaultlib.Delay_reg(WIDTH=7)
Compiling module xil_defaultlib.Atan2(BIT_WIDTH=11)
Compiling module xil_defaultlib.Angle
Compiling module xil_defaultlib.Delay_reg(WIDTH=11)
Compiling module xil_defaultlib.Rotation_Multiplier(BW_XCOS=11,B...
Compiling module xil_defaultlib.MultX_connect(BW_XCOS=11)
Compiling module xil_defaultlib.MultY_connect(BW_XCOS=11)
Compiling module xil_defaultlib.Rotation_VecSplit_Mux(BW_XCOS=11...
Compiling module xil_defaultlib.Rotation_Add_Substract(BW_XCOS=1...
Compiling module xil_defaultlib.Rotation_AddSubVec(BW_OUT=7)
Compiling module xil_defaultlib.Rotation(BW_TRIGONOMETRY=7)
Compiling module xil_defaultlib.Delay_D(WIDTH=1,D=318)
Compiling module xil_defaultlib.Generator_Controller
Compiling module xil_defaultlib.Delay_reg(WIDTH=6)
Compiling module xil_defaultlib.PointDescriptor(BW_IN=7,LENGTH_I...
Compiling module xil_defaultlib.Generator(WIDTH_RX=3584)
Compiling module xil_defaultlib.RBRIEF_default
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 762.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Documents/GitHub/ORB-Feature-Description/work/rBRIEF/rBRIEF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 762.031 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 762.031 ; gain = 0.000
