________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_region_place.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Reading circuit file 'tseng.4.circuit'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
Exporting circuit design to VPR...
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_region_place.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_region_place.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.03039 bb_cost: 89.7593 td_cost: 1.62611e-07 delay_cost: 4.62734e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.23198 0.97988    87.5528 1.5513e-07 4.5867e-07 2.8867e-10  7.5509  0.9971  0.0140 13.0000  1.000     20616  0.500
[vpr] 0.11599 1.00940    87.5160 1.6227e-07 4.5835e-07 2.8282e-10  7.0723  0.9950  0.0137 13.0000  1.000     41232  0.500
[vpr] 0.05799 0.96737    86.9201 1.5042e-07 4.568e-07  2.856e-10   7.7560  0.9910  0.0146 13.0000  1.000     61848  0.500
[vpr] 0.02900 0.97860    86.9630 1.5702e-07 4.5694e-07 2.908e-10   7.3458  0.9831  0.0133 13.0000  1.000     82464  0.500
[vpr] 0.01450 0.98718    85.8111 1.5464e-07 4.5331e-07 2.8457e-10  7.4141  0.9628  0.0130 13.0000  1.000    103080  0.500
[vpr] 0.00725 0.97440    84.6288 1.5259e-07 4.4889e-07 2.8419e-10  7.3928  0.9226  0.0144 13.0000  1.000    123696  0.900
[vpr] 0.00652 0.99167    84.1786 1.505e-07  4.4804e-07 2.7903e-10  7.4825  0.9146  0.0169 13.0000  1.000    144312  0.900
[vpr] 0.00587 0.99314    83.9459 1.5825e-07 4.4674e-07 2.8419e-10  6.9356  0.9072  0.0127 13.0000  1.000    164928  0.900
[vpr] 0.00528 0.99635    83.7253 1.5239e-07 4.4615e-07 2.76e-10    7.1407  0.8945  0.0132 13.0000  1.000    185544  0.900
[vpr] 0.00476 0.99331    83.1775 1.5137e-07 4.4577e-07 2.7626e-10  7.2774  0.8812  0.0142 13.0000  1.000    206160  0.900
[vpr] 0.00428 1.01388    82.3820 1.4888e-07 4.4125e-07 2.7353e-10  7.2774  0.8712  0.0154 13.0000  1.000    226776  0.900
[vpr] 0.00385 0.99818    82.0534 1.463e-07  4.4231e-07 2.7574e-10  7.4825  0.8580  0.0145 13.0000  1.000    247392  0.900
[vpr] 0.00347 0.97196    81.4362 1.4085e-07 4.4047e-07 2.7732e-10  7.7560  0.8458  0.0158 13.0000  1.000    268008  0.900
[vpr] 0.00312 0.99286    80.5985 1.5577e-07 4.3825e-07 2.7587e-10  6.7304  0.8220  0.0149 13.0000  1.000    288624  0.900
[vpr] 0.00281 0.99742    79.1999 1.5364e-07 4.3413e-07 2.7024e-10  6.7304  0.7954  0.0149 13.0000  1.000    309240  0.950
[vpr] 0.00267 0.98441    78.6952 1.4751e-07 4.3108e-07 2.7195e-10  7.0723  0.7786  0.0164 13.0000  1.000    329856  0.950
[vpr] 0.00253 1.00275    78.8655 1.5157e-07 4.3205e-07 2.7114e-10  6.8672  0.7828  0.0136 13.0000  1.000    350472  0.950
[vpr] 0.00241 1.01243    78.4951 1.4416e-07 4.3143e-07 2.6611e-10  7.2090  0.7702  0.0138 13.0000  1.000    371088  0.950
[vpr] 0.00229 0.95264    77.7886 1.422e-07  4.2944e-07 2.7638e-10  7.3458  0.7609  0.0153 13.0000  1.000    391704  0.950
[vpr] 0.00217 1.01041    76.7337 1.4776e-07 4.2689e-07 2.6329e-10  6.8672  0.7401  0.0153 13.0000  1.000    412320  0.950
[vpr] 0.00206 0.98192    76.9444 1.4476e-07 4.2611e-07 2.7067e-10  7.0723  0.7390  0.0184 13.0000  1.000    432936  0.950
[vpr] 0.00196 0.97952    74.7976 1.4167e-07 4.1941e-07 2.653e-10   7.0039  0.7032  0.0121 13.0000  1.000    453552  0.950
[vpr] 0.00186 0.96329    73.5394 1.3665e-07 4.1665e-07 2.6346e-10  7.2774  0.6900  0.0160 13.0000  1.000    474168  0.950
[vpr] 0.00177 0.98382    74.1850 1.4011e-07 4.1942e-07 2.638e-10   7.0723  0.6876  0.0186 13.0000  1.000    494784  0.950
[vpr] 0.00168 1.00796    72.3649 1.4022e-07 4.1538e-07 2.5664e-10  6.8672  0.6596  0.0157 13.0000  1.000    515400  0.950
[vpr] 0.00160 0.97534    71.4855 1.4009e-07 4.1084e-07 2.6026e-10  6.7988  0.6518  0.0156 13.0000  1.000    536016  0.950
[vpr] 0.00152 0.98282    70.9888 1.3984e-07 4.0972e-07 2.5826e-10  6.7988  0.6393  0.0124 13.0000  1.000    556632  0.950
[vpr] 0.00144 0.99247    70.2951 1.4176e-07 4.0694e-07 2.534e-10   6.5937  0.6194  0.0096 13.0000  1.000    577248  0.950
[vpr] 0.00137 0.98345    69.2776 1.3605e-07 4.06e-07   2.5536e-10  6.8672  0.6096  0.0134 13.0000  1.000    597864  0.950
[vpr] 0.00130 0.98629    68.3641 1.3482e-07 4.0277e-07 2.5297e-10  6.7988  0.5924  0.0142 13.0000  1.000    618480  0.950
[vpr] 0.00124 0.99393    68.0037 1.3535e-07 4.0115e-07 2.4892e-10  6.7304  0.5854  0.0097 13.0000  1.000    639096  0.950
[vpr] 0.00117 1.00223    68.6152 1.3712e-07 4.0199e-07 2.4811e-10  6.6621  0.5721  0.0100 13.0000  1.000    659712  0.950
[vpr] 0.00112 0.96946    66.0099 1.3598e-07 3.9769e-07 2.5241e-10  6.5937  0.5633  0.0206 13.0000  1.000    680328  0.950
[vpr] 0.00106 0.98080    65.8791 1.3389e-07 3.957e-07  2.4926e-10  6.6621  0.5492  0.0127 13.0000  1.000    700944  0.950
[vpr] 0.00101 1.00089    65.0879 1.3339e-07 3.9343e-07 2.429e-10   6.5937  0.5302  0.0082 13.0000  1.000    721560  0.950
[vpr] 0.00096 0.99713    64.7998 1.3879e-07 3.9351e-07 2.4551e-10  6.3202  0.5214  0.0087 13.0000  1.000    742176  0.950
[vpr] 0.00091 1.00735    63.6860 1.3068e-07 3.901e-07  2.4133e-10  6.6621  0.5018  0.0115 13.0000  1.000    762792  0.950
[vpr] 0.00086 0.99901    63.6672 1.3343e-07 3.8752e-07 2.4175e-10  6.4570  0.4918  0.0080 13.0000  1.000    783408  0.950
[vpr] 0.00082 0.99635    62.1546 1.3125e-07 3.8463e-07 2.3945e-10  6.5253  0.4671  0.0093 13.0000  1.000    804024  0.950
[vpr] 0.00078 0.97516    61.8597 1.3207e-07 3.8444e-07 2.4316e-10  6.5253  0.4672  0.0128 13.0000  1.000    824640  0.950
[vpr] 0.00074 0.97949    60.7852 1.2943e-07 3.8364e-07 2.409e-10   6.6621  0.4486  0.0077 13.0000  1.000    845256  0.950
[vpr] 0.00070 0.99256    59.6852 1.2613e-07 3.8125e-07 2.3834e-10  6.7304  0.4254  0.0081 13.0000  1.000    865872  0.950
[vpr] 0.00067 1.00019    58.3618 1.1575e-07 3.7959e-07 2.3527e-10  6.5937  0.4322  0.0082 12.8102  1.111    886488  0.950
[vpr] 0.00063 1.00695    58.1085 1.1027e-07 3.7934e-07 2.3437e-10  6.5937  0.4120  0.0075 12.7101  1.169    907104  0.950
[vpr] 0.00060 0.99971    58.5496 9.3431e-08 3.7931e-07 2.3489e-10  6.5937  0.4077  0.0073 12.3537  1.377    927720  0.950
[vpr] 0.00057 0.99129    58.1380 7.8786e-08 3.7914e-07 2.3518e-10  6.5253  0.4165  0.0073 11.9552  1.609    948336  0.950
[vpr] 0.00054 0.99727    57.2147 7.0235e-08 3.7782e-07 2.3459e-10  6.5253  0.4046  0.0079 11.6739  1.774    968952  0.950
[vpr] 0.00052 0.98279    57.2881 6.039e-08  3.7639e-07 2.3983e-10  6.5937  0.4033  0.0065 11.2606  2.015    989568  0.950
[vpr] 0.00049 0.99465    56.6078 5.4441e-08 3.7663e-07 2.3608e-10  6.4570  0.4055  0.0056 10.8476  2.256   1010184  0.950
[vpr] 0.00047 0.98806    55.7748 4.989e-08  3.7371e-07 2.3646e-10  6.3886  0.3913  0.0049 10.4735  2.474   1030800  0.950
[vpr] 0.00044 0.99044    55.0469 4.264e-08  3.731e-07  2.3207e-10  6.4570  0.3884  0.0058  9.9639  2.771   1051416  0.950
[vpr] 0.00042 0.99735    54.4836 3.7278e-08 3.7219e-07 2.3352e-10  6.5253  0.3838  0.0055  9.4501  3.071   1072032  0.950
[vpr] 0.00040 0.99700    53.9611 3.4215e-08 3.7085e-07 2.3211e-10  6.4570  0.3945  0.0055  8.9193  3.380   1092648  0.950
[vpr] 0.00038 0.99882    53.1542 3.2538e-08 3.6925e-07 2.284e-10   6.4570  0.3763  0.0037  8.5135  3.617   1113264  0.950
[vpr] 0.00036 0.99251    52.8250 3.0152e-08 3.7068e-07 2.322e-10   6.4570  0.3905  0.0056  7.9712  3.933   1133880  0.950
[vpr] 0.00034 1.00001    52.6045 2.8311e-08 3.7108e-07 2.3096e-10  6.4570  0.3771  0.0042  7.5764  4.164   1154496  0.950
[vpr] 0.00033 0.99347    51.7848 2.734e-08  3.694e-07  2.3199e-10  6.4570  0.3730  0.0050  7.0998  4.442   1175112  0.950
[vpr] 0.00031 0.99648    50.7705 2.5615e-08 3.6895e-07 2.2977e-10  6.4570  0.3741  0.0032  6.6242  4.719   1195728  0.950
[vpr] 0.00029 0.99593    50.9514 2.4559e-08 3.677e-07  2.3083e-10  6.4570  0.3703  0.0036  6.1875  4.974   1216344  0.950
[vpr] 0.00028 0.99372    50.2919 2.3687e-08 3.6911e-07 2.293e-10   6.4570  0.3946  0.0032  5.7565  5.225   1236960  0.950
[vpr] 0.00027 0.99381    50.1812 2.286e-08  3.6979e-07 2.3327e-10  6.4570  0.3796  0.0033  5.4951  5.378   1257576  0.950
[vpr] 0.00025 1.00068    49.9617 2.2149e-08 3.6695e-07 2.2921e-10  6.4570  0.3747  0.0035  5.1630  5.572   1278192  0.950
[vpr] 0.00024 0.99047    49.2638 2.241e-08  3.6618e-07 2.2964e-10  6.3886  0.3894  0.0049  4.8259  5.768   1298808  0.950
[vpr] 0.00023 1.00056    48.6769 2.2071e-08 3.6436e-07 2.2802e-10  6.3886  0.3776  0.0018  4.5817  5.911   1319424  0.950
[vpr] 0.00022 0.99840    48.3422 2.1626e-08 3.6494e-07 2.2815e-10  6.3886  0.3628  0.0024  4.2957  6.078   1340040  0.950
[vpr] 0.00021 1.00295    48.2904 2.0989e-08 3.6584e-07 2.2964e-10  6.3886  0.3984  0.0025  3.9642  6.271   1360656  0.950
[vpr] 0.00020 0.99266    48.1580 2.068e-08  3.6436e-07 2.2943e-10  6.3886  0.3898  0.0033  3.7992  6.367   1381272  0.950
[vpr] 0.00019 0.99942    47.6917 2.0376e-08 3.6171e-07 2.2827e-10  6.3886  0.3754  0.0029  3.6085  6.478   1401888  0.950
[vpr] 0.00018 0.99768    47.4879 2.0108e-08 3.6294e-07 2.2734e-10  6.3886  0.3636  0.0024  3.3753  6.614   1422504  0.950
[vpr] 0.00017 0.99453    47.0697 1.9757e-08 3.6267e-07 2.2563e-10  6.3886  0.3474  0.0023  3.1176  6.765   1443120  0.950
[vpr] 0.00016 0.99811    46.7449 1.9401e-08 3.6199e-07 2.2729e-10  6.3886  0.3892  0.0022  2.8289  6.933   1463736  0.950
[vpr] 0.00015 0.99916    46.5492 1.9255e-08 3.6181e-07 2.2742e-10  6.3886  0.3866  0.0018  2.6852  7.017   1484352  0.950
[vpr] 0.00014 0.99782    46.3307 1.9059e-08 3.6055e-07 2.2606e-10  6.3886  0.3795  0.0016  2.5418  7.101   1504968  0.950
[vpr] 0.00014 0.99974    46.1594 1.8883e-08 3.6077e-07 2.2695e-10  6.3886  0.3542  0.0017  2.3880  7.190   1525584  0.950
[vpr] 0.00013 0.99977    46.2032 1.8676e-08 3.6122e-07 2.2559e-10  6.3886  0.3460  0.0026  2.1830  7.310   1546200  0.950
[vpr] 0.00012 0.99956    45.7970 1.8473e-08 3.616e-07  2.2525e-10  6.3886  0.4017  0.0013  1.9778  7.430   1566816  0.950
[vpr] 0.00012 0.99867    45.7007 1.8394e-08 3.6057e-07 2.2346e-10  6.3886  0.3899  0.0014  1.9021  7.474   1587432  0.950
[vpr] 0.00011 0.99950    45.3332 1.8376e-08 3.6053e-07 2.2444e-10  6.3886  0.3809  0.0019  1.8068  7.529   1608048  0.950
[vpr] 0.00011 0.99843    45.1105 1.8249e-08 3.6145e-07 2.2427e-10  6.3886  0.3596  0.0013  1.7001  7.592   1628664  0.950
[vpr] 0.00010 0.99983    45.1101 1.8113e-08 3.6075e-07 2.2636e-10  6.3886  0.3451  0.0012  1.5633  7.671   1649280  0.950
[vpr] 0.00010 0.99671    44.9396 1.7973e-08 3.6121e-07 2.2397e-10  6.3886  0.3313  0.0017  1.4149  7.758   1669896  0.950
[vpr] 0.00009 0.99937    44.6112 1.7809e-08 3.5903e-07 2.2516e-10  6.3886  0.3067  0.0013  1.2611  7.848   1690512  0.950
[vpr] 0.00009 1.00153    44.5538 1.7664e-08 3.5971e-07 2.2452e-10  6.3886  0.3088  0.0011  1.0930  7.946   1711128  0.950
[vpr] 0.00008 1.00042    44.5363 1.7582e-08 3.5898e-07 2.2375e-10  6.3886  0.2957  0.0008  1.0000  8.000   1731744  0.950
[vpr] 0.00008 0.99734    44.3890 1.7594e-08 3.6014e-07 2.2623e-10  6.3886  0.2825  0.0014  1.0000  8.000   1752360  0.950
[vpr] 0.00007 0.99953    44.3664 1.7597e-08 3.5949e-07 2.2337e-10  6.3886  0.2671  0.0009  1.0000  8.000   1772976  0.950
[vpr] 0.00007 1.00042    44.2420 1.7595e-08 3.5994e-07 2.2555e-10  6.3886  0.2532  0.0012  1.0000  8.000   1793592  0.950
[vpr] 0.00007 0.99812    44.0758 1.7596e-08 3.6236e-07 2.2533e-10  6.3886  0.2377  0.0014  1.0000  8.000   1814208  0.950
[vpr] 0.00006 0.99818    43.9988 1.7589e-08 3.6101e-07 2.252e-10   6.3886  0.2267  0.0009  1.0000  8.000   1834824  0.950
[vpr] 0.00006 0.99913    43.8699 1.7591e-08 3.6046e-07 2.2606e-10  6.3886  0.2076  0.0007  1.0000  8.000   1855440  0.950
[vpr] 0.00006 0.99979    43.7699 1.7594e-08 3.5858e-07 2.2508e-10  6.3886  0.1876  0.0006  1.0000  8.000   1876056  0.950
[vpr] 0.00005 0.99894    43.7267 1.7594e-08 3.6027e-07 2.2375e-10  6.3886  0.1841  0.0009  1.0000  8.000   1896672  0.950
[vpr] 0.00005 0.99936    43.6401 1.7595e-08 3.5764e-07 2.2469e-10  6.3886  0.1755  0.0007  1.0000  8.000   1917288  0.950
[vpr] 0.00005 0.99859    43.5225 1.7594e-08 3.597e-07  2.226e-10   6.3886  0.1617  0.0007  1.0000  8.000   1937904  0.950
[vpr] 0.00005 0.99975    43.4610 1.7595e-08 3.5875e-07 2.2316e-10  6.3886  0.1453  0.0006  1.0000  8.000   1958520  0.800
[vpr] 0.00004 0.99882    43.3414 1.7593e-08 3.6109e-07 2.2422e-10  6.3886  0.1103  0.0004  1.0000  8.000   1979136  0.800
[vpr] 0.00003 0.99947    43.2719 1.7594e-08 3.6061e-07 2.261e-10   6.3886  0.0863  0.0003  1.0000  8.000   1999752  0.800
[vpr] 0.00002 0.99952    43.2128 1.7596e-08 3.6065e-07 2.2542e-10  6.3886  0.0680  0.0003  1.0000  8.000   2020368  0.800
[vpr] 0.00002 0.99984    43.1952 1.7595e-08 3.6019e-07 2.258e-10   6.3886  0.0595  0.0001  1.0000  8.000   2040984  0.800
[vpr] 0.00002 0.99988    43.1678 1.7595e-08 3.6019e-07 2.2516e-10  6.3886  0.0577  0.0000  1.0000  8.000   2061600  0.800
[vpr] 0.00001 1.00000    43.1707 1.7595e-08 3.6015e-07 2.2277e-10  6.3886  0.0571  0.0000  1.0000  8.000   2082216  0.800
[vpr] 0.00001 0.99995    43.1653 1.7595e-08 3.5927e-07 2.2452e-10  6.3886  0.0583  0.0000  1.0000  8.000   2102832  0.800
[vpr] 0.00000 0.99995    43.1637 1.7598e-08 3.5834e-07 2.255e-10           0.0178  0.0000  1.0000  8.000   2123448
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4306
[vpr] bb_cost recomputed from scratch: 43.1637
[vpr] timing_cost recomputed from scratch: 1.7598e-08
[vpr] delay_cost recomputed from scratch: 3.58062e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2123754
[vpr] 
[vpr] Placement estimated critical path delay: 6.38859 ns
[vpr] Placement cost: 0.999946, bb_cost: 43.1637, td_cost: 1.7598e-08, delay_cost: 3.58062e-07
[vpr] Placement total # of swap attempts: 2123754
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8116, total available wire length 8736, ratio 0.929029
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7521, total available wire length 17472, ratio 0.43046
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.45696 ns
[vpr] Successfully routed after 16 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7779, total available wire length 13104, ratio 0.593636
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.45696 ns
[vpr] Successfully routed after 39 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 42, current: 36
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7561, total available wire length 11232, ratio 0.673166
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 36, high: 42, current: 40
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7631, total available wire length 12480, ratio 0.611458
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -628817267
[vpr] Best routing used a channel width factor of 42.
[vpr] 
[vpr] Average number of bends per net: 3.19472  Maximum # of bends: 89
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 10057, average net length: 16.5957
[vpr] 	Maximum net length: 342
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2877, average wire segments per net: 4.74752
[vpr] 	Maximum segments used by a net: 105
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      41 35.4167       42
[vpr]                        1      40 33.6667       42
[vpr]                        2      40 34.7500       42
[vpr]                        3      40 33.3333       42
[vpr]                        4      41 35.4167       42
[vpr]                        5      37 31.3333       42
[vpr]                        6      41 33.2500       42
[vpr]                        7      41 33.5833       42
[vpr]                        8      36 31.6667       42
[vpr]                        9      40 31.8333       42
[vpr]                       10      33 27.0833       42
[vpr]                       11      33 24.0833       42
[vpr]                       12      37 25.7500       42
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      39 31.6667       42
[vpr]                        1      41 33.0833       42
[vpr]                        2      40 33.6667       42
[vpr]                        3      40 34.0000       42
[vpr]                        4      40 34.0833       42
[vpr]                        5      41 33.0833       42
[vpr]                        6      42 36.1667       42
[vpr]                        7      42 35.0000       42
[vpr]                        8      40 32.5833       42
[vpr]                        9      40 32.3333       42
[vpr]                       10      38 30.1667       42
[vpr]                       11      39 28.9167       42
[vpr]                       12      42 32.1667       42
[vpr] 
[vpr] Total tracks in x-direction: 546, in y-direction: 546
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 648480., per logic tile: 4503.33
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.703
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.703
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 1.95536e-09 (s)
[vpr] Final critical path: 6.45696 ns, f_max: 154.872 MHz
[vpr] 
[vpr] Least slack in design: -6.45696 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_region_place.toro.snoitpo'...
Writing xml file 'vpr_tseng_region_place.toro.xml'...
Writing blif file 'vpr_tseng_region_place.toro.blif'...
Writing architecture file 'vpr_tseng_region_place.toro.arch'...
Writing fabric file 'vpr_tseng_region_place.toro.fabric'...
Writing circuit file 'vpr_tseng_region_place.toro.circuit'...
Writing laff file 'vpr_tseng_region_place.toro.laff'...
Exiting...
