Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 10 10:36:23 2020
| Host         : Jacob-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: TOP/CU/FSM_sequential_CS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TOP/CU/FSM_sequential_CS_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.383        0.000                      0                   33        0.204        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.383        0.000                      0                   33        0.204        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.097ns (44.950%)  route 2.568ns (55.050%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    U0/count10_carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.252 r  U0/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.252    U0/count10_carry__6_n_6
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[30]/C
                         clock pessimism              0.335    14.561    
                         clock uncertainty           -0.035    14.526    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.109    14.635    U0/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 2.013ns (43.941%)  route 2.568ns (56.059%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    U0/count10_carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  U0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.168    U0/count10_carry__6_n_5
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[31]/C
                         clock pessimism              0.335    14.561    
                         clock uncertainty           -0.035    14.526    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.109    14.635    U0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.993ns (43.695%)  route 2.568ns (56.305%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    U0/count10_carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.148 r  U0/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.148    U0/count10_carry__6_n_7
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[29]/C
                         clock pessimism              0.335    14.561    
                         clock uncertainty           -0.035    14.526    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.109    14.635    U0/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.980ns (43.534%)  route 2.568ns (56.466%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.135 r  U0/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.135    U0/count10_carry__5_n_6
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[26]/C
                         clock pessimism              0.360    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.109    14.660    U0/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.972ns (43.435%)  route 2.568ns (56.565%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.127 r  U0/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.127    U0/count10_carry__5_n_4
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[28]/C
                         clock pessimism              0.360    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.109    14.660    U0/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.863ns (42.050%)  route 2.567ns (57.950%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.017 r  U0/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.017    U0/count10_carry__4_n_6
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.243    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.109    14.559    U0/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.855ns (41.945%)  route 2.567ns (58.055%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.009 r  U0/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.009    U0/count10_carry__4_n_4
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.243    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[24]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.109    14.559    U0/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.896ns (42.472%)  route 2.568ns (57.528%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.051 r  U0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.051    U0/count10_carry__5_n_5
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
                         clock pessimism              0.360    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.109    14.660    U0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.779ns (40.930%)  route 2.567ns (59.070%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 14.243 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.933 r  U0/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.933    U0/count10_carry__4_n_5
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.243    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[23]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.109    14.559    U0/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.876ns (42.213%)  route 2.568ns (57.787%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.548     4.586    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     5.104 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           1.140     6.245    U0/count1[27]
    SLICE_X15Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.369 r  U0/count10_carry__0_i_7/O
                         net (fo=1, routed)           0.407     6.776    U0/count10_carry__0_i_7_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.900 r  U0/count10_carry__0_i_3/O
                         net (fo=6, routed)           1.020     7.920    U0/count10_carry__0_i_3_n_0
    SLICE_X14Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.044 r  U0/count10_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.044    U0/count1_0[14]
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.577 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.577    U0/count10_carry__2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.694 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.694    U0/count10_carry__3_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.812    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.031 r  U0/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.031    U0/count10_carry__5_n_7
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.226    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[25]/C
                         clock pessimism              0.360    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.109    14.660    U0/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  5.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U0/count1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.414ns (68.905%)  route 0.187ns (31.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.428    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  U0/count1_reg[22]/Q
                         net (fo=2, routed)           0.186     1.779    U0/count1[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.976 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  U0/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.029    U0/count10_carry__5_n_7
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.937    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[25]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.825    U0/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U0/count1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.427ns (69.564%)  route 0.187ns (30.436%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.428    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  U0/count1_reg[22]/Q
                         net (fo=2, routed)           0.186     1.779    U0/count1[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.976 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.042 r  U0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.042    U0/count10_carry__5_n_5
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.937    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[27]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.825    U0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U0/count1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.450ns (70.663%)  route 0.187ns (29.337%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.428    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  U0/count1_reg[22]/Q
                         net (fo=2, routed)           0.186     1.779    U0/count1[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.976 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.065 r  U0/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.065    U0/count10_carry__5_n_6
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.937    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[26]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.825    U0/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U0/count1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.452ns (70.755%)  route 0.187ns (29.245%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.428    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  U0/count1_reg[22]/Q
                         net (fo=2, routed)           0.186     1.779    U0/count1[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.976 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.067 r  U0/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.067    U0/count10_carry__5_n_4
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.937    U0/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  U0/count1_reg[28]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.825    U0/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U0/count1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.454ns (70.846%)  route 0.187ns (29.154%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.428    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  U0/count1_reg[22]/Q
                         net (fo=2, routed)           0.186     1.779    U0/count1[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.976 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    U0/count10_carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.069 r  U0/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.069    U0/count10_carry__6_n_7
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.937    U0/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[29]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.825    U0/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.427    U0/clk_IBUF_BUFG
    SLICE_X15Y45         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.568 f  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.168     1.737    U0/count1[0]
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.042     1.779 r  U0/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U0/count1[0]_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  U0/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.942    U0/clk_IBUF_BUFG
    SLICE_X15Y45         FDRE                                         r  U0/count1_reg[0]/C
                         clock pessimism             -0.515     1.427    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.105     1.532    U0/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U0/count1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.467ns (71.426%)  route 0.187ns (28.574%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.428    U0/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  U0/count1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  U0/count1_reg[22]/Q
                         net (fo=2, routed)           0.186     1.779    U0/count1[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.976 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.976    U0/count10_carry__4_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    U0/count10_carry__5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.082 r  U0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.082    U0/count10_carry__6_n_5
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.937    U0/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  U0/count1_reg[31]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.825    U0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.427    U0/clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  U0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  U0/clk_5KHz_reg/Q
                         net (fo=2, routed)           0.168     1.737    U0/clk_5kHz
    SLICE_X15Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  U0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.782    U0/clk_5KHz_i_1_n_0
    SLICE_X15Y46         FDRE                                         r  U0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.942    U0/clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  U0/clk_5KHz_reg/C
                         clock pessimism             -0.515     1.427    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.091     1.518    U0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.427    U0/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U0/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  U0/count1_reg[3]/Q
                         net (fo=2, routed)           0.127     1.718    U0/count1[3]
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  U0/count10_carry/O[2]
                         net (fo=1, routed)           0.000     1.828    U0/count10_carry_n_5
    SLICE_X14Y44         FDRE                                         r  U0/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.942    U0/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U0/count1_reg[3]/C
                         clock pessimism             -0.515     1.427    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.134     1.561    U0/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.299ns (71.172%)  route 0.121ns (28.828%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.427    U0/clk_IBUF_BUFG
    SLICE_X15Y45         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.121     1.690    U0/count1[0]
    SLICE_X14Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.848 r  U0/count10_carry/O[0]
                         net (fo=1, routed)           0.000     1.848    U0/count10_carry_n_7
    SLICE_X14Y44         FDRE                                         r  U0/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.942    U0/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  U0/count1_reg[1]/C
                         clock pessimism             -0.499     1.443    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.134     1.577    U0/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y46    U0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y45    U0/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46    U0/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46    U0/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y46    U0/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    U0/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    U0/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    U0/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    U0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46    U0/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45    U0/count1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46    U0/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46    U0/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46    U0/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48    U0/count1_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46    U0/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y45    U0/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46    U0/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46    U0/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y46    U0/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y47    U0/count1_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48    U0/count1_reg[17]/C



