// Seed: 3023201082
program module_0;
  always @(posedge 1) begin : LABEL_0
    if (id_19) begin : LABEL_0
      id_15 -= 1;
    end
  end
  genvar id_20, id_21;
  always id_21 <= #id_14 id_19;
  wire _id_22;
endprogram
module module_0 (
    input tri1 module_1,
    output tri id_1,
    input supply1 id_2
    , id_4
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2
);
  final $display;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output wor   id_0,
    output wire  id_1,
    output wand  id_2
    , id_6,
    input  wire  id_3
    , id_7,
    input  uwire id_4
);
  assign id_7[1] = 1'b0;
  module_0 modCall_1 ();
endmodule
