# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SAM_Con_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/SAM_Con {E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:01 on Mar 22,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/SAM_Con" E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v 
# -- Compiling module SAM_Con
# 
# Top level modules:
# 	SAM_Con
# End time: 20:27:01 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/SAM_Con {E:/Semester_4/Hardware_Description_Languages/SAM_Con/Testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:27:01 on Mar 22,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Semester_4/Hardware_Description_Languages/SAM_Con" E:/Semester_4/Hardware_Description_Languages/SAM_Con/Testbench.v 
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 20:27:02 on Mar 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 20:27:02 on Mar 22,2025
# Loading work.Testbench
# Loading work.SAM_Con
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/Semester_4/Hardware_Description_Languages/SAM_Con/Testbench.v(55)
#    Time: 275 ns  Iteration: 0  Instance: /Testbench
# Break in Module Testbench at E:/Semester_4/Hardware_Description_Languages/SAM_Con/Testbench.v line 55
add wave -position insertpoint  \
sim:/Testbench/uut/Kernel
add wave -position insertpoint  \
sim:/Testbench/uut/Data_Cache
add wave -position insertpoint  \
sim:/Testbench/uut/State
restart
run -all
# ** Note: $stop    : E:/Semester_4/Hardware_Description_Languages/SAM_Con/Testbench.v(55)
#    Time: 275 ns  Iteration: 0  Instance: /Testbench
# Break in Module Testbench at E:/Semester_4/Hardware_Description_Languages/SAM_Con/Testbench.v line 55
# End time: 20:30:00 on Mar 22,2025, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
