;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <103
	JMN 0, <103
	SPL -300, -600
	SPL -700, -600
	ADD 3, 8
	SUB -1, <-20
	SPL 0, <400
	ADD 210, 0
	ADD 3, 8
	SPL 700, -110
	ADD 211, 60
	DJN -1, @-20
	ADD 3, 8
	DJN -1, @-20
	ADD 3, 8
	SUB #0, @2
	ADD 30, 9
	SUB 300, 90
	JMN 403, 2
	SUB @121, 103
	SUB @1, @2
	DJN -1, @-20
	JMZ <200, 90
	DJN -30, 8
	JMN 0, <103
	SUB -1, <-20
	ADD 3, 8
	ADD 3, 8
	SUB @1, @2
	SPL 0, <402
	CMP -277, <-126
	MOV @-7, <-20
	SUB #772, @260
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	SUB -1, <-20
	ADD 270, 60
	SPL 0, <402
	ADD 3, 8
	ADD 3, 8
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	ADD 3, 21
	SPL 700, -110
