#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5577c7718a80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5577c7782660 .scope module, "xip_engine_quad_output_tb" "xip_engine_quad_output_tb" 3 4;
 .timescale -9 -12;
v0x5577c781b070_0 .net "addr_bytes_w", 1 0, v0x5577c7816a80_0;  1 drivers
L_0x7fb133952060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577c781b1a0_0 .net "addr_lanes_w", 1 0, L_0x7fb133952060;  1 drivers
v0x5577c781b2b0_0 .net "addr_w", 31 0, L_0x5577c781f000;  1 drivers
v0x5577c781b3a0_0 .var "araddr", 31 0;
v0x5577c781b460_0 .net "arready", 0 0, v0x5577c7816f60_0;  1 drivers
v0x5577c781b550_0 .var "arvalid", 0 0;
v0x5577c781b5f0_0 .var "awaddr", 31 0;
v0x5577c781b6c0_0 .net "awready", 0 0, v0x5577c7817280_0;  1 drivers
v0x5577c781b790_0 .var "awvalid", 0 0;
v0x5577c781b860_0 .var "bready", 0 0;
v0x5577c781b930_0 .net "bresp", 1 0, v0x5577c78174c0_0;  1 drivers
v0x5577c781ba00_0 .net "bvalid", 0 0, v0x5577c7817720_0;  1 drivers
v0x5577c781bad0_0 .var "clk", 0 0;
v0x5577c781bb70_0 .var "clk_div", 2 0;
v0x5577c781bc40_0 .net "clk_div_w", 31 0, L_0x5577c782f180;  1 drivers
L_0x7fb133952018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577c781bce0_0 .net "cmd_lanes_w", 1 0, L_0x7fb133952018;  1 drivers
v0x5577c781bdd0_0 .var "cpha", 0 0;
v0x5577c781be70_0 .net "cpha_w", 0 0, v0x5577c7817e00_0;  1 drivers
v0x5577c781bf60_0 .var "cpol", 0 0;
v0x5577c781c000_0 .net "cpol_w", 0 0, v0x5577c7818030_0;  1 drivers
v0x5577c781c0f0_0 .var "cs_auto", 0 0;
v0x5577c781c190_0 .net "cs_auto_w", 0 0, L_0x5577c781ecd0;  1 drivers
v0x5577c781c280_0 .net "cs_n", 0 0, v0x5577c7812350_0;  1 drivers
v0x5577c781c370_0 .net "data_lanes_w", 1 0, L_0x5577c777d610;  1 drivers
v0x5577c781c460_0 .net "dir_w", 0 0, L_0x5577c780a9b0;  1 drivers
v0x5577c781c550_0 .net "dummy_w", 3 0, v0x5577c7818720_0;  1 drivers
v0x5577c781c640_0 .net "fifo_rx_re_w", 0 0, v0x5577c78188b0_0;  1 drivers
v0x5577c781c730_0 .net "fsm_done", 0 0, L_0x5577c78325b0;  1 drivers
v0x5577c781c820_0 .net "fsm_rx_data", 31 0, v0x5577c7813e90_0;  1 drivers
v0x5577c781c910_0 .net "fsm_rx_wen", 0 0, v0x5577c7814030_0;  1 drivers
v0x5577c781ca00_0 .net "fsm_tx_ren", 0 0, L_0x5577c7838500;  1 drivers
RS_0x7fb13399b768 .resolv tri, L_0x5577c78310c0, L_0x5577c7838c50;
v0x5577c781caf0_0 .net8 "io0", 0 0, RS_0x7fb13399b768;  2 drivers
RS_0x7fb13399b798 .resolv tri, L_0x5577c7831440, L_0x5577c7838fe0;
v0x5577c781cbe0_0 .net8 "io1", 0 0, RS_0x7fb13399b798;  2 drivers
RS_0x7fb13399b7c8 .resolv tri, L_0x5577c7831810, L_0x5577c78392b0;
v0x5577c781ccd0_0 .net8 "io2", 0 0, RS_0x7fb13399b7c8;  2 drivers
RS_0x7fb13399b7f8 .resolv tri, L_0x5577c7831c30, L_0x5577c7839640;
v0x5577c781cdc0_0 .net8 "io3", 0 0, RS_0x7fb13399b7f8;  2 drivers
L_0x7fb1339520a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5577c781ceb0_0 .net "len_w", 31 0, L_0x7fb1339520a8;  1 drivers
v0x5577c781cfa0_0 .net "mode_bits_w", 7 0, L_0x5577c781ef60;  1 drivers
v0x5577c781d090_0 .net "mode_en_w", 0 0, v0x5577c7818d40_0;  1 drivers
v0x5577c781d180_0 .net "opcode_w", 7 0, L_0x5577c781ee60;  1 drivers
v0x5577c781d270_0 .var "quad_en", 0 0;
v0x5577c781d310_0 .net "quad_w", 0 0, L_0x5577c780ace0;  1 drivers
v0x5577c781d400_0 .net "rdata", 31 0, v0x5577c78191c0_0;  1 drivers
v0x5577c781d4a0_0 .var "resetn", 0 0;
v0x5577c781d540_0 .var "rready", 0 0;
v0x5577c781d5e0_0 .net "rresp", 1 0, v0x5577c7819450_0;  1 drivers
v0x5577c781d680_0 .net "rvalid", 0 0, v0x5577c7819530_0;  1 drivers
v0x5577c781d720_0 .net "rx_empty", 0 0, L_0x5577c7830010;  1 drivers
v0x5577c781d7c0_0 .net "rx_full", 0 0, L_0x5577c782fa70;  1 drivers
v0x5577c781d8b0_0 .net "rx_level", 4 0, L_0x5577c7830210;  1 drivers
v0x5577c781d950_0 .net "rx_word", 31 0, L_0x5577c78301a0;  1 drivers
v0x5577c781da40_0 .net "sclk", 0 0, L_0x5577c7830760;  1 drivers
v0x5577c781db30_0 .net "tx_data_w", 31 0, v0x5577c7819750_0;  1 drivers
v0x5577c781dc20_0 .net "tx_empty_w", 0 0, v0x5577c7819840_0;  1 drivers
v0x5577c781dd10_0 .var "wdata", 31 0;
v0x5577c781ddb0_0 .net "wready", 0 0, v0x5577c7819c00_0;  1 drivers
v0x5577c781de50_0 .var "wstrb", 3 0;
v0x5577c781def0_0 .var "wvalid", 0 0;
v0x5577c781df90_0 .var "x", 31 0;
v0x5577c781e030_0 .var "xip_addr_bytes", 1 0;
v0x5577c781e0d0_0 .var "xip_cont_read", 0 0;
v0x5577c781e170_0 .net "xip_cont_w", 0 0, L_0x5577c781edc0;  1 drivers
v0x5577c781e260_0 .var "xip_data_lanes", 1 0;
v0x5577c781e300_0 .var "xip_dummy", 3 0;
v0x5577c781e3a0_0 .var "xip_en", 0 0;
v0x5577c781e440_0 .var "xip_mode_bits", 7 0;
v0x5577c781e8f0_0 .var "xip_mode_en", 0 0;
v0x5577c781e990_0 .var "xip_read_op", 7 0;
v0x5577c781ea30_0 .net "xip_start", 0 0, v0x5577c78195f0_0;  1 drivers
v0x5577c781eb20_0 .var "xip_write_en", 0 0;
v0x5577c781ebc0_0 .var "xip_write_op", 7 0;
S_0x5577c77806c0 .scope task, "axi_read" "axi_read" 3 72, 3 72 0, S_0x5577c7782660;
 .timescale -9 -12;
v0x5577c77d3080_0 .var "addr", 31 0;
v0x5577c779c5c0_0 .var "data", 31 0;
E_0x5577c77452e0 .event posedge, v0x5577c7794cf0_0;
TD_xip_engine_quad_output_tb.axi_read ;
    %load/vec4 v0x5577c77d3080_0;
    %assign/vec4 v0x5577c781b3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c781b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c781d540_0, 0;
    %wait E_0x5577c77452e0;
T_0.0 ;
    %load/vec4 v0x5577c781b460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5577c77452e0;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c781b550_0, 0;
T_0.2 ;
    %load/vec4 v0x5577c781d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x5577c77452e0;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x5577c77452e0;
    %load/vec4 v0x5577c781d400_0;
    %store/vec4 v0x5577c779c5c0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c781d540_0, 0;
    %wait E_0x5577c77452e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c781d540_0, 0;
    %end;
S_0x5577c7780aa0 .scope module, "dev" "qspi_device" 3 64, 4 10 0, S_0x5577c7782660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x5577c7595cb0 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x5577c7595cf0 .param/l "CS_HIGH_MIN_NS" 0 4 55, +C4<00000000000000000000000000000000>;
P_0x5577c7595d30 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x5577c7595d70 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x5577c7595db0 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x5577c7595df0 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x5577c7595e30 .param/l "ST_ADDR" 1 4 65, C4<0010>;
P_0x5577c7595e70 .param/l "ST_CMD" 1 4 64, C4<0001>;
P_0x5577c7595eb0 .param/l "ST_DATA_READ" 1 4 68, C4<0101>;
P_0x5577c7595ef0 .param/l "ST_DATA_WRITE" 1 4 69, C4<0110>;
P_0x5577c7595f30 .param/l "ST_DUMMY" 1 4 67, C4<0100>;
P_0x5577c7595f70 .param/l "ST_ERASE" 1 4 70, C4<0111>;
P_0x5577c7595fb0 .param/l "ST_IDLE" 1 4 63, C4<0000>;
P_0x5577c7595ff0 .param/l "ST_ID_READ" 1 4 72, C4<1001>;
P_0x5577c7596030 .param/l "ST_MODE" 1 4 66, C4<0011>;
P_0x5577c7596070 .param/l "ST_STATUS" 1 4 71, C4<1000>;
v0x5577c7702150_0 .net *"_ivl_11", 0 0, L_0x5577c7838dc0;  1 drivers
v0x5577c757fc80_0 .net *"_ivl_13", 0 0, L_0x5577c7838eb0;  1 drivers
o0x7fb13399b168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c778dcc0_0 name=_ivl_14
v0x5577c77b7e00_0 .net *"_ivl_19", 0 0, L_0x5577c7839120;  1 drivers
v0x5577c7785270_0 .net *"_ivl_21", 0 0, L_0x5577c7839210;  1 drivers
o0x7fb13399b1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c7781970_0 name=_ivl_22
v0x5577c777e9a0_0 .net *"_ivl_27", 0 0, L_0x5577c7839400;  1 drivers
v0x5577c777fe90_0 .net *"_ivl_29", 0 0, L_0x5577c78394a0;  1 drivers
v0x5577c779c460_0 .net *"_ivl_3", 0 0, L_0x5577c7838ab0;  1 drivers
o0x7fb13399b2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c77975e0_0 name=_ivl_30
v0x5577c7796cf0_0 .net *"_ivl_5", 0 0, L_0x5577c7838b50;  1 drivers
o0x7fb13399b318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c7796800_0 name=_ivl_6
v0x5577c77951b0_0 .var "addr_reg", 23 0;
v0x5577c7784e50_0 .var "bit_cnt", 31 0;
v0x5577c7784f30_0 .var "byte_cnt", 31 0;
v0x5577c77837f0_0 .var "cmd_reg", 7 0;
v0x5577c77838b0_0 .var "continuous_read", 0 0;
v0x5577c778e4d0_0 .var "cs_high_accum_t", 63 0;
v0x5577c778e5b0_0 .var "cs_high_last_t", 63 0;
v0x5577c7780370_0 .var "cs_high_start_t", 63 0;
v0x5577c7780450_0 .var "dummy_cycles", 4 0;
v0x5577c777fbf0_0 .var "erase_counter", 31 0;
v0x5577c777fcd0_0 .var "id_idx", 1 0;
v0x5577c777f8a0_0 .var "id_reg", 23 0;
v0x5577c777f980_0 .net "io_di", 3 0, L_0x5577c7838a10;  1 drivers
v0x5577c777e770_0 .var "io_do", 3 0;
v0x5577c777e850_0 .var "io_oe", 3 0;
v0x5577c77971a0_0 .var "lanes", 3 0;
v0x5577c7797280_0 .var "last_cmd_wren", 0 0;
v0x5577c778e980 .array "memory", 1048575 0, 7 0;
v0x5577c778ea20_0 .var "mode_bits", 7 0;
v0x5577c778ec70_0 .var "nxt_addr_reg", 31 0;
v0x5577c778ed50_0 .var "nxt_bit_cnt", 31 0;
v0x5577c779ca30_0 .var "nxt_cmd_reg", 7 0;
v0x5577c779cb10_0 .net "qspi_cs_n", 0 0, v0x5577c7812350_0;  alias, 1 drivers
v0x5577c779bcc0_0 .net8 "qspi_io0", 0 0, RS_0x7fb13399b768;  alias, 2 drivers
v0x5577c779bd80_0 .net8 "qspi_io1", 0 0, RS_0x7fb13399b798;  alias, 2 drivers
v0x5577c779ab60_0 .net8 "qspi_io2", 0 0, RS_0x7fb13399b7c8;  alias, 2 drivers
v0x5577c779ac00_0 .net8 "qspi_io3", 0 0, RS_0x7fb13399b7f8;  alias, 2 drivers
v0x5577c7799a00_0 .net "qspi_sclk", 0 0, L_0x5577c7830760;  alias, 1 drivers
v0x5577c7799ac0_0 .var "shift_in", 7 0;
v0x5577c77988a0_0 .var "shift_out", 7 0;
v0x5577c7798980_0 .var "state", 3 0;
v0x5577c77962a0_0 .var "status_reg", 7 0;
v0x5577c7796360_0 .var "wip", 0 0;
E_0x5577c7743e90/0 .event edge, v0x5577c7796360_0, v0x5577c7799ac0_0, v0x5577c777f980_0, v0x5577c7784e50_0;
E_0x5577c7743e90/1 .event edge, v0x5577c77951b0_0, v0x5577c77971a0_0;
E_0x5577c7743e90 .event/or E_0x5577c7743e90/0, E_0x5577c7743e90/1;
E_0x5577c777ee20 .event posedge, v0x5577c779cb10_0, v0x5577c7799a00_0;
E_0x5577c7746040 .event negedge, v0x5577c779cb10_0;
E_0x5577c7573390 .event posedge, v0x5577c779cb10_0;
E_0x5577c780a7b0 .event posedge, v0x5577c7799a00_0;
L_0x5577c7838a10 .concat [ 1 1 1 1], RS_0x7fb13399b768, RS_0x7fb13399b798, RS_0x7fb13399b7c8, RS_0x7fb13399b7f8;
L_0x5577c7838ab0 .part v0x5577c777e850_0, 0, 1;
L_0x5577c7838b50 .part v0x5577c777e770_0, 0, 1;
L_0x5577c7838c50 .functor MUXZ 1, o0x7fb13399b318, L_0x5577c7838b50, L_0x5577c7838ab0, C4<>;
L_0x5577c7838dc0 .part v0x5577c777e850_0, 1, 1;
L_0x5577c7838eb0 .part v0x5577c777e770_0, 1, 1;
L_0x5577c7838fe0 .functor MUXZ 1, o0x7fb13399b168, L_0x5577c7838eb0, L_0x5577c7838dc0, C4<>;
L_0x5577c7839120 .part v0x5577c777e850_0, 2, 1;
L_0x5577c7839210 .part v0x5577c777e770_0, 2, 1;
L_0x5577c78392b0 .functor MUXZ 1, o0x7fb13399b1f8, L_0x5577c7839210, L_0x5577c7839120, C4<>;
L_0x5577c7839400 .part v0x5577c777e850_0, 3, 1;
L_0x5577c78394a0 .part v0x5577c777e770_0, 3, 1;
L_0x5577c7839640 .functor MUXZ 1, o0x7fb13399b2b8, L_0x5577c78394a0, L_0x5577c7839400, C4<>;
S_0x5577c7780e80 .scope begin, "$unm_blk_215" "$unm_blk_215" 4 84, 4 84 0, S_0x5577c7780aa0;
 .timescale 0 0;
v0x5577c779a9c0_0 .var/i "i", 31 0;
S_0x5577c7781260 .scope begin, "$unm_blk_241" "$unm_blk_241" 4 210, 4 210 0, S_0x5577c7780aa0;
 .timescale 0 0;
v0x5577c7799860_0 .var/i "j", 31 0;
S_0x5577c7781640 .scope begin, "$unm_blk_252" "$unm_blk_252" 4 255, 4 255 0, S_0x5577c7780aa0;
 .timescale 0 0;
v0x5577c7798700_0 .var/i "j", 31 0;
S_0x5577c7781ea0 .scope module, "u_frx" "fifo_rx" 3 48, 5 2 0, S_0x5577c7782660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x5577c779c1f0 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5577c779c230 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
L_0x5577c78301a0 .functor BUFZ 32, v0x5577c76fd450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5577c7830210 .functor BUFZ 5, v0x5577c77d3140_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fb1339521c8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5577c7795b50_0 .net/2u *"_ivl_0", 4 0, L_0x7fb1339521c8;  1 drivers
L_0x7fb133952210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5577c7794c30_0 .net/2u *"_ivl_4", 4 0, L_0x7fb133952210;  1 drivers
v0x5577c7794cf0_0 .net "clk", 0 0, v0x5577c781bad0_0;  1 drivers
v0x5577c77d3140_0 .var "count", 4 0;
v0x5577c77d3220_0 .net "empty_o", 0 0, L_0x5577c7830010;  alias, 1 drivers
v0x5577c779ef70_0 .net "full_o", 0 0, L_0x5577c782fa70;  alias, 1 drivers
v0x5577c779f030_0 .net "level_o", 4 0, L_0x5577c7830210;  alias, 1 drivers
v0x5577c77b4000 .array "mem", 15 0, 31 0;
v0x5577c77b40c0_0 .net "rd_data_o", 31 0, L_0x5577c78301a0;  alias, 1 drivers
v0x5577c76fd450_0 .var "rd_data_r", 31 0;
v0x5577c76fd530_0 .net "rd_en_i", 0 0, v0x5577c78188b0_0;  alias, 1 drivers
v0x5577c76fd5f0_0 .var "rd_ptr", 3 0;
v0x5577c76fd6d0_0 .net "resetn", 0 0, v0x5577c781d4a0_0;  1 drivers
v0x5577c76fd790_0 .net "wr_data_i", 31 0, v0x5577c7813e90_0;  alias, 1 drivers
v0x5577c76fd870_0 .net "wr_en_i", 0 0, v0x5577c7814030_0;  alias, 1 drivers
v0x5577c769a170_0 .var "wr_ptr", 3 0;
E_0x5577c77450a0/0 .event negedge, v0x5577c76fd6d0_0;
E_0x5577c77450a0/1 .event posedge, v0x5577c7794cf0_0;
E_0x5577c77450a0 .event/or E_0x5577c77450a0/0, E_0x5577c77450a0/1;
L_0x5577c782fa70 .cmp/eq 5, v0x5577c77d3140_0, L_0x7fb1339521c8;
L_0x5577c7830010 .cmp/eq 5, v0x5577c77d3140_0, L_0x7fb133952210;
S_0x5577c7782280 .scope module, "u_fsm" "qspi_fsm" 3 53, 6 7 0, S_0x5577c7782660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x5577c76a6c60 .param/l "ADDR_BIT" 1 6 229, C4<0011>;
P_0x5577c76a6ca0 .param/l "ADDR_WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
P_0x5577c76a6ce0 .param/l "CMD_BIT" 1 6 228, C4<0010>;
P_0x5577c76a6d20 .param/l "CS_DELAY_SHIFT" 1 6 256, +C4<00000000000000000000000000000100>;
P_0x5577c76a6d60 .param/l "CS_DONE" 1 6 234, C4<1000>;
P_0x5577c76a6da0 .param/l "CS_HOLD" 1 6 233, C4<0111>;
P_0x5577c76a6de0 .param/l "CS_SETUP" 1 6 227, C4<0001>;
P_0x5577c76a6e20 .param/l "DATA_BIT" 1 6 232, C4<0110>;
P_0x5577c76a6e60 .param/l "DUMMY_BIT" 1 6 231, C4<0101>;
P_0x5577c76a6ea0 .param/l "ERASE" 1 6 235, C4<1001>;
P_0x5577c76a6ee0 .param/l "IDLE" 1 6 226, C4<0000>;
P_0x5577c76a6f20 .param/l "MODE_BIT" 1 6 230, C4<0100>;
P_0x5577c76a6f60 .param/l "POST_WRITE_HOLD_CYCLES" 1 6 252, +C4<00000000000000000000000001000000>;
P_0x5577c76a6fa0 .param/l "RD_SETUP" 1 6 237, C4<1011>;
P_0x5577c76a6fe0 .param/l "WR_SETUP" 1 6 236, C4<1010>;
L_0x5577c7830800 .functor XNOR 1, v0x5577c78146a0_0, v0x5577c7818030_0, C4<0>, C4<0>;
L_0x5577c7830870 .functor AND 1, v0x5577c78143a0_0, L_0x5577c7830800, C4<1>, C4<1>;
L_0x5577c7830910 .functor XOR 1, v0x5577c78146a0_0, v0x5577c7818030_0, C4<0>, C4<0>;
L_0x5577c78309d0 .functor AND 1, v0x5577c78143a0_0, L_0x5577c7830910, C4<1>, C4<1>;
L_0x5577c7830ce0 .functor BUFZ 1, L_0x5577c7830b10, C4<0>, C4<0>, C4<0>;
L_0x5577c78312e0 .functor AND 1, L_0x5577c7832050, L_0x5577c7832170, C4<1>, C4<1>;
L_0x5577c78325b0 .functor OR 1, L_0x5577c78312e0, L_0x5577c7832470, C4<0>, C4<0>;
L_0x5577c7832b10 .functor AND 1, L_0x5577c7832840, L_0x5577c78328e0, C4<1>, C4<1>;
L_0x5577c7832da0 .functor AND 1, L_0x5577c7832b10, L_0x5577c7832c70, C4<1>, C4<1>;
L_0x5577c7833090 .functor AND 1, L_0x5577c7832da0, L_0x5577c7832e60, C4<1>, C4<1>;
L_0x5577c7833330 .functor AND 1, L_0x5577c7833090, L_0x5577c7833200, C4<1>, C4<1>;
L_0x5577c78333f0 .functor AND 1, L_0x5577c7833330, L_0x5577c7830ce0, C4<1>, C4<1>;
L_0x5577c7833810 .functor AND 1, L_0x5577c78333f0, L_0x5577c78338d0, C4<1>, C4<1>;
L_0x5577c7833c70 .functor AND 1, L_0x5577c7833810, L_0x5577c7833bd0, C4<1>, C4<1>;
L_0x5577c7833500 .functor AND 1, L_0x5577c7833e00, L_0x5577c7830ce0, C4<1>, C4<1>;
L_0x5577c7834290 .functor AND 1, L_0x5577c7833500, L_0x5577c78344e0, C4<1>, C4<1>;
L_0x5577c78348f0 .functor AND 1, L_0x5577c7834290, L_0x5577c7834700, C4<1>, C4<1>;
L_0x5577c7834af0 .functor AND 1, L_0x5577c78348f0, L_0x5577c7834a00, C4<1>, C4<1>;
L_0x5577c7834ef0 .functor AND 1, L_0x5577c7834af0, L_0x5577c7834ca0, C4<1>, C4<1>;
L_0x5577c78350a0 .functor AND 1, L_0x5577c7834ef0, L_0x5577c7835000, C4<1>, C4<1>;
L_0x5577c7835210 .functor OR 1, L_0x5577c7833c70, L_0x5577c78350a0, C4<0>, C4<0>;
L_0x5577c78354e0 .functor AND 1, L_0x5577c7834c00, L_0x5577c7830ce0, C4<1>, C4<1>;
L_0x5577c7835830 .functor AND 1, L_0x5577c78354e0, L_0x5577c7835a70, C4<1>, C4<1>;
L_0x5577c7835ed0 .functor AND 1, L_0x5577c7835830, L_0x5577c7835c50, C4<1>, C4<1>;
L_0x5577c78361a0 .functor AND 1, L_0x5577c7835ed0, L_0x5577c78360b0, C4<1>, C4<1>;
L_0x5577c78364f0 .functor AND 1, L_0x5577c78361a0, L_0x5577c78362b0, C4<1>, C4<1>;
L_0x5577c78366e0 .functor OR 1, L_0x5577c7835210, L_0x5577c78364f0, C4<0>, C4<0>;
L_0x5577c78368e0 .functor AND 1, L_0x5577c78367f0, L_0x5577c7830ce0, C4<1>, C4<1>;
L_0x5577c7836d30 .functor AND 1, L_0x5577c78368e0, L_0x5577c7836a90, C4<1>, C4<1>;
L_0x5577c7836f30 .functor AND 1, L_0x5577c7836d30, L_0x5577c7836e40, C4<1>, C4<1>;
L_0x5577c78373a0 .functor AND 1, L_0x5577c7836f30, L_0x5577c7837140, C4<1>, C4<1>;
L_0x5577c78374b0 .functor OR 1, L_0x5577c78366e0, L_0x5577c78373a0, C4<0>, C4<0>;
L_0x5577c7837b60 .functor AND 1, L_0x5577c78376d0, L_0x5577c7837c60, C4<1>, C4<1>;
L_0x5577c78380c0 .functor AND 1, L_0x5577c7837b60, L_0x5577c7838180, C4<1>, C4<1>;
L_0x5577c78386c0 .functor AND 1, L_0x5577c78380c0, L_0x5577c7838620, C4<1>, C4<1>;
L_0x5577c78387d0 .functor OR 1, L_0x5577c78374b0, L_0x5577c78386c0, C4<0>, C4<0>;
L_0x5577c7838500 .functor AND 1, L_0x5577c78326c0, L_0x5577c78387d0, C4<1>, C4<1>;
L_0x7fb133952258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5577c770d4f0_0 .net/2u *"_ivl_0", 1 0, L_0x7fb133952258;  1 drivers
L_0x7fb133952330 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5577c75f8780_0 .net/2u *"_ivl_10", 5 0, L_0x7fb133952330;  1 drivers
L_0x7fb133952528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577c75ee580_0 .net/2u *"_ivl_100", 5 0, L_0x7fb133952528;  1 drivers
v0x5577c75d7340_0 .net *"_ivl_102", 0 0, L_0x5577c78328e0;  1 drivers
v0x5577c76b80c0_0 .net *"_ivl_105", 0 0, L_0x5577c7832b10;  1 drivers
v0x5577c76b81d0_0 .net *"_ivl_107", 0 0, L_0x5577c7832c70;  1 drivers
v0x5577c76b8290_0 .net *"_ivl_109", 0 0, L_0x5577c7832da0;  1 drivers
L_0x7fb133952570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577c76b8350_0 .net/2u *"_ivl_110", 3 0, L_0x7fb133952570;  1 drivers
v0x5577c76b8430_0 .net *"_ivl_112", 0 0, L_0x5577c7832e60;  1 drivers
v0x5577c7602570_0 .net *"_ivl_115", 0 0, L_0x5577c7833090;  1 drivers
L_0x7fb1339525b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577c7602630_0 .net/2u *"_ivl_116", 31 0, L_0x7fb1339525b8;  1 drivers
v0x5577c7602710_0 .net *"_ivl_118", 0 0, L_0x5577c7833200;  1 drivers
L_0x7fb133952378 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5577c76027d0_0 .net/2u *"_ivl_12", 5 0, L_0x7fb133952378;  1 drivers
v0x5577c76028b0_0 .net *"_ivl_121", 0 0, L_0x5577c7833330;  1 drivers
v0x5577c7602970_0 .net *"_ivl_123", 0 0, L_0x5577c78333f0;  1 drivers
L_0x7fb133952600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577c76565a0_0 .net/2u *"_ivl_124", 2 0, L_0x7fb133952600;  1 drivers
v0x5577c7656680_0 .net *"_ivl_126", 5 0, L_0x5577c7833570;  1 drivers
v0x5577c7656760_0 .net *"_ivl_128", 5 0, L_0x5577c7833770;  1 drivers
L_0x7fb133952648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5577c7656840_0 .net/2u *"_ivl_130", 5 0, L_0x7fb133952648;  1 drivers
v0x5577c7656920_0 .net *"_ivl_132", 0 0, L_0x5577c78338d0;  1 drivers
v0x5577c774bc60_0 .net *"_ivl_135", 0 0, L_0x5577c7833810;  1 drivers
v0x5577c774bd20_0 .net *"_ivl_137", 0 0, L_0x5577c7833bd0;  1 drivers
v0x5577c774bde0_0 .net *"_ivl_139", 0 0, L_0x5577c7833c70;  1 drivers
v0x5577c774bea0_0 .net *"_ivl_14", 5 0, L_0x5577c7830410;  1 drivers
L_0x7fb133952690 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5577c774bf80_0 .net/2u *"_ivl_140", 3 0, L_0x7fb133952690;  1 drivers
v0x5577c774c060_0 .net *"_ivl_142", 0 0, L_0x5577c7833e00;  1 drivers
v0x5577c7740ef0_0 .net *"_ivl_145", 0 0, L_0x5577c7833500;  1 drivers
L_0x7fb1339526d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577c7740fb0_0 .net/2u *"_ivl_146", 2 0, L_0x7fb1339526d8;  1 drivers
v0x5577c7741090_0 .net *"_ivl_148", 5 0, L_0x5577c78340b0;  1 drivers
v0x5577c7741170_0 .net *"_ivl_150", 5 0, L_0x5577c78341f0;  1 drivers
v0x5577c7741250_0 .net *"_ivl_152", 0 0, L_0x5577c78344e0;  1 drivers
v0x5577c7741310_0 .net *"_ivl_155", 0 0, L_0x5577c7834290;  1 drivers
v0x5577c780b580_0 .net *"_ivl_157", 0 0, L_0x5577c7834700;  1 drivers
v0x5577c780b850_0 .net *"_ivl_159", 0 0, L_0x5577c78348f0;  1 drivers
L_0x7fb133952720 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577c780b910_0 .net/2u *"_ivl_160", 3 0, L_0x7fb133952720;  1 drivers
v0x5577c780b9f0_0 .net *"_ivl_162", 0 0, L_0x5577c7834a00;  1 drivers
v0x5577c780bab0_0 .net *"_ivl_165", 0 0, L_0x5577c7834af0;  1 drivers
L_0x7fb133952768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577c780bb70_0 .net/2u *"_ivl_166", 31 0, L_0x7fb133952768;  1 drivers
v0x5577c780bc50_0 .net *"_ivl_168", 0 0, L_0x5577c7834ca0;  1 drivers
v0x5577c780bd10_0 .net *"_ivl_171", 0 0, L_0x5577c7834ef0;  1 drivers
v0x5577c780c5e0_0 .net *"_ivl_173", 0 0, L_0x5577c7835000;  1 drivers
v0x5577c780c680_0 .net *"_ivl_175", 0 0, L_0x5577c78350a0;  1 drivers
v0x5577c780c720_0 .net *"_ivl_177", 0 0, L_0x5577c7835210;  1 drivers
L_0x7fb1339527b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5577c780c7c0_0 .net/2u *"_ivl_178", 3 0, L_0x7fb1339527b0;  1 drivers
v0x5577c780c860_0 .net *"_ivl_180", 0 0, L_0x5577c7834c00;  1 drivers
v0x5577c780c900_0 .net *"_ivl_183", 0 0, L_0x5577c78354e0;  1 drivers
L_0x7fb1339527f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577c780c9a0_0 .net/2u *"_ivl_184", 2 0, L_0x7fb1339527f8;  1 drivers
v0x5577c780ca40_0 .net *"_ivl_186", 5 0, L_0x5577c78356f0;  1 drivers
v0x5577c780cb00_0 .net *"_ivl_188", 5 0, L_0x5577c7835790;  1 drivers
L_0x7fb133952840 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5577c780cbe0_0 .net/2u *"_ivl_190", 5 0, L_0x7fb133952840;  1 drivers
v0x5577c780ccc0_0 .net *"_ivl_192", 0 0, L_0x5577c7835a70;  1 drivers
v0x5577c780cd80_0 .net *"_ivl_195", 0 0, L_0x5577c7835830;  1 drivers
L_0x7fb133952888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577c780ce40_0 .net/2u *"_ivl_196", 3 0, L_0x7fb133952888;  1 drivers
v0x5577c780cf20_0 .net *"_ivl_198", 0 0, L_0x5577c7835c50;  1 drivers
v0x5577c780cfe0_0 .net *"_ivl_2", 0 0, L_0x5577c78302d0;  1 drivers
v0x5577c780d0a0_0 .net *"_ivl_20", 0 0, L_0x5577c7830800;  1 drivers
v0x5577c780d160_0 .net *"_ivl_201", 0 0, L_0x5577c7835ed0;  1 drivers
L_0x7fb1339528d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577c780d220_0 .net/2u *"_ivl_202", 31 0, L_0x7fb1339528d0;  1 drivers
v0x5577c780d300_0 .net *"_ivl_204", 0 0, L_0x5577c78360b0;  1 drivers
v0x5577c780d3c0_0 .net *"_ivl_207", 0 0, L_0x5577c78361a0;  1 drivers
v0x5577c780d480_0 .net *"_ivl_209", 0 0, L_0x5577c78362b0;  1 drivers
v0x5577c780d540_0 .net *"_ivl_211", 0 0, L_0x5577c78364f0;  1 drivers
v0x5577c780d600_0 .net *"_ivl_213", 0 0, L_0x5577c78366e0;  1 drivers
L_0x7fb133952918 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5577c780d6c0_0 .net/2u *"_ivl_214", 3 0, L_0x7fb133952918;  1 drivers
v0x5577c780d7a0_0 .net *"_ivl_216", 0 0, L_0x5577c78367f0;  1 drivers
v0x5577c780dc70_0 .net *"_ivl_219", 0 0, L_0x5577c78368e0;  1 drivers
L_0x7fb133952960 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5577c780dd30_0 .net/2u *"_ivl_220", 3 0, L_0x7fb133952960;  1 drivers
v0x5577c780de10_0 .net *"_ivl_222", 0 0, L_0x5577c7836a90;  1 drivers
v0x5577c780ded0_0 .net *"_ivl_225", 0 0, L_0x5577c7836d30;  1 drivers
L_0x7fb1339529a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5577c780df90_0 .net/2u *"_ivl_226", 31 0, L_0x7fb1339529a8;  1 drivers
v0x5577c780e070_0 .net *"_ivl_228", 0 0, L_0x5577c7836e40;  1 drivers
v0x5577c780e130_0 .net *"_ivl_231", 0 0, L_0x5577c7836f30;  1 drivers
v0x5577c780e1f0_0 .net *"_ivl_233", 0 0, L_0x5577c7837140;  1 drivers
v0x5577c780e2b0_0 .net *"_ivl_235", 0 0, L_0x5577c78373a0;  1 drivers
v0x5577c780e370_0 .net *"_ivl_237", 0 0, L_0x5577c78374b0;  1 drivers
L_0x7fb1339529f0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5577c780e430_0 .net/2u *"_ivl_238", 3 0, L_0x7fb1339529f0;  1 drivers
v0x5577c780e510_0 .net *"_ivl_24", 0 0, L_0x5577c7830910;  1 drivers
v0x5577c780e5d0_0 .net *"_ivl_240", 0 0, L_0x5577c78376d0;  1 drivers
L_0x7fb133952a38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577c780e690_0 .net/2u *"_ivl_242", 2 0, L_0x7fb133952a38;  1 drivers
v0x5577c780e770_0 .net *"_ivl_244", 5 0, L_0x5577c78377c0;  1 drivers
v0x5577c780e850_0 .net *"_ivl_246", 5 0, L_0x5577c7837ac0;  1 drivers
L_0x7fb133952a80 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x5577c780e930_0 .net/2u *"_ivl_248", 5 0, L_0x7fb133952a80;  1 drivers
v0x5577c780ea10_0 .net *"_ivl_250", 0 0, L_0x5577c7837c60;  1 drivers
v0x5577c780ead0_0 .net *"_ivl_253", 0 0, L_0x5577c7837b60;  1 drivers
L_0x7fb133952ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5577c780eb90_0 .net/2u *"_ivl_254", 31 0, L_0x7fb133952ac8;  1 drivers
v0x5577c780ec70_0 .net *"_ivl_256", 31 0, L_0x5577c7838020;  1 drivers
v0x5577c780ed50_0 .net *"_ivl_258", 0 0, L_0x5577c7838180;  1 drivers
v0x5577c780ee10_0 .net *"_ivl_261", 0 0, L_0x5577c78380c0;  1 drivers
v0x5577c780eed0_0 .net *"_ivl_263", 0 0, L_0x5577c7838620;  1 drivers
v0x5577c780ef90_0 .net *"_ivl_265", 0 0, L_0x5577c78386c0;  1 drivers
v0x5577c780f050_0 .net *"_ivl_267", 0 0, L_0x5577c78387d0;  1 drivers
v0x5577c780f110_0 .net *"_ivl_37", 0 0, L_0x5577c7830e90;  1 drivers
v0x5577c780f1f0_0 .net *"_ivl_39", 0 0, L_0x5577c7830f60;  1 drivers
L_0x7fb1339522a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x5577c780f2d0_0 .net/2u *"_ivl_4", 5 0, L_0x7fb1339522a0;  1 drivers
o0x7fb13399d1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c780f3b0_0 name=_ivl_40
v0x5577c780f490_0 .net *"_ivl_45", 0 0, L_0x5577c78311f0;  1 drivers
v0x5577c780f570_0 .net *"_ivl_47", 0 0, L_0x5577c7831350;  1 drivers
o0x7fb13399d238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c780f650_0 name=_ivl_48
v0x5577c780f730_0 .net *"_ivl_53", 0 0, L_0x5577c7831640;  1 drivers
v0x5577c780f810_0 .net *"_ivl_55", 0 0, L_0x5577c78316e0;  1 drivers
o0x7fb13399d2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c780f8f0_0 name=_ivl_56
L_0x7fb1339522e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5577c780f9d0_0 .net/2u *"_ivl_6", 1 0, L_0x7fb1339522e8;  1 drivers
v0x5577c780fab0_0 .net *"_ivl_61", 0 0, L_0x5577c7831990;  1 drivers
v0x5577c780fb90_0 .net *"_ivl_63", 0 0, L_0x5577c7831b60;  1 drivers
o0x7fb13399d388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5577c780fc70_0 name=_ivl_64
L_0x7fb133952b58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5577c780fd50_0 .net *"_ivl_70", 7 0, L_0x7fb133952b58;  1 drivers
v0x5577c780fe30_0 .net *"_ivl_74", 3 0, L_0x5577c7831ac0;  1 drivers
L_0x7fb1339523c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5577c780ff10_0 .net *"_ivl_76", 3 0, L_0x7fb1339523c0;  1 drivers
L_0x7fb133952408 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5577c780fff0_0 .net/2u *"_ivl_78", 3 0, L_0x7fb133952408;  1 drivers
v0x5577c78100d0_0 .net *"_ivl_8", 0 0, L_0x5577c7830370;  1 drivers
v0x5577c7810190_0 .net *"_ivl_80", 0 0, L_0x5577c7832050;  1 drivers
L_0x7fb133952450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5577c7810250_0 .net/2u *"_ivl_82", 7 0, L_0x7fb133952450;  1 drivers
v0x5577c7810330_0 .net *"_ivl_84", 0 0, L_0x5577c7832170;  1 drivers
v0x5577c78103f0_0 .net *"_ivl_87", 0 0, L_0x5577c78312e0;  1 drivers
L_0x7fb133952498 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5577c78104b0_0 .net/2u *"_ivl_88", 3 0, L_0x7fb133952498;  1 drivers
v0x5577c7810590_0 .net *"_ivl_90", 0 0, L_0x5577c7832470;  1 drivers
v0x5577c7810650_0 .net *"_ivl_95", 0 0, L_0x5577c78326c0;  1 drivers
L_0x7fb1339524e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5577c7810710_0 .net/2u *"_ivl_96", 3 0, L_0x7fb1339524e0;  1 drivers
v0x5577c78107f0_0 .net *"_ivl_98", 0 0, L_0x5577c7832840;  1 drivers
v0x5577c78108b0_0 .net "addr", 31 0, L_0x5577c781f000;  alias, 1 drivers
v0x5577c7810990_0 .net "addr_bits", 5 0, L_0x5577c78305a0;  1 drivers
v0x5577c7810a70_0 .net "addr_bytes_sel", 1 0, v0x5577c7816a80_0;  alias, 1 drivers
v0x5577c7810b50_0 .var "addr_lanes_eff", 2 0;
v0x5577c7810c30_0 .net "addr_lanes_sel", 1 0, L_0x7fb133952060;  alias, 1 drivers
v0x5577c7810d10_0 .var "bit_cnt", 5 0;
v0x5577c7810df0_0 .var "bit_cnt_n", 5 0;
v0x5577c7810ed0_0 .net "bit_tick", 0 0, L_0x5577c7830ce0;  1 drivers
v0x5577c7810f90_0 .var "byte_cnt", 31 0;
v0x5577c7811070_0 .var "byte_cnt_n", 31 0;
v0x5577c7811960_0 .net "clk", 0 0, v0x5577c781bad0_0;  alias, 1 drivers
v0x5577c7811a30_0 .net "clk_div", 31 0, L_0x5577c782f180;  alias, 1 drivers
v0x5577c7811af0_0 .var "cmd_lanes_eff", 2 0;
v0x5577c7811bd0_0 .net "cmd_lanes_sel", 1 0, L_0x7fb133952018;  alias, 1 drivers
v0x5577c7811cb0_0 .net "cmd_opcode", 7 0, L_0x5577c781ee60;  alias, 1 drivers
v0x5577c7811d90_0 .net "cpha", 0 0, v0x5577c7817e00_0;  alias, 1 drivers
v0x5577c7811e50_0 .net "cpol", 0 0, v0x5577c7818030_0;  alias, 1 drivers
v0x5577c7811f10_0 .net "cs_auto", 0 0, L_0x5577c781ecd0;  alias, 1 drivers
v0x5577c7811fd0_0 .var "cs_cnt", 7 0;
v0x5577c78120b0_0 .var "cs_cnt_n", 7 0;
L_0x7fb133952b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5577c7812190_0 .net "cs_delay", 1 0, L_0x7fb133952b10;  1 drivers
v0x5577c7812270_0 .net "cs_delay_cycles", 7 0, L_0x5577c7831e70;  1 drivers
v0x5577c7812350_0 .var "cs_n", 0 0;
v0x5577c7812420_0 .var "cs_n_n", 0 0;
v0x5577c78124c0_0 .var "data_lanes_eff", 2 0;
v0x5577c78125a0_0 .net "data_lanes_sel", 1 0, L_0x5577c777d610;  alias, 1 drivers
v0x5577c7812680_0 .net "dir", 0 0, L_0x5577c780a9b0;  alias, 1 drivers
v0x5577c7812740_0 .net "done", 0 0, L_0x5577c78325b0;  alias, 1 drivers
v0x5577c7812800_0 .var "dummy_cnt", 3 0;
v0x5577c78128e0_0 .var "dummy_cnt_n", 3 0;
v0x5577c78129c0_0 .net "dummy_cycles", 3 0, v0x5577c7818720_0;  alias, 1 drivers
v0x5577c7812aa0_0 .var "in_bits", 3 0;
v0x5577c7812b80_0 .net8 "io0", 0 0, RS_0x7fb13399b768;  alias, 2 drivers
v0x5577c7812c50_0 .net8 "io1", 0 0, RS_0x7fb13399b798;  alias, 2 drivers
v0x5577c7812d20_0 .net8 "io2", 0 0, RS_0x7fb13399b7c8;  alias, 2 drivers
v0x5577c7812df0_0 .net8 "io3", 0 0, RS_0x7fb13399b7f8;  alias, 2 drivers
v0x5577c7812ec0_0 .net "io_di", 3 0, L_0x5577c7830da0;  1 drivers
v0x5577c7812f60_0 .var "io_oe", 3 0;
v0x5577c7813000_0 .var "io_oe_n", 3 0;
v0x5577c78130e0_0 .var "is_write_cmd", 0 0;
v0x5577c78131a0_0 .var "is_write_cmd_n", 0 0;
v0x5577c7813260_0 .var "lanes", 2 0;
v0x5577c7813340_0 .var "lanes_n", 2 0;
v0x5577c7813420_0 .net "leading_edge", 0 0, L_0x5577c7830870;  1 drivers
v0x5577c78134e0_0 .net "len_bytes", 31 0, L_0x7fb1339520a8;  alias, 1 drivers
v0x5577c78135c0_0 .net "mode_bits", 7 0, L_0x5577c781ef60;  alias, 1 drivers
v0x5577c78136a0_0 .net "mode_en", 0 0, v0x5577c7818d40_0;  alias, 1 drivers
v0x5577c7813760_0 .var "out_bits", 3 0;
v0x5577c7813840_0 .var "post_hold_write", 0 0;
v0x5577c7813900_0 .var "post_hold_write_n", 0 0;
v0x5577c78139c0_0 .net "quad_en", 0 0, L_0x5577c780ace0;  alias, 1 drivers
v0x5577c7813a80_0 .var "rd_warmup", 0 0;
v0x5577c7813b40_0 .var "rd_warmup_cnt", 3 0;
v0x5577c7813c20_0 .var "rd_warmup_cnt_n", 3 0;
v0x5577c7813d00_0 .var "rd_warmup_n", 0 0;
v0x5577c7813dc0_0 .net "resetn", 0 0, v0x5577c781d4a0_0;  alias, 1 drivers
v0x5577c7813e90_0 .var "rx_data_fifo", 31 0;
v0x5577c7813f60_0 .net "rx_full", 0 0, L_0x5577c782fa70;  alias, 1 drivers
v0x5577c7814030_0 .var "rx_wen", 0 0;
v0x5577c7814100_0 .net "sample_pulse", 0 0, L_0x5577c7830b10;  1 drivers
v0x5577c78141a0_0 .net "sclk", 0 0, L_0x5577c7830760;  alias, 1 drivers
v0x5577c7814240_0 .var "sclk_armed", 0 0;
v0x5577c78142e0_0 .var "sclk_cnt", 31 0;
v0x5577c78143a0_0 .var "sclk_edge", 0 0;
v0x5577c7814460_0 .var "sclk_en", 0 0;
v0x5577c7814520_0 .var "sclk_en_n", 0 0;
v0x5577c78145e0_0 .var "sclk_q", 0 0;
v0x5577c78146a0_0 .var "sclk_q_prev", 0 0;
v0x5577c7814760_0 .net "shift_pulse", 0 0, L_0x5577c7830c40;  1 drivers
v0x5577c7814820_0 .var "shreg", 31 0;
v0x5577c7814900_0 .var "shreg_n", 31 0;
v0x5577c78149e0_0 .net "start", 0 0, v0x5577c78195f0_0;  alias, 1 drivers
v0x5577c7814aa0_0 .var "state", 3 0;
v0x5577c7814b80_0 .var "state_n", 3 0;
v0x5577c7814c60_0 .net "trailing_edge", 0 0, L_0x5577c78309d0;  1 drivers
v0x5577c7814d20_0 .net "tx_data_fifo", 31 0, v0x5577c7819750_0;  alias, 1 drivers
v0x5577c7814e00_0 .net "tx_empty", 0 0, v0x5577c7819840_0;  alias, 1 drivers
v0x5577c7814ec0_0 .net "tx_ren", 0 0, L_0x5577c7838500;  alias, 1 drivers
v0x5577c7814f80_0 .net "xip_cont_read", 0 0, L_0x5577c781edc0;  alias, 1 drivers
E_0x5577c7794d90/0 .event edge, v0x5577c7814aa0_0, v0x5577c7813260_0, v0x5577c7814820_0, v0x5577c7810d10_0;
E_0x5577c7794d90/1 .event edge, v0x5577c7810f90_0, v0x5577c7812800_0, v0x5577c779cb10_0, v0x5577c7811fd0_0;
E_0x5577c7794d90/2 .event edge, v0x5577c78130e0_0, v0x5577c7813840_0, v0x5577c7813a80_0, v0x5577c7813b40_0;
E_0x5577c7794d90/3 .event edge, v0x5577c78149e0_0, v0x5577c7811af0_0, v0x5577c7811cb0_0, v0x5577c7812190_0;
E_0x5577c7794d90/4 .event edge, v0x5577c7812680_0, v0x5577c7814100_0, v0x5577c7810ed0_0, v0x5577c7810df0_0;
E_0x5577c7794d90/5 .event edge, v0x5577c7810990_0, v0x5577c7810b50_0, v0x5577c7810a70_0, v0x5577c78108b0_0;
E_0x5577c7794d90/6 .event edge, v0x5577c78136a0_0, v0x5577c78124c0_0, v0x5577c78135c0_0, v0x5577c78129c0_0;
E_0x5577c7794d90/7 .event edge, v0x5577c78134e0_0, v0x5577c7812270_0, v0x5577c7814760_0, v0x5577c7814d20_0;
E_0x5577c7794d90/8 .event edge, v0x5577c7812aa0_0, v0x5577c779ef70_0, v0x5577c7814900_0, v0x5577c7811070_0;
E_0x5577c7794d90/9 .event edge, v0x5577c7814f80_0, v0x5577c7811f10_0, v0x5577c7814e00_0;
E_0x5577c7794d90 .event/or E_0x5577c7794d90/0, E_0x5577c7794d90/1, E_0x5577c7794d90/2, E_0x5577c7794d90/3, E_0x5577c7794d90/4, E_0x5577c7794d90/5, E_0x5577c7794d90/6, E_0x5577c7794d90/7, E_0x5577c7794d90/8, E_0x5577c7794d90/9;
E_0x5577c76787c0 .event edge, v0x5577c7813260_0, v0x5577c7814820_0, v0x5577c7812ec0_0;
E_0x5577c75d72b0/0 .event edge, v0x5577c7811cb0_0, v0x5577c78139c0_0, v0x5577c7811bd0_0, v0x5577c7810c30_0;
E_0x5577c75d72b0/1 .event edge, v0x5577c78125a0_0;
E_0x5577c75d72b0 .event/or E_0x5577c75d72b0/0, E_0x5577c75d72b0/1;
L_0x5577c78302d0 .cmp/eq 2, v0x5577c7816a80_0, L_0x7fb133952258;
L_0x5577c7830370 .cmp/eq 2, v0x5577c7816a80_0, L_0x7fb1339522e8;
L_0x5577c7830410 .functor MUXZ 6, L_0x7fb133952378, L_0x7fb133952330, L_0x5577c7830370, C4<>;
L_0x5577c78305a0 .functor MUXZ 6, L_0x5577c7830410, L_0x7fb1339522a0, L_0x5577c78302d0, C4<>;
L_0x5577c7830760 .functor MUXZ 1, v0x5577c7818030_0, v0x5577c78145e0_0, v0x5577c7814460_0, C4<>;
L_0x5577c7830b10 .functor MUXZ 1, L_0x5577c7830870, L_0x5577c78309d0, v0x5577c7817e00_0, C4<>;
L_0x5577c7830c40 .functor MUXZ 1, L_0x5577c78309d0, L_0x5577c7830870, v0x5577c7817e00_0, C4<>;
L_0x5577c7830da0 .concat [ 1 1 1 1], RS_0x7fb13399b768, RS_0x7fb13399b798, RS_0x7fb13399b7c8, RS_0x7fb13399b7f8;
L_0x5577c7830e90 .part v0x5577c7812f60_0, 0, 1;
L_0x5577c7830f60 .part v0x5577c7813760_0, 0, 1;
L_0x5577c78310c0 .functor MUXZ 1, o0x7fb13399d1a8, L_0x5577c7830f60, L_0x5577c7830e90, C4<>;
L_0x5577c78311f0 .part v0x5577c7812f60_0, 1, 1;
L_0x5577c7831350 .part v0x5577c7813760_0, 1, 1;
L_0x5577c7831440 .functor MUXZ 1, o0x7fb13399d238, L_0x5577c7831350, L_0x5577c78311f0, C4<>;
L_0x5577c7831640 .part v0x5577c7812f60_0, 2, 1;
L_0x5577c78316e0 .part v0x5577c7813760_0, 2, 1;
L_0x5577c7831810 .functor MUXZ 1, o0x7fb13399d2c8, L_0x5577c78316e0, L_0x5577c7831640, C4<>;
L_0x5577c7831990 .part v0x5577c7812f60_0, 3, 1;
L_0x5577c7831b60 .part v0x5577c7813760_0, 3, 1;
L_0x5577c7831c30 .functor MUXZ 1, o0x7fb13399d388, L_0x5577c7831b60, L_0x5577c7831990, C4<>;
L_0x5577c7831ac0 .part L_0x7fb133952b58, 0, 4;
L_0x5577c7831e70 .concat [ 4 4 0 0], L_0x7fb1339523c0, L_0x5577c7831ac0;
L_0x5577c7832050 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb133952408;
L_0x5577c7832170 .cmp/eq 8, v0x5577c7811fd0_0, L_0x7fb133952450;
L_0x5577c7832470 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb133952498;
L_0x5577c78326c0 .reduce/nor L_0x5577c780a9b0;
L_0x5577c7832840 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb1339524e0;
L_0x5577c78328e0 .cmp/eq 6, L_0x5577c78305a0, L_0x7fb133952528;
L_0x5577c7832c70 .reduce/nor v0x5577c7818d40_0;
L_0x5577c7832e60 .cmp/eq 4, v0x5577c7818720_0, L_0x7fb133952570;
L_0x5577c7833200 .cmp/ne 32, L_0x7fb1339520a8, L_0x7fb1339525b8;
L_0x5577c7833570 .concat [ 3 3 0 0], v0x5577c7813260_0, L_0x7fb133952600;
L_0x5577c7833770 .arith/sum 6, v0x5577c7810d10_0, L_0x5577c7833570;
L_0x5577c78338d0 .cmp/ge 6, L_0x5577c7833770, L_0x7fb133952648;
L_0x5577c7833bd0 .reduce/nor v0x5577c7819840_0;
L_0x5577c7833e00 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb133952690;
L_0x5577c78340b0 .concat [ 3 3 0 0], v0x5577c7813260_0, L_0x7fb1339526d8;
L_0x5577c78341f0 .arith/sum 6, v0x5577c7810d10_0, L_0x5577c78340b0;
L_0x5577c78344e0 .cmp/ge 6, L_0x5577c78341f0, L_0x5577c78305a0;
L_0x5577c7834700 .reduce/nor v0x5577c7818d40_0;
L_0x5577c7834a00 .cmp/eq 4, v0x5577c7818720_0, L_0x7fb133952720;
L_0x5577c7834ca0 .cmp/ne 32, L_0x7fb1339520a8, L_0x7fb133952768;
L_0x5577c7835000 .reduce/nor v0x5577c7819840_0;
L_0x5577c7834c00 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb1339527b0;
L_0x5577c78356f0 .concat [ 3 3 0 0], v0x5577c7813260_0, L_0x7fb1339527f8;
L_0x5577c7835790 .arith/sum 6, v0x5577c7810d10_0, L_0x5577c78356f0;
L_0x5577c7835a70 .cmp/ge 6, L_0x5577c7835790, L_0x7fb133952840;
L_0x5577c7835c50 .cmp/eq 4, v0x5577c7818720_0, L_0x7fb133952888;
L_0x5577c78360b0 .cmp/ne 32, L_0x7fb1339520a8, L_0x7fb1339528d0;
L_0x5577c78362b0 .reduce/nor v0x5577c7819840_0;
L_0x5577c78367f0 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb133952918;
L_0x5577c7836a90 .cmp/eq 4, v0x5577c7812800_0, L_0x7fb133952960;
L_0x5577c7836e40 .cmp/ne 32, L_0x7fb1339520a8, L_0x7fb1339529a8;
L_0x5577c7837140 .reduce/nor v0x5577c7819840_0;
L_0x5577c78376d0 .cmp/eq 4, v0x5577c7814aa0_0, L_0x7fb1339529f0;
L_0x5577c78377c0 .concat [ 3 3 0 0], v0x5577c7813260_0, L_0x7fb133952a38;
L_0x5577c7837ac0 .arith/sum 6, v0x5577c7810d10_0, L_0x5577c78377c0;
L_0x5577c7837c60 .cmp/ge 6, L_0x5577c7837ac0, L_0x7fb133952a80;
L_0x5577c7838020 .arith/sum 32, v0x5577c7810f90_0, L_0x7fb133952ac8;
L_0x5577c7838180 .cmp/gt 32, L_0x7fb1339520a8, L_0x5577c7838020;
L_0x5577c7838620 .reduce/nor v0x5577c7819840_0;
S_0x5577c75f8380 .scope function.vec4.s3, "lane_decode" "lane_decode" 6 63, 6 63 0, S_0x5577c7782280;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x5577c75f8380
v0x5577c75f8680_0 .var "sel", 1 0;
TD_xip_engine_quad_output_tb.u_fsm.lane_decode ;
    %load/vec4 v0x5577c75f8680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0x5577c78139c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %end;
S_0x5577c75ee1a0 .scope function.vec4.s4, "lane_mask" "lane_mask" 6 74, 6 74 0, S_0x5577c7782280;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x5577c75ee1a0
v0x5577c75ee480_0 .var "lanes", 2 0;
TD_xip_engine_quad_output_tb.u_fsm.lane_mask ;
    %load/vec4 v0x5577c75ee480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %end;
S_0x5577c770d120 .scope function.vec4.s8, "rev8" "rev8" 6 185, 6 185 0, S_0x5577c7782280;
 .timescale 0 0;
v0x5577c770d330_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x5577c770d120
TD_xip_engine_quad_output_tb.u_fsm.rev8 ;
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c770d330_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x5577c7815480 .scope module, "u_xip" "xip_engine" 3 29, 7 18 0, S_0x5577c7782660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x5577c7815660 .param/l "ADDR_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x5577c78156a0 .param/l "S_IDLE" 1 7 136, C4<000>;
P_0x5577c78156e0 .param/l "S_RD_CAP" 1 7 142, C4<110>;
P_0x5577c7815720 .param/l "S_RD_POP" 1 7 138, C4<010>;
P_0x5577c7815760 .param/l "S_RD_RESP" 1 7 139, C4<011>;
P_0x5577c78157a0 .param/l "S_RD_WAIT" 1 7 137, C4<001>;
P_0x5577c78157e0 .param/l "S_RD_WAIT2" 1 7 143, C4<111>;
P_0x5577c7815820 .param/l "S_WR_RESP" 1 7 141, C4<101>;
P_0x5577c7815860 .param/l "S_WR_WAIT" 1 7 140, C4<100>;
L_0x5577c776b3e0 .functor BUFZ 1, v0x5577c7817660_0, C4<0>, C4<0>, C4<0>;
L_0x5577c777d610 .functor BUFZ 2, v0x5577c78183f0_0, C4<00>, C4<00>, C4<00>;
L_0x5577c780a9b0 .functor NOT 1, v0x5577c7818950_0, C4<0>, C4<0>, C4<0>;
L_0x5577c780ace0 .functor BUFZ 1, v0x5577c7819120_0, C4<0>, C4<0>, C4<0>;
L_0x5577c781ecd0 .functor BUFZ 1, v0x5577c7818260_0, C4<0>, C4<0>, C4<0>;
L_0x5577c781edc0 .functor BUFZ 1, v0x5577c781a190_0, C4<0>, C4<0>, C4<0>;
L_0x5577c781ee60 .functor BUFZ 8, v0x5577c7818ed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5577c781ef60 .functor BUFZ 8, v0x5577c7818bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5577c781f000 .functor BUFZ 32, v0x5577c7816d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5577c782f180 .functor BUFZ 32, v0x5577c7817a20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5577c782f4a0 .functor AND 1, L_0x5577c782f3a0, v0x5577c781e3a0_0, C4<1>, C4<1>;
L_0x5577c782f6e0 .functor AND 1, L_0x5577c782f4a0, L_0x5577c782f640, C4<1>, C4<1>;
L_0x5577c782f9b0 .functor AND 1, L_0x5577c782f870, v0x5577c781e3a0_0, C4<1>, C4<1>;
L_0x5577c782fb10 .functor AND 1, L_0x5577c782f9b0, v0x5577c781eb20_0, C4<1>, C4<1>;
L_0x5577c782fd40 .functor AND 1, L_0x5577c782fb10, L_0x5577c782fc20, C4<1>, C4<1>;
L_0x5577c782ff00 .functor BUFZ 1, L_0x5577c782fd40, C4<0>, C4<0>, C4<0>;
L_0x7fb1339520f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577c7816260_0 .net/2u *"_ivl_36", 2 0, L_0x7fb1339520f0;  1 drivers
v0x5577c7816340_0 .net *"_ivl_38", 0 0, L_0x5577c782f3a0;  1 drivers
v0x5577c7816400_0 .net *"_ivl_41", 0 0, L_0x5577c782f4a0;  1 drivers
v0x5577c78164d0_0 .net *"_ivl_43", 0 0, L_0x5577c782f640;  1 drivers
L_0x7fb133952138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5577c7816590_0 .net/2u *"_ivl_46", 2 0, L_0x7fb133952138;  1 drivers
v0x5577c78166c0_0 .net *"_ivl_48", 0 0, L_0x5577c782f870;  1 drivers
v0x5577c7816780_0 .net *"_ivl_51", 0 0, L_0x5577c782f9b0;  1 drivers
v0x5577c7816840_0 .net *"_ivl_53", 0 0, L_0x5577c782fb10;  1 drivers
v0x5577c7816900_0 .net *"_ivl_55", 0 0, L_0x5577c782fc20;  1 drivers
v0x5577c78169c0_0 .net "addr_bytes_o", 1 0, v0x5577c7816a80_0;  alias, 1 drivers
v0x5577c7816a80_0 .var "addr_bytes_r", 1 0;
v0x5577c7816b40_0 .net "addr_lanes_o", 1 0, L_0x7fb133952060;  alias, 1 drivers
v0x5577c7816c30_0 .net "addr_o", 31 0, L_0x5577c781f000;  alias, 1 drivers
v0x5577c7816d00_0 .var "addr_r", 31 0;
v0x5577c7816dc0_0 .net "ar_ready_w", 0 0, L_0x5577c782f6e0;  1 drivers
v0x5577c7816e80_0 .net "araddr_i", 31 0, v0x5577c781b3a0_0;  1 drivers
v0x5577c7816f60_0 .var "arready_o", 0 0;
v0x5577c7817020_0 .net "arvalid_i", 0 0, v0x5577c781b550_0;  1 drivers
v0x5577c78170e0_0 .net "aw_ready_w", 0 0, L_0x5577c782fd40;  1 drivers
v0x5577c78171a0_0 .net "awaddr_i", 31 0, v0x5577c781b5f0_0;  1 drivers
v0x5577c7817280_0 .var "awready_o", 0 0;
v0x5577c7817340_0 .net "awvalid_i", 0 0, v0x5577c781b790_0;  1 drivers
v0x5577c7817400_0 .net "bready_i", 0 0, v0x5577c781b860_0;  1 drivers
v0x5577c78174c0_0 .var "bresp_o", 1 0;
v0x5577c78175a0_0 .net "busy_o", 0 0, L_0x5577c776b3e0;  1 drivers
v0x5577c7817660_0 .var "busy_r", 0 0;
v0x5577c7817720_0 .var "bvalid_o", 0 0;
v0x5577c78177e0_0 .net "clk", 0 0, v0x5577c781bad0_0;  alias, 1 drivers
v0x5577c7817880_0 .net "clk_div_i", 2 0, v0x5577c781bb70_0;  1 drivers
v0x5577c7817960_0 .net "clk_div_o", 31 0, L_0x5577c782f180;  alias, 1 drivers
v0x5577c7817a20_0 .var "clk_div_r", 31 0;
L_0x7fb133952180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5577c7817ae0_0 .net "cmd_busy_i", 0 0, L_0x7fb133952180;  1 drivers
v0x5577c7817ba0_0 .net "cmd_lanes_o", 1 0, L_0x7fb133952018;  alias, 1 drivers
v0x5577c7817c90_0 .net "cpha_i", 0 0, v0x5577c781bdd0_0;  1 drivers
v0x5577c7817d30_0 .net "cpha_o", 0 0, v0x5577c7817e00_0;  alias, 1 drivers
v0x5577c7817e00_0 .var "cpha_r", 0 0;
v0x5577c7817ea0_0 .net "cpol_i", 0 0, v0x5577c781bf60_0;  1 drivers
v0x5577c7817f60_0 .net "cpol_o", 0 0, v0x5577c7818030_0;  alias, 1 drivers
v0x5577c7818030_0 .var "cpol_r", 0 0;
v0x5577c78180d0_0 .net "cs_auto_i", 0 0, v0x5577c781c0f0_0;  1 drivers
v0x5577c7818190_0 .net "cs_auto_o", 0 0, L_0x5577c781ecd0;  alias, 1 drivers
v0x5577c7818260_0 .var "cs_auto_r", 0 0;
v0x5577c7818300_0 .net "data_lanes_o", 1 0, L_0x5577c777d610;  alias, 1 drivers
v0x5577c78183f0_0 .var "data_lanes_r", 1 0;
v0x5577c78184b0_0 .net "dir_o", 0 0, L_0x5577c780a9b0;  alias, 1 drivers
v0x5577c7818580_0 .net "done_i", 0 0, L_0x5577c78325b0;  alias, 1 drivers
v0x5577c7818650_0 .net "dummy_cycles_o", 3 0, v0x5577c7818720_0;  alias, 1 drivers
v0x5577c7818720_0 .var "dummy_cycles_r", 3 0;
v0x5577c78187c0_0 .net "fifo_rx_data_i", 31 0, L_0x5577c78301a0;  alias, 1 drivers
v0x5577c78188b0_0 .var "fifo_rx_re_o", 0 0;
v0x5577c7818950_0 .var "is_write_r", 0 0;
v0x5577c78189f0_0 .net "len_o", 31 0, L_0x7fb1339520a8;  alias, 1 drivers
v0x5577c7818ae0_0 .net "mode_bits_o", 7 0, L_0x5577c781ef60;  alias, 1 drivers
v0x5577c7818bb0_0 .var "mode_bits_r", 7 0;
v0x5577c7818c70_0 .net "mode_en_o", 0 0, v0x5577c7818d40_0;  alias, 1 drivers
v0x5577c7818d40_0 .var "mode_en_r", 0 0;
v0x5577c7818de0_0 .net "opcode_o", 7 0, L_0x5577c781ee60;  alias, 1 drivers
v0x5577c7818ed0_0 .var "opcode_r", 7 0;
v0x5577c7818f90_0 .net "quad_en_i", 0 0, v0x5577c781d270_0;  1 drivers
v0x5577c7819050_0 .net "quad_en_o", 0 0, L_0x5577c780ace0;  alias, 1 drivers
v0x5577c7819120_0 .var "quad_en_r", 0 0;
v0x5577c78191c0_0 .var "rdata_o", 31 0;
v0x5577c78192a0_0 .net "resetn", 0 0, v0x5577c781d4a0_0;  alias, 1 drivers
v0x5577c7819390_0 .net "rready_i", 0 0, v0x5577c781d540_0;  1 drivers
v0x5577c7819450_0 .var "rresp_o", 1 0;
v0x5577c7819530_0 .var "rvalid_o", 0 0;
v0x5577c78195f0_0 .var "start_o", 0 0;
v0x5577c7819690_0 .var "state", 2 0;
v0x5577c7819750_0 .var "tx_data_o", 31 0;
v0x5577c7819840_0 .var "tx_empty_o", 0 0;
v0x5577c7819910_0 .net "tx_ren_i", 0 0, L_0x5577c7838500;  alias, 1 drivers
v0x5577c78199e0_0 .net "w_ready_w", 0 0, L_0x5577c782ff00;  1 drivers
v0x5577c7819a80_0 .net "wdata_i", 31 0, v0x5577c781dd10_0;  1 drivers
v0x5577c7819b20_0 .var "wdata_r", 31 0;
v0x5577c7819c00_0 .var "wready_o", 0 0;
v0x5577c7819cc0_0 .net "wstrb_i", 3 0, v0x5577c781de50_0;  1 drivers
v0x5577c7819da0_0 .net "wvalid_i", 0 0, v0x5577c781def0_0;  1 drivers
v0x5577c7819e60_0 .var "xip_active_o", 0 0;
v0x5577c7819f20_0 .net "xip_addr_bytes_i", 1 0, v0x5577c781e030_0;  1 drivers
v0x5577c781a000_0 .net "xip_cont_read_i", 0 0, v0x5577c781e0d0_0;  1 drivers
v0x5577c781a0c0_0 .net "xip_cont_read_o", 0 0, L_0x5577c781edc0;  alias, 1 drivers
v0x5577c781a190_0 .var "xip_cont_read_r", 0 0;
v0x5577c781a230_0 .net "xip_data_lanes_i", 1 0, v0x5577c781e260_0;  1 drivers
v0x5577c781a310_0 .net "xip_dummy_cycles_i", 3 0, v0x5577c781e300_0;  1 drivers
v0x5577c781a3f0_0 .net "xip_en_i", 0 0, v0x5577c781e3a0_0;  1 drivers
v0x5577c781a4b0_0 .net "xip_mode_bits_i", 7 0, v0x5577c781e440_0;  1 drivers
v0x5577c781a590_0 .net "xip_mode_en_i", 0 0, v0x5577c781e8f0_0;  1 drivers
v0x5577c781a650_0 .net "xip_read_op_i", 7 0, v0x5577c781e990_0;  1 drivers
v0x5577c781a730_0 .net "xip_write_en_i", 0 0, v0x5577c781eb20_0;  1 drivers
v0x5577c781a7f0_0 .net "xip_write_op_i", 7 0, v0x5577c781ebc0_0;  1 drivers
L_0x5577c782f3a0 .cmp/eq 3, v0x5577c7819690_0, L_0x7fb1339520f0;
L_0x5577c782f640 .reduce/nor L_0x7fb133952180;
L_0x5577c782f870 .cmp/eq 3, v0x5577c7819690_0, L_0x7fb133952138;
L_0x5577c782fc20 .reduce/nor L_0x7fb133952180;
    .scope S_0x5577c7815480;
T_4 ;
    %wait E_0x5577c77452e0;
    %load/vec4 v0x5577c78192a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7817660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78195f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78188b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7816f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7817280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7819c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7819530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7817720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577c78174c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577c7819450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7819750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7819840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7819e60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78195f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78188b0_0, 0;
    %load/vec4 v0x5577c7819690_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5577c7819530_0, 0;
    %load/vec4 v0x5577c7819690_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5577c7817720_0, 0;
    %load/vec4 v0x5577c7816dc0_0;
    %assign/vec4 v0x5577c7816f60_0, 0;
    %load/vec4 v0x5577c78170e0_0;
    %assign/vec4 v0x5577c7817280_0, 0;
    %load/vec4 v0x5577c78199e0_0;
    %assign/vec4 v0x5577c7819c00_0, 0;
    %load/vec4 v0x5577c7819690_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5577c7819e60_0, 0;
    %load/vec4 v0x5577c7819690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7817660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7819840_0, 0;
    %load/vec4 v0x5577c7817020_0;
    %load/vec4 v0x5577c7816dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x5577c7816e80_0;
    %assign/vec4 v0x5577c7816d00_0, 0;
    %load/vec4 v0x5577c781a650_0;
    %assign/vec4 v0x5577c7818ed0_0, 0;
    %load/vec4 v0x5577c781a4b0_0;
    %assign/vec4 v0x5577c7818bb0_0, 0;
    %load/vec4 v0x5577c7819f20_0;
    %assign/vec4 v0x5577c7816a80_0, 0;
    %load/vec4 v0x5577c781a230_0;
    %assign/vec4 v0x5577c78183f0_0, 0;
    %load/vec4 v0x5577c781a310_0;
    %assign/vec4 v0x5577c7818720_0, 0;
    %load/vec4 v0x5577c781a590_0;
    %assign/vec4 v0x5577c7818d40_0, 0;
    %load/vec4 v0x5577c781a000_0;
    %assign/vec4 v0x5577c781a190_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5577c7817880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7817a20_0, 0;
    %load/vec4 v0x5577c7817ea0_0;
    %assign/vec4 v0x5577c7818030_0, 0;
    %load/vec4 v0x5577c7817c90_0;
    %assign/vec4 v0x5577c7817e00_0, 0;
    %load/vec4 v0x5577c7818f90_0;
    %assign/vec4 v0x5577c7819120_0, 0;
    %load/vec4 v0x5577c78180d0_0;
    %assign/vec4 v0x5577c7818260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7818950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7817660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c78195f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x5577c7817340_0;
    %load/vec4 v0x5577c7819da0_0;
    %and;
    %load/vec4 v0x5577c78170e0_0;
    %and;
    %load/vec4 v0x5577c78199e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x5577c78171a0_0;
    %assign/vec4 v0x5577c7816d00_0, 0;
    %load/vec4 v0x5577c7819a80_0;
    %assign/vec4 v0x5577c7819b20_0, 0;
    %load/vec4 v0x5577c781a7f0_0;
    %assign/vec4 v0x5577c7818ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7818bb0_0, 0;
    %load/vec4 v0x5577c7819f20_0;
    %assign/vec4 v0x5577c7816a80_0, 0;
    %load/vec4 v0x5577c781a230_0;
    %assign/vec4 v0x5577c78183f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7818720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7818d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c781a190_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5577c7817880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7817a20_0, 0;
    %load/vec4 v0x5577c7817ea0_0;
    %assign/vec4 v0x5577c7818030_0, 0;
    %load/vec4 v0x5577c7817c90_0;
    %assign/vec4 v0x5577c7817e00_0, 0;
    %load/vec4 v0x5577c7818f90_0;
    %assign/vec4 v0x5577c7819120_0, 0;
    %load/vec4 v0x5577c78180d0_0;
    %assign/vec4 v0x5577c7818260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7818950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7817660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c78195f0_0, 0;
    %load/vec4 v0x5577c7819a80_0;
    %assign/vec4 v0x5577c7819750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7819840_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
T_4.14 ;
T_4.13 ;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x5577c7818580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
T_4.16 ;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c78188b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x5577c78187c0_0;
    %assign/vec4 v0x5577c78191c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x5577c7819530_0;
    %load/vec4 v0x5577c7819390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7817660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
T_4.18 ;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x5577c7819910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7819840_0, 0;
T_4.20 ;
    %load/vec4 v0x5577c7818580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577c78174c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
T_4.22 ;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x5577c7817720_0;
    %load/vec4 v0x5577c7817400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7817660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5577c7819690_0, 0;
T_4.24 ;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5577c7781ea0;
T_5 ;
    %wait E_0x5577c77450a0;
    %load/vec4 v0x5577c76fd6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c769a170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c76fd5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577c77d3140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c76fd450_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5577c76fd870_0;
    %load/vec4 v0x5577c779ef70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5577c76fd790_0;
    %load/vec4 v0x5577c769a170_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577c77b4000, 0, 4;
    %load/vec4 v0x5577c769a170_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577c769a170_0, 0;
T_5.2 ;
    %load/vec4 v0x5577c76fd530_0;
    %load/vec4 v0x5577c77d3220_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5577c76fd5f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5577c77b4000, 4;
    %assign/vec4 v0x5577c76fd450_0, 0;
    %load/vec4 v0x5577c76fd5f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5577c76fd5f0_0, 0;
T_5.4 ;
    %load/vec4 v0x5577c76fd870_0;
    %load/vec4 v0x5577c779ef70_0;
    %nor/r;
    %and;
    %load/vec4 v0x5577c76fd530_0;
    %load/vec4 v0x5577c77d3220_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v0x5577c77d3140_0;
    %assign/vec4 v0x5577c77d3140_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5577c77d3140_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5577c77d3140_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5577c77d3140_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5577c77d3140_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5577c7782280;
T_6 ;
    %wait E_0x5577c75d72b0;
    %load/vec4 v0x5577c7811cb0_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x5577c7811bd0_0;
    %store/vec4 v0x5577c75f8680_0, 0, 2;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_decode, S_0x5577c75f8380;
    %store/vec4 v0x5577c7811af0_0, 0, 3;
    %load/vec4 v0x5577c7810c30_0;
    %store/vec4 v0x5577c75f8680_0, 0, 2;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_decode, S_0x5577c75f8380;
    %store/vec4 v0x5577c7810b50_0, 0, 3;
    %load/vec4 v0x5577c78125a0_0;
    %store/vec4 v0x5577c75f8680_0, 0, 2;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_decode, S_0x5577c75f8380;
    %store/vec4 v0x5577c78124c0_0, 0, 3;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577c7811af0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577c7810b50_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5577c78124c0_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577c7811af0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5577c7810b50_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5577c78124c0_0, 0, 3;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577c7811af0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577c7810b50_0, 0, 3;
    %load/vec4 v0x5577c78139c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0x5577c78124c0_0, 0, 3;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5577c7811af0_0, 0, 3;
    %load/vec4 v0x5577c78139c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x5577c7810b50_0, 0, 3;
    %load/vec4 v0x5577c78139c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0x5577c78124c0_0, 0, 3;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5577c7782280;
T_7 ;
    %wait E_0x5577c77450a0;
    %load/vec4 v0x5577c7813dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c78142e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78145e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78146a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78143a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7814240_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78143a0_0, 0;
    %load/vec4 v0x5577c7814460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c78142e0_0, 0;
    %load/vec4 v0x5577c7811e50_0;
    %assign/vec4 v0x5577c78145e0_0, 0;
    %load/vec4 v0x5577c7811e50_0;
    %assign/vec4 v0x5577c78146a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7814240_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5577c7814240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7814240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c78142e0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5577c7811a30_0;
    %load/vec4 v0x5577c78142e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c78142e0_0, 0;
    %load/vec4 v0x5577c78145e0_0;
    %assign/vec4 v0x5577c78146a0_0, 0;
    %load/vec4 v0x5577c78145e0_0;
    %inv;
    %assign/vec4 v0x5577c78145e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c78143a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5577c78142e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c78142e0_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5577c7782280;
T_8 ;
    %wait E_0x5577c76787c0;
    %load/vec4 v0x5577c7813260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813760_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7812aa0_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7814820_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c7813760_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7812ec0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c7812aa0_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5577c7814820_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7814820_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c7813760_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5577c7812ec0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c7812aa0_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5577c7814820_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x5577c7813760_0, 0, 4;
    %load/vec4 v0x5577c7812ec0_0;
    %store/vec4 v0x5577c7812aa0_0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5577c7782280;
T_9 ;
    %wait E_0x5577c77450a0;
    %load/vec4 v0x5577c7813dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7814aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7812350_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5577c7813260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7814820_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5577c7810d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7810f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7812800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7812f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7814460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7811fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7813a80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7813b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c78130e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7813840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5577c7814b80_0;
    %assign/vec4 v0x5577c7814aa0_0, 0;
    %load/vec4 v0x5577c7812420_0;
    %assign/vec4 v0x5577c7812350_0, 0;
    %load/vec4 v0x5577c7813340_0;
    %assign/vec4 v0x5577c7813260_0, 0;
    %load/vec4 v0x5577c7814900_0;
    %assign/vec4 v0x5577c7814820_0, 0;
    %load/vec4 v0x5577c7810df0_0;
    %assign/vec4 v0x5577c7810d10_0, 0;
    %load/vec4 v0x5577c7811070_0;
    %assign/vec4 v0x5577c7810f90_0, 0;
    %load/vec4 v0x5577c78128e0_0;
    %assign/vec4 v0x5577c7812800_0, 0;
    %load/vec4 v0x5577c7813000_0;
    %assign/vec4 v0x5577c7812f60_0, 0;
    %load/vec4 v0x5577c7814520_0;
    %assign/vec4 v0x5577c7814460_0, 0;
    %load/vec4 v0x5577c78120b0_0;
    %assign/vec4 v0x5577c7811fd0_0, 0;
    %load/vec4 v0x5577c7813d00_0;
    %assign/vec4 v0x5577c7813a80_0, 0;
    %load/vec4 v0x5577c7813c20_0;
    %assign/vec4 v0x5577c7813b40_0, 0;
    %load/vec4 v0x5577c78131a0_0;
    %assign/vec4 v0x5577c78130e0_0, 0;
    %load/vec4 v0x5577c7813900_0;
    %assign/vec4 v0x5577c7813840_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5577c7782280;
T_10 ;
    %wait E_0x5577c7794d90;
    %load/vec4 v0x5577c7814aa0_0;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7813260_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7814820_0;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %load/vec4 v0x5577c7810d10_0;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810f90_0;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7812800_0;
    %store/vec4 v0x5577c78128e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7814030_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7813e90_0, 0, 32;
    %load/vec4 v0x5577c7812350_0;
    %store/vec4 v0x5577c7812420_0, 0, 1;
    %load/vec4 v0x5577c7811fd0_0;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
    %load/vec4 v0x5577c78130e0_0;
    %store/vec4 v0x5577c78131a0_0, 0, 1;
    %load/vec4 v0x5577c7813840_0;
    %store/vec4 v0x5577c7813900_0, 0, 1;
    %load/vec4 v0x5577c7813a80_0;
    %store/vec4 v0x5577c7813d00_0, 0, 1;
    %load/vec4 v0x5577c7813b40_0;
    %store/vec4 v0x5577c7813c20_0, 0, 4;
    %load/vec4 v0x5577c7814aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %jmp T_10.13;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7812420_0, 0, 1;
    %load/vec4 v0x5577c78149e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7811af0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7811cb0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5577c7812190_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c78120b0_0, 0, 8;
    %load/vec4 v0x5577c7812680_0;
    %inv;
    %store/vec4 v0x5577c78131a0_0, 0, 1;
    %load/vec4 v0x5577c7812680_0;
    %inv;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5577c7811cb0_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x5577c7813900_0, 0, 1;
T_10.14 ;
    %jmp T_10.13;
T_10.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7812420_0, 0, 1;
    %load/vec4 v0x5577c7811fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %load/vec4 v0x5577c7811fd0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
T_10.17 ;
    %jmp T_10.13;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %load/vec4 v0x5577c7813260_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x5577c7814820_0;
    %ix/getv 4, v0x5577c7813260_0;
    %shiftl 4;
    %store/vec4 v0x5577c7814900_0, 0, 32;
T_10.18 ;
    %load/vec4 v0x5577c7810ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x5577c7810d10_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7813260_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810df0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810990_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7810b50_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7810a70_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.26, 8;
    %load/vec4 v0x5577c78108b0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_10.27, 8;
T_10.26 ; End of true expr.
    %load/vec4 v0x5577c7810a70_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_10.28, 9;
    %load/vec4 v0x5577c78108b0_0;
    %jmp/1 T_10.29, 9;
T_10.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.29, 9;
 ; End of false expr.
    %blend;
T_10.29;
    %jmp/0 T_10.27, 8;
 ; End of false expr.
    %blend;
T_10.27;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0x5577c78136a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c78135c0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x5577c78129c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c78129c0_0;
    %store/vec4 v0x5577c78128e0_0, 0, 4;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v0x5577c78134e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.37, 8;
T_10.36 ; End of true expr.
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %jmp/0 T_10.37, 8;
 ; End of false expr.
    %blend;
T_10.37;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7813d00_0, 0, 1;
    %jmp T_10.39;
T_10.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
T_10.39 ;
    %jmp T_10.35;
T_10.34 ;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_10.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %jmp T_10.41;
T_10.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7812270_0;
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.43, 8;
T_10.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.43, 8;
 ; End of false expr.
    %blend;
T_10.43;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.41 ;
T_10.35 ;
T_10.33 ;
T_10.31 ;
T_10.25 ;
T_10.22 ;
T_10.20 ;
    %jmp T_10.13;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %load/vec4 v0x5577c7813260_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7814760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %load/vec4 v0x5577c7814820_0;
    %ix/getv 4, v0x5577c7813260_0;
    %shiftl 4;
    %store/vec4 v0x5577c7814900_0, 0, 32;
T_10.44 ;
    %load/vec4 v0x5577c7810ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.46, 8;
    %load/vec4 v0x5577c7810d10_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7813260_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810990_0;
    %load/vec4 v0x5577c7810df0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c78136a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c78135c0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.51;
T_10.50 ;
    %load/vec4 v0x5577c78129c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c78129c0_0;
    %store/vec4 v0x5577c78128e0_0, 0, 4;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x5577c78134e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.54, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.57, 8;
T_10.56 ; End of true expr.
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %jmp/0 T_10.57, 8;
 ; End of false expr.
    %blend;
T_10.57;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7813d00_0, 0, 1;
    %jmp T_10.59;
T_10.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
T_10.59 ;
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_10.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %jmp T_10.61;
T_10.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7812270_0;
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.63, 8;
T_10.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.63, 8;
 ; End of false expr.
    %blend;
T_10.63;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.61 ;
T_10.55 ;
T_10.53 ;
T_10.51 ;
T_10.48 ;
T_10.46 ;
    %jmp T_10.13;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %load/vec4 v0x5577c7813260_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7814760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.64, 8;
    %load/vec4 v0x5577c7814820_0;
    %ix/getv 4, v0x5577c7813260_0;
    %shiftl 4;
    %store/vec4 v0x5577c7814900_0, 0, 32;
T_10.64 ;
    %load/vec4 v0x5577c7810ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.66, 8;
    %load/vec4 v0x5577c7810d10_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7813260_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810df0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c78129c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c78129c0_0;
    %store/vec4 v0x5577c78128e0_0, 0, 4;
    %jmp T_10.71;
T_10.70 ;
    %load/vec4 v0x5577c78134e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.72, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.75, 8;
T_10.74 ; End of true expr.
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %jmp/0 T_10.75, 8;
 ; End of false expr.
    %blend;
T_10.75;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7813d00_0, 0, 1;
    %jmp T_10.77;
T_10.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
T_10.77 ;
    %jmp T_10.73;
T_10.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7812270_0;
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.79, 8;
T_10.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.79, 8;
 ; End of false expr.
    %blend;
T_10.79;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.73 ;
T_10.71 ;
T_10.68 ;
T_10.66 ;
    %jmp T_10.13;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_10.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5577c7813c20_0, 0, 4;
    %jmp T_10.81;
T_10.80 ;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_10.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5577c7813c20_0, 0, 4;
    %jmp T_10.83;
T_10.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813c20_0, 0, 4;
T_10.83 ;
T_10.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %jmp T_10.13;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7810ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.84, 8;
    %load/vec4 v0x5577c7812800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.86, 4;
    %load/vec4 v0x5577c7812800_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5577c78128e0_0, 0, 4;
T_10.86 ;
    %load/vec4 v0x5577c7812800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.88, 4;
    %load/vec4 v0x5577c78134e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c7813340_0, 0, 3;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.93, 8;
T_10.92 ; End of true expr.
    %load/vec4 v0x5577c7814d20_0;
    %jmp/0 T_10.93, 8;
 ; End of false expr.
    %blend;
T_10.93;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.95, 8;
T_10.94 ; End of true expr.
    %load/vec4 v0x5577c78124c0_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %jmp/0 T_10.95, 8;
 ; End of false expr.
    %blend;
T_10.95;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.97, 8;
T_10.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.97, 8;
 ; End of false expr.
    %blend;
T_10.97;
    %store/vec4 v0x5577c7813d00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7813c20_0, 0, 4;
    %jmp T_10.91;
T_10.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5577c7812190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.99, 8;
T_10.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.99, 8;
 ; End of false expr.
    %blend;
T_10.99;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.91 ;
T_10.88 ;
T_10.84 ;
    %jmp T_10.13;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.101, 8;
T_10.100 ; End of true expr.
    %load/vec4 v0x5577c7813260_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %jmp/0 T_10.101, 8;
 ; End of false expr.
    %blend;
T_10.101;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7812680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.102, 8;
    %load/vec4 v0x5577c7813b40_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c7813a80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.104, 8;
    %load/vec4 v0x5577c7814100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.106, 8;
    %load/vec4 v0x5577c7813260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.110, 6;
    %load/vec4 v0x5577c7814820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.112;
T_10.108 ;
    %load/vec4 v0x5577c7814820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5577c7812aa0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.112;
T_10.109 ;
    %load/vec4 v0x5577c7814820_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x5577c7812aa0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.112;
T_10.110 ;
    %load/vec4 v0x5577c7814820_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x5577c7812aa0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.112;
T_10.112 ;
    %pop/vec4 1;
T_10.106 ;
T_10.104 ;
    %load/vec4 v0x5577c7810ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.113, 8;
    %load/vec4 v0x5577c7813b40_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_10.115, 4;
    %load/vec4 v0x5577c7813b40_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5577c7813c20_0, 0, 4;
    %jmp T_10.116;
T_10.115 ;
    %load/vec4 v0x5577c7813a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7813d00_0, 0, 1;
    %jmp T_10.118;
T_10.117 ;
    %load/vec4 v0x5577c7810d10_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7813260_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810df0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810f90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7813f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7814030_0, 0, 1;
    %load/vec4 v0x5577c7811cb0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_10.123, 4;
    %load/vec4 v0x5577c7814900_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5577c770d330_0, 0, 8;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.rev8, S_0x5577c770d120;
    %load/vec4 v0x5577c7814900_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5577c770d330_0, 0, 8;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.rev8, S_0x5577c770d120;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7814900_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5577c770d330_0, 0, 8;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.rev8, S_0x5577c770d120;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7814900_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5577c770d330_0, 0, 8;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.rev8, S_0x5577c770d120;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c7813e90_0, 0, 32;
    %jmp T_10.124;
T_10.123 ;
    %load/vec4 v0x5577c7814900_0;
    %store/vec4 v0x5577c7813e90_0, 0, 32;
T_10.124 ;
T_10.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7814900_0, 0, 32;
T_10.119 ;
    %load/vec4 v0x5577c78134e0_0;
    %load/vec4 v0x5577c7811070_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.125, 5;
    %load/vec4 v0x5577c7814f80_0;
    %load/vec4 v0x5577c7811f10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %jmp T_10.128;
T_10.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5577c7812190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.130, 8;
T_10.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.130, 8;
 ; End of false expr.
    %blend;
T_10.130;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.128 ;
T_10.125 ;
T_10.118 ;
T_10.116 ;
T_10.113 ;
    %jmp T_10.103;
T_10.102 ;
    %load/vec4 v0x5577c7814760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0x5577c7814820_0;
    %ix/getv 4, v0x5577c7813260_0;
    %shiftl 4;
    %store/vec4 v0x5577c7814900_0, 0, 32;
T_10.131 ;
    %load/vec4 v0x5577c7810ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.133, 8;
    %load/vec4 v0x5577c7810d10_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5577c7813260_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810df0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5577c7810df0_0, 0, 6;
    %load/vec4 v0x5577c7810f90_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5577c7811070_0, 0, 32;
    %load/vec4 v0x5577c7810f90_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5577c78134e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5577c7814e00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0x5577c7814d20_0;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %jmp T_10.138;
T_10.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7814900_0, 0, 32;
T_10.138 ;
T_10.135 ;
    %load/vec4 v0x5577c78134e0_0;
    %load/vec4 v0x5577c7811070_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5577c7812190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.142, 8;
T_10.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.142, 8;
 ; End of false expr.
    %blend;
T_10.142;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.139 ;
T_10.133 ;
T_10.103 ;
    %jmp T_10.13;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %load/vec4 v0x5577c7813260_0;
    %store/vec4 v0x5577c75ee480_0, 0, 3;
    %callf/vec4 TD_xip_engine_quad_output_tb.u_fsm.lane_mask, S_0x5577c75ee1a0;
    %store/vec4 v0x5577c7813000_0, 0, 4;
    %load/vec4 v0x5577c7814d20_0;
    %store/vec4 v0x5577c7814900_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %jmp T_10.13;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7812420_0, 0, 1;
    %load/vec4 v0x5577c7811f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %load/vec4 v0x5577c7812190_0;
    %pad/u 8;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
T_10.143 ;
    %jmp T_10.13;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c7812420_0, 0, 1;
    %load/vec4 v0x5577c7811fd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.145, 4;
    %load/vec4 v0x5577c7811fd0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
    %jmp T_10.146;
T_10.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
T_10.146 ;
    %jmp T_10.13;
T_10.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7812420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7814520_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c7814b80_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5577c7812190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5577c7813840_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.148, 8;
T_10.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.148, 8;
 ; End of false expr.
    %blend;
T_10.148;
    %add;
    %store/vec4 v0x5577c78120b0_0, 0, 8;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5577c7780aa0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c77962a0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x5577c777f8a0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c77837f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c779ca30_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x5577c77951b0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c778ea20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c7799ac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c77988a0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c77971a0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5577c7780450_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c77838b0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5577c7780370_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5577c778e5b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5577c778e4d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7797280_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c7798980_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5577c777fcd0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7784e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c778ed50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c778ec70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7784f30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7796360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c777fbf0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x5577c7780aa0;
T_12 ;
    %fork t_1, S_0x5577c7780e80;
    %jmp t_0;
    .scope S_0x5577c7780e80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c779a9c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5577c779a9c0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5577c779a9c0_0;
    %store/vec4a v0x5577c778e980, 4, 0;
    %load/vec4 v0x5577c779a9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5577c779a9c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c7796360_0, 0, 1;
    %end;
    .scope S_0x5577c7780aa0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x5577c7780aa0;
T_13 ;
    %wait E_0x5577c780a7b0;
    %load/vec4 v0x5577c7796360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5577c777fbf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c777fbf0_0, 0;
    %load/vec4 v0x5577c777fbf0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7796360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c777fbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577c77962a0_0, 4, 5;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5577c7780aa0;
T_14 ;
    %wait E_0x5577c7573390;
    %vpi_func 4 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x5577c7780370_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5577c7780aa0;
T_15 ;
    %wait E_0x5577c7746040;
    %vpi_func 4 109 "$time" 64 {0 0 0};
    %load/vec4 v0x5577c7780370_0;
    %sub;
    %assign/vec4 v0x5577c778e5b0_0, 0;
    %load/vec4 v0x5577c7797280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5577c778e4d0_0;
    %vpi_func 4 111 "$time" 64 {0 0 0};
    %load/vec4 v0x5577c7780370_0;
    %sub;
    %add;
    %assign/vec4 v0x5577c778e4d0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5577c7780aa0;
T_16 ;
    %wait E_0x5577c777ee20;
    %load/vec4 v0x5577c779cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c77838b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5577c7798980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.12;
T_16.3 ;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.13, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c77837f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784f30_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_16.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_16.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_16.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_16.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %jmp T_16.32;
T_16.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577c7780450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5577c777fcd0_0, 0;
    %load/vec4 v0x5577c777f8a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.32;
T_16.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c77962a0_0;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.32;
T_16.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577c77962a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7797280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577c778e4d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %jmp T_16.32;
T_16.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5577c77962a0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %jmp T_16.32;
T_16.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.34, 8;
T_16.33 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.36, 9;
T_16.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.36, 9;
 ; End of false expr.
    %blend;
T_16.36;
    %jmp/0 T_16.34, 8;
 ; End of false expr.
    %blend;
T_16.34;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.38, 8;
T_16.37 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.40, 9;
T_16.39 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.42, 10;
T_16.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.42, 10;
 ; End of false expr.
    %blend;
T_16.42;
    %jmp/0 T_16.40, 9;
 ; End of false expr.
    %blend;
T_16.40;
    %jmp/0 T_16.38, 8;
 ; End of false expr.
    %blend;
T_16.38;
    %assign/vec4 v0x5577c7780450_0, 0;
    %jmp T_16.32;
T_16.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.44, 8;
T_16.43 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.46, 9;
T_16.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.46, 9;
 ; End of false expr.
    %blend;
T_16.46;
    %jmp/0 T_16.44, 8;
 ; End of false expr.
    %blend;
T_16.44;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.48, 8;
T_16.47 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.50, 9;
T_16.49 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.52, 10;
T_16.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.52, 10;
 ; End of false expr.
    %blend;
T_16.52;
    %jmp/0 T_16.50, 9;
 ; End of false expr.
    %blend;
T_16.50;
    %jmp/0 T_16.48, 8;
 ; End of false expr.
    %blend;
T_16.48;
    %assign/vec4 v0x5577c7780450_0, 0;
    %jmp T_16.32;
T_16.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.54, 8;
T_16.53 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.56, 9;
T_16.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.56, 9;
 ; End of false expr.
    %blend;
T_16.56;
    %jmp/0 T_16.54, 8;
 ; End of false expr.
    %blend;
T_16.54;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.58, 8;
T_16.57 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.60, 9;
T_16.59 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.62, 10;
T_16.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.62, 10;
 ; End of false expr.
    %blend;
T_16.62;
    %jmp/0 T_16.60, 9;
 ; End of false expr.
    %blend;
T_16.60;
    %jmp/0 T_16.58, 8;
 ; End of false expr.
    %blend;
T_16.58;
    %assign/vec4 v0x5577c7780450_0, 0;
    %jmp T_16.32;
T_16.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.64, 8;
T_16.63 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.66, 9;
T_16.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.66, 9;
 ; End of false expr.
    %blend;
T_16.66;
    %jmp/0 T_16.64, 8;
 ; End of false expr.
    %blend;
T_16.64;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.68, 8;
T_16.67 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.70, 9;
T_16.69 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.72, 10;
T_16.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.72, 10;
 ; End of false expr.
    %blend;
T_16.72;
    %jmp/0 T_16.70, 9;
 ; End of false expr.
    %blend;
T_16.70;
    %jmp/0 T_16.68, 8;
 ; End of false expr.
    %blend;
T_16.68;
    %assign/vec4 v0x5577c7780450_0, 0;
    %jmp T_16.32;
T_16.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.74, 8;
T_16.73 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.76, 9;
T_16.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.76, 9;
 ; End of false expr.
    %blend;
T_16.76;
    %jmp/0 T_16.74, 8;
 ; End of false expr.
    %blend;
T_16.74;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.78, 8;
T_16.77 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.80, 9;
T_16.79 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.82, 10;
T_16.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.82, 10;
 ; End of false expr.
    %blend;
T_16.82;
    %jmp/0 T_16.80, 9;
 ; End of false expr.
    %blend;
T_16.80;
    %jmp/0 T_16.78, 8;
 ; End of false expr.
    %blend;
T_16.78;
    %assign/vec4 v0x5577c7780450_0, 0;
    %jmp T_16.32;
T_16.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.84, 8;
T_16.83 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.86, 9;
T_16.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.86, 9;
 ; End of false expr.
    %blend;
T_16.86;
    %jmp/0 T_16.84, 8;
 ; End of false expr.
    %blend;
T_16.84;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.88, 8;
T_16.87 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.90, 9;
T_16.89 ; End of true expr.
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.92, 10;
T_16.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.92, 10;
 ; End of false expr.
    %blend;
T_16.92;
    %jmp/0 T_16.90, 9;
 ; End of false expr.
    %blend;
T_16.90;
    %jmp/0 T_16.88, 8;
 ; End of false expr.
    %blend;
T_16.88;
    %assign/vec4 v0x5577c7780450_0, 0;
    %jmp T_16.32;
T_16.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577c7780450_0, 0;
    %load/vec4 v0x5577c77962a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.96, 8;
T_16.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.96, 8;
 ; End of false expr.
    %blend;
T_16.96;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c7797280_0;
    %load/vec4 v0x5577c778e4d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.97, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x5577c778e4d0_0, P_0x5577c7595cf0 {0 0 0};
T_16.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7797280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577c778e4d0_0, 0;
    %jmp T_16.94;
T_16.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.94 ;
    %jmp T_16.32;
T_16.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577c7780450_0, 0;
    %load/vec4 v0x5577c77962a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.102, 8;
T_16.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.102, 8;
 ; End of false expr.
    %blend;
T_16.102;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c7797280_0;
    %load/vec4 v0x5577c778e4d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.103, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x5577c778e4d0_0, P_0x5577c7595cf0 {0 0 0};
T_16.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7797280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577c778e4d0_0, 0;
    %jmp T_16.100;
T_16.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.100 ;
    %jmp T_16.32;
T_16.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5577c7780450_0, 0;
    %load/vec4 v0x5577c77962a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c779ca30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.108, 8;
T_16.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.108, 8;
 ; End of false expr.
    %blend;
T_16.108;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %load/vec4 v0x5577c7797280_0;
    %load/vec4 v0x5577c778e4d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.109, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x5577c778e4d0_0, P_0x5577c7595cf0 {0 0 0};
T_16.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7797280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577c778e4d0_0, 0;
    %jmp T_16.106;
T_16.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.106 ;
    %jmp T_16.32;
T_16.28 ;
    %load/vec4 v0x5577c77962a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %load/vec4 v0x5577c7797280_0;
    %load/vec4 v0x5577c778e4d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.113, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x5577c778e4d0_0, P_0x5577c7595cf0 {0 0 0};
T_16.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7797280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577c778e4d0_0, 0;
    %jmp T_16.112;
T_16.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.112 ;
    %jmp T_16.32;
T_16.29 ;
    %load/vec4 v0x5577c77962a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %load/vec4 v0x5577c7797280_0;
    %load/vec4 v0x5577c778e4d0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.117, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x5577c778e4d0_0, P_0x5577c7595cf0 {0 0 0};
T_16.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5577c7797280_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5577c778e4d0_0, 0;
    %jmp T_16.116;
T_16.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.116 ;
    %jmp T_16.32;
T_16.30 ;
    %load/vec4 v0x5577c77962a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.119, 8;
    %fork t_3, S_0x5577c7781260;
    %jmp t_2;
    .scope S_0x5577c7781260;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c7799860_0, 0, 32;
T_16.121 ;
    %load/vec4 v0x5577c7799860_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_16.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x5577c7799860_0;
    %store/vec4a v0x5577c778e980, 4, 0;
    %load/vec4 v0x5577c7799860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5577c7799860_0, 0, 32;
    %jmp T_16.121;
T_16.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7796360_0, 0;
    %end;
    .scope S_0x5577c7780aa0;
t_2 %join;
    %jmp T_16.120;
T_16.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.120 ;
    %jmp T_16.32;
T_16.32 ;
    %pop/vec4 1;
T_16.13 ;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.123, 4;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_16.125, 4;
    %vpi_call/w 4 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x5577c77971a0_0 {0 0 0};
T_16.125 ;
T_16.123 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.127, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.128;
T_16.127 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.129, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.130;
T_16.129 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_16.131, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
T_16.131 ;
T_16.130 ;
T_16.128 ;
    %load/vec4 v0x5577c7784e50_0;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.133, 8;
    %load/vec4 v0x5577c77951b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_16.135, 8;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.136, 8;
T_16.135 ; End of true expr.
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_16.137, 9;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.138, 9;
T_16.137 ; End of true expr.
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.138, 9;
 ; End of false expr.
    %blend;
T_16.138;
    %jmp/0 T_16.136, 8;
 ; End of false expr.
    %blend;
T_16.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c77951b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %load/vec4 v0x5577c7784f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784f30_0, 0;
    %load/vec4 v0x5577c7784f30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.139, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_16.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %jmp T_16.142;
T_16.141 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.143, 4;
    %fork t_5, S_0x5577c7781640;
    %jmp t_4;
    .scope S_0x5577c7781640;
t_5 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_16.145, 4;
    %load/vec4 v0x5577c778ec70_0;
    %store/vec4 v0x5577c7798700_0, 0, 32;
T_16.147 ;
    %load/vec4 v0x5577c7798700_0;
    %load/vec4 v0x5577c778ec70_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_16.148, 5;
    %load/vec4 v0x5577c7798700_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_16.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x5577c7798700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577c778e980, 0, 4;
T_16.149 ;
    %load/vec4 v0x5577c7798700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5577c7798700_0, 0, 32;
    %jmp T_16.147;
T_16.148 ;
    %jmp T_16.146;
T_16.145 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_16.151, 4;
    %load/vec4 v0x5577c778ec70_0;
    %store/vec4 v0x5577c7798700_0, 0, 32;
T_16.153 ;
    %load/vec4 v0x5577c7798700_0;
    %load/vec4 v0x5577c778ec70_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_16.154, 5;
    %load/vec4 v0x5577c7798700_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_16.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x5577c7798700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577c778e980, 0, 4;
T_16.155 ;
    %load/vec4 v0x5577c7798700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5577c7798700_0, 0, 32;
    %jmp T_16.153;
T_16.154 ;
T_16.151 ;
T_16.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7796360_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %end;
    .scope S_0x5577c7780aa0;
t_4 %join;
    %jmp T_16.144;
T_16.143 ;
    %load/vec4 v0x5577c7780450_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %jmp T_16.158;
T_16.157 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_16.160, 8;
T_16.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_16.160, 8;
 ; End of false expr.
    %blend;
T_16.160;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784f30_0, 0;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.162;
T_16.161 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_16.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.164;
T_16.163 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.166;
T_16.165 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.168;
T_16.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
T_16.168 ;
T_16.166 ;
T_16.164 ;
T_16.162 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_16.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
T_16.169 ;
    %ix/getv 4, v0x5577c77951b0_0;
    %load/vec4a v0x5577c778e980, 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
T_16.158 ;
T_16.144 ;
T_16.142 ;
T_16.139 ;
T_16.133 ;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.171, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.172;
T_16.171 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.173, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.174;
T_16.173 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_16.175, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
T_16.175 ;
T_16.174 ;
T_16.172 ;
    %load/vec4 v0x5577c7784e50_0;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.177, 5;
    %load/vec4 v0x5577c7799ac0_0;
    %assign/vec4 v0x5577c778ea20_0, 0;
    %load/vec4 v0x5577c7799ac0_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5577c77838b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
T_16.177 ;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x5577c7784e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %load/vec4 v0x5577c7780450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_16.179, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_16.182, 8;
T_16.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_16.182, 8;
 ; End of false expr.
    %blend;
T_16.182;
    %assign/vec4 v0x5577c7798980_0, 0;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_16.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
    %jmp T_16.184;
T_16.183 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_16.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c77971a0_0, 0;
T_16.185 ;
T_16.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.188;
T_16.187 ;
    %load/vec4 v0x5577c77837f0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_16.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.190;
T_16.189 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.192;
T_16.191 ;
    %load/vec4 v0x5577c77971a0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
    %jmp T_16.194;
T_16.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5577c777e850_0, 0;
T_16.194 ;
T_16.192 ;
T_16.190 ;
T_16.188 ;
    %ix/getv 4, v0x5577c77951b0_0;
    %load/vec4a v0x5577c778e980, 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
T_16.179 ;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.195, 4;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %jmp T_16.196;
T_16.195 ;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.197, 4;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %jmp T_16.198;
T_16.197 ;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_16.199, 4;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
T_16.199 ;
T_16.198 ;
T_16.196 ;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.201, 8;
    %load/vec4 v0x5577c77951b0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
    %load/vec4 v0x5577c77951b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5577c778e980, 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c77838b0_0;
    %nor/r;
    %load/vec4 v0x5577c7784f30_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x5577c77951b0_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.203 ;
    %load/vec4 v0x5577c7784f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784f30_0, 0;
T_16.201 ;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.205, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.206;
T_16.205 ;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.207, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
    %jmp T_16.208;
T_16.207 ;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_16.209, 4;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5577c7799ac0_0, 0;
T_16.209 ;
T_16.208 ;
T_16.206 ;
    %load/vec4 v0x5577c7784e50_0;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5577c7784e50_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.211, 8;
    %load/vec4 v0x5577c77951b0_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5577c77951b0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.213, 8;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.215, 8;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.216, 8;
T_16.215 ; End of true expr.
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_16.217, 9;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.218, 9;
T_16.217 ; End of true expr.
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.218, 9;
 ; End of false expr.
    %blend;
T_16.218;
    %jmp/0 T_16.216, 8;
 ; End of false expr.
    %blend;
T_16.216;
    %ix/getv 3, v0x5577c77951b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5577c778e980, 0, 4;
    %load/vec4 v0x5577c77951b0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x5577c77951b0_0, 0;
T_16.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5577c7796360_0, 0;
T_16.211 ;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c77962a0_0;
    %assign/vec4 v0x5577c77988a0_0, 0;
T_16.219 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x5577c77988a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c777e770_0, 4, 1;
    %load/vec4 v0x5577c77988a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c7784e50_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5577c7784e50_0, 0;
    %load/vec4 v0x5577c777fcd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5577c777fcd0_0, 0;
    %load/vec4 v0x5577c777f8a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %jmp T_16.224;
T_16.223 ;
    %load/vec4 v0x5577c777fcd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5577c777fcd0_0, 0;
    %load/vec4 v0x5577c777f8a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5577c77988a0_0, 0;
    %jmp T_16.226;
T_16.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5577c7798980_0, 0;
T_16.226 ;
T_16.224 ;
T_16.221 ;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5577c7780aa0;
T_17 ;
    %wait E_0x5577c7743e90;
    %load/vec4 v0x5577c7796360_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5577c77962a0_0, 4, 1;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5577c779ca30_0, 0, 8;
    %load/vec4 v0x5577c7784e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5577c778ed50_0, 0, 32;
    %load/vec4 v0x5577c77951b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x5577c77971a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x5577c7799ac0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5577c777f980_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5577c778ec70_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5577c7782660;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781bad0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5577c7782660;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x5577c781bad0_0;
    %inv;
    %store/vec4 v0x5577c781bad0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5577c7782660;
T_20 ;
    %vpi_call/w 3 84 "$dumpfile", "xip_engine_quad_output_tb.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5577c7782660 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781d4a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c781b3a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781b550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781d540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c781b5f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781b790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c781dd10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5577c781de50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781def0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c781b860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781e3a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5577c781e030_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5577c781e260_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5577c781e300_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781e8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781eb20_0, 0, 1;
    %pushi/vec4 107, 0, 8;
    %store/vec4 v0x5577c781e990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5577c781e440_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5577c781ebc0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5577c781bb70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5577c781bdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c781d270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c781c0f0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5577c77452e0;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c781d4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5577c781e3a0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5577c77452e0;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5577c77d3080_0, 0, 32;
    %fork TD_xip_engine_quad_output_tb.axi_read, S_0x5577c77806c0;
    %join;
    %load/vec4 v0x5577c779c5c0_0;
    %store/vec4 v0x5577c781df90_0, 0, 32;
    %load/vec4 v0x5577c781df90_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x5577c781df90_0;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call/w 3 92 "$fatal", 32'sb00000000000000000000000000000001, "XIP QUAD-OUT read mismatch: %08h", v0x5577c781df90_0 {0 0 0};
T_20.4 ;
    %vpi_call/w 3 93 "$display", "xip_engine_quad_output_tb: PASS (test passed)" {0 0 0};
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x5577c7782660;
T_21 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 98 "$display", "[xip_engine_quad_output_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 98 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb/xip_engine_quad_output_tb.v";
    "src/qspi_device.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
