<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4121" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4121{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4121{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4121{left:669px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4121{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t5_4121{left:360px;bottom:889px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_4121{left:70px;bottom:800px;letter-spacing:0.13px;}
#t7_4121{left:70px;bottom:776px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t8_4121{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t9_4121{left:70px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_4121{left:70px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_4121{left:70px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tc_4121{left:70px;bottom:684px;letter-spacing:-0.12px;}
#td_4121{left:70px;bottom:660px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#te_4121{left:70px;bottom:643px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tf_4121{left:70px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tg_4121{left:70px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_4121{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_4121{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tj_4121{left:70px;bottom:528px;letter-spacing:0.13px;}
#tk_4121{left:70px;bottom:498px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_4121{left:91px;bottom:480px;letter-spacing:-0.14px;}
#tm_4121{left:70px;bottom:461px;letter-spacing:-0.12px;}
#tn_4121{left:70px;bottom:443px;letter-spacing:-0.12px;}
#to_4121{left:434px;bottom:450px;}
#tp_4121{left:91px;bottom:425px;letter-spacing:-0.13px;}
#tq_4121{left:70px;bottom:406px;letter-spacing:-0.12px;}
#tr_4121{left:131px;bottom:406px;}
#ts_4121{left:143px;bottom:406px;}
#tt_4121{left:91px;bottom:388px;letter-spacing:-0.13px;}
#tu_4121{left:70px;bottom:370px;letter-spacing:-0.11px;}
#tv_4121{left:70px;bottom:351px;letter-spacing:-0.11px;}
#tw_4121{left:91px;bottom:333px;letter-spacing:-0.11px;}
#tx_4121{left:70px;bottom:315px;letter-spacing:-0.12px;}
#ty_4121{left:91px;bottom:296px;letter-spacing:-0.13px;}
#tz_4121{left:91px;bottom:278px;letter-spacing:-0.11px;}
#t10_4121{left:118px;bottom:260px;letter-spacing:-0.11px;}
#t11_4121{left:146px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.26px;}
#t12_4121{left:146px;bottom:223px;letter-spacing:-0.12px;word-spacing:0.2px;}
#t13_4121{left:118px;bottom:205px;letter-spacing:-0.07px;}
#t14_4121{left:118px;bottom:186px;letter-spacing:-0.13px;}
#t15_4121{left:70px;bottom:168px;letter-spacing:-0.11px;}
#t16_4121{left:77px;bottom:1050px;letter-spacing:-0.16px;}
#t17_4121{left:77px;bottom:1034px;letter-spacing:-0.12px;}
#t18_4121{left:300px;bottom:1050px;letter-spacing:-0.14px;}
#t19_4121{left:366px;bottom:1050px;letter-spacing:-0.12px;}
#t1a_4121{left:77px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_4121{left:77px;bottom:990px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_4121{left:300px;bottom:1011px;letter-spacing:-0.13px;}
#t1d_4121{left:366px;bottom:1011px;letter-spacing:-0.11px;}
#t1e_4121{left:77px;bottom:967px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_4121{left:77px;bottom:946px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1g_4121{left:300px;bottom:967px;letter-spacing:-0.13px;}
#t1h_4121{left:366px;bottom:967px;letter-spacing:-0.11px;}
#t1i_4121{left:93px;bottom:868px;letter-spacing:-0.14px;}
#t1j_4121{left:205px;bottom:868px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_4121{left:375px;bottom:868px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_4121{left:550px;bottom:868px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1m_4121{left:731px;bottom:868px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1n_4121{left:102px;bottom:843px;letter-spacing:-0.23px;}
#t1o_4121{left:192px;bottom:843px;letter-spacing:-0.13px;}
#t1p_4121{left:365px;bottom:843px;letter-spacing:-0.12px;}
#t1q_4121{left:572px;bottom:843px;letter-spacing:-0.2px;}
#t1r_4121{left:753px;bottom:843px;letter-spacing:-0.2px;}
#t1s_4121{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1t_4121{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1u_4121{left:457px;bottom:133px;}
#t1v_4121{left:467px;bottom:133px;letter-spacing:-0.1px;word-spacing:-0.47px;}
#t1w_4121{left:783px;bottom:133px;letter-spacing:-0.11px;}
#t1x_4121{left:813px;bottom:133px;letter-spacing:-0.1px;word-spacing:-0.46px;}
#t1y_4121{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t1z_4121{left:522px;bottom:116px;}
#t20_4121{left:532px;bottom:116px;letter-spacing:-0.11px;}
#t21_4121{left:739px;bottom:116px;letter-spacing:-0.12px;}
#t22_4121{left:769px;bottom:116px;letter-spacing:-0.1px;word-spacing:0.02px;}

.s1_4121{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4121{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4121{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4121{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4121{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4121{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4121{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4121{font-size:15px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4121{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_4121{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4121" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4121Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4121" style="-webkit-user-select: none;"><object width="935" height="1210" data="4121/4121.svg" type="image/svg+xml" id="pdf4121" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4121" class="t s1_4121">Vol. 3C </span><span id="t2_4121" class="t s1_4121">31-21 </span>
<span id="t3_4121" class="t s2_4121">VMX INSTRUCTION REFERENCE </span>
<span id="t4_4121" class="t s3_4121">VMREAD—Read Field from Virtual-Machine Control Structure </span>
<span id="t5_4121" class="t s4_4121">Instruction Operand Encoding </span>
<span id="t6_4121" class="t s4_4121">Description </span>
<span id="t7_4121" class="t s5_4121">Reads a specified field from a VMCS and stores it into a specified destination operand (register or memory). In VMX </span>
<span id="t8_4121" class="t s5_4121">root operation, the instruction reads from the current VMCS. If executed in VMX non-root operation, the instruction </span>
<span id="t9_4121" class="t s5_4121">reads from the VMCS referenced by the VMCS link pointer field in the current VMCS. </span>
<span id="ta_4121" class="t s5_4121">The VMCS field is specified by the VMCS-field encoding contained in the register source operand. Outside IA-32e </span>
<span id="tb_4121" class="t s5_4121">mode, the source operand has 32 bits, regardless of the value of CS.D. In 64-bit mode, the source operand has 64 </span>
<span id="tc_4121" class="t s5_4121">bits. </span>
<span id="td_4121" class="t s5_4121">The effective size of the destination operand, which may be a register or in memory, is always 32 bits outside IA- </span>
<span id="te_4121" class="t s5_4121">32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field </span>
<span id="tf_4121" class="t s5_4121">specified by the source operand is shorter than this effective operand size, the high bits of the destination operand </span>
<span id="tg_4121" class="t s5_4121">are cleared to 0. If the VMCS field is longer, then the high bits of the field are not read. </span>
<span id="th_4121" class="t s5_4121">Note that any faults resulting from accessing a memory destination operand can occur only after determining, in </span>
<span id="ti_4121" class="t s5_4121">the operation section below, that the relevant VMCS pointer is valid and that the specified VMCS field is supported. </span>
<span id="tj_4121" class="t s4_4121">Operation </span>
<span id="tk_4121" class="t s6_4121">IF (not in VMX operation) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="tl_4121" class="t s6_4121">THEN #UD; </span>
<span id="tm_4121" class="t s6_4121">ELSIF in VMX non-root operation AND (“VMCS shadowing” is 0 OR source operand sets bits in range 63:15 OR </span>
<span id="tn_4121" class="t s6_4121">VMREAD bit corresponding to bits 14:0 of source operand is 1) </span>
<span id="to_4121" class="t s7_4121">1 </span>
<span id="tp_4121" class="t s6_4121">THEN VMexit; </span>
<span id="tq_4121" class="t s6_4121">ELSIF CPL </span><span id="tr_4121" class="t s8_4121">&gt; </span><span id="ts_4121" class="t s6_4121">0 </span>
<span id="tt_4121" class="t s6_4121">THEN #GP(0); </span>
<span id="tu_4121" class="t s6_4121">ELSIF (in VMX root operation AND current-VMCS pointer is not valid) OR </span>
<span id="tv_4121" class="t s6_4121">(in VMX non-root operation AND VMCS link pointer is not valid) </span>
<span id="tw_4121" class="t s6_4121">THEN VMfailInvalid; </span>
<span id="tx_4121" class="t s6_4121">ELSIF source operand does not correspond to any VMCS field </span>
<span id="ty_4121" class="t s6_4121">THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component); </span>
<span id="tz_4121" class="t s6_4121">ELSE </span>
<span id="t10_4121" class="t s6_4121">IF in VMX root operation </span>
<span id="t11_4121" class="t s6_4121">THEN destination operand := contents of field indexed by source operand in current VMCS; </span>
<span id="t12_4121" class="t s6_4121">ELSE destination operand := contents of field indexed by source operand in VMCS referenced by VMCS link pointer; </span>
<span id="t13_4121" class="t s6_4121">FI; </span>
<span id="t14_4121" class="t s6_4121">VMsucceed; </span>
<span id="t15_4121" class="t s6_4121">FI; </span>
<span id="t16_4121" class="t s9_4121">Opcode/ </span>
<span id="t17_4121" class="t s9_4121">Instruction </span>
<span id="t18_4121" class="t s9_4121">Op/En </span><span id="t19_4121" class="t s9_4121">Description </span>
<span id="t1a_4121" class="t s6_4121">NP 0F 78 </span>
<span id="t1b_4121" class="t s6_4121">VMREAD r/m64, r64 </span>
<span id="t1c_4121" class="t s6_4121">MR </span><span id="t1d_4121" class="t s6_4121">Reads a specified VMCS field (in 64-bit mode). </span>
<span id="t1e_4121" class="t s6_4121">NP 0F 78 </span>
<span id="t1f_4121" class="t s6_4121">VMREAD r/m32, r32 </span>
<span id="t1g_4121" class="t s6_4121">MR </span><span id="t1h_4121" class="t s6_4121">Reads a specified VMCS field (outside 64-bit mode). </span>
<span id="t1i_4121" class="t s6_4121">Op/En </span><span id="t1j_4121" class="t s6_4121">Operand 1 </span><span id="t1k_4121" class="t s6_4121">Operand 2 </span><span id="t1l_4121" class="t s6_4121">Operand 3 </span><span id="t1m_4121" class="t s6_4121">Operand 4 </span>
<span id="t1n_4121" class="t s6_4121">MR </span><span id="t1o_4121" class="t s6_4121">ModRM:r/m (w) </span><span id="t1p_4121" class="t s6_4121">ModRM:reg (r) </span><span id="t1q_4121" class="t s6_4121">NA </span><span id="t1r_4121" class="t s6_4121">NA </span>
<span id="t1s_4121" class="t s6_4121">1. </span><span id="t1t_4121" class="t s6_4121">The VMREAD bit for a source operand is defined as follows. Let </span><span id="t1u_4121" class="t sa_4121">x </span><span id="t1v_4121" class="t s6_4121">be the value of bits 14:0 of the source operand and let </span><span id="t1w_4121" class="t sa_4121">addr </span><span id="t1x_4121" class="t s6_4121">be the </span>
<span id="t1y_4121" class="t s6_4121">VMREAD-bitmap address. The corresponding VMREAD bit is in bit position </span><span id="t1z_4121" class="t sa_4121">x </span><span id="t20_4121" class="t s6_4121">&amp; 7 of the byte at physical address </span><span id="t21_4121" class="t sa_4121">addr </span><span id="t22_4121" class="t s6_4121">| (x » 3). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
