Analysis & Synthesis report for pingpong
Thu Apr 04 14:19:45 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_controller:controller
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "seg_display_output:seg_out_5"
 17. Port Connectivity Checks: "seg_display_output:seg_out_4"
 18. Port Connectivity Checks: "seg_display_output:seg_out_3"
 19. Port Connectivity Checks: "seg_display_output:seg_out_2"
 20. Port Connectivity Checks: "mux2:mux2_1"
 21. Port Connectivity Checks: "mux2:mux2_0"
 22. Port Connectivity Checks: "egde_detect:detect"
 23. Port Connectivity Checks: "clock_divider:div"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 04 14:19:45 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; pingpong                                    ;
; Top-level Entity Name              ; Ping_Pong_Final                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 522                                         ;
;     Total combinational functions  ; 509                                         ;
;     Dedicated logic registers      ; 139                                         ;
; Total registers                    ; 139                                         ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Ping_Pong_Final    ; pingpong           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Seg_Display_Output.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Seg_Display_Output.sv ;         ;
; Ping_Pong_Final.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv    ;         ;
; Edge_Detect.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv        ;         ;
; Clock_Divider.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Clock_Divider.sv      ;         ;
; ip/pll.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v       ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 522          ;
;                                             ;              ;
; Total combinational functions               ; 509          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 132          ;
;     -- 3 input functions                    ; 115          ;
;     -- <=2 input functions                  ; 262          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 210          ;
;     -- arithmetic mode                      ; 299          ;
;                                             ;              ;
; Total registers                             ; 139          ;
;     -- Dedicated logic registers            ; 139          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 89           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 89           ;
; Total fan-out                               ; 1960         ;
; Average fan-out                             ; 2.37         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                             ; Entity Name     ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+-----------------+--------------+
; |Ping_Pong_Final                     ; 509 (208)           ; 139 (74)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 89   ; 0            ; 0          ; |Ping_Pong_Final                                                                ; Ping_Pong_Final ; work         ;
;    |clock_divider:div|               ; 51 (51)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|clock_divider:div                                              ; clock_divider   ; work         ;
;    |egde_detect:detect|              ; 192 (192)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|egde_detect:detect                                             ; egde_detect     ; work         ;
;    |pll:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|pll:pll_inst                                                   ; pll             ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|pll:pll_inst|altpll:altpll_component                           ; altpll          ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated ; pll_altpll      ; work         ;
;    |vga_controller:controller|       ; 57 (57)             ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|vga_controller:controller                                      ; vga_controller  ; work         ;
;    |xor4:xor4|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Ping_Pong_Final|xor4:xor4                                                      ; xor4            ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                    ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------------+------------------------+
; egde_detect:detect|ball_detect_edge[0]             ; egde_detect:detect|ball_detect_edge[0] ; yes                    ;
; egde_detect:detect|ball_detect_edge[1]             ; egde_detect:detect|ball_detect_edge[1] ; yes                    ;
; egde_detect:detect|ball_detect_edge[2]             ; egde_detect:detect|ball_detect_edge[2] ; yes                    ;
; egde_detect:detect|ball_detect_edge[3]             ; egde_detect:detect|ball_detect_edge[3] ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                        ;                        ;
+----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------+--------------------------------------------------+
; Register name                            ; Reason for Removal                               ;
+------------------------------------------+--------------------------------------------------+
; r[0..3]                                  ; Stuck at VCC due to stuck port data_in           ;
; g[0..3]                                  ; Stuck at VCC due to stuck port data_in           ;
; b[0..3]                                  ; Stuck at VCC due to stuck port data_in           ;
; ball_vel_x[0,1]                          ; Stuck at GND due to stuck port data_in           ;
; ball_vel_x[2]                            ; Stuck at VCC due to stuck port data_in           ;
; ball_vel_x[3..31]                        ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_y[8..11]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_y[7]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_size_y[5,6]                     ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_y[4]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_size_y[3]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_y[1,2]                     ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_size_y[0]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_x[6..31]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_x[5]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_ini_x[4]                        ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_x[3]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_ini_x[0..2]                     ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_y[20..31]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_R_off_x[0..15]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_y[8..19]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_y[7]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_ini_y[6]                        ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_y[2..5]                     ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_ini_y[1]                        ; Stuck at GND due to stuck port data_in           ;
; paddle_L_ini_y[0]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_off_x[4..31]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_R_off_y[16..31]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_L_off_x[0..3]                     ; Stuck at GND due to stuck port data_in           ;
; paddle_L_off_y[0..31]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_R_off_y[0..15]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_x[4..31]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_x[3]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_size_x[2]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_x[1]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_L_size_x[0]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_L_size_y[12..31]                  ; Stuck at GND due to stuck port data_in           ;
; paddle_R_off_x[16..31]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_y[0,1]                      ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_y[2]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_ini_y[3,4]                      ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_y[5,6]                      ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_ini_y[7..31]                    ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_x[0..2]                     ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_x[3,4]                      ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_ini_x[5]                        ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_x[6]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_ini_x[7,8]                      ; Stuck at GND due to stuck port data_in           ;
; paddle_R_ini_x[9]                        ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_ini_x[10..31]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_y[0]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_y[1,2]                     ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_size_y[3]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_y[4]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_size_y[5,6]                     ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_y[7]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_size_y[8..31]                   ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_x[0]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_x[1]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_size_x[2]                       ; Stuck at GND due to stuck port data_in           ;
; paddle_R_size_x[3]                       ; Stuck at VCC due to stuck port data_in           ;
; paddle_R_size_x[4..31]                   ; Stuck at GND due to stuck port data_in           ;
; ball_ini_y[0]                            ; Stuck at VCC due to stuck port data_in           ;
; ball_ini_y[1]                            ; Stuck at GND due to stuck port data_in           ;
; ball_ini_y[2..5]                         ; Stuck at VCC due to stuck port data_in           ;
; ball_ini_y[6]                            ; Stuck at GND due to stuck port data_in           ;
; ball_ini_y[7]                            ; Stuck at VCC due to stuck port data_in           ;
; ball_ini_y[8..31]                        ; Stuck at GND due to stuck port data_in           ;
; ball_ini_x[0]                            ; Stuck at VCC due to stuck port data_in           ;
; ball_ini_x[1]                            ; Stuck at GND due to stuck port data_in           ;
; ball_ini_x[2,3]                          ; Stuck at VCC due to stuck port data_in           ;
; ball_ini_x[4..7]                         ; Stuck at GND due to stuck port data_in           ;
; ball_ini_x[8]                            ; Stuck at VCC due to stuck port data_in           ;
; ball_ini_x[9..31]                        ; Stuck at GND due to stuck port data_in           ;
; ball_size_y[0]                           ; Stuck at VCC due to stuck port data_in           ;
; ball_size_y[1,2]                         ; Stuck at GND due to stuck port data_in           ;
; ball_size_y[3,4]                         ; Stuck at VCC due to stuck port data_in           ;
; ball_size_y[5..31]                       ; Stuck at GND due to stuck port data_in           ;
; ball_size_x[0]                           ; Stuck at VCC due to stuck port data_in           ;
; ball_size_x[1,2]                         ; Stuck at GND due to stuck port data_in           ;
; ball_size_x[3,4]                         ; Stuck at VCC due to stuck port data_in           ;
; ball_size_x[5..31]                       ; Stuck at GND due to stuck port data_in           ;
; vga_controller:controller|column[11..31] ; Merged with vga_controller:controller|column[10] ;
; vga_controller:controller|row[11..31]    ; Merged with vga_controller:controller|row[10]    ;
; vga_controller:controller|row[10]        ; Stuck at GND due to stuck port data_in           ;
; vga_controller:controller|column[10]     ; Stuck at GND due to stuck port data_in           ;
; ball_off_y[0,1]                          ; Stuck at GND due to stuck port data_in           ;
; ball_off_x[0,1]                          ; Stuck at GND due to stuck port data_in           ;
; clock_divider:div|count[21..31]          ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 615  ;                                                  ;
+------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+-----------------------------+---------------------------+-----------------------------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register                    ;
+-----------------------------+---------------------------+-----------------------------------------------------------+
; clock_divider:div|count[31] ; Stuck at GND              ; clock_divider:div|count[27], clock_divider:div|count[26], ;
;                             ; due to stuck port data_in ; clock_divider:div|count[25], clock_divider:div|count[21], ;
;                             ;                           ; clock_divider:div|count[22], clock_divider:div|count[23], ;
;                             ;                           ; clock_divider:div|count[24]                               ;
; ball_ini_y[0]               ; Stuck at VCC              ; ball_off_y[0], ball_off_y[1]                              ;
;                             ; due to stuck port data_in ;                                                           ;
; ball_size_x[0]              ; Stuck at VCC              ; ball_off_x[0], ball_off_x[1]                              ;
;                             ; due to stuck port data_in ;                                                           ;
+-----------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 139   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Ping_Pong_Final|ball_off_x[2]                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Ping_Pong_Final|ball_off_y[29]                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Ping_Pong_Final|vga_controller:controller|column[6]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Ping_Pong_Final|vga_controller:controller|row[6]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Ping_Pong_Final|vga_controller:controller|h_count[9] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Ping_Pong_Final|vga_controller:controller|v_count[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1007                  ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2000                  ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:controller ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; h_pixels       ; 640   ; Signed Integer                                ;
; h_fp           ; 16    ; Signed Integer                                ;
; h_pulse        ; 96    ; Signed Integer                                ;
; h_bp           ; 48    ; Signed Integer                                ;
; h_pol          ; 0     ; Unsigned Binary                               ;
; v_pixels       ; 480   ; Signed Integer                                ;
; v_fp           ; 10    ; Signed Integer                                ;
; v_pulse        ; 2     ; Signed Integer                                ;
; v_bp           ; 33    ; Signed Integer                                ;
; v_pol          ; 0     ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "seg_display_output:seg_out_5" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; number[3] ; Input ; Info     ; Stuck at VCC              ;
; number[2] ; Input ; Info     ; Stuck at GND              ;
; number[1] ; Input ; Info     ; Stuck at VCC              ;
; number[0] ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "seg_display_output:seg_out_4" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; number[3] ; Input ; Info     ; Stuck at VCC              ;
; number[2] ; Input ; Info     ; Stuck at GND              ;
; number[1] ; Input ; Info     ; Stuck at VCC              ;
; number[0] ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "seg_display_output:seg_out_3" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; number[3] ; Input ; Info     ; Stuck at VCC              ;
; number[2] ; Input ; Info     ; Stuck at GND              ;
; number[1] ; Input ; Info     ; Stuck at VCC              ;
; number[0] ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "seg_display_output:seg_out_2" ;
+-----------+-------+----------+---------------------------+
; Port      ; Type  ; Severity ; Details                   ;
+-----------+-------+----------+---------------------------+
; number[3] ; Input ; Info     ; Stuck at VCC              ;
; number[2] ; Input ; Info     ; Stuck at GND              ;
; number[1] ; Input ; Info     ; Stuck at VCC              ;
; number[0] ; Input ; Info     ; Stuck at GND              ;
+-----------+-------+----------+---------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux2:mux2_1"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; a[3..1] ; Input ; Info     ; Stuck at VCC ;
; a[0]    ; Input ; Info     ; Stuck at GND ;
; b[3]    ; Input ; Info     ; Stuck at VCC ;
; b[2]    ; Input ; Info     ; Stuck at GND ;
; b[1]    ; Input ; Info     ; Stuck at VCC ;
; b[0]    ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux2:mux2_0"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; a[3..2] ; Input ; Info     ; Stuck at VCC ;
; a[1]    ; Input ; Info     ; Stuck at GND ;
; a[0]    ; Input ; Info     ; Stuck at VCC ;
; b[3]    ; Input ; Info     ; Stuck at VCC ;
; b[2]    ; Input ; Info     ; Stuck at GND ;
; b[1]    ; Input ; Info     ; Stuck at VCC ;
; b[0]    ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "egde_detect:detect"                                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; paddle_R_detect_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; paddle_L_detect_edge ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "clock_divider:div"       ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; threshold[17..16] ; Input ; Info     ; Stuck at VCC ;
; threshold[7..6]   ; Input ; Info     ; Stuck at VCC ;
; threshold[31..21] ; Input ; Info     ; Stuck at GND ;
; threshold[19..18] ; Input ; Info     ; Stuck at GND ;
; threshold[15..13] ; Input ; Info     ; Stuck at GND ;
; threshold[11..10] ; Input ; Info     ; Stuck at GND ;
; threshold[3..0]   ; Input ; Info     ; Stuck at GND ;
; threshold[20]     ; Input ; Info     ; Stuck at VCC ;
; threshold[12]     ; Input ; Info     ; Stuck at VCC ;
; threshold[9]      ; Input ; Info     ; Stuck at VCC ;
; threshold[8]      ; Input ; Info     ; Stuck at GND ;
; threshold[5]      ; Input ; Info     ; Stuck at GND ;
; threshold[4]      ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 139                         ;
;     ENA               ; 20                          ;
;     ENA SCLR          ; 70                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 36                          ;
; cycloneiii_lcell_comb ; 519                         ;
;     arith             ; 299                         ;
;         2 data inputs ; 213                         ;
;         3 data inputs ; 86                          ;
;     normal            ; 220                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 132                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 10.30                       ;
; Average LUT depth     ; 6.71                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Apr 04 14:19:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file seg_display_output.sv
    Info (12023): Found entity 1: seg_display_output File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Seg_Display_Output.sv Line: 1
Warning (12090): Entity "xor4" obtained from "Ping_Pong_Final.sv" instead of from Quartus Prime megafunction library File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 270
Info (12021): Found 3 design units, including 3 entities, in source file ping_pong_final.sv
    Info (12023): Found entity 1: Ping_Pong_Final File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 3
    Info (12023): Found entity 2: xor4 File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 270
    Info (12023): Found entity 3: mux2 File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 286
Info (12021): Found 1 design units, including 1 entities, in source file edge_detect.sv
    Info (12023): Found entity 1: egde_detect File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Clock_Divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v Line: 40
Info (12127): Elaborating entity "Ping_Pong_Final" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Ping_Pong_Final.sv(16): object "boost" assigned a value but never read File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 16
Warning (10036): Verilog HDL or VHDL warning at Ping_Pong_Final.sv(17): object "bounce_en" assigned a value but never read File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 17
Warning (10036): Verilog HDL or VHDL warning at Ping_Pong_Final.sv(23): object "ball_vel_y" assigned a value but never read File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at Ping_Pong_Final.sv(28): object "paddle_R_vel" assigned a value but never read File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at Ping_Pong_Final.sv(33): object "paddle_L_vel" assigned a value but never read File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at Ping_Pong_Final.sv(34): object "rect_boost_dist" assigned a value but never read File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 34
Warning (10034): Output port "LED[9..8]" at Ping_Pong_Final.sv(9) has no driver File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 9
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 75
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v Line: 91
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/ip/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:div" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 76
Info (12128): Elaborating entity "xor4" for hierarchy "xor4:xor4" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 78
Info (12128): Elaborating entity "egde_detect" for hierarchy "egde_detect:detect" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 105
Warning (10240): Verilog HDL Always Construct warning at Edge_Detect.sv(54): inferring latch(es) for variable "ball_detect_edge", which holds its previous value in one or more paths through the always construct File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 54
Warning (10240): Verilog HDL Always Construct warning at Edge_Detect.sv(54): inferring latch(es) for variable "paddle_R_detect_edge", which holds its previous value in one or more paths through the always construct File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 54
Warning (10240): Verilog HDL Always Construct warning at Edge_Detect.sv(54): inferring latch(es) for variable "paddle_L_detect_edge", which holds its previous value in one or more paths through the always construct File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 54
Info (10041): Inferred latch for "paddle_L_detect_edge[0]" at Edge_Detect.sv(128) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 128
Info (10041): Inferred latch for "paddle_L_detect_edge[1]" at Edge_Detect.sv(128) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 128
Info (10041): Inferred latch for "paddle_L_detect_edge[2]" at Edge_Detect.sv(128) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 128
Info (10041): Inferred latch for "paddle_L_detect_edge[3]" at Edge_Detect.sv(128) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 128
Info (10041): Inferred latch for "paddle_R_detect_edge[0]" at Edge_Detect.sv(115) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 115
Info (10041): Inferred latch for "paddle_R_detect_edge[1]" at Edge_Detect.sv(115) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 115
Info (10041): Inferred latch for "paddle_R_detect_edge[2]" at Edge_Detect.sv(115) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 115
Info (10041): Inferred latch for "paddle_R_detect_edge[3]" at Edge_Detect.sv(115) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 115
Info (10041): Inferred latch for "ball_detect_edge[0]" at Edge_Detect.sv(65) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
Info (10041): Inferred latch for "ball_detect_edge[1]" at Edge_Detect.sv(65) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
Info (10041): Inferred latch for "ball_detect_edge[2]" at Edge_Detect.sv(65) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
Info (10041): Inferred latch for "ball_detect_edge[3]" at Edge_Detect.sv(65) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v Line: 5
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:controller" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 113
Warning (10230): Verilog HDL assignment warning at vga_controller.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v Line: 47
Warning (10230): Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10) File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/vga_controller.v Line: 51
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux2_0" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 118
Info (12128): Elaborating entity "seg_display_output" for hierarchy "seg_display_output:seg_out_0" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 119
Warning (13012): Latch egde_detect:detect|ball_detect_edge[1] has unsafe behavior File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal egde_detect:detect|LessThan1~synth File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
Warning (13012): Latch egde_detect:detect|ball_detect_edge[2] has unsafe behavior File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal egde_detect:detect|LessThan2~synth File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Edge_Detect.sv Line: 66
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX[0][0]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[0][1]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[0][2]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[0][3]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[0][5]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[1][1]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[1][2]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][0]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][1]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][2]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][3]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][4]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][5]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][6]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[2][7]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][0]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][1]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][2]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][3]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][4]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][5]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][6]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[3][7]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][0]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][1]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][2]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][3]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][4]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][5]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][6]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[4][7]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][0]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][1]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][2]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][3]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][4]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][5]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][6]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "HEX[5][7]" is stuck at VCC File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 8
    Warning (13410): Pin "LED[8]" is stuck at GND File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 9
    Warning (13410): Pin "LED[9]" is stuck at GND File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/Ping_Pong_Final.sv Line: 6
Info (21057): Implemented 613 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 523 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4790 megabytes
    Info: Processing ended: Thu Apr 04 14:19:45 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/panem/OneDrive - York University/Lassonde Engineering (OneDrive)/Lassonde Engineering/W24/EECS 3216/Project/output_files/pingpong.map.smsg.


