
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120449                       # Number of seconds simulated
sim_ticks                                120448537972                       # Number of ticks simulated
final_tick                               1178307359285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91328                       # Simulator instruction rate (inst/s)
host_op_rate                                   118456                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3428701                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911632                       # Number of bytes of host memory used
host_seconds                                 35129.50                       # Real time elapsed on the host
sim_insts                                  3208291822                       # Number of instructions simulated
sim_ops                                    4161293122                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2205440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1107200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1608320                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4925824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1546112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1546112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17230                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8650                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12565                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38483                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12079                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12079                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18310226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9192308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13352757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40895673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14878                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              40382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12836287                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12836287                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12836287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18310226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9192308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13352757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53731960                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144596085                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185901                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093555                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934507                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9367539                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673952                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437885                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87619                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104521379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128073006                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185901                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111837                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27198503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6266699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5562653                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12109390                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141582866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114384363     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785446      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365215      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381287      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269880      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124208      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778196      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977660      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516611      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141582866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160349                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885729                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103348593                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6980698                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26849583                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110111                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293872                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733041                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6460                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154477573                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51132                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293872                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103865810                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4355242                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1458778                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432600                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176556                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153022585                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2514                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403984                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        23622                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214095235                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713224549                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713224549                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45836010                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33672                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17650                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3809788                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308805                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690145                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149153972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139211782                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108708                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25190625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57161132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1627                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141582866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582114                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84193088     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23733818     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11957795      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807155      5.51%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906559      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702315      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067624      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118742      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95770      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141582866                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         977277     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156499     11.98%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172268     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114978439     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012329      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361867     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843125      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139211782                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962763                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306044                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009382                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421421182                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174378938                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135095519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140517826                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200016                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976442                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          681                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158187                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293872                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3657451                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       256739                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149187643                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1168273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188571                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899857                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17649                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13099                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          681                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236055                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136836737                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112774                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375045                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954269                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296311                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841495                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946338                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135101752                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135095519                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81521577                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221147682                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934296                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368630                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26774510                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959377                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137288994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708981                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88186021     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509816     16.40%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810191      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816760      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763998      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537774      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561683      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095530      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007221      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137288994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007221                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283478199                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302686984                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3013219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445961                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445961                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691582                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691582                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618347106                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186418084                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145845196                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144596085                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22345329                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18419301                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1993550                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9218128                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8571351                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2345759                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88297                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108873759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122742266                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22345329                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10917110                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25661990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5897609                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3418768                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12631394                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141825273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.062731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.482959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116163283     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1338794      0.94%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1895700      1.34%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2478871      1.75%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2776651      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2068363      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1187354      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1747362      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12168895      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141825273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154536                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.848863                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107671810                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5020694                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25203709                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58536                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3870523                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3570423                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148122572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3870523                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108419192                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1072713                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2610851                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24517552                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1334436                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147137514                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1035                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        268838                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          880                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    205187213                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    687405908                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    687405908                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167700467                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37486729                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38890                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22519                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4032551                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13985996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7267674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120533                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1584845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143001813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133847406                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27419                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20545237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48457110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141825273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.943749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.504707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85183396     60.06%     60.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22812686     16.09%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12643287      8.91%     85.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8150983      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7475769      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2980316      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1811331      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       517485      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       250020      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141825273                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64501     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94399     33.35%     56.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124137     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112370052     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2041177      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16371      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12209004      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7210802      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133847406                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.925664                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             283037                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    409830540                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    163586243                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131290236                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134130443                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       327460                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2919583                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174503                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3870523                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         809892                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       109455                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143040668                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1365647                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13985996                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7267674                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22485                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83768                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1171094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1125838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2296932                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132037934                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12042955                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1809471                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19252120                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18504080                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7209165                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.913150                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131290458                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131290236                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76907511                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        208911396                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.907979                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368135                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98213587                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120708759                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22341249                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2026198                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137954750                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.874988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89026598     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23522978     17.05%     81.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9240566      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4754170      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4148699      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1993455      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1726580      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       813044      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2728660      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137954750                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98213587                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120708759                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18159584                       # Number of memory references committed
system.switch_cpus1.commit.loads             11066413                       # Number of loads committed
system.switch_cpus1.commit.membars              16370                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17312448                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108802601                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2462982                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2728660                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278276098                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289970595                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2770812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98213587                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120708759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98213587                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472262                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472262                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679227                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679227                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       594970056                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182160075                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138746368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32740                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144596085                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21283010                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18650560                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1660087                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10577107                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10276682                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1481390                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52142                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112255421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             118310394                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21283010                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11758072                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24066809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5425807                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1942491                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12795036                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1047710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142020733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117953924     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1210085      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2214729      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1861132      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3407451      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3687139      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          802417      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          629810      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10254046      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142020733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147189                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818213                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111382088                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2999185                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23864737                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23656                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3751066                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2284151                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4952                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     133505544                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3751066                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       111828353                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1451179                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       753264                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23430640                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       806230                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     132567243                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         84209                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       487628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    176053210                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    601490980                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    601490980                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    142027821                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34025371                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18918                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9466                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2551621                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22080666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4282460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        77971                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       951884                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         131011002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        123097197                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        99567                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21709463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     46575324                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142020733                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866755                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477884                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90786370     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20864620     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10473928      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6874236      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7165648      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3704638      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1661280      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       411553      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78460      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142020733                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         308593     60.02%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     60.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        128576     25.01%     85.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76967     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     97161500     78.93%     78.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1030358      0.84%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9452      0.01%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20644729     16.77%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4251158      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     123097197                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851318                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             514136                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    388828830                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152739688                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    120311286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     123611333                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       228628                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3994089                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131133                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3751066                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         982126                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49198                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    131029918                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22080666                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4282460                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9466                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       803885                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       985549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1789434                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    121771846                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20325369                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1325351                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24576318                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18757191                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4250949                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842152                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             120419616                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            120311286                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         69493473                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        164963992                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832051                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421264                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95428552                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    108395747                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22635087                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1664613                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138269667                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783945                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660075                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     98012812     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15620584     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11292056      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2525542      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2874846      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1020479      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4258168      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       857802      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1807378      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138269667                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95428552                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     108395747                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              22237901                       # Number of memory references committed
system.switch_cpus2.commit.loads             18086574                       # Number of loads committed
system.switch_cpus2.commit.membars               9450                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16974844                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         94621634                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1464749                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1807378                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           267493123                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          265812827                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2575352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95428552                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            108395747                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95428552                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.515229                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.515229                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.659966                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.659966                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       563395560                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      158044679                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140063113                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18900                       # number of misc regfile writes
system.l20.replacements                         17240                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679343                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27480                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.721361                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.014929                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.888184                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5864.577328                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4358.519559                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001271                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000380                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.572713                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425637                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80565                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80565                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18625                       # number of Writeback hits
system.l20.Writeback_hits::total                18625                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80565                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80565                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80565                       # number of overall hits
system.l20.overall_hits::total                  80565                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17230                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17240                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17230                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17240                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17230                       # number of overall misses
system.l20.overall_misses::total                17240                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2383141                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4922439147                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4924822288                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2383141                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4922439147                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4924822288                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2383141                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4922439147                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4924822288                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97795                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97805                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18625                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18625                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97795                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97805                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97795                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97805                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176185                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176269                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176185                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176269                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176185                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176269                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 238314.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285690.025943                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285662.545708                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 238314.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285690.025943                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285662.545708                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 238314.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285690.025943                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285662.545708                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4276                       # number of writebacks
system.l20.writebacks::total                     4276                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17230                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17240                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17230                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17240                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17230                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17240                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1763345                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3855635411                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3857398756                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1763345                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3855635411                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3857398756                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1763345                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3855635411                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3857398756                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176185                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176269                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176185                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176269                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176185                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176269                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176334.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223774.545038                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223747.027610                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 176334.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223774.545038                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223747.027610                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 176334.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223774.545038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223747.027610                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8664                       # number of replacements
system.l21.tagsinuse                     10239.964867                       # Cycle average of tags in use
system.l21.total_refs                          554277                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18904                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.320620                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          565.424840                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.008461                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3707.025259                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5958.506308                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055217                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000880                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.362014                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.581885                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42755                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42755                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25012                       # number of Writeback hits
system.l21.Writeback_hits::total                25012                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42755                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42755                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42755                       # number of overall hits
system.l21.overall_hits::total                  42755                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8642                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8656                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8650                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8664                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8650                       # number of overall misses
system.l21.overall_misses::total                 8664                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3352239                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2390178887                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2393531126                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2368303                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2368303                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3352239                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2392547190                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2395899429                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3352239                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2392547190                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2395899429                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51397                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51411                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25012                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25012                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            8                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51405                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51419                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51405                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51419                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168142                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168369                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168272                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168498                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168272                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168498                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 239445.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 276577.052418                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 276516.996996                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 296037.875000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 296037.875000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 239445.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 276595.050867                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 276535.021814                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 239445.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 276595.050867                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 276535.021814                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5779                       # number of writebacks
system.l21.writebacks::total                     5779                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8642                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8656                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8650                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8664                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8650                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8664                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2486603                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1854912037                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1857398640                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1872801                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1872801                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2486603                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1856784838                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1859271441                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2486603                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1856784838                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1859271441                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168142                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168369                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168272                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168498                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168272                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168498                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177614.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214639.208169                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 214579.325323                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 234100.125000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 234100.125000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 177614.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 214657.206705                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 214597.350069                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 177614.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 214657.206705                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 214597.350069                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12579                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          199647                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24867                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.028592                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          417.025994                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.427366                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5571.504632                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6291.042008                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033938                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000686                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.453410                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.511966                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34617                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34617                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9764                       # number of Writeback hits
system.l22.Writeback_hits::total                 9764                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34617                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34617                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34617                       # number of overall hits
system.l22.overall_hits::total                  34617                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12565                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12579                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12565                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12579                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12565                       # number of overall misses
system.l22.overall_misses::total                12579                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3777598                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3508149933                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3511927531                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3777598                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3508149933                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3511927531                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3777598                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3508149933                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3511927531                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        47182                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              47196                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9764                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9764                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        47182                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               47196                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        47182                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              47196                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266309                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266527                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266309                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266527                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266309                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266527                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 269828.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 279200.153840                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 279189.723428                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 269828.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 279200.153840                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 279189.723428                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 269828.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 279200.153840                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 279189.723428                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2024                       # number of writebacks
system.l22.writebacks::total                     2024                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12565                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12579                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12565                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12579                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12565                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12579                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2910234                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2729906554                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2732816788                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2910234                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2729906554                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2732816788                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2910234                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2729906554                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2732816788                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266309                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266527                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266309                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266527                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266309                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266527                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207873.857143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217262.757979                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 217252.308451                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207873.857143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 217262.757979                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 217252.308451                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207873.857143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 217262.757979                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 217252.308451                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.850699                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012117041                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840212.801818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.850699                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015786                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881171                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12109380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12109380                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12109380                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12109380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12109380                       # number of overall hits
system.cpu0.icache.overall_hits::total       12109380                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2571141                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2571141                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2571141                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2571141                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2571141                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2571141                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12109390                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12109390                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12109390                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12109390                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12109390                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12109390                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257114.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257114.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257114.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257114.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257114.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257114.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2466141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2466141                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2466141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2466141                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2466141                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2466141                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 246614.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 246614.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 246614.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 246614.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 246614.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 246614.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97795                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225930                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98051                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1950.270064                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520267                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479733                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10961430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10961430                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17226                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17226                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670860                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       406823                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       406823                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       406918                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        406918                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       406918                       # number of overall misses
system.cpu0.dcache.overall_misses::total       406918                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45067961220                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45067961220                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14603531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14603531                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45082564751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45082564751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45082564751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45082564751                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11368253                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11368253                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077778                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077778                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077778                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077778                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035786                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035786                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021329                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021329                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110780.268618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110780.268618                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 153721.378947                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 153721.378947                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110790.293747                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110790.293747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110790.293747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110790.293747                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18625                       # number of writebacks
system.cpu0.dcache.writebacks::total            18625                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309028                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309028                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309123                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309123                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309123                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97795                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97795                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97795                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97795                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97795                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97795                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10411733274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10411733274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10411733274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10411733274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10411733274                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10411733274                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005126                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005126                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005126                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005126                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106464.883419                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106464.883419                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106464.883419                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106464.883419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106464.883419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106464.883419                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995916                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015854799                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043973.438632                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995916                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12631378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12631378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12631378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12631378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12631378                       # number of overall hits
system.cpu1.icache.overall_hits::total       12631378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4150053                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4150053                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4150053                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4150053                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4150053                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4150053                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12631394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12631394                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12631394                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12631394                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12631394                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12631394                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259378.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259378.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259378.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259378.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259378.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259378.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3468439                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3468439                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3468439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3468439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3468439                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3468439                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 247745.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 247745.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 247745.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 247745.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 247745.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 247745.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51405                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172526127                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51661                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3339.581638                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.221777                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.778223                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911023                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088977                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8967031                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8967031                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7056302                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7056302                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17263                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17263                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16370                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16370                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16023333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16023333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16023333                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16023333                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149175                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149175                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3140                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152315                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152315                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152315                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152315                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18445336826                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18445336826                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    666033895                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    666033895                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19111370721                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19111370721                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19111370721                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19111370721                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9116206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9116206                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7059442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7059442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16175648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16175648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16175648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16175648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016364                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000445                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000445                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009416                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009416                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009416                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009416                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123648.981572                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123648.981572                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 212112.705414                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 212112.705414                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125472.676499                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125472.676499                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125472.676499                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125472.676499                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2312798                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 210254.363636                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25012                       # number of writebacks
system.cpu1.dcache.writebacks::total            25012                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97778                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97778                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100910                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100910                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100910                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51397                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51397                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51405                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51405                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51405                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5260921145                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5260921145                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2434703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2434703                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5263355848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5263355848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5263355848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5263355848                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003178                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003178                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102358.525692                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102358.525692                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 304337.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 304337.875000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102389.959109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102389.959109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102389.959109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102389.959109                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.949822                       # Cycle average of tags in use
system.cpu2.icache.total_refs               924261010                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708430.702403                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.949822                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022355                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866907                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12795020                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12795020                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12795020                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12795020                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12795020                       # number of overall hits
system.cpu2.icache.overall_hits::total       12795020                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4495717                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4495717                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4495717                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4495717                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4495717                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4495717                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12795036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12795036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12795036                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12795036                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12795036                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12795036                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 280982.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 280982.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 280982.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 280982.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 280982.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 280982.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3893798                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3893798                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3893798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3893798                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3893798                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3893798                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 278128.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 278128.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 278128.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47182                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               227514025                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 47438                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4796.029027                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.543804                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.456196                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830249                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169751                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18393493                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18393493                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4132411                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4132411                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9467                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9467                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9450                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9450                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22525904                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22525904                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22525904                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22525904                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       175183                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       175183                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175183                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175183                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175183                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175183                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  26505441527                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  26505441527                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  26505441527                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  26505441527                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  26505441527                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  26505441527                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18568676                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18568676                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4132411                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4132411                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9450                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22701087                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22701087                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22701087                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22701087                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009434                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009434                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007717                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007717                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 151301.447783                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 151301.447783                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 151301.447783                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 151301.447783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 151301.447783                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 151301.447783                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9764                       # number of writebacks
system.cpu2.dcache.writebacks::total             9764                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       128001                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       128001                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       128001                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       128001                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       128001                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       128001                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47182                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47182                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47182                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47182                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47182                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5867274602                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5867274602                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5867274602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5867274602                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5867274602                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5867274602                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124354.088466                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124354.088466                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124354.088466                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124354.088466                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124354.088466                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124354.088466                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
