Version 3.2 HI-TECH Software Intermediate Code
"7914 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f2431.h
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"7916
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"5795
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"5789
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
"9 General\General.h
[v _Timer1_Tick_Counter `Vus ~T0 @X0 0 e ]
"28 PetitModbus\PetitModbusPort.h
[v _PetitModBus_TimerValues `(v ~T0 @X0 0 ef ]
"7666 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f2431.h
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"7668
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"27 PetitModbus\PetitModbusPort.h
[v _ReceiveInterrupt `(v ~T0 @X0 0 ef1`uc ]
"4236 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f2431.h
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f2431.h: 49: extern volatile unsigned char DFLTCON @ 0xF60;
"51 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f2431.h
[; ;pic18f2431.h: 51: asm("DFLTCON equ 0F60h");
[; <" DFLTCON equ 0F60h ;# ">
[; ;pic18f2431.h: 54: typedef union {
[; ;pic18f2431.h: 55: struct {
[; ;pic18f2431.h: 56: unsigned FLTCK :3;
[; ;pic18f2431.h: 57: unsigned FLT1EN :1;
[; ;pic18f2431.h: 58: unsigned FLT2EN :1;
[; ;pic18f2431.h: 59: unsigned FLT3EN :1;
[; ;pic18f2431.h: 60: unsigned FLT4EN :1;
[; ;pic18f2431.h: 61: };
[; ;pic18f2431.h: 62: struct {
[; ;pic18f2431.h: 63: unsigned FLTCK0 :1;
[; ;pic18f2431.h: 64: unsigned FLTCK1 :1;
[; ;pic18f2431.h: 65: unsigned FLTCK2 :1;
[; ;pic18f2431.h: 66: };
[; ;pic18f2431.h: 67: } DFLTCONbits_t;
[; ;pic18f2431.h: 68: extern volatile DFLTCONbits_t DFLTCONbits @ 0xF60;
[; ;pic18f2431.h: 112: extern volatile unsigned char CAP3CON @ 0xF61;
"114
[; ;pic18f2431.h: 114: asm("CAP3CON equ 0F61h");
[; <" CAP3CON equ 0F61h ;# ">
[; ;pic18f2431.h: 117: typedef union {
[; ;pic18f2431.h: 118: struct {
[; ;pic18f2431.h: 119: unsigned CAP3M :4;
[; ;pic18f2431.h: 120: unsigned :1;
[; ;pic18f2431.h: 121: unsigned CAP3TMR :1;
[; ;pic18f2431.h: 122: unsigned CAP3REN :1;
[; ;pic18f2431.h: 123: };
[; ;pic18f2431.h: 124: struct {
[; ;pic18f2431.h: 125: unsigned CAP3M0 :1;
[; ;pic18f2431.h: 126: unsigned CAP3M1 :1;
[; ;pic18f2431.h: 127: unsigned CAP3M2 :1;
[; ;pic18f2431.h: 128: unsigned CAP3M3 :1;
[; ;pic18f2431.h: 129: };
[; ;pic18f2431.h: 130: } CAP3CONbits_t;
[; ;pic18f2431.h: 131: extern volatile CAP3CONbits_t CAP3CONbits @ 0xF61;
[; ;pic18f2431.h: 170: extern volatile unsigned char CAP2CON @ 0xF62;
"172
[; ;pic18f2431.h: 172: asm("CAP2CON equ 0F62h");
[; <" CAP2CON equ 0F62h ;# ">
[; ;pic18f2431.h: 175: typedef union {
[; ;pic18f2431.h: 176: struct {
[; ;pic18f2431.h: 177: unsigned CAP2M :4;
[; ;pic18f2431.h: 178: unsigned :1;
[; ;pic18f2431.h: 179: unsigned CAP2TMR :1;
[; ;pic18f2431.h: 180: unsigned CAP2REN :1;
[; ;pic18f2431.h: 181: };
[; ;pic18f2431.h: 182: struct {
[; ;pic18f2431.h: 183: unsigned CAP2M0 :1;
[; ;pic18f2431.h: 184: unsigned CAP2M1 :1;
[; ;pic18f2431.h: 185: unsigned CAP2M2 :1;
[; ;pic18f2431.h: 186: unsigned CAP2M3 :1;
[; ;pic18f2431.h: 187: };
[; ;pic18f2431.h: 188: } CAP2CONbits_t;
[; ;pic18f2431.h: 189: extern volatile CAP2CONbits_t CAP2CONbits @ 0xF62;
[; ;pic18f2431.h: 228: extern volatile unsigned char CAP1CON @ 0xF63;
"230
[; ;pic18f2431.h: 230: asm("CAP1CON equ 0F63h");
[; <" CAP1CON equ 0F63h ;# ">
[; ;pic18f2431.h: 233: typedef union {
[; ;pic18f2431.h: 234: struct {
[; ;pic18f2431.h: 235: unsigned CAP1M :4;
[; ;pic18f2431.h: 236: unsigned :1;
[; ;pic18f2431.h: 237: unsigned CAP1TMR :1;
[; ;pic18f2431.h: 238: unsigned CAP1REN :1;
[; ;pic18f2431.h: 239: };
[; ;pic18f2431.h: 240: struct {
[; ;pic18f2431.h: 241: unsigned CAP1M0 :1;
[; ;pic18f2431.h: 242: unsigned CAP1M1 :1;
[; ;pic18f2431.h: 243: unsigned CAP1M2 :1;
[; ;pic18f2431.h: 244: unsigned CAP1M3 :1;
[; ;pic18f2431.h: 245: };
[; ;pic18f2431.h: 246: } CAP1CONbits_t;
[; ;pic18f2431.h: 247: extern volatile CAP1CONbits_t CAP1CONbits @ 0xF63;
[; ;pic18f2431.h: 286: extern volatile unsigned char CAP3BUFL @ 0xF64;
"288
[; ;pic18f2431.h: 288: asm("CAP3BUFL equ 0F64h");
[; <" CAP3BUFL equ 0F64h ;# ">
[; ;pic18f2431.h: 291: extern volatile unsigned char MAXCNTL @ 0xF64;
"293
[; ;pic18f2431.h: 293: asm("MAXCNTL equ 0F64h");
[; <" MAXCNTL equ 0F64h ;# ">
[; ;pic18f2431.h: 297: extern volatile unsigned char CAP3BUFH @ 0xF65;
"299
[; ;pic18f2431.h: 299: asm("CAP3BUFH equ 0F65h");
[; <" CAP3BUFH equ 0F65h ;# ">
[; ;pic18f2431.h: 302: extern volatile unsigned char MAXCNTH @ 0xF65;
"304
[; ;pic18f2431.h: 304: asm("MAXCNTH equ 0F65h");
[; <" MAXCNTH equ 0F65h ;# ">
[; ;pic18f2431.h: 308: extern volatile unsigned char CAP2BUFL @ 0xF66;
"310
[; ;pic18f2431.h: 310: asm("CAP2BUFL equ 0F66h");
[; <" CAP2BUFL equ 0F66h ;# ">
[; ;pic18f2431.h: 313: extern volatile unsigned char POSCNTL @ 0xF66;
"315
[; ;pic18f2431.h: 315: asm("POSCNTL equ 0F66h");
[; <" POSCNTL equ 0F66h ;# ">
[; ;pic18f2431.h: 319: extern volatile unsigned char CAP2BUFH @ 0xF67;
"321
[; ;pic18f2431.h: 321: asm("CAP2BUFH equ 0F67h");
[; <" CAP2BUFH equ 0F67h ;# ">
[; ;pic18f2431.h: 324: extern volatile unsigned char POSCNTH @ 0xF67;
"326
[; ;pic18f2431.h: 326: asm("POSCNTH equ 0F67h");
[; <" POSCNTH equ 0F67h ;# ">
[; ;pic18f2431.h: 330: extern volatile unsigned char CAP1BUFL @ 0xF68;
"332
[; ;pic18f2431.h: 332: asm("CAP1BUFL equ 0F68h");
[; <" CAP1BUFL equ 0F68h ;# ">
[; ;pic18f2431.h: 335: extern volatile unsigned char VELRL @ 0xF68;
"337
[; ;pic18f2431.h: 337: asm("VELRL equ 0F68h");
[; <" VELRL equ 0F68h ;# ">
[; ;pic18f2431.h: 341: extern volatile unsigned char CAP1BUFH @ 0xF69;
"343
[; ;pic18f2431.h: 343: asm("CAP1BUFH equ 0F69h");
[; <" CAP1BUFH equ 0F69h ;# ">
[; ;pic18f2431.h: 346: extern volatile unsigned char VELRH @ 0xF69;
"348
[; ;pic18f2431.h: 348: asm("VELRH equ 0F69h");
[; <" VELRH equ 0F69h ;# ">
[; ;pic18f2431.h: 352: extern volatile unsigned char OVDCONS @ 0xF6A;
"354
[; ;pic18f2431.h: 354: asm("OVDCONS equ 0F6Ah");
[; <" OVDCONS equ 0F6Ah ;# ">
[; ;pic18f2431.h: 357: typedef union {
[; ;pic18f2431.h: 358: struct {
[; ;pic18f2431.h: 359: unsigned POUT :8;
[; ;pic18f2431.h: 360: };
[; ;pic18f2431.h: 361: struct {
[; ;pic18f2431.h: 362: unsigned POUT0 :1;
[; ;pic18f2431.h: 363: unsigned POUT1 :1;
[; ;pic18f2431.h: 364: unsigned POUT2 :1;
[; ;pic18f2431.h: 365: unsigned POUT3 :1;
[; ;pic18f2431.h: 366: unsigned POUT4 :1;
[; ;pic18f2431.h: 367: unsigned POUT5 :1;
[; ;pic18f2431.h: 368: unsigned POUT6 :1;
[; ;pic18f2431.h: 369: unsigned POUT7 :1;
[; ;pic18f2431.h: 370: };
[; ;pic18f2431.h: 371: } OVDCONSbits_t;
[; ;pic18f2431.h: 372: extern volatile OVDCONSbits_t OVDCONSbits @ 0xF6A;
[; ;pic18f2431.h: 421: extern volatile unsigned char OVDCOND @ 0xF6B;
"423
[; ;pic18f2431.h: 423: asm("OVDCOND equ 0F6Bh");
[; <" OVDCOND equ 0F6Bh ;# ">
[; ;pic18f2431.h: 426: typedef union {
[; ;pic18f2431.h: 427: struct {
[; ;pic18f2431.h: 428: unsigned POVD :8;
[; ;pic18f2431.h: 429: };
[; ;pic18f2431.h: 430: struct {
[; ;pic18f2431.h: 431: unsigned POVD0 :1;
[; ;pic18f2431.h: 432: unsigned POVD1 :1;
[; ;pic18f2431.h: 433: unsigned POVD2 :1;
[; ;pic18f2431.h: 434: unsigned POVD3 :1;
[; ;pic18f2431.h: 435: unsigned POVD4 :1;
[; ;pic18f2431.h: 436: unsigned POVD5 :1;
[; ;pic18f2431.h: 437: unsigned POVD6 :1;
[; ;pic18f2431.h: 438: unsigned POVD7 :1;
[; ;pic18f2431.h: 439: };
[; ;pic18f2431.h: 440: } OVDCONDbits_t;
[; ;pic18f2431.h: 441: extern volatile OVDCONDbits_t OVDCONDbits @ 0xF6B;
[; ;pic18f2431.h: 490: extern volatile unsigned char FLTCONFIG @ 0xF6C;
"492
[; ;pic18f2431.h: 492: asm("FLTCONFIG equ 0F6Ch");
[; <" FLTCONFIG equ 0F6Ch ;# ">
[; ;pic18f2431.h: 495: typedef union {
[; ;pic18f2431.h: 496: struct {
[; ;pic18f2431.h: 497: unsigned FLTAEN :1;
[; ;pic18f2431.h: 498: unsigned FLTAMOD :1;
[; ;pic18f2431.h: 499: unsigned FLTAS :1;
[; ;pic18f2431.h: 500: unsigned FLTCON :1;
[; ;pic18f2431.h: 501: unsigned FLTBEN :1;
[; ;pic18f2431.h: 502: unsigned FLTBMOD :1;
[; ;pic18f2431.h: 503: unsigned FLTBS :1;
[; ;pic18f2431.h: 504: unsigned BRFEN :1;
[; ;pic18f2431.h: 505: };
[; ;pic18f2431.h: 506: } FLTCONFIGbits_t;
[; ;pic18f2431.h: 507: extern volatile FLTCONFIGbits_t FLTCONFIGbits @ 0xF6C;
[; ;pic18f2431.h: 551: extern volatile unsigned char DTCON @ 0xF6D;
"553
[; ;pic18f2431.h: 553: asm("DTCON equ 0F6Dh");
[; <" DTCON equ 0F6Dh ;# ">
[; ;pic18f2431.h: 556: typedef union {
[; ;pic18f2431.h: 557: struct {
[; ;pic18f2431.h: 558: unsigned DTA :6;
[; ;pic18f2431.h: 559: unsigned DTAPS :2;
[; ;pic18f2431.h: 560: };
[; ;pic18f2431.h: 561: struct {
[; ;pic18f2431.h: 562: unsigned DT0 :1;
[; ;pic18f2431.h: 563: unsigned DT1 :1;
[; ;pic18f2431.h: 564: unsigned DT2 :1;
[; ;pic18f2431.h: 565: unsigned DT3 :1;
[; ;pic18f2431.h: 566: unsigned DT4 :1;
[; ;pic18f2431.h: 567: unsigned DT5 :1;
[; ;pic18f2431.h: 568: unsigned DTPS0 :1;
[; ;pic18f2431.h: 569: unsigned DTPS1 :1;
[; ;pic18f2431.h: 570: };
[; ;pic18f2431.h: 571: struct {
[; ;pic18f2431.h: 572: unsigned DTA0 :1;
[; ;pic18f2431.h: 573: unsigned DTA1 :1;
[; ;pic18f2431.h: 574: unsigned DTA2 :1;
[; ;pic18f2431.h: 575: unsigned DTA3 :1;
[; ;pic18f2431.h: 576: unsigned DTA4 :1;
[; ;pic18f2431.h: 577: unsigned DTA5 :1;
[; ;pic18f2431.h: 578: unsigned DTAPS0 :1;
[; ;pic18f2431.h: 579: unsigned DTAPS1 :1;
[; ;pic18f2431.h: 580: };
[; ;pic18f2431.h: 581: } DTCONbits_t;
[; ;pic18f2431.h: 582: extern volatile DTCONbits_t DTCONbits @ 0xF6D;
[; ;pic18f2431.h: 676: extern volatile unsigned char PWMCON1 @ 0xF6E;
"678
[; ;pic18f2431.h: 678: asm("PWMCON1 equ 0F6Eh");
[; <" PWMCON1 equ 0F6Eh ;# ">
[; ;pic18f2431.h: 681: typedef union {
[; ;pic18f2431.h: 682: struct {
[; ;pic18f2431.h: 683: unsigned OSYNC :1;
[; ;pic18f2431.h: 684: unsigned UDIS :1;
[; ;pic18f2431.h: 685: unsigned :1;
[; ;pic18f2431.h: 686: unsigned SEVTDIR :1;
[; ;pic18f2431.h: 687: unsigned SEVOPS :4;
[; ;pic18f2431.h: 688: };
[; ;pic18f2431.h: 689: struct {
[; ;pic18f2431.h: 690: unsigned :4;
[; ;pic18f2431.h: 691: unsigned SEVOPS0 :1;
[; ;pic18f2431.h: 692: unsigned SEVOPS1 :1;
[; ;pic18f2431.h: 693: unsigned SEVOPS2 :1;
[; ;pic18f2431.h: 694: unsigned SEVOPS3 :1;
[; ;pic18f2431.h: 695: };
[; ;pic18f2431.h: 696: } PWMCON1bits_t;
[; ;pic18f2431.h: 697: extern volatile PWMCON1bits_t PWMCON1bits @ 0xF6E;
[; ;pic18f2431.h: 741: extern volatile unsigned char PWMCON0 @ 0xF6F;
"743
[; ;pic18f2431.h: 743: asm("PWMCON0 equ 0F6Fh");
[; <" PWMCON0 equ 0F6Fh ;# ">
[; ;pic18f2431.h: 746: typedef union {
[; ;pic18f2431.h: 747: struct {
[; ;pic18f2431.h: 748: unsigned PMOD :4;
[; ;pic18f2431.h: 749: unsigned PWMEN :3;
[; ;pic18f2431.h: 750: };
[; ;pic18f2431.h: 751: struct {
[; ;pic18f2431.h: 752: unsigned PMOD0 :1;
[; ;pic18f2431.h: 753: unsigned PMOD1 :1;
[; ;pic18f2431.h: 754: unsigned PMOD2 :1;
[; ;pic18f2431.h: 755: unsigned PMOD3 :1;
[; ;pic18f2431.h: 756: unsigned PWMEN0 :1;
[; ;pic18f2431.h: 757: unsigned PWMEN1 :1;
[; ;pic18f2431.h: 758: unsigned PWMEN2 :1;
[; ;pic18f2431.h: 759: };
[; ;pic18f2431.h: 760: } PWMCON0bits_t;
[; ;pic18f2431.h: 761: extern volatile PWMCON0bits_t PWMCON0bits @ 0xF6F;
[; ;pic18f2431.h: 810: extern volatile unsigned char SEVTCMPH @ 0xF70;
"812
[; ;pic18f2431.h: 812: asm("SEVTCMPH equ 0F70h");
[; <" SEVTCMPH equ 0F70h ;# ">
[; ;pic18f2431.h: 816: extern volatile unsigned char SEVTCMPL @ 0xF71;
"818
[; ;pic18f2431.h: 818: asm("SEVTCMPL equ 0F71h");
[; <" SEVTCMPL equ 0F71h ;# ">
[; ;pic18f2431.h: 822: extern volatile unsigned char PDC2H @ 0xF74;
"824
[; ;pic18f2431.h: 824: asm("PDC2H equ 0F74h");
[; <" PDC2H equ 0F74h ;# ">
[; ;pic18f2431.h: 828: extern volatile unsigned char PDC2L @ 0xF75;
"830
[; ;pic18f2431.h: 830: asm("PDC2L equ 0F75h");
[; <" PDC2L equ 0F75h ;# ">
[; ;pic18f2431.h: 834: extern volatile unsigned char PDC1H @ 0xF76;
"836
[; ;pic18f2431.h: 836: asm("PDC1H equ 0F76h");
[; <" PDC1H equ 0F76h ;# ">
[; ;pic18f2431.h: 840: extern volatile unsigned char PDC1L @ 0xF77;
"842
[; ;pic18f2431.h: 842: asm("PDC1L equ 0F77h");
[; <" PDC1L equ 0F77h ;# ">
[; ;pic18f2431.h: 846: extern volatile unsigned char PDC0H @ 0xF78;
"848
[; ;pic18f2431.h: 848: asm("PDC0H equ 0F78h");
[; <" PDC0H equ 0F78h ;# ">
[; ;pic18f2431.h: 852: extern volatile unsigned char PDC0L @ 0xF79;
"854
[; ;pic18f2431.h: 854: asm("PDC0L equ 0F79h");
[; <" PDC0L equ 0F79h ;# ">
[; ;pic18f2431.h: 858: extern volatile unsigned char PTPERH @ 0xF7A;
"860
[; ;pic18f2431.h: 860: asm("PTPERH equ 0F7Ah");
[; <" PTPERH equ 0F7Ah ;# ">
[; ;pic18f2431.h: 864: extern volatile unsigned char PTPERL @ 0xF7B;
"866
[; ;pic18f2431.h: 866: asm("PTPERL equ 0F7Bh");
[; <" PTPERL equ 0F7Bh ;# ">
[; ;pic18f2431.h: 870: extern volatile unsigned char PTMRH @ 0xF7C;
"872
[; ;pic18f2431.h: 872: asm("PTMRH equ 0F7Ch");
[; <" PTMRH equ 0F7Ch ;# ">
[; ;pic18f2431.h: 876: extern volatile unsigned char PTMRL @ 0xF7D;
"878
[; ;pic18f2431.h: 878: asm("PTMRL equ 0F7Dh");
[; <" PTMRL equ 0F7Dh ;# ">
[; ;pic18f2431.h: 882: extern volatile unsigned char PTCON1 @ 0xF7E;
"884
[; ;pic18f2431.h: 884: asm("PTCON1 equ 0F7Eh");
[; <" PTCON1 equ 0F7Eh ;# ">
[; ;pic18f2431.h: 887: typedef union {
[; ;pic18f2431.h: 888: struct {
[; ;pic18f2431.h: 889: unsigned :6;
[; ;pic18f2431.h: 890: unsigned PTDIR :1;
[; ;pic18f2431.h: 891: unsigned PTEN :1;
[; ;pic18f2431.h: 892: };
[; ;pic18f2431.h: 893: } PTCON1bits_t;
[; ;pic18f2431.h: 894: extern volatile PTCON1bits_t PTCON1bits @ 0xF7E;
[; ;pic18f2431.h: 908: extern volatile unsigned char PTCON0 @ 0xF7F;
"910
[; ;pic18f2431.h: 910: asm("PTCON0 equ 0F7Fh");
[; <" PTCON0 equ 0F7Fh ;# ">
[; ;pic18f2431.h: 913: typedef union {
[; ;pic18f2431.h: 914: struct {
[; ;pic18f2431.h: 915: unsigned PTMOD :2;
[; ;pic18f2431.h: 916: unsigned PTCKPS :2;
[; ;pic18f2431.h: 917: unsigned PTOPS :4;
[; ;pic18f2431.h: 918: };
[; ;pic18f2431.h: 919: struct {
[; ;pic18f2431.h: 920: unsigned PTMOD0 :1;
[; ;pic18f2431.h: 921: unsigned PTMOD1 :1;
[; ;pic18f2431.h: 922: unsigned PTCKPS0 :1;
[; ;pic18f2431.h: 923: unsigned PTCKPS1 :1;
[; ;pic18f2431.h: 924: unsigned PTOPS0 :1;
[; ;pic18f2431.h: 925: unsigned PTOPS1 :1;
[; ;pic18f2431.h: 926: unsigned PTOPS2 :1;
[; ;pic18f2431.h: 927: unsigned PTOPS3 :1;
[; ;pic18f2431.h: 928: };
[; ;pic18f2431.h: 929: } PTCON0bits_t;
[; ;pic18f2431.h: 930: extern volatile PTCON0bits_t PTCON0bits @ 0xF7F;
[; ;pic18f2431.h: 989: extern volatile unsigned char PORTA @ 0xF80;
"991
[; ;pic18f2431.h: 991: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f2431.h: 994: typedef union {
[; ;pic18f2431.h: 995: struct {
[; ;pic18f2431.h: 996: unsigned RA0 :1;
[; ;pic18f2431.h: 997: unsigned RA1 :1;
[; ;pic18f2431.h: 998: unsigned RA2 :1;
[; ;pic18f2431.h: 999: unsigned RA3 :1;
[; ;pic18f2431.h: 1000: unsigned RA4 :1;
[; ;pic18f2431.h: 1001: unsigned :1;
[; ;pic18f2431.h: 1002: unsigned RA6 :1;
[; ;pic18f2431.h: 1003: unsigned RA7 :1;
[; ;pic18f2431.h: 1004: };
[; ;pic18f2431.h: 1005: struct {
[; ;pic18f2431.h: 1006: unsigned AN0 :1;
[; ;pic18f2431.h: 1007: unsigned AN1 :1;
[; ;pic18f2431.h: 1008: unsigned AN2 :1;
[; ;pic18f2431.h: 1009: unsigned AN3 :1;
[; ;pic18f2431.h: 1010: unsigned AN4 :1;
[; ;pic18f2431.h: 1011: unsigned :1;
[; ;pic18f2431.h: 1012: unsigned OSC2 :1;
[; ;pic18f2431.h: 1013: unsigned OSC1 :1;
[; ;pic18f2431.h: 1014: };
[; ;pic18f2431.h: 1015: struct {
[; ;pic18f2431.h: 1016: unsigned :2;
[; ;pic18f2431.h: 1017: unsigned VREFM :1;
[; ;pic18f2431.h: 1018: unsigned VREFP :1;
[; ;pic18f2431.h: 1019: unsigned :2;
[; ;pic18f2431.h: 1020: unsigned CLKO :1;
[; ;pic18f2431.h: 1021: unsigned CLKI :1;
[; ;pic18f2431.h: 1022: };
[; ;pic18f2431.h: 1023: struct {
[; ;pic18f2431.h: 1024: unsigned :7;
[; ;pic18f2431.h: 1025: unsigned RJPU :1;
[; ;pic18f2431.h: 1026: };
[; ;pic18f2431.h: 1027: struct {
[; ;pic18f2431.h: 1028: unsigned ULPWUIN :1;
[; ;pic18f2431.h: 1029: };
[; ;pic18f2431.h: 1030: } PORTAbits_t;
[; ;pic18f2431.h: 1031: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f2431.h: 1135: extern volatile unsigned char PORTB @ 0xF81;
"1137
[; ;pic18f2431.h: 1137: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f2431.h: 1140: typedef union {
[; ;pic18f2431.h: 1141: struct {
[; ;pic18f2431.h: 1142: unsigned RB0 :1;
[; ;pic18f2431.h: 1143: unsigned RB1 :1;
[; ;pic18f2431.h: 1144: unsigned RB2 :1;
[; ;pic18f2431.h: 1145: unsigned RB3 :1;
[; ;pic18f2431.h: 1146: unsigned RB4 :1;
[; ;pic18f2431.h: 1147: unsigned RB5 :1;
[; ;pic18f2431.h: 1148: unsigned RB6 :1;
[; ;pic18f2431.h: 1149: unsigned RB7 :1;
[; ;pic18f2431.h: 1150: };
[; ;pic18f2431.h: 1151: struct {
[; ;pic18f2431.h: 1152: unsigned :3;
[; ;pic18f2431.h: 1153: unsigned CCP2_PA2 :1;
[; ;pic18f2431.h: 1154: };
[; ;pic18f2431.h: 1155: } PORTBbits_t;
[; ;pic18f2431.h: 1156: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f2431.h: 1205: extern volatile unsigned char PORTC @ 0xF82;
"1207
[; ;pic18f2431.h: 1207: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f2431.h: 1210: typedef union {
[; ;pic18f2431.h: 1211: struct {
[; ;pic18f2431.h: 1212: unsigned RC0 :1;
[; ;pic18f2431.h: 1213: unsigned RC1 :1;
[; ;pic18f2431.h: 1214: unsigned RC2 :1;
[; ;pic18f2431.h: 1215: unsigned RC3 :1;
[; ;pic18f2431.h: 1216: unsigned RC4 :1;
[; ;pic18f2431.h: 1217: unsigned RC5 :1;
[; ;pic18f2431.h: 1218: unsigned RC6 :1;
[; ;pic18f2431.h: 1219: unsigned RC7 :1;
[; ;pic18f2431.h: 1220: };
[; ;pic18f2431.h: 1221: struct {
[; ;pic18f2431.h: 1222: unsigned T1OSO :1;
[; ;pic18f2431.h: 1223: unsigned T1OSI :1;
[; ;pic18f2431.h: 1224: unsigned CCP1 :1;
[; ;pic18f2431.h: 1225: unsigned INT0 :1;
[; ;pic18f2431.h: 1226: unsigned INT1 :1;
[; ;pic18f2431.h: 1227: unsigned INT2 :1;
[; ;pic18f2431.h: 1228: unsigned TX :1;
[; ;pic18f2431.h: 1229: unsigned RX :1;
[; ;pic18f2431.h: 1230: };
[; ;pic18f2431.h: 1231: struct {
[; ;pic18f2431.h: 1232: unsigned T13CKI :1;
[; ;pic18f2431.h: 1233: unsigned CCP2 :1;
[; ;pic18f2431.h: 1234: unsigned :1;
[; ;pic18f2431.h: 1235: unsigned T0CKI :1;
[; ;pic18f2431.h: 1236: unsigned SDA :1;
[; ;pic18f2431.h: 1237: unsigned SCK :1;
[; ;pic18f2431.h: 1238: unsigned CK :1;
[; ;pic18f2431.h: 1239: unsigned DT :1;
[; ;pic18f2431.h: 1240: };
[; ;pic18f2431.h: 1241: struct {
[; ;pic18f2431.h: 1242: unsigned :1;
[; ;pic18f2431.h: 1243: unsigned NOT_FLTA :1;
[; ;pic18f2431.h: 1244: };
[; ;pic18f2431.h: 1245: struct {
[; ;pic18f2431.h: 1246: unsigned :2;
[; ;pic18f2431.h: 1247: unsigned NOT_FLTB :1;
[; ;pic18f2431.h: 1248: };
[; ;pic18f2431.h: 1249: struct {
[; ;pic18f2431.h: 1250: unsigned :6;
[; ;pic18f2431.h: 1251: unsigned NOT_SS :1;
[; ;pic18f2431.h: 1252: };
[; ;pic18f2431.h: 1253: struct {
[; ;pic18f2431.h: 1254: unsigned :1;
[; ;pic18f2431.h: 1255: unsigned nFLTA :1;
[; ;pic18f2431.h: 1256: unsigned nFLTB :1;
[; ;pic18f2431.h: 1257: unsigned T5CKI :1;
[; ;pic18f2431.h: 1258: unsigned SDI :1;
[; ;pic18f2431.h: 1259: unsigned SCL :1;
[; ;pic18f2431.h: 1260: unsigned nSS :1;
[; ;pic18f2431.h: 1261: unsigned SDO :1;
[; ;pic18f2431.h: 1262: };
[; ;pic18f2431.h: 1263: struct {
[; ;pic18f2431.h: 1264: unsigned :1;
[; ;pic18f2431.h: 1265: unsigned FLTA :1;
[; ;pic18f2431.h: 1266: unsigned FLTB :1;
[; ;pic18f2431.h: 1267: unsigned :3;
[; ;pic18f2431.h: 1268: unsigned SS :1;
[; ;pic18f2431.h: 1269: };
[; ;pic18f2431.h: 1270: struct {
[; ;pic18f2431.h: 1271: unsigned :2;
[; ;pic18f2431.h: 1272: unsigned PA1 :1;
[; ;pic18f2431.h: 1273: };
[; ;pic18f2431.h: 1274: struct {
[; ;pic18f2431.h: 1275: unsigned :1;
[; ;pic18f2431.h: 1276: unsigned PA2 :1;
[; ;pic18f2431.h: 1277: };
[; ;pic18f2431.h: 1278: } PORTCbits_t;
[; ;pic18f2431.h: 1279: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f2431.h: 1473: extern volatile unsigned char PORTE @ 0xF84;
"1475
[; ;pic18f2431.h: 1475: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f2431.h: 1478: typedef union {
[; ;pic18f2431.h: 1479: struct {
[; ;pic18f2431.h: 1480: unsigned :3;
[; ;pic18f2431.h: 1481: unsigned RE3 :1;
[; ;pic18f2431.h: 1482: };
[; ;pic18f2431.h: 1483: struct {
[; ;pic18f2431.h: 1484: unsigned :3;
[; ;pic18f2431.h: 1485: unsigned NOT_MCLR :1;
[; ;pic18f2431.h: 1486: };
[; ;pic18f2431.h: 1487: struct {
[; ;pic18f2431.h: 1488: unsigned :3;
[; ;pic18f2431.h: 1489: unsigned nMCLR :1;
[; ;pic18f2431.h: 1490: };
[; ;pic18f2431.h: 1491: struct {
[; ;pic18f2431.h: 1492: unsigned :3;
[; ;pic18f2431.h: 1493: unsigned MCLR :1;
[; ;pic18f2431.h: 1494: };
[; ;pic18f2431.h: 1495: struct {
[; ;pic18f2431.h: 1496: unsigned :3;
[; ;pic18f2431.h: 1497: unsigned CCP9E :1;
[; ;pic18f2431.h: 1498: };
[; ;pic18f2431.h: 1499: struct {
[; ;pic18f2431.h: 1500: unsigned :3;
[; ;pic18f2431.h: 1501: unsigned PC3E :1;
[; ;pic18f2431.h: 1502: };
[; ;pic18f2431.h: 1503: } PORTEbits_t;
[; ;pic18f2431.h: 1504: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f2431.h: 1538: extern volatile unsigned short TMR5 @ 0xF87;
"1540
[; ;pic18f2431.h: 1540: asm("TMR5 equ 0F87h");
[; <" TMR5 equ 0F87h ;# ">
[; ;pic18f2431.h: 1544: extern volatile unsigned char TMR5L @ 0xF87;
"1546
[; ;pic18f2431.h: 1546: asm("TMR5L equ 0F87h");
[; <" TMR5L equ 0F87h ;# ">
[; ;pic18f2431.h: 1550: extern volatile unsigned char TMR5H @ 0xF88;
"1552
[; ;pic18f2431.h: 1552: asm("TMR5H equ 0F88h");
[; <" TMR5H equ 0F88h ;# ">
[; ;pic18f2431.h: 1556: extern volatile unsigned char LATA @ 0xF89;
"1558
[; ;pic18f2431.h: 1558: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f2431.h: 1561: typedef union {
[; ;pic18f2431.h: 1562: struct {
[; ;pic18f2431.h: 1563: unsigned LATA0 :1;
[; ;pic18f2431.h: 1564: unsigned LATA1 :1;
[; ;pic18f2431.h: 1565: unsigned LATA2 :1;
[; ;pic18f2431.h: 1566: unsigned LATA3 :1;
[; ;pic18f2431.h: 1567: unsigned LATA4 :1;
[; ;pic18f2431.h: 1568: unsigned :1;
[; ;pic18f2431.h: 1569: unsigned LATA6 :1;
[; ;pic18f2431.h: 1570: unsigned LATA7 :1;
[; ;pic18f2431.h: 1571: };
[; ;pic18f2431.h: 1572: struct {
[; ;pic18f2431.h: 1573: unsigned LA0 :1;
[; ;pic18f2431.h: 1574: };
[; ;pic18f2431.h: 1575: struct {
[; ;pic18f2431.h: 1576: unsigned :1;
[; ;pic18f2431.h: 1577: unsigned LA1 :1;
[; ;pic18f2431.h: 1578: };
[; ;pic18f2431.h: 1579: struct {
[; ;pic18f2431.h: 1580: unsigned :2;
[; ;pic18f2431.h: 1581: unsigned LA2 :1;
[; ;pic18f2431.h: 1582: };
[; ;pic18f2431.h: 1583: struct {
[; ;pic18f2431.h: 1584: unsigned :3;
[; ;pic18f2431.h: 1585: unsigned LA3 :1;
[; ;pic18f2431.h: 1586: };
[; ;pic18f2431.h: 1587: struct {
[; ;pic18f2431.h: 1588: unsigned :4;
[; ;pic18f2431.h: 1589: unsigned LA4 :1;
[; ;pic18f2431.h: 1590: };
[; ;pic18f2431.h: 1591: struct {
[; ;pic18f2431.h: 1592: unsigned :6;
[; ;pic18f2431.h: 1593: unsigned LA6 :1;
[; ;pic18f2431.h: 1594: };
[; ;pic18f2431.h: 1595: struct {
[; ;pic18f2431.h: 1596: unsigned :7;
[; ;pic18f2431.h: 1597: unsigned LA7 :1;
[; ;pic18f2431.h: 1598: };
[; ;pic18f2431.h: 1599: } LATAbits_t;
[; ;pic18f2431.h: 1600: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f2431.h: 1674: extern volatile unsigned char LATB @ 0xF8A;
"1676
[; ;pic18f2431.h: 1676: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f2431.h: 1679: typedef union {
[; ;pic18f2431.h: 1680: struct {
[; ;pic18f2431.h: 1681: unsigned LATB0 :1;
[; ;pic18f2431.h: 1682: unsigned LATB1 :1;
[; ;pic18f2431.h: 1683: unsigned LATB2 :1;
[; ;pic18f2431.h: 1684: unsigned LATB3 :1;
[; ;pic18f2431.h: 1685: unsigned LATB4 :1;
[; ;pic18f2431.h: 1686: unsigned LATB5 :1;
[; ;pic18f2431.h: 1687: unsigned LATB6 :1;
[; ;pic18f2431.h: 1688: unsigned LATB7 :1;
[; ;pic18f2431.h: 1689: };
[; ;pic18f2431.h: 1690: struct {
[; ;pic18f2431.h: 1691: unsigned LB0 :1;
[; ;pic18f2431.h: 1692: };
[; ;pic18f2431.h: 1693: struct {
[; ;pic18f2431.h: 1694: unsigned :1;
[; ;pic18f2431.h: 1695: unsigned LB1 :1;
[; ;pic18f2431.h: 1696: };
[; ;pic18f2431.h: 1697: struct {
[; ;pic18f2431.h: 1698: unsigned :2;
[; ;pic18f2431.h: 1699: unsigned LB2 :1;
[; ;pic18f2431.h: 1700: };
[; ;pic18f2431.h: 1701: struct {
[; ;pic18f2431.h: 1702: unsigned :3;
[; ;pic18f2431.h: 1703: unsigned LB3 :1;
[; ;pic18f2431.h: 1704: };
[; ;pic18f2431.h: 1705: struct {
[; ;pic18f2431.h: 1706: unsigned :4;
[; ;pic18f2431.h: 1707: unsigned LB4 :1;
[; ;pic18f2431.h: 1708: };
[; ;pic18f2431.h: 1709: struct {
[; ;pic18f2431.h: 1710: unsigned :5;
[; ;pic18f2431.h: 1711: unsigned LB5 :1;
[; ;pic18f2431.h: 1712: };
[; ;pic18f2431.h: 1713: struct {
[; ;pic18f2431.h: 1714: unsigned :6;
[; ;pic18f2431.h: 1715: unsigned LB6 :1;
[; ;pic18f2431.h: 1716: };
[; ;pic18f2431.h: 1717: struct {
[; ;pic18f2431.h: 1718: unsigned :7;
[; ;pic18f2431.h: 1719: unsigned LB7 :1;
[; ;pic18f2431.h: 1720: };
[; ;pic18f2431.h: 1721: } LATBbits_t;
[; ;pic18f2431.h: 1722: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f2431.h: 1806: extern volatile unsigned char LATC @ 0xF8B;
"1808
[; ;pic18f2431.h: 1808: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f2431.h: 1811: typedef union {
[; ;pic18f2431.h: 1812: struct {
[; ;pic18f2431.h: 1813: unsigned LATC0 :1;
[; ;pic18f2431.h: 1814: unsigned LATC1 :1;
[; ;pic18f2431.h: 1815: unsigned LATC2 :1;
[; ;pic18f2431.h: 1816: unsigned LATC3 :1;
[; ;pic18f2431.h: 1817: unsigned LATC4 :1;
[; ;pic18f2431.h: 1818: unsigned LATC5 :1;
[; ;pic18f2431.h: 1819: unsigned LATC6 :1;
[; ;pic18f2431.h: 1820: unsigned LATC7 :1;
[; ;pic18f2431.h: 1821: };
[; ;pic18f2431.h: 1822: struct {
[; ;pic18f2431.h: 1823: unsigned LC0 :1;
[; ;pic18f2431.h: 1824: };
[; ;pic18f2431.h: 1825: struct {
[; ;pic18f2431.h: 1826: unsigned :1;
[; ;pic18f2431.h: 1827: unsigned LC1 :1;
[; ;pic18f2431.h: 1828: };
[; ;pic18f2431.h: 1829: struct {
[; ;pic18f2431.h: 1830: unsigned :2;
[; ;pic18f2431.h: 1831: unsigned LC2 :1;
[; ;pic18f2431.h: 1832: };
[; ;pic18f2431.h: 1833: struct {
[; ;pic18f2431.h: 1834: unsigned :3;
[; ;pic18f2431.h: 1835: unsigned LC3 :1;
[; ;pic18f2431.h: 1836: };
[; ;pic18f2431.h: 1837: struct {
[; ;pic18f2431.h: 1838: unsigned :4;
[; ;pic18f2431.h: 1839: unsigned LC4 :1;
[; ;pic18f2431.h: 1840: };
[; ;pic18f2431.h: 1841: struct {
[; ;pic18f2431.h: 1842: unsigned :5;
[; ;pic18f2431.h: 1843: unsigned LC5 :1;
[; ;pic18f2431.h: 1844: };
[; ;pic18f2431.h: 1845: struct {
[; ;pic18f2431.h: 1846: unsigned :6;
[; ;pic18f2431.h: 1847: unsigned LC6 :1;
[; ;pic18f2431.h: 1848: };
[; ;pic18f2431.h: 1849: struct {
[; ;pic18f2431.h: 1850: unsigned :7;
[; ;pic18f2431.h: 1851: unsigned LC7 :1;
[; ;pic18f2431.h: 1852: };
[; ;pic18f2431.h: 1853: } LATCbits_t;
[; ;pic18f2431.h: 1854: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f2431.h: 1938: extern volatile unsigned short PR5 @ 0xF90;
"1940
[; ;pic18f2431.h: 1940: asm("PR5 equ 0F90h");
[; <" PR5 equ 0F90h ;# ">
[; ;pic18f2431.h: 1944: extern volatile unsigned char PR5L @ 0xF90;
"1946
[; ;pic18f2431.h: 1946: asm("PR5L equ 0F90h");
[; <" PR5L equ 0F90h ;# ">
[; ;pic18f2431.h: 1950: extern volatile unsigned char PR5H @ 0xF91;
"1952
[; ;pic18f2431.h: 1952: asm("PR5H equ 0F91h");
[; <" PR5H equ 0F91h ;# ">
[; ;pic18f2431.h: 1956: extern volatile unsigned char TRISA @ 0xF92;
"1958
[; ;pic18f2431.h: 1958: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f2431.h: 1961: extern volatile unsigned char DDRA @ 0xF92;
"1963
[; ;pic18f2431.h: 1963: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f2431.h: 1966: typedef union {
[; ;pic18f2431.h: 1967: struct {
[; ;pic18f2431.h: 1968: unsigned TRISA0 :1;
[; ;pic18f2431.h: 1969: unsigned TRISA1 :1;
[; ;pic18f2431.h: 1970: unsigned TRISA2 :1;
[; ;pic18f2431.h: 1971: unsigned TRISA3 :1;
[; ;pic18f2431.h: 1972: unsigned TRISA4 :1;
[; ;pic18f2431.h: 1973: unsigned :1;
[; ;pic18f2431.h: 1974: unsigned TRISA6 :1;
[; ;pic18f2431.h: 1975: unsigned TRISA7 :1;
[; ;pic18f2431.h: 1976: };
[; ;pic18f2431.h: 1977: struct {
[; ;pic18f2431.h: 1978: unsigned RA0 :1;
[; ;pic18f2431.h: 1979: unsigned RA1 :1;
[; ;pic18f2431.h: 1980: unsigned RA2 :1;
[; ;pic18f2431.h: 1981: unsigned RA3 :1;
[; ;pic18f2431.h: 1982: unsigned RA4 :1;
[; ;pic18f2431.h: 1983: unsigned :1;
[; ;pic18f2431.h: 1984: unsigned RA6 :1;
[; ;pic18f2431.h: 1985: unsigned RA7 :1;
[; ;pic18f2431.h: 1986: };
[; ;pic18f2431.h: 1987: } TRISAbits_t;
[; ;pic18f2431.h: 1988: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f2431.h: 2061: typedef union {
[; ;pic18f2431.h: 2062: struct {
[; ;pic18f2431.h: 2063: unsigned TRISA0 :1;
[; ;pic18f2431.h: 2064: unsigned TRISA1 :1;
[; ;pic18f2431.h: 2065: unsigned TRISA2 :1;
[; ;pic18f2431.h: 2066: unsigned TRISA3 :1;
[; ;pic18f2431.h: 2067: unsigned TRISA4 :1;
[; ;pic18f2431.h: 2068: unsigned :1;
[; ;pic18f2431.h: 2069: unsigned TRISA6 :1;
[; ;pic18f2431.h: 2070: unsigned TRISA7 :1;
[; ;pic18f2431.h: 2071: };
[; ;pic18f2431.h: 2072: struct {
[; ;pic18f2431.h: 2073: unsigned RA0 :1;
[; ;pic18f2431.h: 2074: unsigned RA1 :1;
[; ;pic18f2431.h: 2075: unsigned RA2 :1;
[; ;pic18f2431.h: 2076: unsigned RA3 :1;
[; ;pic18f2431.h: 2077: unsigned RA4 :1;
[; ;pic18f2431.h: 2078: unsigned :1;
[; ;pic18f2431.h: 2079: unsigned RA6 :1;
[; ;pic18f2431.h: 2080: unsigned RA7 :1;
[; ;pic18f2431.h: 2081: };
[; ;pic18f2431.h: 2082: } DDRAbits_t;
[; ;pic18f2431.h: 2083: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f2431.h: 2157: extern volatile unsigned char TRISB @ 0xF93;
"2159
[; ;pic18f2431.h: 2159: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f2431.h: 2162: extern volatile unsigned char DDRB @ 0xF93;
"2164
[; ;pic18f2431.h: 2164: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f2431.h: 2167: typedef union {
[; ;pic18f2431.h: 2168: struct {
[; ;pic18f2431.h: 2169: unsigned TRISB0 :1;
[; ;pic18f2431.h: 2170: unsigned TRISB1 :1;
[; ;pic18f2431.h: 2171: unsigned TRISB2 :1;
[; ;pic18f2431.h: 2172: unsigned TRISB3 :1;
[; ;pic18f2431.h: 2173: unsigned TRISB4 :1;
[; ;pic18f2431.h: 2174: unsigned TRISB5 :1;
[; ;pic18f2431.h: 2175: unsigned TRISB6 :1;
[; ;pic18f2431.h: 2176: unsigned TRISB7 :1;
[; ;pic18f2431.h: 2177: };
[; ;pic18f2431.h: 2178: struct {
[; ;pic18f2431.h: 2179: unsigned RB0 :1;
[; ;pic18f2431.h: 2180: unsigned RB1 :1;
[; ;pic18f2431.h: 2181: unsigned RB2 :1;
[; ;pic18f2431.h: 2182: unsigned RB3 :1;
[; ;pic18f2431.h: 2183: unsigned RB4 :1;
[; ;pic18f2431.h: 2184: unsigned RB5 :1;
[; ;pic18f2431.h: 2185: unsigned RB6 :1;
[; ;pic18f2431.h: 2186: unsigned RB7 :1;
[; ;pic18f2431.h: 2187: };
[; ;pic18f2431.h: 2188: } TRISBbits_t;
[; ;pic18f2431.h: 2189: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f2431.h: 2272: typedef union {
[; ;pic18f2431.h: 2273: struct {
[; ;pic18f2431.h: 2274: unsigned TRISB0 :1;
[; ;pic18f2431.h: 2275: unsigned TRISB1 :1;
[; ;pic18f2431.h: 2276: unsigned TRISB2 :1;
[; ;pic18f2431.h: 2277: unsigned TRISB3 :1;
[; ;pic18f2431.h: 2278: unsigned TRISB4 :1;
[; ;pic18f2431.h: 2279: unsigned TRISB5 :1;
[; ;pic18f2431.h: 2280: unsigned TRISB6 :1;
[; ;pic18f2431.h: 2281: unsigned TRISB7 :1;
[; ;pic18f2431.h: 2282: };
[; ;pic18f2431.h: 2283: struct {
[; ;pic18f2431.h: 2284: unsigned RB0 :1;
[; ;pic18f2431.h: 2285: unsigned RB1 :1;
[; ;pic18f2431.h: 2286: unsigned RB2 :1;
[; ;pic18f2431.h: 2287: unsigned RB3 :1;
[; ;pic18f2431.h: 2288: unsigned RB4 :1;
[; ;pic18f2431.h: 2289: unsigned RB5 :1;
[; ;pic18f2431.h: 2290: unsigned RB6 :1;
[; ;pic18f2431.h: 2291: unsigned RB7 :1;
[; ;pic18f2431.h: 2292: };
[; ;pic18f2431.h: 2293: } DDRBbits_t;
[; ;pic18f2431.h: 2294: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f2431.h: 2378: extern volatile unsigned char TRISC @ 0xF94;
"2380
[; ;pic18f2431.h: 2380: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f2431.h: 2383: extern volatile unsigned char DDRC @ 0xF94;
"2385
[; ;pic18f2431.h: 2385: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f2431.h: 2388: typedef union {
[; ;pic18f2431.h: 2389: struct {
[; ;pic18f2431.h: 2390: unsigned TRISC0 :1;
[; ;pic18f2431.h: 2391: unsigned TRISC1 :1;
[; ;pic18f2431.h: 2392: unsigned TRISC2 :1;
[; ;pic18f2431.h: 2393: unsigned TRISC3 :1;
[; ;pic18f2431.h: 2394: unsigned TRISC4 :1;
[; ;pic18f2431.h: 2395: unsigned TRISC5 :1;
[; ;pic18f2431.h: 2396: unsigned TRISC6 :1;
[; ;pic18f2431.h: 2397: unsigned TRISC7 :1;
[; ;pic18f2431.h: 2398: };
[; ;pic18f2431.h: 2399: struct {
[; ;pic18f2431.h: 2400: unsigned RC0 :1;
[; ;pic18f2431.h: 2401: unsigned RC1 :1;
[; ;pic18f2431.h: 2402: unsigned RC2 :1;
[; ;pic18f2431.h: 2403: unsigned RC3 :1;
[; ;pic18f2431.h: 2404: unsigned RC4 :1;
[; ;pic18f2431.h: 2405: unsigned RC5 :1;
[; ;pic18f2431.h: 2406: unsigned RC6 :1;
[; ;pic18f2431.h: 2407: unsigned RC7 :1;
[; ;pic18f2431.h: 2408: };
[; ;pic18f2431.h: 2409: } TRISCbits_t;
[; ;pic18f2431.h: 2410: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f2431.h: 2493: typedef union {
[; ;pic18f2431.h: 2494: struct {
[; ;pic18f2431.h: 2495: unsigned TRISC0 :1;
[; ;pic18f2431.h: 2496: unsigned TRISC1 :1;
[; ;pic18f2431.h: 2497: unsigned TRISC2 :1;
[; ;pic18f2431.h: 2498: unsigned TRISC3 :1;
[; ;pic18f2431.h: 2499: unsigned TRISC4 :1;
[; ;pic18f2431.h: 2500: unsigned TRISC5 :1;
[; ;pic18f2431.h: 2501: unsigned TRISC6 :1;
[; ;pic18f2431.h: 2502: unsigned TRISC7 :1;
[; ;pic18f2431.h: 2503: };
[; ;pic18f2431.h: 2504: struct {
[; ;pic18f2431.h: 2505: unsigned RC0 :1;
[; ;pic18f2431.h: 2506: unsigned RC1 :1;
[; ;pic18f2431.h: 2507: unsigned RC2 :1;
[; ;pic18f2431.h: 2508: unsigned RC3 :1;
[; ;pic18f2431.h: 2509: unsigned RC4 :1;
[; ;pic18f2431.h: 2510: unsigned RC5 :1;
[; ;pic18f2431.h: 2511: unsigned RC6 :1;
[; ;pic18f2431.h: 2512: unsigned RC7 :1;
[; ;pic18f2431.h: 2513: };
[; ;pic18f2431.h: 2514: } DDRCbits_t;
[; ;pic18f2431.h: 2515: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f2431.h: 2599: extern volatile unsigned char ADCHS @ 0xF99;
"2601
[; ;pic18f2431.h: 2601: asm("ADCHS equ 0F99h");
[; <" ADCHS equ 0F99h ;# ">
[; ;pic18f2431.h: 2604: typedef union {
[; ;pic18f2431.h: 2605: struct {
[; ;pic18f2431.h: 2606: unsigned SASEL :2;
[; ;pic18f2431.h: 2607: unsigned SCSEL :2;
[; ;pic18f2431.h: 2608: unsigned SBSEL :2;
[; ;pic18f2431.h: 2609: unsigned SDSEL :2;
[; ;pic18f2431.h: 2610: };
[; ;pic18f2431.h: 2611: struct {
[; ;pic18f2431.h: 2612: unsigned GASEL0 :1;
[; ;pic18f2431.h: 2613: unsigned GASEL1 :1;
[; ;pic18f2431.h: 2614: unsigned GCSEL0 :1;
[; ;pic18f2431.h: 2615: unsigned GCSEL1 :1;
[; ;pic18f2431.h: 2616: unsigned GBSEL0 :1;
[; ;pic18f2431.h: 2617: unsigned GBSEL1 :1;
[; ;pic18f2431.h: 2618: unsigned GDSEL0 :1;
[; ;pic18f2431.h: 2619: unsigned GDSEL1 :1;
[; ;pic18f2431.h: 2620: };
[; ;pic18f2431.h: 2621: struct {
[; ;pic18f2431.h: 2622: unsigned SASEL0 :1;
[; ;pic18f2431.h: 2623: unsigned SASEL1 :1;
[; ;pic18f2431.h: 2624: unsigned SCSEL0 :1;
[; ;pic18f2431.h: 2625: unsigned SCSEL1 :1;
[; ;pic18f2431.h: 2626: unsigned SBSEL0 :1;
[; ;pic18f2431.h: 2627: unsigned SBSEL1 :1;
[; ;pic18f2431.h: 2628: unsigned SDSEL0 :1;
[; ;pic18f2431.h: 2629: unsigned SDSEL1 :1;
[; ;pic18f2431.h: 2630: };
[; ;pic18f2431.h: 2631: } ADCHSbits_t;
[; ;pic18f2431.h: 2632: extern volatile ADCHSbits_t ADCHSbits @ 0xF99;
[; ;pic18f2431.h: 2736: extern volatile unsigned char ADCON3 @ 0xF9A;
"2738
[; ;pic18f2431.h: 2738: asm("ADCON3 equ 0F9Ah");
[; <" ADCON3 equ 0F9Ah ;# ">
[; ;pic18f2431.h: 2741: typedef union {
[; ;pic18f2431.h: 2742: struct {
[; ;pic18f2431.h: 2743: unsigned SSRC :5;
[; ;pic18f2431.h: 2744: unsigned :1;
[; ;pic18f2431.h: 2745: unsigned ADRS :2;
[; ;pic18f2431.h: 2746: };
[; ;pic18f2431.h: 2747: struct {
[; ;pic18f2431.h: 2748: unsigned SSRC0 :1;
[; ;pic18f2431.h: 2749: unsigned SSRC1 :1;
[; ;pic18f2431.h: 2750: unsigned SSRC2 :1;
[; ;pic18f2431.h: 2751: unsigned SSRC3 :1;
[; ;pic18f2431.h: 2752: unsigned SSRC4 :1;
[; ;pic18f2431.h: 2753: unsigned :1;
[; ;pic18f2431.h: 2754: unsigned ADRS0 :1;
[; ;pic18f2431.h: 2755: unsigned ADRS1 :1;
[; ;pic18f2431.h: 2756: };
[; ;pic18f2431.h: 2757: } ADCON3bits_t;
[; ;pic18f2431.h: 2758: extern volatile ADCON3bits_t ADCON3bits @ 0xF9A;
[; ;pic18f2431.h: 2807: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2809
[; ;pic18f2431.h: 2809: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f2431.h: 2812: typedef union {
[; ;pic18f2431.h: 2813: struct {
[; ;pic18f2431.h: 2814: unsigned TUN :6;
[; ;pic18f2431.h: 2815: };
[; ;pic18f2431.h: 2816: struct {
[; ;pic18f2431.h: 2817: unsigned TUN0 :1;
[; ;pic18f2431.h: 2818: unsigned TUN1 :1;
[; ;pic18f2431.h: 2819: unsigned TUN2 :1;
[; ;pic18f2431.h: 2820: unsigned TUN3 :1;
[; ;pic18f2431.h: 2821: unsigned TUN4 :1;
[; ;pic18f2431.h: 2822: unsigned TUN5 :1;
[; ;pic18f2431.h: 2823: };
[; ;pic18f2431.h: 2824: } OSCTUNEbits_t;
[; ;pic18f2431.h: 2825: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f2431.h: 2864: extern volatile unsigned char PIE1 @ 0xF9D;
"2866
[; ;pic18f2431.h: 2866: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f2431.h: 2869: typedef union {
[; ;pic18f2431.h: 2870: struct {
[; ;pic18f2431.h: 2871: unsigned TMR1IE :1;
[; ;pic18f2431.h: 2872: unsigned TMR2IE :1;
[; ;pic18f2431.h: 2873: unsigned CCP1IE :1;
[; ;pic18f2431.h: 2874: unsigned SSPIE :1;
[; ;pic18f2431.h: 2875: unsigned TXIE :1;
[; ;pic18f2431.h: 2876: unsigned RCIE :1;
[; ;pic18f2431.h: 2877: unsigned ADIE :1;
[; ;pic18f2431.h: 2878: };
[; ;pic18f2431.h: 2879: struct {
[; ;pic18f2431.h: 2880: unsigned :4;
[; ;pic18f2431.h: 2881: unsigned TBIE :1;
[; ;pic18f2431.h: 2882: };
[; ;pic18f2431.h: 2883: struct {
[; ;pic18f2431.h: 2884: unsigned :5;
[; ;pic18f2431.h: 2885: unsigned RC1IE :1;
[; ;pic18f2431.h: 2886: };
[; ;pic18f2431.h: 2887: struct {
[; ;pic18f2431.h: 2888: unsigned :4;
[; ;pic18f2431.h: 2889: unsigned TX1IE :1;
[; ;pic18f2431.h: 2890: };
[; ;pic18f2431.h: 2891: } PIE1bits_t;
[; ;pic18f2431.h: 2892: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f2431.h: 2946: extern volatile unsigned char PIR1 @ 0xF9E;
"2948
[; ;pic18f2431.h: 2948: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f2431.h: 2951: typedef union {
[; ;pic18f2431.h: 2952: struct {
[; ;pic18f2431.h: 2953: unsigned TMR1IF :1;
[; ;pic18f2431.h: 2954: unsigned TMR2IF :1;
[; ;pic18f2431.h: 2955: unsigned CCP1IF :1;
[; ;pic18f2431.h: 2956: unsigned SSPIF :1;
[; ;pic18f2431.h: 2957: unsigned TXIF :1;
[; ;pic18f2431.h: 2958: unsigned RCIF :1;
[; ;pic18f2431.h: 2959: unsigned ADIF :1;
[; ;pic18f2431.h: 2960: };
[; ;pic18f2431.h: 2961: struct {
[; ;pic18f2431.h: 2962: unsigned :4;
[; ;pic18f2431.h: 2963: unsigned TBIF :1;
[; ;pic18f2431.h: 2964: };
[; ;pic18f2431.h: 2965: struct {
[; ;pic18f2431.h: 2966: unsigned :5;
[; ;pic18f2431.h: 2967: unsigned RC1IF :1;
[; ;pic18f2431.h: 2968: };
[; ;pic18f2431.h: 2969: struct {
[; ;pic18f2431.h: 2970: unsigned :4;
[; ;pic18f2431.h: 2971: unsigned TX1IF :1;
[; ;pic18f2431.h: 2972: };
[; ;pic18f2431.h: 2973: } PIR1bits_t;
[; ;pic18f2431.h: 2974: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f2431.h: 3028: extern volatile unsigned char IPR1 @ 0xF9F;
"3030
[; ;pic18f2431.h: 3030: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f2431.h: 3033: typedef union {
[; ;pic18f2431.h: 3034: struct {
[; ;pic18f2431.h: 3035: unsigned TMR1IP :1;
[; ;pic18f2431.h: 3036: unsigned TMR2IP :1;
[; ;pic18f2431.h: 3037: unsigned CCP1IP :1;
[; ;pic18f2431.h: 3038: unsigned SSPIP :1;
[; ;pic18f2431.h: 3039: unsigned TXIP :1;
[; ;pic18f2431.h: 3040: unsigned RCIP :1;
[; ;pic18f2431.h: 3041: unsigned ADIP :1;
[; ;pic18f2431.h: 3042: };
[; ;pic18f2431.h: 3043: struct {
[; ;pic18f2431.h: 3044: unsigned :4;
[; ;pic18f2431.h: 3045: unsigned TBIP :1;
[; ;pic18f2431.h: 3046: };
[; ;pic18f2431.h: 3047: struct {
[; ;pic18f2431.h: 3048: unsigned :5;
[; ;pic18f2431.h: 3049: unsigned RC1IP :1;
[; ;pic18f2431.h: 3050: };
[; ;pic18f2431.h: 3051: struct {
[; ;pic18f2431.h: 3052: unsigned :4;
[; ;pic18f2431.h: 3053: unsigned TX1IP :1;
[; ;pic18f2431.h: 3054: };
[; ;pic18f2431.h: 3055: } IPR1bits_t;
[; ;pic18f2431.h: 3056: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f2431.h: 3110: extern volatile unsigned char PIE2 @ 0xFA0;
"3112
[; ;pic18f2431.h: 3112: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f2431.h: 3115: typedef union {
[; ;pic18f2431.h: 3116: struct {
[; ;pic18f2431.h: 3117: unsigned CCP2IE :1;
[; ;pic18f2431.h: 3118: unsigned :1;
[; ;pic18f2431.h: 3119: unsigned LVDIE :1;
[; ;pic18f2431.h: 3120: unsigned :1;
[; ;pic18f2431.h: 3121: unsigned EEIE :1;
[; ;pic18f2431.h: 3122: unsigned :2;
[; ;pic18f2431.h: 3123: unsigned OSFIE :1;
[; ;pic18f2431.h: 3124: };
[; ;pic18f2431.h: 3125: } PIE2bits_t;
[; ;pic18f2431.h: 3126: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f2431.h: 3150: extern volatile unsigned char PIR2 @ 0xFA1;
"3152
[; ;pic18f2431.h: 3152: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f2431.h: 3155: typedef union {
[; ;pic18f2431.h: 3156: struct {
[; ;pic18f2431.h: 3157: unsigned CCP2IF :1;
[; ;pic18f2431.h: 3158: unsigned :1;
[; ;pic18f2431.h: 3159: unsigned LVDIF :1;
[; ;pic18f2431.h: 3160: unsigned :1;
[; ;pic18f2431.h: 3161: unsigned EEIF :1;
[; ;pic18f2431.h: 3162: unsigned :2;
[; ;pic18f2431.h: 3163: unsigned OSFIF :1;
[; ;pic18f2431.h: 3164: };
[; ;pic18f2431.h: 3165: } PIR2bits_t;
[; ;pic18f2431.h: 3166: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f2431.h: 3190: extern volatile unsigned char IPR2 @ 0xFA2;
"3192
[; ;pic18f2431.h: 3192: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f2431.h: 3195: typedef union {
[; ;pic18f2431.h: 3196: struct {
[; ;pic18f2431.h: 3197: unsigned CCP2IP :1;
[; ;pic18f2431.h: 3198: unsigned :1;
[; ;pic18f2431.h: 3199: unsigned LVDIP :1;
[; ;pic18f2431.h: 3200: unsigned :1;
[; ;pic18f2431.h: 3201: unsigned EEIP :1;
[; ;pic18f2431.h: 3202: unsigned :2;
[; ;pic18f2431.h: 3203: unsigned OSFIP :1;
[; ;pic18f2431.h: 3204: };
[; ;pic18f2431.h: 3205: } IPR2bits_t;
[; ;pic18f2431.h: 3206: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f2431.h: 3230: extern volatile unsigned char PIE3 @ 0xFA3;
"3232
[; ;pic18f2431.h: 3232: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f2431.h: 3235: typedef union {
[; ;pic18f2431.h: 3236: struct {
[; ;pic18f2431.h: 3237: unsigned TMR5IE :1;
[; ;pic18f2431.h: 3238: unsigned IC1IE :1;
[; ;pic18f2431.h: 3239: unsigned IC2QEIE :1;
[; ;pic18f2431.h: 3240: unsigned IC3DRIE :1;
[; ;pic18f2431.h: 3241: unsigned PTIE :1;
[; ;pic18f2431.h: 3242: };
[; ;pic18f2431.h: 3243: struct {
[; ;pic18f2431.h: 3244: unsigned RXB0IE :1;
[; ;pic18f2431.h: 3245: };
[; ;pic18f2431.h: 3246: struct {
[; ;pic18f2431.h: 3247: unsigned :1;
[; ;pic18f2431.h: 3248: unsigned RXB1IE :1;
[; ;pic18f2431.h: 3249: };
[; ;pic18f2431.h: 3250: struct {
[; ;pic18f2431.h: 3251: unsigned :1;
[; ;pic18f2431.h: 3252: unsigned RXBNIE :1;
[; ;pic18f2431.h: 3253: };
[; ;pic18f2431.h: 3254: struct {
[; ;pic18f2431.h: 3255: unsigned :2;
[; ;pic18f2431.h: 3256: unsigned TXB0IE :1;
[; ;pic18f2431.h: 3257: };
[; ;pic18f2431.h: 3258: struct {
[; ;pic18f2431.h: 3259: unsigned :3;
[; ;pic18f2431.h: 3260: unsigned TXB1IE :1;
[; ;pic18f2431.h: 3261: };
[; ;pic18f2431.h: 3262: struct {
[; ;pic18f2431.h: 3263: unsigned :4;
[; ;pic18f2431.h: 3264: unsigned TXB2IE :1;
[; ;pic18f2431.h: 3265: };
[; ;pic18f2431.h: 3266: struct {
[; ;pic18f2431.h: 3267: unsigned :4;
[; ;pic18f2431.h: 3268: unsigned TXBNIE :1;
[; ;pic18f2431.h: 3269: };
[; ;pic18f2431.h: 3270: } PIE3bits_t;
[; ;pic18f2431.h: 3271: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f2431.h: 3335: extern volatile unsigned char PIR3 @ 0xFA4;
"3337
[; ;pic18f2431.h: 3337: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f2431.h: 3340: typedef union {
[; ;pic18f2431.h: 3341: struct {
[; ;pic18f2431.h: 3342: unsigned TMR5IF :1;
[; ;pic18f2431.h: 3343: unsigned IC1IF :1;
[; ;pic18f2431.h: 3344: unsigned IC2QEIF :1;
[; ;pic18f2431.h: 3345: unsigned IC3DRIF :1;
[; ;pic18f2431.h: 3346: unsigned PTIF :1;
[; ;pic18f2431.h: 3347: };
[; ;pic18f2431.h: 3348: struct {
[; ;pic18f2431.h: 3349: unsigned :1;
[; ;pic18f2431.h: 3350: unsigned RXBNIF :1;
[; ;pic18f2431.h: 3351: };
[; ;pic18f2431.h: 3352: struct {
[; ;pic18f2431.h: 3353: unsigned :4;
[; ;pic18f2431.h: 3354: unsigned TXBNIF :1;
[; ;pic18f2431.h: 3355: };
[; ;pic18f2431.h: 3356: } PIR3bits_t;
[; ;pic18f2431.h: 3357: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f2431.h: 3396: extern volatile unsigned char IPR3 @ 0xFA5;
"3398
[; ;pic18f2431.h: 3398: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f2431.h: 3401: typedef union {
[; ;pic18f2431.h: 3402: struct {
[; ;pic18f2431.h: 3403: unsigned TMR5IP :1;
[; ;pic18f2431.h: 3404: unsigned IC1IP :1;
[; ;pic18f2431.h: 3405: unsigned IC2QEIP :1;
[; ;pic18f2431.h: 3406: unsigned IC3DRIP :1;
[; ;pic18f2431.h: 3407: unsigned PTIP :1;
[; ;pic18f2431.h: 3408: };
[; ;pic18f2431.h: 3409: struct {
[; ;pic18f2431.h: 3410: unsigned :1;
[; ;pic18f2431.h: 3411: unsigned RXBNIP :1;
[; ;pic18f2431.h: 3412: };
[; ;pic18f2431.h: 3413: struct {
[; ;pic18f2431.h: 3414: unsigned :4;
[; ;pic18f2431.h: 3415: unsigned TXBNIP :1;
[; ;pic18f2431.h: 3416: };
[; ;pic18f2431.h: 3417: } IPR3bits_t;
[; ;pic18f2431.h: 3418: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f2431.h: 3457: extern volatile unsigned char EECON1 @ 0xFA6;
"3459
[; ;pic18f2431.h: 3459: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f2431.h: 3462: typedef union {
[; ;pic18f2431.h: 3463: struct {
[; ;pic18f2431.h: 3464: unsigned RD :1;
[; ;pic18f2431.h: 3465: unsigned WR :1;
[; ;pic18f2431.h: 3466: unsigned WREN :1;
[; ;pic18f2431.h: 3467: unsigned WRERR :1;
[; ;pic18f2431.h: 3468: unsigned FREE :1;
[; ;pic18f2431.h: 3469: unsigned :1;
[; ;pic18f2431.h: 3470: unsigned CFGS :1;
[; ;pic18f2431.h: 3471: unsigned EEPGD :1;
[; ;pic18f2431.h: 3472: };
[; ;pic18f2431.h: 3473: struct {
[; ;pic18f2431.h: 3474: unsigned :6;
[; ;pic18f2431.h: 3475: unsigned EEFS :1;
[; ;pic18f2431.h: 3476: };
[; ;pic18f2431.h: 3477: } EECON1bits_t;
[; ;pic18f2431.h: 3478: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f2431.h: 3522: extern volatile unsigned char EECON2 @ 0xFA7;
"3524
[; ;pic18f2431.h: 3524: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f2431.h: 3528: extern volatile unsigned char EEDATA @ 0xFA8;
"3530
[; ;pic18f2431.h: 3530: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f2431.h: 3534: extern volatile unsigned char EEADR @ 0xFA9;
"3536
[; ;pic18f2431.h: 3536: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f2431.h: 3540: extern volatile unsigned char BAUDCON @ 0xFAA;
"3542
[; ;pic18f2431.h: 3542: asm("BAUDCON equ 0FAAh");
[; <" BAUDCON equ 0FAAh ;# ">
[; ;pic18f2431.h: 3545: extern volatile unsigned char BAUDCTL @ 0xFAA;
"3547
[; ;pic18f2431.h: 3547: asm("BAUDCTL equ 0FAAh");
[; <" BAUDCTL equ 0FAAh ;# ">
[; ;pic18f2431.h: 3550: typedef union {
[; ;pic18f2431.h: 3551: struct {
[; ;pic18f2431.h: 3552: unsigned ABDEN :1;
[; ;pic18f2431.h: 3553: unsigned WUE :1;
[; ;pic18f2431.h: 3554: unsigned :1;
[; ;pic18f2431.h: 3555: unsigned BRG16 :1;
[; ;pic18f2431.h: 3556: unsigned TXCKP :1;
[; ;pic18f2431.h: 3557: unsigned RXDTP :1;
[; ;pic18f2431.h: 3558: unsigned RCIDL :1;
[; ;pic18f2431.h: 3559: unsigned ABDOVF :1;
[; ;pic18f2431.h: 3560: };
[; ;pic18f2431.h: 3561: struct {
[; ;pic18f2431.h: 3562: unsigned :4;
[; ;pic18f2431.h: 3563: unsigned SCKP :1;
[; ;pic18f2431.h: 3564: unsigned :1;
[; ;pic18f2431.h: 3565: unsigned RCMT :1;
[; ;pic18f2431.h: 3566: };
[; ;pic18f2431.h: 3567: struct {
[; ;pic18f2431.h: 3568: unsigned :5;
[; ;pic18f2431.h: 3569: unsigned RXCKP :1;
[; ;pic18f2431.h: 3570: };
[; ;pic18f2431.h: 3571: struct {
[; ;pic18f2431.h: 3572: unsigned :1;
[; ;pic18f2431.h: 3573: unsigned W4E :1;
[; ;pic18f2431.h: 3574: };
[; ;pic18f2431.h: 3575: } BAUDCONbits_t;
[; ;pic18f2431.h: 3576: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFAA;
[; ;pic18f2431.h: 3634: typedef union {
[; ;pic18f2431.h: 3635: struct {
[; ;pic18f2431.h: 3636: unsigned ABDEN :1;
[; ;pic18f2431.h: 3637: unsigned WUE :1;
[; ;pic18f2431.h: 3638: unsigned :1;
[; ;pic18f2431.h: 3639: unsigned BRG16 :1;
[; ;pic18f2431.h: 3640: unsigned TXCKP :1;
[; ;pic18f2431.h: 3641: unsigned RXDTP :1;
[; ;pic18f2431.h: 3642: unsigned RCIDL :1;
[; ;pic18f2431.h: 3643: unsigned ABDOVF :1;
[; ;pic18f2431.h: 3644: };
[; ;pic18f2431.h: 3645: struct {
[; ;pic18f2431.h: 3646: unsigned :4;
[; ;pic18f2431.h: 3647: unsigned SCKP :1;
[; ;pic18f2431.h: 3648: unsigned :1;
[; ;pic18f2431.h: 3649: unsigned RCMT :1;
[; ;pic18f2431.h: 3650: };
[; ;pic18f2431.h: 3651: struct {
[; ;pic18f2431.h: 3652: unsigned :5;
[; ;pic18f2431.h: 3653: unsigned RXCKP :1;
[; ;pic18f2431.h: 3654: };
[; ;pic18f2431.h: 3655: struct {
[; ;pic18f2431.h: 3656: unsigned :1;
[; ;pic18f2431.h: 3657: unsigned W4E :1;
[; ;pic18f2431.h: 3658: };
[; ;pic18f2431.h: 3659: } BAUDCTLbits_t;
[; ;pic18f2431.h: 3660: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFAA;
[; ;pic18f2431.h: 3719: extern volatile unsigned char RCSTA @ 0xFAB;
"3721
[; ;pic18f2431.h: 3721: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f2431.h: 3724: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3726
[; ;pic18f2431.h: 3726: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f2431.h: 3729: typedef union {
[; ;pic18f2431.h: 3730: struct {
[; ;pic18f2431.h: 3731: unsigned RX9D :1;
[; ;pic18f2431.h: 3732: unsigned OERR :1;
[; ;pic18f2431.h: 3733: unsigned FERR :1;
[; ;pic18f2431.h: 3734: unsigned ADDEN :1;
[; ;pic18f2431.h: 3735: unsigned CREN :1;
[; ;pic18f2431.h: 3736: unsigned SREN :1;
[; ;pic18f2431.h: 3737: unsigned RX9 :1;
[; ;pic18f2431.h: 3738: unsigned SPEN :1;
[; ;pic18f2431.h: 3739: };
[; ;pic18f2431.h: 3740: struct {
[; ;pic18f2431.h: 3741: unsigned :3;
[; ;pic18f2431.h: 3742: unsigned ADEN :1;
[; ;pic18f2431.h: 3743: };
[; ;pic18f2431.h: 3744: struct {
[; ;pic18f2431.h: 3745: unsigned :5;
[; ;pic18f2431.h: 3746: unsigned SRENA :1;
[; ;pic18f2431.h: 3747: };
[; ;pic18f2431.h: 3748: struct {
[; ;pic18f2431.h: 3749: unsigned :6;
[; ;pic18f2431.h: 3750: unsigned RC8_9 :1;
[; ;pic18f2431.h: 3751: };
[; ;pic18f2431.h: 3752: struct {
[; ;pic18f2431.h: 3753: unsigned :6;
[; ;pic18f2431.h: 3754: unsigned RC9 :1;
[; ;pic18f2431.h: 3755: };
[; ;pic18f2431.h: 3756: struct {
[; ;pic18f2431.h: 3757: unsigned RCD8 :1;
[; ;pic18f2431.h: 3758: };
[; ;pic18f2431.h: 3759: } RCSTAbits_t;
[; ;pic18f2431.h: 3760: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f2431.h: 3828: typedef union {
[; ;pic18f2431.h: 3829: struct {
[; ;pic18f2431.h: 3830: unsigned RX9D :1;
[; ;pic18f2431.h: 3831: unsigned OERR :1;
[; ;pic18f2431.h: 3832: unsigned FERR :1;
[; ;pic18f2431.h: 3833: unsigned ADDEN :1;
[; ;pic18f2431.h: 3834: unsigned CREN :1;
[; ;pic18f2431.h: 3835: unsigned SREN :1;
[; ;pic18f2431.h: 3836: unsigned RX9 :1;
[; ;pic18f2431.h: 3837: unsigned SPEN :1;
[; ;pic18f2431.h: 3838: };
[; ;pic18f2431.h: 3839: struct {
[; ;pic18f2431.h: 3840: unsigned :3;
[; ;pic18f2431.h: 3841: unsigned ADEN :1;
[; ;pic18f2431.h: 3842: };
[; ;pic18f2431.h: 3843: struct {
[; ;pic18f2431.h: 3844: unsigned :5;
[; ;pic18f2431.h: 3845: unsigned SRENA :1;
[; ;pic18f2431.h: 3846: };
[; ;pic18f2431.h: 3847: struct {
[; ;pic18f2431.h: 3848: unsigned :6;
[; ;pic18f2431.h: 3849: unsigned RC8_9 :1;
[; ;pic18f2431.h: 3850: };
[; ;pic18f2431.h: 3851: struct {
[; ;pic18f2431.h: 3852: unsigned :6;
[; ;pic18f2431.h: 3853: unsigned RC9 :1;
[; ;pic18f2431.h: 3854: };
[; ;pic18f2431.h: 3855: struct {
[; ;pic18f2431.h: 3856: unsigned RCD8 :1;
[; ;pic18f2431.h: 3857: };
[; ;pic18f2431.h: 3858: } RCSTA1bits_t;
[; ;pic18f2431.h: 3859: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f2431.h: 3928: extern volatile unsigned char TXSTA @ 0xFAC;
"3930
[; ;pic18f2431.h: 3930: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f2431.h: 3933: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3935
[; ;pic18f2431.h: 3935: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f2431.h: 3938: typedef union {
[; ;pic18f2431.h: 3939: struct {
[; ;pic18f2431.h: 3940: unsigned TX9D :1;
[; ;pic18f2431.h: 3941: unsigned TRMT :1;
[; ;pic18f2431.h: 3942: unsigned BRGH :1;
[; ;pic18f2431.h: 3943: unsigned SENDB :1;
[; ;pic18f2431.h: 3944: unsigned SYNC :1;
[; ;pic18f2431.h: 3945: unsigned TXEN :1;
[; ;pic18f2431.h: 3946: unsigned TX9 :1;
[; ;pic18f2431.h: 3947: unsigned CSRC :1;
[; ;pic18f2431.h: 3948: };
[; ;pic18f2431.h: 3949: struct {
[; ;pic18f2431.h: 3950: unsigned :2;
[; ;pic18f2431.h: 3951: unsigned BRGH1 :1;
[; ;pic18f2431.h: 3952: };
[; ;pic18f2431.h: 3953: struct {
[; ;pic18f2431.h: 3954: unsigned :7;
[; ;pic18f2431.h: 3955: unsigned CSRC1 :1;
[; ;pic18f2431.h: 3956: };
[; ;pic18f2431.h: 3957: struct {
[; ;pic18f2431.h: 3958: unsigned :3;
[; ;pic18f2431.h: 3959: unsigned SENDB1 :1;
[; ;pic18f2431.h: 3960: };
[; ;pic18f2431.h: 3961: struct {
[; ;pic18f2431.h: 3962: unsigned :4;
[; ;pic18f2431.h: 3963: unsigned SYNC1 :1;
[; ;pic18f2431.h: 3964: };
[; ;pic18f2431.h: 3965: struct {
[; ;pic18f2431.h: 3966: unsigned :1;
[; ;pic18f2431.h: 3967: unsigned TRMT1 :1;
[; ;pic18f2431.h: 3968: };
[; ;pic18f2431.h: 3969: struct {
[; ;pic18f2431.h: 3970: unsigned :6;
[; ;pic18f2431.h: 3971: unsigned TX91 :1;
[; ;pic18f2431.h: 3972: };
[; ;pic18f2431.h: 3973: struct {
[; ;pic18f2431.h: 3974: unsigned TX9D1 :1;
[; ;pic18f2431.h: 3975: };
[; ;pic18f2431.h: 3976: struct {
[; ;pic18f2431.h: 3977: unsigned :5;
[; ;pic18f2431.h: 3978: unsigned TXEN1 :1;
[; ;pic18f2431.h: 3979: };
[; ;pic18f2431.h: 3980: struct {
[; ;pic18f2431.h: 3981: unsigned :6;
[; ;pic18f2431.h: 3982: unsigned TX8_9 :1;
[; ;pic18f2431.h: 3983: };
[; ;pic18f2431.h: 3984: struct {
[; ;pic18f2431.h: 3985: unsigned TXD8 :1;
[; ;pic18f2431.h: 3986: };
[; ;pic18f2431.h: 3987: } TXSTAbits_t;
[; ;pic18f2431.h: 3988: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f2431.h: 4081: typedef union {
[; ;pic18f2431.h: 4082: struct {
[; ;pic18f2431.h: 4083: unsigned TX9D :1;
[; ;pic18f2431.h: 4084: unsigned TRMT :1;
[; ;pic18f2431.h: 4085: unsigned BRGH :1;
[; ;pic18f2431.h: 4086: unsigned SENDB :1;
[; ;pic18f2431.h: 4087: unsigned SYNC :1;
[; ;pic18f2431.h: 4088: unsigned TXEN :1;
[; ;pic18f2431.h: 4089: unsigned TX9 :1;
[; ;pic18f2431.h: 4090: unsigned CSRC :1;
[; ;pic18f2431.h: 4091: };
[; ;pic18f2431.h: 4092: struct {
[; ;pic18f2431.h: 4093: unsigned :2;
[; ;pic18f2431.h: 4094: unsigned BRGH1 :1;
[; ;pic18f2431.h: 4095: };
[; ;pic18f2431.h: 4096: struct {
[; ;pic18f2431.h: 4097: unsigned :7;
[; ;pic18f2431.h: 4098: unsigned CSRC1 :1;
[; ;pic18f2431.h: 4099: };
[; ;pic18f2431.h: 4100: struct {
[; ;pic18f2431.h: 4101: unsigned :3;
[; ;pic18f2431.h: 4102: unsigned SENDB1 :1;
[; ;pic18f2431.h: 4103: };
[; ;pic18f2431.h: 4104: struct {
[; ;pic18f2431.h: 4105: unsigned :4;
[; ;pic18f2431.h: 4106: unsigned SYNC1 :1;
[; ;pic18f2431.h: 4107: };
[; ;pic18f2431.h: 4108: struct {
[; ;pic18f2431.h: 4109: unsigned :1;
[; ;pic18f2431.h: 4110: unsigned TRMT1 :1;
[; ;pic18f2431.h: 4111: };
[; ;pic18f2431.h: 4112: struct {
[; ;pic18f2431.h: 4113: unsigned :6;
[; ;pic18f2431.h: 4114: unsigned TX91 :1;
[; ;pic18f2431.h: 4115: };
[; ;pic18f2431.h: 4116: struct {
[; ;pic18f2431.h: 4117: unsigned TX9D1 :1;
[; ;pic18f2431.h: 4118: };
[; ;pic18f2431.h: 4119: struct {
[; ;pic18f2431.h: 4120: unsigned :5;
[; ;pic18f2431.h: 4121: unsigned TXEN1 :1;
[; ;pic18f2431.h: 4122: };
[; ;pic18f2431.h: 4123: struct {
[; ;pic18f2431.h: 4124: unsigned :6;
[; ;pic18f2431.h: 4125: unsigned TX8_9 :1;
[; ;pic18f2431.h: 4126: };
[; ;pic18f2431.h: 4127: struct {
[; ;pic18f2431.h: 4128: unsigned TXD8 :1;
[; ;pic18f2431.h: 4129: };
[; ;pic18f2431.h: 4130: } TXSTA1bits_t;
[; ;pic18f2431.h: 4131: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f2431.h: 4225: extern volatile unsigned char TXREG @ 0xFAD;
"4227
[; ;pic18f2431.h: 4227: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f2431.h: 4230: extern volatile unsigned char TXREG1 @ 0xFAD;
"4232
[; ;pic18f2431.h: 4232: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f2431.h: 4236: extern volatile unsigned char RCREG @ 0xFAE;
"4238
[; ;pic18f2431.h: 4238: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f2431.h: 4241: extern volatile unsigned char RCREG1 @ 0xFAE;
"4243
[; ;pic18f2431.h: 4243: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f2431.h: 4247: extern volatile unsigned char SPBRG @ 0xFAF;
"4249
[; ;pic18f2431.h: 4249: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f2431.h: 4252: extern volatile unsigned char SPBRG1 @ 0xFAF;
"4254
[; ;pic18f2431.h: 4254: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f2431.h: 4258: extern volatile unsigned char SPBRGH @ 0xFB0;
"4260
[; ;pic18f2431.h: 4260: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f2431.h: 4264: extern volatile unsigned char QEICON @ 0xFB6;
"4266
[; ;pic18f2431.h: 4266: asm("QEICON equ 0FB6h");
[; <" QEICON equ 0FB6h ;# ">
[; ;pic18f2431.h: 4269: typedef union {
[; ;pic18f2431.h: 4270: struct {
[; ;pic18f2431.h: 4271: unsigned :5;
[; ;pic18f2431.h: 4272: unsigned UP_NOT_DOWN :1;
[; ;pic18f2431.h: 4273: };
[; ;pic18f2431.h: 4274: struct {
[; ;pic18f2431.h: 4275: unsigned :7;
[; ;pic18f2431.h: 4276: unsigned NOT_VELM :1;
[; ;pic18f2431.h: 4277: };
[; ;pic18f2431.h: 4278: struct {
[; ;pic18f2431.h: 4279: unsigned PDEC :2;
[; ;pic18f2431.h: 4280: unsigned QEIM :3;
[; ;pic18f2431.h: 4281: unsigned UP_nDOWN :1;
[; ;pic18f2431.h: 4282: unsigned ERROR :1;
[; ;pic18f2431.h: 4283: unsigned nVELM :1;
[; ;pic18f2431.h: 4284: };
[; ;pic18f2431.h: 4285: struct {
[; ;pic18f2431.h: 4286: unsigned PDEC0 :1;
[; ;pic18f2431.h: 4287: unsigned PDEC1 :1;
[; ;pic18f2431.h: 4288: unsigned QEIM0 :1;
[; ;pic18f2431.h: 4289: unsigned QEIM1 :1;
[; ;pic18f2431.h: 4290: unsigned QEIM2 :1;
[; ;pic18f2431.h: 4291: unsigned UP_DOWN :1;
[; ;pic18f2431.h: 4292: unsigned :1;
[; ;pic18f2431.h: 4293: unsigned VELM :1;
[; ;pic18f2431.h: 4294: };
[; ;pic18f2431.h: 4295: struct {
[; ;pic18f2431.h: 4296: unsigned :5;
[; ;pic18f2431.h: 4297: unsigned UP :1;
[; ;pic18f2431.h: 4298: };
[; ;pic18f2431.h: 4299: struct {
[; ;pic18f2431.h: 4300: unsigned :5;
[; ;pic18f2431.h: 4301: unsigned DOWN :1;
[; ;pic18f2431.h: 4302: };
[; ;pic18f2431.h: 4303: struct {
[; ;pic18f2431.h: 4304: unsigned :5;
[; ;pic18f2431.h: 4305: unsigned NOT_DOWN :1;
[; ;pic18f2431.h: 4306: };
[; ;pic18f2431.h: 4307: struct {
[; ;pic18f2431.h: 4308: unsigned :5;
[; ;pic18f2431.h: 4309: unsigned nDOWN :1;
[; ;pic18f2431.h: 4310: };
[; ;pic18f2431.h: 4311: struct {
[; ;pic18f2431.h: 4312: unsigned :5;
[; ;pic18f2431.h: 4313: unsigned UPDOWN :1;
[; ;pic18f2431.h: 4314: };
[; ;pic18f2431.h: 4315: } QEICONbits_t;
[; ;pic18f2431.h: 4316: extern volatile QEICONbits_t QEICONbits @ 0xFB6;
[; ;pic18f2431.h: 4415: extern volatile unsigned char T5CON @ 0xFB7;
"4417
[; ;pic18f2431.h: 4417: asm("T5CON equ 0FB7h");
[; <" T5CON equ 0FB7h ;# ">
[; ;pic18f2431.h: 4420: typedef union {
[; ;pic18f2431.h: 4421: struct {
[; ;pic18f2431.h: 4422: unsigned :2;
[; ;pic18f2431.h: 4423: unsigned NOT_T5SYNC :1;
[; ;pic18f2431.h: 4424: };
[; ;pic18f2431.h: 4425: struct {
[; ;pic18f2431.h: 4426: unsigned :6;
[; ;pic18f2431.h: 4427: unsigned NOT_RESEN :1;
[; ;pic18f2431.h: 4428: };
[; ;pic18f2431.h: 4429: struct {
[; ;pic18f2431.h: 4430: unsigned TMR5ON :1;
[; ;pic18f2431.h: 4431: unsigned TMR5CS :1;
[; ;pic18f2431.h: 4432: unsigned nT5SYNC :1;
[; ;pic18f2431.h: 4433: unsigned T5PS :2;
[; ;pic18f2431.h: 4434: unsigned T5MOD :1;
[; ;pic18f2431.h: 4435: unsigned nRESEN :1;
[; ;pic18f2431.h: 4436: unsigned T5SEN :1;
[; ;pic18f2431.h: 4437: };
[; ;pic18f2431.h: 4438: struct {
[; ;pic18f2431.h: 4439: unsigned :2;
[; ;pic18f2431.h: 4440: unsigned T5SYNC :1;
[; ;pic18f2431.h: 4441: unsigned T5PS0 :1;
[; ;pic18f2431.h: 4442: unsigned T5PS1 :1;
[; ;pic18f2431.h: 4443: unsigned :1;
[; ;pic18f2431.h: 4444: unsigned RESEN :1;
[; ;pic18f2431.h: 4445: };
[; ;pic18f2431.h: 4446: struct {
[; ;pic18f2431.h: 4447: unsigned :1;
[; ;pic18f2431.h: 4448: unsigned RD165 :1;
[; ;pic18f2431.h: 4449: };
[; ;pic18f2431.h: 4450: struct {
[; ;pic18f2431.h: 4451: unsigned :3;
[; ;pic18f2431.h: 4452: unsigned SOSCEN5 :1;
[; ;pic18f2431.h: 4453: };
[; ;pic18f2431.h: 4454: } T5CONbits_t;
[; ;pic18f2431.h: 4455: extern volatile T5CONbits_t T5CONbits @ 0xFB7;
[; ;pic18f2431.h: 4534: extern volatile unsigned char ANSEL0 @ 0xFB8;
"4536
[; ;pic18f2431.h: 4536: asm("ANSEL0 equ 0FB8h");
[; <" ANSEL0 equ 0FB8h ;# ">
[; ;pic18f2431.h: 4539: typedef union {
[; ;pic18f2431.h: 4540: struct {
[; ;pic18f2431.h: 4541: unsigned ANS0 :1;
[; ;pic18f2431.h: 4542: unsigned ANS1 :1;
[; ;pic18f2431.h: 4543: unsigned ANS2 :1;
[; ;pic18f2431.h: 4544: unsigned ANS3 :1;
[; ;pic18f2431.h: 4545: unsigned ANS4 :1;
[; ;pic18f2431.h: 4546: };
[; ;pic18f2431.h: 4547: } ANSEL0bits_t;
[; ;pic18f2431.h: 4548: extern volatile ANSEL0bits_t ANSEL0bits @ 0xFB8;
[; ;pic18f2431.h: 4577: extern volatile unsigned char CCP2CON @ 0xFBA;
"4579
[; ;pic18f2431.h: 4579: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f2431.h: 4582: typedef union {
[; ;pic18f2431.h: 4583: struct {
[; ;pic18f2431.h: 4584: unsigned CCP2M :4;
[; ;pic18f2431.h: 4585: unsigned DC2B :2;
[; ;pic18f2431.h: 4586: };
[; ;pic18f2431.h: 4587: struct {
[; ;pic18f2431.h: 4588: unsigned CCP2M0 :1;
[; ;pic18f2431.h: 4589: unsigned CCP2M1 :1;
[; ;pic18f2431.h: 4590: unsigned CCP2M2 :1;
[; ;pic18f2431.h: 4591: unsigned CCP2M3 :1;
[; ;pic18f2431.h: 4592: unsigned CCP2Y :1;
[; ;pic18f2431.h: 4593: unsigned CCP2X :1;
[; ;pic18f2431.h: 4594: };
[; ;pic18f2431.h: 4595: struct {
[; ;pic18f2431.h: 4596: unsigned :4;
[; ;pic18f2431.h: 4597: unsigned DC2B0 :1;
[; ;pic18f2431.h: 4598: unsigned DC2B1 :1;
[; ;pic18f2431.h: 4599: };
[; ;pic18f2431.h: 4600: } CCP2CONbits_t;
[; ;pic18f2431.h: 4601: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f2431.h: 4655: extern volatile unsigned short CCPR2 @ 0xFBB;
"4657
[; ;pic18f2431.h: 4657: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f2431.h: 4661: extern volatile unsigned char CCPR2L @ 0xFBB;
"4663
[; ;pic18f2431.h: 4663: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f2431.h: 4667: extern volatile unsigned char CCPR2H @ 0xFBC;
"4669
[; ;pic18f2431.h: 4669: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f2431.h: 4673: extern volatile unsigned char CCP1CON @ 0xFBD;
"4675
[; ;pic18f2431.h: 4675: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f2431.h: 4678: typedef union {
[; ;pic18f2431.h: 4679: struct {
[; ;pic18f2431.h: 4680: unsigned CCP1M :4;
[; ;pic18f2431.h: 4681: unsigned DC1B :2;
[; ;pic18f2431.h: 4682: };
[; ;pic18f2431.h: 4683: struct {
[; ;pic18f2431.h: 4684: unsigned CCP1M0 :1;
[; ;pic18f2431.h: 4685: unsigned CCP1M1 :1;
[; ;pic18f2431.h: 4686: unsigned CCP1M2 :1;
[; ;pic18f2431.h: 4687: unsigned CCP1M3 :1;
[; ;pic18f2431.h: 4688: unsigned CCP1Y :1;
[; ;pic18f2431.h: 4689: unsigned CCP1X :1;
[; ;pic18f2431.h: 4690: };
[; ;pic18f2431.h: 4691: struct {
[; ;pic18f2431.h: 4692: unsigned :4;
[; ;pic18f2431.h: 4693: unsigned DC1B0 :1;
[; ;pic18f2431.h: 4694: unsigned DC1B1 :1;
[; ;pic18f2431.h: 4695: };
[; ;pic18f2431.h: 4696: } CCP1CONbits_t;
[; ;pic18f2431.h: 4697: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f2431.h: 4751: extern volatile unsigned short CCPR1 @ 0xFBE;
"4753
[; ;pic18f2431.h: 4753: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f2431.h: 4757: extern volatile unsigned char CCPR1L @ 0xFBE;
"4759
[; ;pic18f2431.h: 4759: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f2431.h: 4763: extern volatile unsigned char CCPR1H @ 0xFBF;
"4765
[; ;pic18f2431.h: 4765: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f2431.h: 4769: extern volatile unsigned char ADCON2 @ 0xFC0;
"4771
[; ;pic18f2431.h: 4771: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f2431.h: 4774: typedef union {
[; ;pic18f2431.h: 4775: struct {
[; ;pic18f2431.h: 4776: unsigned ADCS :3;
[; ;pic18f2431.h: 4777: unsigned ACQT :4;
[; ;pic18f2431.h: 4778: unsigned ADFM :1;
[; ;pic18f2431.h: 4779: };
[; ;pic18f2431.h: 4780: struct {
[; ;pic18f2431.h: 4781: unsigned ADCS0 :1;
[; ;pic18f2431.h: 4782: unsigned ADCS1 :1;
[; ;pic18f2431.h: 4783: unsigned ADCS2 :1;
[; ;pic18f2431.h: 4784: unsigned ACQT0 :1;
[; ;pic18f2431.h: 4785: unsigned ACQT1 :1;
[; ;pic18f2431.h: 4786: unsigned ACQT2 :1;
[; ;pic18f2431.h: 4787: unsigned ACQT3 :1;
[; ;pic18f2431.h: 4788: };
[; ;pic18f2431.h: 4789: } ADCON2bits_t;
[; ;pic18f2431.h: 4790: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f2431.h: 4844: extern volatile unsigned char ADCON1 @ 0xFC1;
"4846
[; ;pic18f2431.h: 4846: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f2431.h: 4849: typedef union {
[; ;pic18f2431.h: 4850: struct {
[; ;pic18f2431.h: 4851: unsigned ADPNT :2;
[; ;pic18f2431.h: 4852: unsigned BFOVFL :1;
[; ;pic18f2431.h: 4853: unsigned BFEMT :1;
[; ;pic18f2431.h: 4854: unsigned FIFOEN :1;
[; ;pic18f2431.h: 4855: unsigned :1;
[; ;pic18f2431.h: 4856: unsigned VCFG :2;
[; ;pic18f2431.h: 4857: };
[; ;pic18f2431.h: 4858: struct {
[; ;pic18f2431.h: 4859: unsigned ADPNT0 :1;
[; ;pic18f2431.h: 4860: unsigned ADPNT1 :1;
[; ;pic18f2431.h: 4861: unsigned :4;
[; ;pic18f2431.h: 4862: unsigned VCFG0 :1;
[; ;pic18f2431.h: 4863: unsigned VCFG1 :1;
[; ;pic18f2431.h: 4864: };
[; ;pic18f2431.h: 4865: struct {
[; ;pic18f2431.h: 4866: unsigned :2;
[; ;pic18f2431.h: 4867: unsigned FFOVFL :1;
[; ;pic18f2431.h: 4868: };
[; ;pic18f2431.h: 4869: struct {
[; ;pic18f2431.h: 4870: unsigned :3;
[; ;pic18f2431.h: 4871: unsigned CHSN3 :1;
[; ;pic18f2431.h: 4872: };
[; ;pic18f2431.h: 4873: struct {
[; ;pic18f2431.h: 4874: unsigned :4;
[; ;pic18f2431.h: 4875: unsigned VCFG01 :1;
[; ;pic18f2431.h: 4876: };
[; ;pic18f2431.h: 4877: } ADCON1bits_t;
[; ;pic18f2431.h: 4878: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f2431.h: 4942: extern volatile unsigned char ADCON0 @ 0xFC2;
"4944
[; ;pic18f2431.h: 4944: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f2431.h: 4947: typedef union {
[; ;pic18f2431.h: 4948: struct {
[; ;pic18f2431.h: 4949: unsigned :1;
[; ;pic18f2431.h: 4950: unsigned GO_NOT_DONE :1;
[; ;pic18f2431.h: 4951: };
[; ;pic18f2431.h: 4952: struct {
[; ;pic18f2431.h: 4953: unsigned ADON :1;
[; ;pic18f2431.h: 4954: unsigned GO_nDONE :1;
[; ;pic18f2431.h: 4955: unsigned ACMOD :2;
[; ;pic18f2431.h: 4956: unsigned ACSCH :1;
[; ;pic18f2431.h: 4957: unsigned ACONV :1;
[; ;pic18f2431.h: 4958: };
[; ;pic18f2431.h: 4959: struct {
[; ;pic18f2431.h: 4960: unsigned :1;
[; ;pic18f2431.h: 4961: unsigned GO_DONE :1;
[; ;pic18f2431.h: 4962: unsigned ACMOD0 :1;
[; ;pic18f2431.h: 4963: unsigned ACMOD1 :1;
[; ;pic18f2431.h: 4964: };
[; ;pic18f2431.h: 4965: struct {
[; ;pic18f2431.h: 4966: unsigned :1;
[; ;pic18f2431.h: 4967: unsigned DONE :1;
[; ;pic18f2431.h: 4968: };
[; ;pic18f2431.h: 4969: struct {
[; ;pic18f2431.h: 4970: unsigned :1;
[; ;pic18f2431.h: 4971: unsigned GO :1;
[; ;pic18f2431.h: 4972: };
[; ;pic18f2431.h: 4973: struct {
[; ;pic18f2431.h: 4974: unsigned :1;
[; ;pic18f2431.h: 4975: unsigned NOT_DONE :1;
[; ;pic18f2431.h: 4976: };
[; ;pic18f2431.h: 4977: struct {
[; ;pic18f2431.h: 4978: unsigned :1;
[; ;pic18f2431.h: 4979: unsigned nDONE :1;
[; ;pic18f2431.h: 4980: };
[; ;pic18f2431.h: 4981: struct {
[; ;pic18f2431.h: 4982: unsigned :1;
[; ;pic18f2431.h: 4983: unsigned GODONE :1;
[; ;pic18f2431.h: 4984: };
[; ;pic18f2431.h: 4985: } ADCON0bits_t;
[; ;pic18f2431.h: 4986: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f2431.h: 5060: extern volatile unsigned short ADRES @ 0xFC3;
"5062
[; ;pic18f2431.h: 5062: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f2431.h: 5066: extern volatile unsigned char ADRESL @ 0xFC3;
"5068
[; ;pic18f2431.h: 5068: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f2431.h: 5072: extern volatile unsigned char ADRESH @ 0xFC4;
"5074
[; ;pic18f2431.h: 5074: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f2431.h: 5078: extern volatile unsigned char SSPCON @ 0xFC6;
"5080
[; ;pic18f2431.h: 5080: asm("SSPCON equ 0FC6h");
[; <" SSPCON equ 0FC6h ;# ">
[; ;pic18f2431.h: 5083: extern volatile unsigned char SSPCON1 @ 0xFC6;
"5085
[; ;pic18f2431.h: 5085: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f2431.h: 5088: typedef union {
[; ;pic18f2431.h: 5089: struct {
[; ;pic18f2431.h: 5090: unsigned SSPM :4;
[; ;pic18f2431.h: 5091: unsigned CKP :1;
[; ;pic18f2431.h: 5092: unsigned SSPEN :1;
[; ;pic18f2431.h: 5093: unsigned SSPOV :1;
[; ;pic18f2431.h: 5094: unsigned WCOL :1;
[; ;pic18f2431.h: 5095: };
[; ;pic18f2431.h: 5096: struct {
[; ;pic18f2431.h: 5097: unsigned SSPM0 :1;
[; ;pic18f2431.h: 5098: unsigned SSPM1 :1;
[; ;pic18f2431.h: 5099: unsigned SSPM2 :1;
[; ;pic18f2431.h: 5100: unsigned SSPM3 :1;
[; ;pic18f2431.h: 5101: };
[; ;pic18f2431.h: 5102: } SSPCONbits_t;
[; ;pic18f2431.h: 5103: extern volatile SSPCONbits_t SSPCONbits @ 0xFC6;
[; ;pic18f2431.h: 5151: typedef union {
[; ;pic18f2431.h: 5152: struct {
[; ;pic18f2431.h: 5153: unsigned SSPM :4;
[; ;pic18f2431.h: 5154: unsigned CKP :1;
[; ;pic18f2431.h: 5155: unsigned SSPEN :1;
[; ;pic18f2431.h: 5156: unsigned SSPOV :1;
[; ;pic18f2431.h: 5157: unsigned WCOL :1;
[; ;pic18f2431.h: 5158: };
[; ;pic18f2431.h: 5159: struct {
[; ;pic18f2431.h: 5160: unsigned SSPM0 :1;
[; ;pic18f2431.h: 5161: unsigned SSPM1 :1;
[; ;pic18f2431.h: 5162: unsigned SSPM2 :1;
[; ;pic18f2431.h: 5163: unsigned SSPM3 :1;
[; ;pic18f2431.h: 5164: };
[; ;pic18f2431.h: 5165: } SSPCON1bits_t;
[; ;pic18f2431.h: 5166: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f2431.h: 5215: extern volatile unsigned char SSPSTAT @ 0xFC7;
"5217
[; ;pic18f2431.h: 5217: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f2431.h: 5220: typedef union {
[; ;pic18f2431.h: 5221: struct {
[; ;pic18f2431.h: 5222: unsigned :2;
[; ;pic18f2431.h: 5223: unsigned R_NOT_W :1;
[; ;pic18f2431.h: 5224: };
[; ;pic18f2431.h: 5225: struct {
[; ;pic18f2431.h: 5226: unsigned :5;
[; ;pic18f2431.h: 5227: unsigned D_NOT_A :1;
[; ;pic18f2431.h: 5228: };
[; ;pic18f2431.h: 5229: struct {
[; ;pic18f2431.h: 5230: unsigned BF :1;
[; ;pic18f2431.h: 5231: unsigned UA :1;
[; ;pic18f2431.h: 5232: unsigned R_nW :1;
[; ;pic18f2431.h: 5233: unsigned S :1;
[; ;pic18f2431.h: 5234: unsigned P :1;
[; ;pic18f2431.h: 5235: unsigned D_nA :1;
[; ;pic18f2431.h: 5236: unsigned CKE :1;
[; ;pic18f2431.h: 5237: unsigned SMP :1;
[; ;pic18f2431.h: 5238: };
[; ;pic18f2431.h: 5239: struct {
[; ;pic18f2431.h: 5240: unsigned :2;
[; ;pic18f2431.h: 5241: unsigned R_W :1;
[; ;pic18f2431.h: 5242: unsigned :2;
[; ;pic18f2431.h: 5243: unsigned D_A :1;
[; ;pic18f2431.h: 5244: };
[; ;pic18f2431.h: 5245: struct {
[; ;pic18f2431.h: 5246: unsigned :2;
[; ;pic18f2431.h: 5247: unsigned nW :1;
[; ;pic18f2431.h: 5248: unsigned :2;
[; ;pic18f2431.h: 5249: unsigned nA :1;
[; ;pic18f2431.h: 5250: };
[; ;pic18f2431.h: 5251: struct {
[; ;pic18f2431.h: 5252: unsigned :2;
[; ;pic18f2431.h: 5253: unsigned NOT_WRITE :1;
[; ;pic18f2431.h: 5254: };
[; ;pic18f2431.h: 5255: struct {
[; ;pic18f2431.h: 5256: unsigned :5;
[; ;pic18f2431.h: 5257: unsigned NOT_ADDRESS :1;
[; ;pic18f2431.h: 5258: };
[; ;pic18f2431.h: 5259: struct {
[; ;pic18f2431.h: 5260: unsigned :2;
[; ;pic18f2431.h: 5261: unsigned nWRITE :1;
[; ;pic18f2431.h: 5262: unsigned :2;
[; ;pic18f2431.h: 5263: unsigned nADDRESS :1;
[; ;pic18f2431.h: 5264: };
[; ;pic18f2431.h: 5265: struct {
[; ;pic18f2431.h: 5266: unsigned :2;
[; ;pic18f2431.h: 5267: unsigned READ_WRITE :1;
[; ;pic18f2431.h: 5268: unsigned :2;
[; ;pic18f2431.h: 5269: unsigned DATA_ADDRESS :1;
[; ;pic18f2431.h: 5270: };
[; ;pic18f2431.h: 5271: struct {
[; ;pic18f2431.h: 5272: unsigned :2;
[; ;pic18f2431.h: 5273: unsigned R :1;
[; ;pic18f2431.h: 5274: unsigned :2;
[; ;pic18f2431.h: 5275: unsigned D :1;
[; ;pic18f2431.h: 5276: };
[; ;pic18f2431.h: 5277: struct {
[; ;pic18f2431.h: 5278: unsigned :5;
[; ;pic18f2431.h: 5279: unsigned DA :1;
[; ;pic18f2431.h: 5280: };
[; ;pic18f2431.h: 5281: struct {
[; ;pic18f2431.h: 5282: unsigned :2;
[; ;pic18f2431.h: 5283: unsigned RW :1;
[; ;pic18f2431.h: 5284: };
[; ;pic18f2431.h: 5285: struct {
[; ;pic18f2431.h: 5286: unsigned :3;
[; ;pic18f2431.h: 5287: unsigned START :1;
[; ;pic18f2431.h: 5288: };
[; ;pic18f2431.h: 5289: struct {
[; ;pic18f2431.h: 5290: unsigned :4;
[; ;pic18f2431.h: 5291: unsigned STOP :1;
[; ;pic18f2431.h: 5292: };
[; ;pic18f2431.h: 5293: struct {
[; ;pic18f2431.h: 5294: unsigned :2;
[; ;pic18f2431.h: 5295: unsigned NOT_W :1;
[; ;pic18f2431.h: 5296: };
[; ;pic18f2431.h: 5297: struct {
[; ;pic18f2431.h: 5298: unsigned :5;
[; ;pic18f2431.h: 5299: unsigned NOT_A :1;
[; ;pic18f2431.h: 5300: };
[; ;pic18f2431.h: 5301: } SSPSTATbits_t;
[; ;pic18f2431.h: 5302: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f2431.h: 5446: extern volatile unsigned char SSPADD @ 0xFC8;
"5448
[; ;pic18f2431.h: 5448: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f2431.h: 5452: extern volatile unsigned char SSPBUF @ 0xFC9;
"5454
[; ;pic18f2431.h: 5454: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f2431.h: 5458: extern volatile unsigned char T2CON @ 0xFCA;
"5460
[; ;pic18f2431.h: 5460: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f2431.h: 5463: typedef union {
[; ;pic18f2431.h: 5464: struct {
[; ;pic18f2431.h: 5465: unsigned T2CKPS :2;
[; ;pic18f2431.h: 5466: unsigned TMR2ON :1;
[; ;pic18f2431.h: 5467: unsigned TOUTPS :4;
[; ;pic18f2431.h: 5468: };
[; ;pic18f2431.h: 5469: struct {
[; ;pic18f2431.h: 5470: unsigned T2CKPS0 :1;
[; ;pic18f2431.h: 5471: unsigned T2CKPS1 :1;
[; ;pic18f2431.h: 5472: unsigned :1;
[; ;pic18f2431.h: 5473: unsigned T2OUTPS0 :1;
[; ;pic18f2431.h: 5474: unsigned T2OUTPS1 :1;
[; ;pic18f2431.h: 5475: unsigned T2OUTPS2 :1;
[; ;pic18f2431.h: 5476: unsigned T2OUTPS3 :1;
[; ;pic18f2431.h: 5477: };
[; ;pic18f2431.h: 5478: struct {
[; ;pic18f2431.h: 5479: unsigned :3;
[; ;pic18f2431.h: 5480: unsigned TOUTPS0 :1;
[; ;pic18f2431.h: 5481: unsigned TOUTPS1 :1;
[; ;pic18f2431.h: 5482: unsigned TOUTPS2 :1;
[; ;pic18f2431.h: 5483: unsigned TOUTPS3 :1;
[; ;pic18f2431.h: 5484: };
[; ;pic18f2431.h: 5485: } T2CONbits_t;
[; ;pic18f2431.h: 5486: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f2431.h: 5555: extern volatile unsigned char PR2 @ 0xFCB;
"5557
[; ;pic18f2431.h: 5557: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f2431.h: 5560: extern volatile unsigned char MEMCON @ 0xFCB;
"5562
[; ;pic18f2431.h: 5562: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f2431.h: 5565: typedef union {
[; ;pic18f2431.h: 5566: struct {
[; ;pic18f2431.h: 5567: unsigned :7;
[; ;pic18f2431.h: 5568: unsigned EBDIS :1;
[; ;pic18f2431.h: 5569: };
[; ;pic18f2431.h: 5570: struct {
[; ;pic18f2431.h: 5571: unsigned :4;
[; ;pic18f2431.h: 5572: unsigned WAIT0 :1;
[; ;pic18f2431.h: 5573: };
[; ;pic18f2431.h: 5574: struct {
[; ;pic18f2431.h: 5575: unsigned :5;
[; ;pic18f2431.h: 5576: unsigned WAIT1 :1;
[; ;pic18f2431.h: 5577: };
[; ;pic18f2431.h: 5578: struct {
[; ;pic18f2431.h: 5579: unsigned WM0 :1;
[; ;pic18f2431.h: 5580: };
[; ;pic18f2431.h: 5581: struct {
[; ;pic18f2431.h: 5582: unsigned :1;
[; ;pic18f2431.h: 5583: unsigned WM1 :1;
[; ;pic18f2431.h: 5584: };
[; ;pic18f2431.h: 5585: } PR2bits_t;
[; ;pic18f2431.h: 5586: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f2431.h: 5614: typedef union {
[; ;pic18f2431.h: 5615: struct {
[; ;pic18f2431.h: 5616: unsigned :7;
[; ;pic18f2431.h: 5617: unsigned EBDIS :1;
[; ;pic18f2431.h: 5618: };
[; ;pic18f2431.h: 5619: struct {
[; ;pic18f2431.h: 5620: unsigned :4;
[; ;pic18f2431.h: 5621: unsigned WAIT0 :1;
[; ;pic18f2431.h: 5622: };
[; ;pic18f2431.h: 5623: struct {
[; ;pic18f2431.h: 5624: unsigned :5;
[; ;pic18f2431.h: 5625: unsigned WAIT1 :1;
[; ;pic18f2431.h: 5626: };
[; ;pic18f2431.h: 5627: struct {
[; ;pic18f2431.h: 5628: unsigned WM0 :1;
[; ;pic18f2431.h: 5629: };
[; ;pic18f2431.h: 5630: struct {
[; ;pic18f2431.h: 5631: unsigned :1;
[; ;pic18f2431.h: 5632: unsigned WM1 :1;
[; ;pic18f2431.h: 5633: };
[; ;pic18f2431.h: 5634: } MEMCONbits_t;
[; ;pic18f2431.h: 5635: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f2431.h: 5664: extern volatile unsigned char TMR2 @ 0xFCC;
"5666
[; ;pic18f2431.h: 5666: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f2431.h: 5670: extern volatile unsigned char T1CON @ 0xFCD;
"5672
[; ;pic18f2431.h: 5672: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f2431.h: 5675: typedef union {
[; ;pic18f2431.h: 5676: struct {
[; ;pic18f2431.h: 5677: unsigned :2;
[; ;pic18f2431.h: 5678: unsigned NOT_T1SYNC :1;
[; ;pic18f2431.h: 5679: };
[; ;pic18f2431.h: 5680: struct {
[; ;pic18f2431.h: 5681: unsigned TMR1ON :1;
[; ;pic18f2431.h: 5682: unsigned TMR1CS :1;
[; ;pic18f2431.h: 5683: unsigned nT1SYNC :1;
[; ;pic18f2431.h: 5684: unsigned T1OSCEN :1;
[; ;pic18f2431.h: 5685: unsigned T1CKPS :2;
[; ;pic18f2431.h: 5686: unsigned T1RUN :1;
[; ;pic18f2431.h: 5687: unsigned RD16 :1;
[; ;pic18f2431.h: 5688: };
[; ;pic18f2431.h: 5689: struct {
[; ;pic18f2431.h: 5690: unsigned :2;
[; ;pic18f2431.h: 5691: unsigned T1SYNC :1;
[; ;pic18f2431.h: 5692: unsigned :1;
[; ;pic18f2431.h: 5693: unsigned T1CKPS0 :1;
[; ;pic18f2431.h: 5694: unsigned T1CKPS1 :1;
[; ;pic18f2431.h: 5695: };
[; ;pic18f2431.h: 5696: struct {
[; ;pic18f2431.h: 5697: unsigned :2;
[; ;pic18f2431.h: 5698: unsigned T1INSYNC :1;
[; ;pic18f2431.h: 5699: };
[; ;pic18f2431.h: 5700: struct {
[; ;pic18f2431.h: 5701: unsigned :3;
[; ;pic18f2431.h: 5702: unsigned SOSCEN :1;
[; ;pic18f2431.h: 5703: };
[; ;pic18f2431.h: 5704: struct {
[; ;pic18f2431.h: 5705: unsigned :7;
[; ;pic18f2431.h: 5706: unsigned T1RD16 :1;
[; ;pic18f2431.h: 5707: };
[; ;pic18f2431.h: 5708: } T1CONbits_t;
[; ;pic18f2431.h: 5709: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f2431.h: 5783: extern volatile unsigned short TMR1 @ 0xFCE;
"5785
[; ;pic18f2431.h: 5785: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f2431.h: 5789: extern volatile unsigned char TMR1L @ 0xFCE;
"5791
[; ;pic18f2431.h: 5791: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f2431.h: 5795: extern volatile unsigned char TMR1H @ 0xFCF;
"5797
[; ;pic18f2431.h: 5797: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f2431.h: 5801: extern volatile unsigned char RCON @ 0xFD0;
"5803
[; ;pic18f2431.h: 5803: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f2431.h: 5806: typedef union {
[; ;pic18f2431.h: 5807: struct {
[; ;pic18f2431.h: 5808: unsigned NOT_BOR :1;
[; ;pic18f2431.h: 5809: };
[; ;pic18f2431.h: 5810: struct {
[; ;pic18f2431.h: 5811: unsigned :1;
[; ;pic18f2431.h: 5812: unsigned NOT_POR :1;
[; ;pic18f2431.h: 5813: };
[; ;pic18f2431.h: 5814: struct {
[; ;pic18f2431.h: 5815: unsigned :2;
[; ;pic18f2431.h: 5816: unsigned NOT_PD :1;
[; ;pic18f2431.h: 5817: };
[; ;pic18f2431.h: 5818: struct {
[; ;pic18f2431.h: 5819: unsigned :3;
[; ;pic18f2431.h: 5820: unsigned NOT_TO :1;
[; ;pic18f2431.h: 5821: };
[; ;pic18f2431.h: 5822: struct {
[; ;pic18f2431.h: 5823: unsigned :4;
[; ;pic18f2431.h: 5824: unsigned NOT_RI :1;
[; ;pic18f2431.h: 5825: };
[; ;pic18f2431.h: 5826: struct {
[; ;pic18f2431.h: 5827: unsigned nBOR :1;
[; ;pic18f2431.h: 5828: unsigned nPOR :1;
[; ;pic18f2431.h: 5829: unsigned nPD :1;
[; ;pic18f2431.h: 5830: unsigned nTO :1;
[; ;pic18f2431.h: 5831: unsigned nRI :1;
[; ;pic18f2431.h: 5832: unsigned :2;
[; ;pic18f2431.h: 5833: unsigned IPEN :1;
[; ;pic18f2431.h: 5834: };
[; ;pic18f2431.h: 5835: struct {
[; ;pic18f2431.h: 5836: unsigned :7;
[; ;pic18f2431.h: 5837: unsigned NOT_IPEN :1;
[; ;pic18f2431.h: 5838: };
[; ;pic18f2431.h: 5839: struct {
[; ;pic18f2431.h: 5840: unsigned BOR :1;
[; ;pic18f2431.h: 5841: unsigned POR :1;
[; ;pic18f2431.h: 5842: unsigned PD :1;
[; ;pic18f2431.h: 5843: unsigned TO :1;
[; ;pic18f2431.h: 5844: unsigned RI :1;
[; ;pic18f2431.h: 5845: unsigned :2;
[; ;pic18f2431.h: 5846: unsigned nIPEN :1;
[; ;pic18f2431.h: 5847: };
[; ;pic18f2431.h: 5848: } RCONbits_t;
[; ;pic18f2431.h: 5849: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f2431.h: 5943: extern volatile unsigned char WDTCON @ 0xFD1;
"5945
[; ;pic18f2431.h: 5945: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f2431.h: 5948: typedef union {
[; ;pic18f2431.h: 5949: struct {
[; ;pic18f2431.h: 5950: unsigned SWDTEN :1;
[; ;pic18f2431.h: 5951: unsigned :6;
[; ;pic18f2431.h: 5952: unsigned WDTW :1;
[; ;pic18f2431.h: 5953: };
[; ;pic18f2431.h: 5954: } WDTCONbits_t;
[; ;pic18f2431.h: 5955: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f2431.h: 5969: extern volatile unsigned char LVDCON @ 0xFD2;
"5971
[; ;pic18f2431.h: 5971: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f2431.h: 5974: typedef union {
[; ;pic18f2431.h: 5975: struct {
[; ;pic18f2431.h: 5976: unsigned LVDL :4;
[; ;pic18f2431.h: 5977: unsigned LVDEN :1;
[; ;pic18f2431.h: 5978: unsigned IRVST :1;
[; ;pic18f2431.h: 5979: };
[; ;pic18f2431.h: 5980: struct {
[; ;pic18f2431.h: 5981: unsigned LVDL0 :1;
[; ;pic18f2431.h: 5982: unsigned LVDL1 :1;
[; ;pic18f2431.h: 5983: unsigned LVDL2 :1;
[; ;pic18f2431.h: 5984: unsigned LVDL3 :1;
[; ;pic18f2431.h: 5985: unsigned :1;
[; ;pic18f2431.h: 5986: unsigned IVRST :1;
[; ;pic18f2431.h: 5987: };
[; ;pic18f2431.h: 5988: } LVDCONbits_t;
[; ;pic18f2431.h: 5989: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f2431.h: 6033: extern volatile unsigned char OSCCON @ 0xFD3;
"6035
[; ;pic18f2431.h: 6035: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f2431.h: 6038: typedef union {
[; ;pic18f2431.h: 6039: struct {
[; ;pic18f2431.h: 6040: unsigned SCS :2;
[; ;pic18f2431.h: 6041: unsigned IOFS :1;
[; ;pic18f2431.h: 6042: unsigned OSTS :1;
[; ;pic18f2431.h: 6043: unsigned IRCF :3;
[; ;pic18f2431.h: 6044: unsigned IDLEN :1;
[; ;pic18f2431.h: 6045: };
[; ;pic18f2431.h: 6046: struct {
[; ;pic18f2431.h: 6047: unsigned SCS0 :1;
[; ;pic18f2431.h: 6048: unsigned SCS1 :1;
[; ;pic18f2431.h: 6049: unsigned :2;
[; ;pic18f2431.h: 6050: unsigned IRCF0 :1;
[; ;pic18f2431.h: 6051: unsigned IRCF1 :1;
[; ;pic18f2431.h: 6052: unsigned IRCF2 :1;
[; ;pic18f2431.h: 6053: };
[; ;pic18f2431.h: 6054: struct {
[; ;pic18f2431.h: 6055: unsigned :2;
[; ;pic18f2431.h: 6056: unsigned FLTS :1;
[; ;pic18f2431.h: 6057: };
[; ;pic18f2431.h: 6058: } OSCCONbits_t;
[; ;pic18f2431.h: 6059: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f2431.h: 6118: extern volatile unsigned char T0CON @ 0xFD5;
"6120
[; ;pic18f2431.h: 6120: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f2431.h: 6123: typedef union {
[; ;pic18f2431.h: 6124: struct {
[; ;pic18f2431.h: 6125: unsigned T0PS :3;
[; ;pic18f2431.h: 6126: unsigned PSA :1;
[; ;pic18f2431.h: 6127: unsigned T0SE :1;
[; ;pic18f2431.h: 6128: unsigned T0CS :1;
[; ;pic18f2431.h: 6129: unsigned T016BIT :1;
[; ;pic18f2431.h: 6130: unsigned TMR0ON :1;
[; ;pic18f2431.h: 6131: };
[; ;pic18f2431.h: 6132: struct {
[; ;pic18f2431.h: 6133: unsigned T0PS0 :1;
[; ;pic18f2431.h: 6134: unsigned T0PS1 :1;
[; ;pic18f2431.h: 6135: unsigned T0PS2 :1;
[; ;pic18f2431.h: 6136: unsigned T0PS3 :1;
[; ;pic18f2431.h: 6137: };
[; ;pic18f2431.h: 6138: } T0CONbits_t;
[; ;pic18f2431.h: 6139: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f2431.h: 6193: extern volatile unsigned short TMR0 @ 0xFD6;
"6195
[; ;pic18f2431.h: 6195: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f2431.h: 6199: extern volatile unsigned char TMR0L @ 0xFD6;
"6201
[; ;pic18f2431.h: 6201: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f2431.h: 6205: extern volatile unsigned char TMR0H @ 0xFD7;
"6207
[; ;pic18f2431.h: 6207: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f2431.h: 6211: extern volatile unsigned char STATUS @ 0xFD8;
"6213
[; ;pic18f2431.h: 6213: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f2431.h: 6216: typedef union {
[; ;pic18f2431.h: 6217: struct {
[; ;pic18f2431.h: 6218: unsigned C :1;
[; ;pic18f2431.h: 6219: unsigned DC :1;
[; ;pic18f2431.h: 6220: unsigned Z :1;
[; ;pic18f2431.h: 6221: unsigned OV :1;
[; ;pic18f2431.h: 6222: unsigned N :1;
[; ;pic18f2431.h: 6223: };
[; ;pic18f2431.h: 6224: struct {
[; ;pic18f2431.h: 6225: unsigned CARRY :1;
[; ;pic18f2431.h: 6226: };
[; ;pic18f2431.h: 6227: struct {
[; ;pic18f2431.h: 6228: unsigned :4;
[; ;pic18f2431.h: 6229: unsigned NEGATIVE :1;
[; ;pic18f2431.h: 6230: };
[; ;pic18f2431.h: 6231: struct {
[; ;pic18f2431.h: 6232: unsigned :3;
[; ;pic18f2431.h: 6233: unsigned OVERFLOW :1;
[; ;pic18f2431.h: 6234: };
[; ;pic18f2431.h: 6235: struct {
[; ;pic18f2431.h: 6236: unsigned :2;
[; ;pic18f2431.h: 6237: unsigned ZERO :1;
[; ;pic18f2431.h: 6238: };
[; ;pic18f2431.h: 6239: } STATUSbits_t;
[; ;pic18f2431.h: 6240: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f2431.h: 6289: extern volatile unsigned short FSR2 @ 0xFD9;
"6291
[; ;pic18f2431.h: 6291: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f2431.h: 6295: extern volatile unsigned char FSR2L @ 0xFD9;
"6297
[; ;pic18f2431.h: 6297: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f2431.h: 6301: extern volatile unsigned char FSR2H @ 0xFDA;
"6303
[; ;pic18f2431.h: 6303: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f2431.h: 6307: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6309
[; ;pic18f2431.h: 6309: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f2431.h: 6313: extern volatile unsigned char PREINC2 @ 0xFDC;
"6315
[; ;pic18f2431.h: 6315: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f2431.h: 6319: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6321
[; ;pic18f2431.h: 6321: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f2431.h: 6325: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6327
[; ;pic18f2431.h: 6327: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f2431.h: 6331: extern volatile unsigned char INDF2 @ 0xFDF;
"6333
[; ;pic18f2431.h: 6333: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f2431.h: 6337: extern volatile unsigned char BSR @ 0xFE0;
"6339
[; ;pic18f2431.h: 6339: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f2431.h: 6343: extern volatile unsigned short FSR1 @ 0xFE1;
"6345
[; ;pic18f2431.h: 6345: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f2431.h: 6349: extern volatile unsigned char FSR1L @ 0xFE1;
"6351
[; ;pic18f2431.h: 6351: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f2431.h: 6355: extern volatile unsigned char FSR1H @ 0xFE2;
"6357
[; ;pic18f2431.h: 6357: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f2431.h: 6361: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6363
[; ;pic18f2431.h: 6363: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f2431.h: 6367: extern volatile unsigned char PREINC1 @ 0xFE4;
"6369
[; ;pic18f2431.h: 6369: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f2431.h: 6373: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6375
[; ;pic18f2431.h: 6375: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f2431.h: 6379: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6381
[; ;pic18f2431.h: 6381: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f2431.h: 6385: extern volatile unsigned char INDF1 @ 0xFE7;
"6387
[; ;pic18f2431.h: 6387: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f2431.h: 6391: extern volatile unsigned char WREG @ 0xFE8;
"6393
[; ;pic18f2431.h: 6393: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f2431.h: 6397: extern volatile unsigned short FSR0 @ 0xFE9;
"6399
[; ;pic18f2431.h: 6399: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f2431.h: 6403: extern volatile unsigned char FSR0L @ 0xFE9;
"6405
[; ;pic18f2431.h: 6405: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f2431.h: 6409: extern volatile unsigned char FSR0H @ 0xFEA;
"6411
[; ;pic18f2431.h: 6411: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f2431.h: 6415: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6417
[; ;pic18f2431.h: 6417: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f2431.h: 6421: extern volatile unsigned char PREINC0 @ 0xFEC;
"6423
[; ;pic18f2431.h: 6423: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f2431.h: 6427: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6429
[; ;pic18f2431.h: 6429: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f2431.h: 6433: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6435
[; ;pic18f2431.h: 6435: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f2431.h: 6439: extern volatile unsigned char INDF0 @ 0xFEF;
"6441
[; ;pic18f2431.h: 6441: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f2431.h: 6445: extern volatile unsigned char INTCON3 @ 0xFF0;
"6447
[; ;pic18f2431.h: 6447: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f2431.h: 6450: typedef union {
[; ;pic18f2431.h: 6451: struct {
[; ;pic18f2431.h: 6452: unsigned INT1IF :1;
[; ;pic18f2431.h: 6453: unsigned INT2IF :1;
[; ;pic18f2431.h: 6454: unsigned :1;
[; ;pic18f2431.h: 6455: unsigned INT1IE :1;
[; ;pic18f2431.h: 6456: unsigned INT2IE :1;
[; ;pic18f2431.h: 6457: unsigned :1;
[; ;pic18f2431.h: 6458: unsigned INT1IP :1;
[; ;pic18f2431.h: 6459: unsigned INT2IP :1;
[; ;pic18f2431.h: 6460: };
[; ;pic18f2431.h: 6461: struct {
[; ;pic18f2431.h: 6462: unsigned INT1F :1;
[; ;pic18f2431.h: 6463: unsigned INT2F :1;
[; ;pic18f2431.h: 6464: unsigned :1;
[; ;pic18f2431.h: 6465: unsigned INT1E :1;
[; ;pic18f2431.h: 6466: unsigned INT2E :1;
[; ;pic18f2431.h: 6467: unsigned :1;
[; ;pic18f2431.h: 6468: unsigned INT1P :1;
[; ;pic18f2431.h: 6469: unsigned INT2P :1;
[; ;pic18f2431.h: 6470: };
[; ;pic18f2431.h: 6471: } INTCON3bits_t;
[; ;pic18f2431.h: 6472: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f2431.h: 6536: extern volatile unsigned char INTCON2 @ 0xFF1;
"6538
[; ;pic18f2431.h: 6538: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f2431.h: 6541: typedef union {
[; ;pic18f2431.h: 6542: struct {
[; ;pic18f2431.h: 6543: unsigned :7;
[; ;pic18f2431.h: 6544: unsigned NOT_RBPU :1;
[; ;pic18f2431.h: 6545: };
[; ;pic18f2431.h: 6546: struct {
[; ;pic18f2431.h: 6547: unsigned RBIP :1;
[; ;pic18f2431.h: 6548: unsigned :1;
[; ;pic18f2431.h: 6549: unsigned TMR0IP :1;
[; ;pic18f2431.h: 6550: unsigned :1;
[; ;pic18f2431.h: 6551: unsigned INTEDG2 :1;
[; ;pic18f2431.h: 6552: unsigned INTEDG1 :1;
[; ;pic18f2431.h: 6553: unsigned INTEDG0 :1;
[; ;pic18f2431.h: 6554: unsigned nRBPU :1;
[; ;pic18f2431.h: 6555: };
[; ;pic18f2431.h: 6556: struct {
[; ;pic18f2431.h: 6557: unsigned :2;
[; ;pic18f2431.h: 6558: unsigned T0IP :1;
[; ;pic18f2431.h: 6559: unsigned :4;
[; ;pic18f2431.h: 6560: unsigned RBPU :1;
[; ;pic18f2431.h: 6561: };
[; ;pic18f2431.h: 6562: } INTCON2bits_t;
[; ;pic18f2431.h: 6563: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f2431.h: 6612: extern volatile unsigned char INTCON @ 0xFF2;
"6614
[; ;pic18f2431.h: 6614: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f2431.h: 6617: typedef union {
[; ;pic18f2431.h: 6618: struct {
[; ;pic18f2431.h: 6619: unsigned RBIF :1;
[; ;pic18f2431.h: 6620: unsigned INT0IF :1;
[; ;pic18f2431.h: 6621: unsigned TMR0IF :1;
[; ;pic18f2431.h: 6622: unsigned RBIE :1;
[; ;pic18f2431.h: 6623: unsigned INT0IE :1;
[; ;pic18f2431.h: 6624: unsigned TMR0IE :1;
[; ;pic18f2431.h: 6625: unsigned PEIE_GIEL :1;
[; ;pic18f2431.h: 6626: unsigned GIE_GIEH :1;
[; ;pic18f2431.h: 6627: };
[; ;pic18f2431.h: 6628: struct {
[; ;pic18f2431.h: 6629: unsigned :1;
[; ;pic18f2431.h: 6630: unsigned INT0F :1;
[; ;pic18f2431.h: 6631: unsigned T0IF :1;
[; ;pic18f2431.h: 6632: unsigned :1;
[; ;pic18f2431.h: 6633: unsigned INT0E :1;
[; ;pic18f2431.h: 6634: unsigned T0IE :1;
[; ;pic18f2431.h: 6635: unsigned PEIE :1;
[; ;pic18f2431.h: 6636: unsigned GIE :1;
[; ;pic18f2431.h: 6637: };
[; ;pic18f2431.h: 6638: struct {
[; ;pic18f2431.h: 6639: unsigned :6;
[; ;pic18f2431.h: 6640: unsigned GIEL :1;
[; ;pic18f2431.h: 6641: unsigned GIEH :1;
[; ;pic18f2431.h: 6642: };
[; ;pic18f2431.h: 6643: } INTCONbits_t;
[; ;pic18f2431.h: 6644: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f2431.h: 6728: extern volatile unsigned short PROD @ 0xFF3;
"6730
[; ;pic18f2431.h: 6730: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f2431.h: 6734: extern volatile unsigned char PRODL @ 0xFF3;
"6736
[; ;pic18f2431.h: 6736: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f2431.h: 6740: extern volatile unsigned char PRODH @ 0xFF4;
"6742
[; ;pic18f2431.h: 6742: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f2431.h: 6746: extern volatile unsigned char TABLAT @ 0xFF5;
"6748
[; ;pic18f2431.h: 6748: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f2431.h: 6753: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6756
[; ;pic18f2431.h: 6756: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f2431.h: 6760: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6762
[; ;pic18f2431.h: 6762: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f2431.h: 6766: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6768
[; ;pic18f2431.h: 6768: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f2431.h: 6772: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6774
[; ;pic18f2431.h: 6774: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f2431.h: 6779: extern volatile unsigned short long PCLAT @ 0xFF9;
"6782
[; ;pic18f2431.h: 6782: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f2431.h: 6786: extern volatile unsigned short long PC @ 0xFF9;
"6789
[; ;pic18f2431.h: 6789: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f2431.h: 6793: extern volatile unsigned char PCL @ 0xFF9;
"6795
[; ;pic18f2431.h: 6795: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f2431.h: 6799: extern volatile unsigned char PCLATH @ 0xFFA;
"6801
[; ;pic18f2431.h: 6801: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f2431.h: 6805: extern volatile unsigned char PCLATU @ 0xFFB;
"6807
[; ;pic18f2431.h: 6807: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f2431.h: 6811: extern volatile unsigned char STKPTR @ 0xFFC;
"6813
[; ;pic18f2431.h: 6813: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f2431.h: 6816: typedef union {
[; ;pic18f2431.h: 6817: struct {
[; ;pic18f2431.h: 6818: unsigned STKPTR :5;
[; ;pic18f2431.h: 6819: unsigned :1;
[; ;pic18f2431.h: 6820: unsigned STKUNF :1;
[; ;pic18f2431.h: 6821: unsigned STKFUL :1;
[; ;pic18f2431.h: 6822: };
[; ;pic18f2431.h: 6823: struct {
[; ;pic18f2431.h: 6824: unsigned STKPTR0 :1;
[; ;pic18f2431.h: 6825: unsigned STKPTR1 :1;
[; ;pic18f2431.h: 6826: unsigned STKPTR2 :1;
[; ;pic18f2431.h: 6827: unsigned STKPTR3 :1;
[; ;pic18f2431.h: 6828: unsigned STKPTR4 :1;
[; ;pic18f2431.h: 6829: unsigned :2;
[; ;pic18f2431.h: 6830: unsigned STKOVF :1;
[; ;pic18f2431.h: 6831: };
[; ;pic18f2431.h: 6832: } STKPTRbits_t;
[; ;pic18f2431.h: 6833: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f2431.h: 6883: extern volatile unsigned short long TOS @ 0xFFD;
"6886
[; ;pic18f2431.h: 6886: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f2431.h: 6890: extern volatile unsigned char TOSL @ 0xFFD;
"6892
[; ;pic18f2431.h: 6892: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f2431.h: 6896: extern volatile unsigned char TOSH @ 0xFFE;
"6898
[; ;pic18f2431.h: 6898: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f2431.h: 6902: extern volatile unsigned char TOSU @ 0xFFF;
"6904
[; ;pic18f2431.h: 6904: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f2431.h: 6914: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f2431.h: 6916: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f2431.h: 6918: extern volatile __bit ACMOD0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f2431.h: 6920: extern volatile __bit ACMOD1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f2431.h: 6922: extern volatile __bit ACONV @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f2431.h: 6924: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f2431.h: 6926: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f2431.h: 6928: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f2431.h: 6930: extern volatile __bit ACQT3 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic18f2431.h: 6932: extern volatile __bit ACSCH @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f2431.h: 6934: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f2431.h: 6936: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f2431.h: 6938: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f2431.h: 6940: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2431.h: 6942: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2431.h: 6944: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f2431.h: 6946: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f2431.h: 6948: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f2431.h: 6950: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f2431.h: 6952: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f2431.h: 6954: extern volatile __bit ADPNT0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f2431.h: 6956: extern volatile __bit ADPNT1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f2431.h: 6958: extern volatile __bit ADRS0 @ (((unsigned) &ADCON3)*8) + 6;
[; ;pic18f2431.h: 6960: extern volatile __bit ADRS1 @ (((unsigned) &ADCON3)*8) + 7;
[; ;pic18f2431.h: 6962: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2431.h: 6964: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2431.h: 6966: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2431.h: 6968: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2431.h: 6970: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2431.h: 6972: extern volatile __bit ANS0 @ (((unsigned) &ANSEL0)*8) + 0;
[; ;pic18f2431.h: 6974: extern volatile __bit ANS1 @ (((unsigned) &ANSEL0)*8) + 1;
[; ;pic18f2431.h: 6976: extern volatile __bit ANS2 @ (((unsigned) &ANSEL0)*8) + 2;
[; ;pic18f2431.h: 6978: extern volatile __bit ANS3 @ (((unsigned) &ANSEL0)*8) + 3;
[; ;pic18f2431.h: 6980: extern volatile __bit ANS4 @ (((unsigned) &ANSEL0)*8) + 4;
[; ;pic18f2431.h: 6982: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f2431.h: 6984: extern volatile __bit BFEMT @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2431.h: 6986: extern volatile __bit BFOVFL @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2431.h: 6988: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2431.h: 6990: extern volatile __bit BRFEN @ (((unsigned) &FLTCONFIG)*8) + 7;
[; ;pic18f2431.h: 6992: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f2431.h: 6994: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2431.h: 6996: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2431.h: 6998: extern volatile __bit CAP1M0 @ (((unsigned) &CAP1CON)*8) + 0;
[; ;pic18f2431.h: 7000: extern volatile __bit CAP1M1 @ (((unsigned) &CAP1CON)*8) + 1;
[; ;pic18f2431.h: 7002: extern volatile __bit CAP1M2 @ (((unsigned) &CAP1CON)*8) + 2;
[; ;pic18f2431.h: 7004: extern volatile __bit CAP1M3 @ (((unsigned) &CAP1CON)*8) + 3;
[; ;pic18f2431.h: 7006: extern volatile __bit CAP1REN @ (((unsigned) &CAP1CON)*8) + 6;
[; ;pic18f2431.h: 7008: extern volatile __bit CAP1TMR @ (((unsigned) &CAP1CON)*8) + 5;
[; ;pic18f2431.h: 7010: extern volatile __bit CAP2M0 @ (((unsigned) &CAP2CON)*8) + 0;
[; ;pic18f2431.h: 7012: extern volatile __bit CAP2M1 @ (((unsigned) &CAP2CON)*8) + 1;
[; ;pic18f2431.h: 7014: extern volatile __bit CAP2M2 @ (((unsigned) &CAP2CON)*8) + 2;
[; ;pic18f2431.h: 7016: extern volatile __bit CAP2M3 @ (((unsigned) &CAP2CON)*8) + 3;
[; ;pic18f2431.h: 7018: extern volatile __bit CAP2REN @ (((unsigned) &CAP2CON)*8) + 6;
[; ;pic18f2431.h: 7020: extern volatile __bit CAP2TMR @ (((unsigned) &CAP2CON)*8) + 5;
[; ;pic18f2431.h: 7022: extern volatile __bit CAP3M0 @ (((unsigned) &CAP3CON)*8) + 0;
[; ;pic18f2431.h: 7024: extern volatile __bit CAP3M1 @ (((unsigned) &CAP3CON)*8) + 1;
[; ;pic18f2431.h: 7026: extern volatile __bit CAP3M2 @ (((unsigned) &CAP3CON)*8) + 2;
[; ;pic18f2431.h: 7028: extern volatile __bit CAP3M3 @ (((unsigned) &CAP3CON)*8) + 3;
[; ;pic18f2431.h: 7030: extern volatile __bit CAP3REN @ (((unsigned) &CAP3CON)*8) + 6;
[; ;pic18f2431.h: 7032: extern volatile __bit CAP3TMR @ (((unsigned) &CAP3CON)*8) + 5;
[; ;pic18f2431.h: 7034: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f2431.h: 7036: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7038: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f2431.h: 7040: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f2431.h: 7042: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f2431.h: 7044: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f2431.h: 7046: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f2431.h: 7048: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f2431.h: 7050: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f2431.h: 7052: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2431.h: 7054: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2431.h: 7056: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7058: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f2431.h: 7060: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f2431.h: 7062: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f2431.h: 7064: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f2431.h: 7066: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f2431.h: 7068: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f2431.h: 7070: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f2431.h: 7072: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2431.h: 7074: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2431.h: 7076: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2431.h: 7078: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7080: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2431.h: 7082: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2431.h: 7084: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7086: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f2431.h: 7088: extern volatile __bit CKP @ (((unsigned) &SSPCON)*8) + 4;
[; ;pic18f2431.h: 7090: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7092: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2431.h: 7094: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f2431.h: 7096: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2431.h: 7098: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2431.h: 7100: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7102: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7104: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f2431.h: 7106: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2431.h: 7108: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2431.h: 7110: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2431.h: 7112: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2431.h: 7114: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7116: extern volatile __bit DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 7118: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7120: extern volatile __bit DT0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f2431.h: 7122: extern volatile __bit DT1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f2431.h: 7124: extern volatile __bit DT2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f2431.h: 7126: extern volatile __bit DT3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f2431.h: 7128: extern volatile __bit DT4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f2431.h: 7130: extern volatile __bit DT5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f2431.h: 7132: extern volatile __bit DTA0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f2431.h: 7134: extern volatile __bit DTA1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f2431.h: 7136: extern volatile __bit DTA2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f2431.h: 7138: extern volatile __bit DTA3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f2431.h: 7140: extern volatile __bit DTA4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f2431.h: 7142: extern volatile __bit DTA5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f2431.h: 7144: extern volatile __bit DTAPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f2431.h: 7146: extern volatile __bit DTAPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f2431.h: 7148: extern volatile __bit DTPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f2431.h: 7150: extern volatile __bit DTPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f2431.h: 7152: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7154: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7156: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7158: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f2431.h: 7160: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2431.h: 7162: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f2431.h: 7164: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f2431.h: 7166: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f2431.h: 7168: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f2431.h: 7170: extern volatile __bit ERROR @ (((unsigned) &QEICON)*8) + 6;
[; ;pic18f2431.h: 7172: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f2431.h: 7174: extern volatile __bit FFOVFL @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2431.h: 7176: extern volatile __bit FIFOEN @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2431.h: 7178: extern volatile __bit FLT1EN @ (((unsigned) &DFLTCON)*8) + 3;
[; ;pic18f2431.h: 7180: extern volatile __bit FLT2EN @ (((unsigned) &DFLTCON)*8) + 4;
[; ;pic18f2431.h: 7182: extern volatile __bit FLT3EN @ (((unsigned) &DFLTCON)*8) + 5;
[; ;pic18f2431.h: 7184: extern volatile __bit FLT4EN @ (((unsigned) &DFLTCON)*8) + 6;
[; ;pic18f2431.h: 7186: extern volatile __bit FLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7188: extern volatile __bit FLTAEN @ (((unsigned) &FLTCONFIG)*8) + 0;
[; ;pic18f2431.h: 7190: extern volatile __bit FLTAMOD @ (((unsigned) &FLTCONFIG)*8) + 1;
[; ;pic18f2431.h: 7192: extern volatile __bit FLTAS @ (((unsigned) &FLTCONFIG)*8) + 2;
[; ;pic18f2431.h: 7194: extern volatile __bit FLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7196: extern volatile __bit FLTBEN @ (((unsigned) &FLTCONFIG)*8) + 4;
[; ;pic18f2431.h: 7198: extern volatile __bit FLTBMOD @ (((unsigned) &FLTCONFIG)*8) + 5;
[; ;pic18f2431.h: 7200: extern volatile __bit FLTBS @ (((unsigned) &FLTCONFIG)*8) + 6;
[; ;pic18f2431.h: 7202: extern volatile __bit FLTCK0 @ (((unsigned) &DFLTCON)*8) + 0;
[; ;pic18f2431.h: 7204: extern volatile __bit FLTCK1 @ (((unsigned) &DFLTCON)*8) + 1;
[; ;pic18f2431.h: 7206: extern volatile __bit FLTCK2 @ (((unsigned) &DFLTCON)*8) + 2;
[; ;pic18f2431.h: 7208: extern volatile __bit FLTCON @ (((unsigned) &FLTCONFIG)*8) + 3;
[; ;pic18f2431.h: 7210: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2431.h: 7212: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f2431.h: 7214: extern volatile __bit GASEL0 @ (((unsigned) &ADCHS)*8) + 0;
[; ;pic18f2431.h: 7216: extern volatile __bit GASEL1 @ (((unsigned) &ADCHS)*8) + 1;
[; ;pic18f2431.h: 7218: extern volatile __bit GBSEL0 @ (((unsigned) &ADCHS)*8) + 4;
[; ;pic18f2431.h: 7220: extern volatile __bit GBSEL1 @ (((unsigned) &ADCHS)*8) + 5;
[; ;pic18f2431.h: 7222: extern volatile __bit GCSEL0 @ (((unsigned) &ADCHS)*8) + 2;
[; ;pic18f2431.h: 7224: extern volatile __bit GCSEL1 @ (((unsigned) &ADCHS)*8) + 3;
[; ;pic18f2431.h: 7226: extern volatile __bit GDSEL0 @ (((unsigned) &ADCHS)*8) + 6;
[; ;pic18f2431.h: 7228: extern volatile __bit GDSEL1 @ (((unsigned) &ADCHS)*8) + 7;
[; ;pic18f2431.h: 7230: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2431.h: 7232: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2431.h: 7234: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2431.h: 7236: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2431.h: 7238: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7240: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7242: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7244: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7246: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7248: extern volatile __bit IC1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f2431.h: 7250: extern volatile __bit IC1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f2431.h: 7252: extern volatile __bit IC1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f2431.h: 7254: extern volatile __bit IC2QEIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f2431.h: 7256: extern volatile __bit IC2QEIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f2431.h: 7258: extern volatile __bit IC2QEIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f2431.h: 7260: extern volatile __bit IC3DRIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f2431.h: 7262: extern volatile __bit IC3DRIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f2431.h: 7264: extern volatile __bit IC3DRIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f2431.h: 7266: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f2431.h: 7268: extern volatile __bit INT0 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 7270: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2431.h: 7272: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2431.h: 7274: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2431.h: 7276: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2431.h: 7278: extern volatile __bit INT1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 7280: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2431.h: 7282: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2431.h: 7284: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2431.h: 7286: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2431.h: 7288: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2431.h: 7290: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2431.h: 7292: extern volatile __bit INT2 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 7294: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2431.h: 7296: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2431.h: 7298: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2431.h: 7300: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2431.h: 7302: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2431.h: 7304: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2431.h: 7306: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f2431.h: 7308: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f2431.h: 7310: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f2431.h: 7312: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2431.h: 7314: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2431.h: 7316: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f2431.h: 7318: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f2431.h: 7320: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f2431.h: 7322: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f2431.h: 7324: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f2431.h: 7326: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2431.h: 7328: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2431.h: 7330: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2431.h: 7332: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2431.h: 7334: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2431.h: 7336: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2431.h: 7338: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2431.h: 7340: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2431.h: 7342: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2431.h: 7344: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2431.h: 7346: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2431.h: 7348: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2431.h: 7350: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2431.h: 7352: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2431.h: 7354: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2431.h: 7356: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2431.h: 7358: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2431.h: 7360: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2431.h: 7362: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2431.h: 7364: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2431.h: 7366: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2431.h: 7368: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2431.h: 7370: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2431.h: 7372: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2431.h: 7374: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2431.h: 7376: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2431.h: 7378: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2431.h: 7380: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2431.h: 7382: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2431.h: 7384: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2431.h: 7386: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2431.h: 7388: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2431.h: 7390: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2431.h: 7392: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2431.h: 7394: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2431.h: 7396: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2431.h: 7398: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2431.h: 7400: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2431.h: 7402: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2431.h: 7404: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2431.h: 7406: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2431.h: 7408: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2431.h: 7410: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2431.h: 7412: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2431.h: 7414: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2431.h: 7416: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2431.h: 7418: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f2431.h: 7420: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2431.h: 7422: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2431.h: 7424: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2431.h: 7426: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f2431.h: 7428: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f2431.h: 7430: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f2431.h: 7432: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f2431.h: 7434: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7436: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f2431.h: 7438: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7440: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 7442: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2431.h: 7444: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 7446: extern volatile __bit NOT_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 7448: extern volatile __bit NOT_FLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7450: extern volatile __bit NOT_FLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7452: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2431.h: 7454: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7456: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2431.h: 7458: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2431.h: 7460: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2431.h: 7462: extern volatile __bit NOT_RESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f2431.h: 7464: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2431.h: 7466: extern volatile __bit NOT_SS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7468: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 7470: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f2431.h: 7472: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2431.h: 7474: extern volatile __bit NOT_VELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f2431.h: 7476: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7478: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7480: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f2431.h: 7482: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7484: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2431.h: 7486: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f2431.h: 7488: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f2431.h: 7490: extern volatile __bit OSFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f2431.h: 7492: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f2431.h: 7494: extern volatile __bit OSYNC @ (((unsigned) &PWMCON1)*8) + 0;
[; ;pic18f2431.h: 7496: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2431.h: 7498: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2431.h: 7500: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7502: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7504: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7506: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2431.h: 7508: extern volatile __bit PDEC0 @ (((unsigned) &QEICON)*8) + 0;
[; ;pic18f2431.h: 7510: extern volatile __bit PDEC1 @ (((unsigned) &QEICON)*8) + 1;
[; ;pic18f2431.h: 7512: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2431.h: 7514: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2431.h: 7516: extern volatile __bit PMOD0 @ (((unsigned) &PWMCON0)*8) + 0;
[; ;pic18f2431.h: 7518: extern volatile __bit PMOD1 @ (((unsigned) &PWMCON0)*8) + 1;
[; ;pic18f2431.h: 7520: extern volatile __bit PMOD2 @ (((unsigned) &PWMCON0)*8) + 2;
[; ;pic18f2431.h: 7522: extern volatile __bit PMOD3 @ (((unsigned) &PWMCON0)*8) + 3;
[; ;pic18f2431.h: 7524: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2431.h: 7526: extern volatile __bit POUT0 @ (((unsigned) &OVDCONS)*8) + 0;
[; ;pic18f2431.h: 7528: extern volatile __bit POUT1 @ (((unsigned) &OVDCONS)*8) + 1;
[; ;pic18f2431.h: 7530: extern volatile __bit POUT2 @ (((unsigned) &OVDCONS)*8) + 2;
[; ;pic18f2431.h: 7532: extern volatile __bit POUT3 @ (((unsigned) &OVDCONS)*8) + 3;
[; ;pic18f2431.h: 7534: extern volatile __bit POUT4 @ (((unsigned) &OVDCONS)*8) + 4;
[; ;pic18f2431.h: 7536: extern volatile __bit POUT5 @ (((unsigned) &OVDCONS)*8) + 5;
[; ;pic18f2431.h: 7538: extern volatile __bit POUT6 @ (((unsigned) &OVDCONS)*8) + 6;
[; ;pic18f2431.h: 7540: extern volatile __bit POUT7 @ (((unsigned) &OVDCONS)*8) + 7;
[; ;pic18f2431.h: 7542: extern volatile __bit POVD0 @ (((unsigned) &OVDCOND)*8) + 0;
[; ;pic18f2431.h: 7544: extern volatile __bit POVD1 @ (((unsigned) &OVDCOND)*8) + 1;
[; ;pic18f2431.h: 7546: extern volatile __bit POVD2 @ (((unsigned) &OVDCOND)*8) + 2;
[; ;pic18f2431.h: 7548: extern volatile __bit POVD3 @ (((unsigned) &OVDCOND)*8) + 3;
[; ;pic18f2431.h: 7550: extern volatile __bit POVD4 @ (((unsigned) &OVDCOND)*8) + 4;
[; ;pic18f2431.h: 7552: extern volatile __bit POVD5 @ (((unsigned) &OVDCOND)*8) + 5;
[; ;pic18f2431.h: 7554: extern volatile __bit POVD6 @ (((unsigned) &OVDCOND)*8) + 6;
[; ;pic18f2431.h: 7556: extern volatile __bit POVD7 @ (((unsigned) &OVDCOND)*8) + 7;
[; ;pic18f2431.h: 7558: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2431.h: 7560: extern volatile __bit PTCKPS0 @ (((unsigned) &PTCON0)*8) + 2;
[; ;pic18f2431.h: 7562: extern volatile __bit PTCKPS1 @ (((unsigned) &PTCON0)*8) + 3;
[; ;pic18f2431.h: 7564: extern volatile __bit PTDIR @ (((unsigned) &PTCON1)*8) + 6;
[; ;pic18f2431.h: 7566: extern volatile __bit PTEN @ (((unsigned) &PTCON1)*8) + 7;
[; ;pic18f2431.h: 7568: extern volatile __bit PTIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f2431.h: 7570: extern volatile __bit PTIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f2431.h: 7572: extern volatile __bit PTIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f2431.h: 7574: extern volatile __bit PTMOD0 @ (((unsigned) &PTCON0)*8) + 0;
[; ;pic18f2431.h: 7576: extern volatile __bit PTMOD1 @ (((unsigned) &PTCON0)*8) + 1;
[; ;pic18f2431.h: 7578: extern volatile __bit PTOPS0 @ (((unsigned) &PTCON0)*8) + 4;
[; ;pic18f2431.h: 7580: extern volatile __bit PTOPS1 @ (((unsigned) &PTCON0)*8) + 5;
[; ;pic18f2431.h: 7582: extern volatile __bit PTOPS2 @ (((unsigned) &PTCON0)*8) + 6;
[; ;pic18f2431.h: 7584: extern volatile __bit PTOPS3 @ (((unsigned) &PTCON0)*8) + 7;
[; ;pic18f2431.h: 7586: extern volatile __bit PWMEN0 @ (((unsigned) &PWMCON0)*8) + 4;
[; ;pic18f2431.h: 7588: extern volatile __bit PWMEN1 @ (((unsigned) &PWMCON0)*8) + 5;
[; ;pic18f2431.h: 7590: extern volatile __bit PWMEN2 @ (((unsigned) &PWMCON0)*8) + 6;
[; ;pic18f2431.h: 7592: extern volatile __bit QEIM0 @ (((unsigned) &QEICON)*8) + 2;
[; ;pic18f2431.h: 7594: extern volatile __bit QEIM1 @ (((unsigned) &QEICON)*8) + 3;
[; ;pic18f2431.h: 7596: extern volatile __bit QEIM2 @ (((unsigned) &QEICON)*8) + 4;
[; ;pic18f2431.h: 7598: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2431.h: 7600: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2431.h: 7602: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2431.h: 7604: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2431.h: 7606: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2431.h: 7608: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2431.h: 7610: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7612: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2431.h: 7614: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2431.h: 7616: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2431.h: 7618: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2431.h: 7620: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2431.h: 7622: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2431.h: 7624: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2431.h: 7626: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2431.h: 7628: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f2431.h: 7630: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f2431.h: 7632: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f2431.h: 7634: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2431.h: 7636: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2431.h: 7638: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7640: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2431.h: 7642: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2431.h: 7644: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2431.h: 7646: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 7648: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 7650: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 7652: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 7654: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7656: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7658: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2431.h: 7660: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2431.h: 7662: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2431.h: 7664: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2431.h: 7666: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2431.h: 7668: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2431.h: 7670: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2431.h: 7672: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2431.h: 7674: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f2431.h: 7676: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2431.h: 7678: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f2431.h: 7680: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 7682: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7684: extern volatile __bit RESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f2431.h: 7686: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2431.h: 7688: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2431.h: 7690: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7692: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7694: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2431.h: 7696: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2431.h: 7698: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f2431.h: 7700: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f2431.h: 7702: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f2431.h: 7704: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f2431.h: 7706: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f2431.h: 7708: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2431.h: 7710: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2431.h: 7712: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7714: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7716: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 7718: extern volatile __bit SASEL0 @ (((unsigned) &ADCHS)*8) + 0;
[; ;pic18f2431.h: 7720: extern volatile __bit SASEL1 @ (((unsigned) &ADCHS)*8) + 1;
[; ;pic18f2431.h: 7722: extern volatile __bit SBSEL0 @ (((unsigned) &ADCHS)*8) + 4;
[; ;pic18f2431.h: 7724: extern volatile __bit SBSEL1 @ (((unsigned) &ADCHS)*8) + 5;
[; ;pic18f2431.h: 7726: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 7728: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2431.h: 7730: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2431.h: 7732: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2431.h: 7734: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f2431.h: 7736: extern volatile __bit SCSEL0 @ (((unsigned) &ADCHS)*8) + 2;
[; ;pic18f2431.h: 7738: extern volatile __bit SCSEL1 @ (((unsigned) &ADCHS)*8) + 3;
[; ;pic18f2431.h: 7740: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 7742: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2431.h: 7744: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2431.h: 7746: extern volatile __bit SDSEL0 @ (((unsigned) &ADCHS)*8) + 6;
[; ;pic18f2431.h: 7748: extern volatile __bit SDSEL1 @ (((unsigned) &ADCHS)*8) + 7;
[; ;pic18f2431.h: 7750: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2431.h: 7752: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2431.h: 7754: extern volatile __bit SEVOPS0 @ (((unsigned) &PWMCON1)*8) + 4;
[; ;pic18f2431.h: 7756: extern volatile __bit SEVOPS1 @ (((unsigned) &PWMCON1)*8) + 5;
[; ;pic18f2431.h: 7758: extern volatile __bit SEVOPS2 @ (((unsigned) &PWMCON1)*8) + 6;
[; ;pic18f2431.h: 7760: extern volatile __bit SEVOPS3 @ (((unsigned) &PWMCON1)*8) + 7;
[; ;pic18f2431.h: 7762: extern volatile __bit SEVTDIR @ (((unsigned) &PWMCON1)*8) + 3;
[; ;pic18f2431.h: 7764: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f2431.h: 7766: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2431.h: 7768: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f2431.h: 7770: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f2431.h: 7772: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2431.h: 7774: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2431.h: 7776: extern volatile __bit SS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 7778: extern volatile __bit SSPEN @ (((unsigned) &SSPCON)*8) + 5;
[; ;pic18f2431.h: 7780: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f2431.h: 7782: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f2431.h: 7784: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f2431.h: 7786: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON)*8) + 0;
[; ;pic18f2431.h: 7788: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON)*8) + 1;
[; ;pic18f2431.h: 7790: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON)*8) + 2;
[; ;pic18f2431.h: 7792: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON)*8) + 3;
[; ;pic18f2431.h: 7794: extern volatile __bit SSPOV @ (((unsigned) &SSPCON)*8) + 6;
[; ;pic18f2431.h: 7796: extern volatile __bit SSRC0 @ (((unsigned) &ADCON3)*8) + 0;
[; ;pic18f2431.h: 7798: extern volatile __bit SSRC1 @ (((unsigned) &ADCON3)*8) + 1;
[; ;pic18f2431.h: 7800: extern volatile __bit SSRC2 @ (((unsigned) &ADCON3)*8) + 2;
[; ;pic18f2431.h: 7802: extern volatile __bit SSRC3 @ (((unsigned) &ADCON3)*8) + 3;
[; ;pic18f2431.h: 7804: extern volatile __bit SSRC4 @ (((unsigned) &ADCON3)*8) + 4;
[; ;pic18f2431.h: 7806: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2431.h: 7808: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2431.h: 7810: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2431.h: 7812: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2431.h: 7814: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2431.h: 7816: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2431.h: 7818: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2431.h: 7820: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2431.h: 7822: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f2431.h: 7824: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2431.h: 7826: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2431.h: 7828: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2431.h: 7830: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2431.h: 7832: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2431.h: 7834: extern volatile __bit T0CKI @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 7836: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f2431.h: 7838: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2431.h: 7840: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2431.h: 7842: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2431.h: 7844: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f2431.h: 7846: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f2431.h: 7848: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f2431.h: 7850: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2431.h: 7852: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f2431.h: 7854: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2431.h: 7856: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f2431.h: 7858: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f2431.h: 7860: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 7862: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2431.h: 7864: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 7866: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2431.h: 7868: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2431.h: 7870: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f2431.h: 7872: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 7874: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f2431.h: 7876: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f2431.h: 7878: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2431.h: 7880: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2431.h: 7882: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2431.h: 7884: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2431.h: 7886: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2431.h: 7888: extern volatile __bit T5MOD @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f2431.h: 7890: extern volatile __bit T5PS0 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f2431.h: 7892: extern volatile __bit T5PS1 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f2431.h: 7894: extern volatile __bit T5SEN @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f2431.h: 7896: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f2431.h: 7898: extern volatile __bit TBIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2431.h: 7900: extern volatile __bit TBIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2431.h: 7902: extern volatile __bit TBIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2431.h: 7904: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2431.h: 7906: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2431.h: 7908: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2431.h: 7910: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f2431.h: 7912: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f2431.h: 7914: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f2431.h: 7916: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f2431.h: 7918: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f2431.h: 7920: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f2431.h: 7922: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f2431.h: 7924: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f2431.h: 7926: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f2431.h: 7928: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f2431.h: 7930: extern volatile __bit TMR5CS @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f2431.h: 7932: extern volatile __bit TMR5IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f2431.h: 7934: extern volatile __bit TMR5IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f2431.h: 7936: extern volatile __bit TMR5IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f2431.h: 7938: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f2431.h: 7940: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2431.h: 7942: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2431.h: 7944: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2431.h: 7946: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2431.h: 7948: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2431.h: 7950: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f2431.h: 7952: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f2431.h: 7954: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f2431.h: 7956: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f2431.h: 7958: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f2431.h: 7960: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f2431.h: 7962: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f2431.h: 7964: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f2431.h: 7966: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f2431.h: 7968: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f2431.h: 7970: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f2431.h: 7972: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f2431.h: 7974: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f2431.h: 7976: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f2431.h: 7978: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f2431.h: 7980: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f2431.h: 7982: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f2431.h: 7984: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f2431.h: 7986: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f2431.h: 7988: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f2431.h: 7990: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f2431.h: 7992: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f2431.h: 7994: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f2431.h: 7996: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2431.h: 7998: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2431.h: 8000: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f2431.h: 8002: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f2431.h: 8004: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f2431.h: 8006: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f2431.h: 8008: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f2431.h: 8010: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f2431.h: 8012: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 8014: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2431.h: 8016: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2431.h: 8018: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2431.h: 8020: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2431.h: 8022: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2431.h: 8024: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2431.h: 8026: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2431.h: 8028: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2431.h: 8030: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f2431.h: 8032: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f2431.h: 8034: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f2431.h: 8036: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f2431.h: 8038: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f2431.h: 8040: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f2431.h: 8042: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2431.h: 8044: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2431.h: 8046: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2431.h: 8048: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2431.h: 8050: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2431.h: 8052: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2431.h: 8054: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2431.h: 8056: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f2431.h: 8058: extern volatile __bit UDIS @ (((unsigned) &PWMCON1)*8) + 1;
[; ;pic18f2431.h: 8060: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2431.h: 8062: extern volatile __bit UP @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8064: extern volatile __bit UPDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8066: extern volatile __bit UP_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8068: extern volatile __bit UP_NOT_DOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8070: extern volatile __bit UP_nDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8072: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f2431.h: 8074: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2431.h: 8076: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f2431.h: 8078: extern volatile __bit VELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f2431.h: 8080: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2431.h: 8082: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2431.h: 8084: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2431.h: 8086: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f2431.h: 8088: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f2431.h: 8090: extern volatile __bit WCOL @ (((unsigned) &SSPCON)*8) + 7;
[; ;pic18f2431.h: 8092: extern volatile __bit WDTW @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f2431.h: 8094: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f2431.h: 8096: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f2431.h: 8098: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f2431.h: 8100: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f2431.h: 8102: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f2431.h: 8104: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2431.h: 8106: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f2431.h: 8108: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 8110: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2431.h: 8112: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2431.h: 8114: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2431.h: 8116: extern volatile __bit nDOWN @ (((unsigned) &QEICON)*8) + 5;
[; ;pic18f2431.h: 8118: extern volatile __bit nFLTA @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2431.h: 8120: extern volatile __bit nFLTB @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2431.h: 8122: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2431.h: 8124: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2431.h: 8126: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2431.h: 8128: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2431.h: 8130: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2431.h: 8132: extern volatile __bit nRESEN @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f2431.h: 8134: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2431.h: 8136: extern volatile __bit nSS @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2431.h: 8138: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2431.h: 8140: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f2431.h: 8142: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2431.h: 8144: extern volatile __bit nVELM @ (((unsigned) &QEICON)*8) + 7;
[; ;pic18f2431.h: 8146: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2431.h: 8148: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
[; ;Init.h: 18: extern void InitOSC(void);
[; ;Init.h: 19: extern void InitIO(void);
[; ;Init.h: 20: extern void InitUART(void);
[; ;Init.h: 21: extern void InitTMR1(void);
[; ;PetitModbus.h: 27: extern unsigned char PETITMODBUS_SLAVE_ADDRESS;
[; ;PetitModbus.h: 29: typedef struct{
[; ;PetitModbus.h: 30: short ActValue;
[; ;PetitModbus.h: 31: }PetitRegStructure;
[; ;PetitModbus.h: 33: extern PetitRegStructure PetitRegisters[11];
[; ;PetitModbus.h: 34: extern volatile unsigned short PetitModbusTimerValue;
[; ;PetitModbus.h: 37: extern void InitPetitModbus(unsigned char PetitModbusSlaveAddress);
[; ;PetitModbus.h: 38: extern void ProcessPetitModbus(void);
[; ;PetitModbusPort.h: 19: extern volatile unsigned char PetitReceiveBuffer[(11*2 + 10)];
[; ;PetitModbusPort.h: 20: extern volatile unsigned char PetitReceiveCounter;
[; ;PetitModbusPort.h: 22: extern void PetitModBus_UART_Initialise(void);
[; ;PetitModbusPort.h: 23: extern void PetitModBus_TIMER_Initialise(void);
[; ;PetitModbusPort.h: 24: extern void PetitModBus_UART_Putch(unsigned char c);
[; ;PetitModbusPort.h: 25: extern unsigned char PetitModBus_UART_String(unsigned char *s, unsigned int Length);
[; ;PetitModbusPort.h: 27: extern void ReceiveInterrupt(unsigned char Data);
[; ;PetitModbusPort.h: 28: extern void PetitModBus_TimerValues(void);
[; ;General.h: 9: extern volatile unsigned short Timer1_Tick_Counter;
[v F3217 `(v ~T0 @X0 1 tf ]
"3 Interrupts/Interrupts.c
[v _tc_int `IF3217 ~T0 @X0 1 e ]
"4
{
[; ;Interrupts.c: 3: void interrupt tc_int(void)
[; ;Interrupts.c: 4: {
[e :U _tc_int ]
[f ]
[; ;Interrupts.c: 5: if (TMR1IE && TMR1IF)
"5
[e $ ! && _TMR1IE _TMR1IF 343  ]
[; ;Interrupts.c: 6: {
"6
{
[; ;Interrupts.c: 7: TMR1IF =0;
"7
[e = _TMR1IF -> -> 0 `i `b ]
[; ;Interrupts.c: 8: TMR1H =0xFD;
"8
[e = _TMR1H -> -> 253 `i `uc ]
[; ;Interrupts.c: 9: TMR1L =0x8F;
"9
[e = _TMR1L -> -> 143 `i `uc ]
[; ;Interrupts.c: 11: Timer1_Tick_Counter++;
"11
[e ++ _Timer1_Tick_Counter -> -> 1 `i `us ]
[; ;Interrupts.c: 13: PetitModBus_TimerValues();
"13
[e ( _PetitModBus_TimerValues ..  ]
"14
}
[e :U 343 ]
[; ;Interrupts.c: 14: }
[; ;Interrupts.c: 16: if( RCIE && RCIF)
"16
[e $ ! && _RCIE _RCIF 344  ]
[; ;Interrupts.c: 17: {
"17
{
[; ;Interrupts.c: 18: ReceiveInterrupt(RCREG);
"18
[e ( _ReceiveInterrupt (1 _RCREG ]
[; ;Interrupts.c: 19: RCIF=0;
"19
[e = _RCIF -> -> 0 `i `b ]
"20
}
[e :U 344 ]
[; ;Interrupts.c: 20: }
[; ;Interrupts.c: 21: }
"21
[e :UE 342 ]
}
