<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p672" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_672{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_672{left:717px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_672{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_672{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_672{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t6_672{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t7_672{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_672{left:96px;bottom:974px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t9_672{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.7px;}
#ta_672{left:96px;bottom:931px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tb_672{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_672{left:96px;bottom:875px;letter-spacing:-0.19px;word-spacing:0.71px;}
#td_672{left:150px;bottom:875px;}
#te_672{left:157px;bottom:875px;letter-spacing:0.14px;word-spacing:-0.43px;}
#tf_672{left:96px;bottom:853px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_672{left:96px;bottom:832px;letter-spacing:0.11px;word-spacing:-0.41px;}
#th_672{left:714px;bottom:832px;}
#ti_672{left:720px;bottom:832px;letter-spacing:0.13px;}
#tj_672{left:96px;bottom:423px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_672{left:96px;bottom:401px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_672{left:397px;bottom:401px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tm_672{left:96px;bottom:380px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_672{left:348px;bottom:380px;letter-spacing:0.14px;word-spacing:-0.45px;}
#to_672{left:96px;bottom:358px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tp_672{left:96px;bottom:319px;letter-spacing:0.11px;}
#tq_672{left:147px;bottom:319px;letter-spacing:0.22px;}
#tr_672{left:96px;bottom:284px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ts_672{left:96px;bottom:262px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tt_672{left:96px;bottom:241px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_672{left:96px;bottom:206px;letter-spacing:0.13px;word-spacing:0.01px;}
#tv_672{left:158px;bottom:206px;}
#tw_672{left:164px;bottom:206px;letter-spacing:0.14px;word-spacing:-0.44px;}
#tx_672{left:96px;bottom:184px;letter-spacing:0.14px;word-spacing:-0.47px;}
#ty_672{left:96px;bottom:163px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_672{left:137px;bottom:788px;letter-spacing:-0.19px;word-spacing:1.21px;}
#t10_672{left:198px;bottom:788px;}
#t11_672{left:204px;bottom:788px;letter-spacing:0.12px;}
#t12_672{left:238px;bottom:788px;letter-spacing:0.11px;word-spacing:0.04px;}
#t13_672{left:149px;bottom:765px;letter-spacing:-0.19px;word-spacing:-0.02px;}
#t14_672{left:290px;bottom:765px;word-spacing:0.09px;}
#t15_672{left:554px;bottom:765px;letter-spacing:0.04px;word-spacing:0.02px;}
#t16_672{left:174px;bottom:733px;letter-spacing:0.15px;}
#t17_672{left:269px;bottom:733px;letter-spacing:0.14px;}
#t18_672{left:421px;bottom:742px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t19_672{left:421px;bottom:724px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1a_672{left:174px;bottom:692px;letter-spacing:0.15px;}
#t1b_672{left:253px;bottom:692px;letter-spacing:0.11px;}
#t1c_672{left:421px;bottom:701px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t1d_672{left:421px;bottom:683px;letter-spacing:0.11px;word-spacing:0.04px;}
#t1e_672{left:174px;bottom:641px;letter-spacing:0.15px;}
#t1f_672{left:267px;bottom:641px;letter-spacing:0.1px;}
#t1g_672{left:421px;bottom:660px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1h_672{left:421px;bottom:641px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t1i_672{left:421px;bottom:623px;letter-spacing:0.02px;word-spacing:0.14px;}
#t1j_672{left:174px;bottom:582px;letter-spacing:0.15px;}
#t1k_672{left:267px;bottom:582px;letter-spacing:0.09px;}
#t1l_672{left:420px;bottom:600px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t1m_672{left:420px;bottom:582px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1n_672{left:420px;bottom:564px;letter-spacing:0.08px;word-spacing:0.04px;}
#t1o_672{left:174px;bottom:522px;letter-spacing:0.15px;}
#t1p_672{left:276px;bottom:522px;letter-spacing:0.1px;}
#t1q_672{left:420px;bottom:541px;letter-spacing:0.1px;word-spacing:-0.61px;}
#t1r_672{left:420px;bottom:522px;letter-spacing:0.09px;word-spacing:-0.24px;}
#t1s_672{left:420px;bottom:504px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1t_672{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_672{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_672{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_672{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_672{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_672{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_672{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_672{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_672{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_672{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sa_672{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts672" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg672Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg672" style="-webkit-user-select: none;"><object width="935" height="1210" data="672/672.svg" type="image/svg+xml" id="pdf672" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_672" class="t s1_672">217 </span><span id="t2_672" class="t s2_672">Memory System </span>
<span id="t3_672" class="t s1_672">AMD64 Technology </span><span id="t4_672" class="t s1_672">24593—Rev. 3.41—June 2023 </span>
<span id="t5_672" class="t s3_672">There are two variants of the memory type-field encodings: standard and extended. Both the standard </span>
<span id="t6_672" class="t s3_672">and extended encodings use type-field bits 2:0 to specify the memory type. For the standard </span>
<span id="t7_672" class="t s3_672">encodings, bits 7:3 are reserved and must be zero. For the extended encodings, bits 7:5 are reserved, </span>
<span id="t8_672" class="t s3_672">but bits 4:3 are defined as the RdMem and WrMem bits. “Extended Fixed-Range MTRR Type-Field </span>
<span id="t9_672" class="t s3_672">Encodings” on page 231 describes the function of these extended bits and how software enables them. </span>
<span id="ta_672" class="t s3_672">Only the fixed-range MTRRs support the extended type-field encodings. Variable-range MTRRs use </span>
<span id="tb_672" class="t s3_672">the standard encodings. </span>
<span id="tc_672" class="t s3_672">Table 7</span><span id="td_672" class="t s4_672">-</span><span id="te_672" class="t s3_672">6 on page 217 shows the memory types supported by the MTRR mechanism and their </span>
<span id="tf_672" class="t s3_672">encoding in the MTRR type fields referenced throughout this section. Unless the extended type-field </span>
<span id="tg_672" class="t s3_672">encodings are explicitly enabled, the processor uses the type values shown in Table 7</span><span id="th_672" class="t s4_672">-</span><span id="ti_672" class="t s3_672">6. </span>
<span id="tj_672" class="t s3_672">If the MTRRs are disabled in implementations that support the MTRR mechanism, the default </span>
<span id="tk_672" class="t s3_672">memory type is set to uncacheable (UC). </span><span id="tl_672" class="t s5_672">Memory accesses are not cached even if the caches are </span>
<span id="tm_672" class="t s5_672">enabled by clearing CR0.CD to 0. </span><span id="tn_672" class="t s3_672">Cacheable memory types must be established using the MTRRs to </span>
<span id="to_672" class="t s3_672">enable memory accesses to be cached. </span>
<span id="tp_672" class="t s6_672">7.7.2 </span><span id="tq_672" class="t s6_672">MTRRs </span>
<span id="tr_672" class="t s3_672">Both fixed-size and variable-size address ranges are supported by the MTRR mechanism. The fixed- </span>
<span id="ts_672" class="t s3_672">size ranges are restricted to the lower 1 Mbyte of physical-address space, while the variable-size </span>
<span id="tt_672" class="t s3_672">ranges can be located anywhere in the physical-address space. </span>
<span id="tu_672" class="t s3_672">Figure 7</span><span id="tv_672" class="t s4_672">-</span><span id="tw_672" class="t s3_672">7 on page 218 shows an example mapping of physical memory using the fixed-size and </span>
<span id="tx_672" class="t s3_672">variable-size MTRRs. The areas shaded gray are not mapped by the MTRRs. Unmapped areas are set </span>
<span id="ty_672" class="t s3_672">to the software-selected default memory type. </span>
<span id="tz_672" class="t s6_672">Table 7</span><span id="t10_672" class="t s7_672">-</span><span id="t11_672" class="t s6_672">6. </span><span id="t12_672" class="t s6_672">MTRR Type Field Encodings </span>
<span id="t13_672" class="t s8_672">Type Value </span><span id="t14_672" class="t s8_672">Type Name </span><span id="t15_672" class="t s8_672">Type Description </span>
<span id="t16_672" class="t s9_672">00h </span><span id="t17_672" class="t s9_672">UC—Uncacheable </span>
<span id="t18_672" class="t s9_672">All accesses are uncacheable. Write combining is not </span>
<span id="t19_672" class="t s9_672">allowed. Speculative accesses are not allowed </span>
<span id="t1a_672" class="t s9_672">01h </span><span id="t1b_672" class="t s9_672">WC—Write-Combining </span>
<span id="t1c_672" class="t s9_672">All accesses are uncacheable. Write combining is allowed. </span>
<span id="t1d_672" class="t s9_672">Speculative reads are allowed </span>
<span id="t1e_672" class="t s9_672">04h </span><span id="t1f_672" class="t s9_672">WT—Writethrough </span>
<span id="t1g_672" class="t s9_672">Reads allocate cache lines on a cache miss. Cache lines are </span>
<span id="t1h_672" class="t s9_672">not allocated on a write miss. Write hits update the cache and </span>
<span id="t1i_672" class="t s9_672">main memory. </span>
<span id="t1j_672" class="t s9_672">05h </span><span id="t1k_672" class="t s9_672">WP—Write-Protect </span>
<span id="t1l_672" class="t s9_672">Reads allocate cache lines on a cache miss. All writes update </span>
<span id="t1m_672" class="t s9_672">main memory. Cache lines are not allocated on a write miss. </span>
<span id="t1n_672" class="t s9_672">Write hits invalidate the cache line and update main memory. </span>
<span id="t1o_672" class="t s9_672">06h </span><span id="t1p_672" class="t s9_672">WB—Writeback </span>
<span id="t1q_672" class="t s9_672">Reads allocate cache lines on a cache miss, and can allocate to </span>
<span id="t1r_672" class="t s9_672">either the shared, exclusive, or modified state. Writes allocate </span>
<span id="t1s_672" class="t s9_672">to the modified state on a cache miss. </span>
<span id="t1t_672" class="t sa_672">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
