In archive libpi.a:

crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	e241c001 	sub	ip, r1, #1, 0
   8:	e3510000 	cmp	r1, #0, 0
   c:	0a000007 	beq	30 <our_crc32_inc+0x30>
  10:	e4d03001 	ldrb	r3, [r0], #1
  14:	e0233002 	eor	r3, r3, r2
  18:	e6ef3073 	uxtb	r3, r3
  1c:	e59f1014 	ldr	r1, [pc, #20]	; 38 <our_crc32_inc+0x38>
  20:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  24:	e0232422 	eor	r2, r3, r2, lsr #8
  28:	e1a0100c 	mov	r1, ip
  2c:	eafffff4 	b	4 <our_crc32_inc+0x4>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0, 0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000c2 	andeq	r0, r0, r2, asr #1
  10:	00000a0c 	andeq	r0, r0, ip, lsl #20
  14:	00017700 	andeq	r7, r1, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004c00 	andeq	r4, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000000b6 	strheq	r0, [r0], -r6
  2c:	9a050202 	bls	140810 <our_crc32+0x1407d4>
  30:	02000000 	andeq	r0, r0, #0, 0
  34:	00ad0504 	adceq	r0, sp, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00007405 	andeq	r7, r0, r5, lsl #8
  40:	006c0300 	rsbeq	r0, ip, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00410400 	subeq	r0, r1, r0, lsl #8
  50:	01020000 	mrseq	r0, (UNDEF: 2)
  54:	00001508 	andeq	r1, r0, r8, lsl #10
  58:	07020200 	streq	r0, [r2, -r0, lsl #4]
  5c:	00000035 	andeq	r0, r0, r5, lsr r0
  60:	0000a403 	andeq	sl, r0, r3, lsl #8
  64:	19340200 	ldmdbne	r4!, {r9}
  68:	0000006c 	andeq	r0, r0, ip, rrx
  6c:	23070402 	movwcs	r0, #29698	; 0x7402
  70:	02000000 	andeq	r0, r0, #0, 0
  74:	00550708 	subseq	r0, r5, r8, lsl #14
  78:	04050000 	streq	r0, [r5], #-0
  7c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	00000048 	andeq	r0, r0, r8, asr #32
  88:	00006006 	andeq	r6, r0, r6
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810700 	addeq	r0, r1, r0, lsl #14
  94:	00ff0000 	rscseq	r0, pc, r0
  98:	00000008 	andeq	r0, r0, r8
  9c:	11080100 	mrsne	r0, (UNDEF: 24)
  a0:	00000088 	andeq	r0, r0, r8, lsl #1
  a4:	00000305 	andeq	r0, r0, r5, lsl #6
  a8:	82090000 	andhi	r0, r9, #0, 0
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	00600a3f 	rsbeq	r0, r0, pc, lsr sl
  b4:	003c0000 	eorseq	r0, ip, r0
  b8:	00100000 	andseq	r0, r0, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	0000010a 	andeq	r0, r0, sl, lsl #2
  c4:	6675620a 	ldrbtvs	r6, [r5], -sl, lsl #4
  c8:	203f0100 	eorscs	r0, pc, r0, lsl #2
  cc:	0000010a 	andeq	r0, r0, sl, lsl #2
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001a90b 	andeq	sl, r1, fp, lsl #18
  dc:	2e3f0100 	rsfcse	f0, f7, f0
  e0:	00000081 	andeq	r0, r0, r1, lsl #1
  e4:	00000029 	andeq	r0, r0, r9, lsr #32
  e8:	00000025 	andeq	r0, r0, r5, lsr #32
  ec:	0000480c 	andeq	r4, r0, ip, lsl #16
  f0:	00011100 	andeq	r1, r1, r0, lsl #2
  f4:	50010d00 	andpl	r0, r1, r0, lsl #26
  f8:	5001f303 	andpl	pc, r1, r3, lsl #6
  fc:	0351010d 	cmpeq	r1, #1073741827	; 0x40000003
 100:	0d5101f3 	ldfeqe	f0, [r1, #-972]	; 0xfffffc34
 104:	30015201 	andcc	r5, r1, r1, lsl #4
 108:	040e0000 	streq	r0, [lr], #-0
 10c:	00000110 	andeq	r0, r0, r0, lsl r1
 110:	008c090f 	addeq	r0, ip, pc, lsl #18
 114:	36010000 	strcc	r0, [r1], -r0
 118:	0000600a 	andeq	r6, r0, sl
 11c:	00000000 	andeq	r0, r0, r0
 120:	00003c00 	andeq	r3, r0, r0, lsl #24
 124:	7a9c0100 	bvc	fe70052c <our_crc32+0xfe7004f0>
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	00667562 	rsbeq	r7, r6, r2, ror #10
 130:	0a243601 	beq	90d93c <our_crc32+0x90d900>
 134:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
 138:	4a000000 	bmi	8 <.debug_info+0x8>
 13c:	0b000000 	bleq	144 <.debug_info+0x144>
 140:	000001a9 	andeq	r0, r0, r9, lsr #3
 144:	81323601 	teqhi	r2, r1, lsl #12
 148:	73000000 	movwvc	r0, #0
 14c:	6f000000 	svcvs	0x00000000
 150:	0a000000 	beq	158 <.debug_info+0x158>
 154:	00637263 	rsbeq	r7, r3, r3, ror #4
 158:	60413601 	subvs	r3, r1, r1, lsl #12
 15c:	95000000 	strls	r0, [r0, #-0]
 160:	91000000 	mrsls	r0, (UNDEF: 0)
 164:	10000000 	andne	r0, r0, r0
 168:	37010070 	smlsdxcc	r1, r0, r0, r0
 16c:	00017a14 	andeq	r7, r1, r4, lsl sl
 170:	0000b900 	andeq	fp, r0, r0, lsl #18
 174:	0000b300 	andeq	fp, r0, r0, lsl #6
 178:	040e0000 	streq	r0, [lr], #-0
 17c:	0000004d 	andeq	r0, r0, sp, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <our_crc32+0x2c0070>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <our_crc32+0x380bec>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	0b002405 	bleq	9050 <our_crc32+0x9014>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <our_crc32+0xe8382c>
  58:	0b390b3b 	bleq	e42d4c <our_crc32+0xe42d10>
  5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  60:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  64:	03193f01 	tsteq	r9, #1, 30
  68:	3b0b3a0e 	blcc	2ce8a8 <our_crc32+0x2ce86c>
  6c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300050a 	movweq	r0, #1290	; 0x50a
  84:	3b0b3a08 	blcc	2ce8ac <our_crc32+0x2ce870>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	0300050b 	movweq	r0, #1291	; 0x50b
  98:	3b0b3a0e 	blcc	2ce8d8 <our_crc32+0x2ce89c>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	0182890c 	orreq	r8, r2, ip, lsl #18
  ac:	31011101 	tstcc	r1, r1, lsl #2
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b4:	0001828a 	andeq	r8, r1, sl, lsl #5
  b8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	0b0b000f 	bleq	2c0104 <our_crc32+0x2c00c8>
  c4:	00001349 	andeq	r1, r0, r9, asr #6
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000003c 	andeq	r0, r0, ip, lsr r0
   8:	00000047 	andeq	r0, r0, r7, asr #32
   c:	47500001 	ldrbmi	r0, [r0, -r1]
  10:	4c000000 	stcmi	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00003c00 	andeq	r3, r0, r0, lsl #24
  2c:	00004700 	andeq	r4, r0, r0, lsl #14
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000047 	andeq	r0, r0, r7, asr #32
  38:	0000004c 	andeq	r0, r0, ip, asr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	00000001 	andeq	r0, r0, r1
  50:	00040000 	andeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000450 	andeq	r0, r0, r0, asr r4
  5c:	00003c00 	andeq	r3, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00085100 	andeq	r5, r8, r0, lsl #2
  80:	003c0000 	eorseq	r0, ip, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  98:	00000400 	andeq	r0, r0, r0, lsl #8
  9c:	52000100 	andpl	r0, r0, #0
  a0:	00000004 	andeq	r0, r0, r4
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
  a8:	00520001 	subseq	r0, r2, r1
  ac:	00000000 	andeq	r0, r0, r0
  b0:	02000000 	andeq	r0, r0, #0, 0
  b4:	00000101 	andeq	r0, r0, r1, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00001000 	andeq	r1, r0, r0
  c0:	50000100 	andpl	r0, r0, r0, lsl #2
  c4:	00000010 	andeq	r0, r0, r0, lsl r0
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	01700003 	cmneq	r0, r3
  d0:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  d4:	00003400 	andeq	r3, r0, r0, lsl #8
  d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e8 	andeq	r0, r0, r8, ror #1
   4:	008a0003 	addeq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  24:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  28:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  2c:	616c6c65 	cmnvs	ip, r5, ror #24
  30:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  34:	6f6e2d6d 	svcvs	0x006e2d6d
  38:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  3c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  40:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  44:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  48:	71393130 	teqvc	r9, r0, lsr r1
  4c:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  50:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  6c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  74:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  78:	72630000 	rsbvc	r0, r3, #0, 0
  7c:	00632e63 	rsbeq	r2, r3, r3, ror #28
  80:	73000001 	movwvc	r0, #1
  84:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  88:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  8c:	00682e63 	rsbeq	r2, r8, r3, ror #28
  90:	00000002 	andeq	r0, r0, r2
  94:	05004605 	streq	r4, [r0, #-1541]	; 0xfffff9fb
  98:	00000002 	andeq	r0, r0, r2
  9c:	01350300 	teqeq	r5, r0, lsl #6
  a0:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
  a4:	01060905 	tsteq	r6, r5, lsl #18
  a8:	2f060505 	svccs	0x00060505
  ac:	05010b05 	streq	r0, [r1, #-2821]	; 0xfffff4fb
  b0:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  b4:	09052e0b 	stmdbeq	r5, {r0, r1, r3, r9, sl, fp, sp}
  b8:	20054b06 	andcs	r4, r5, r6, lsl #22
  bc:	1e050106 	adfnes	f0, f5, f6
  c0:	2e26052e 	cfsh64cs	mvdx0, mvdx6, #30
  c4:	052e1805 	streq	r1, [lr, #-2053]!	; 0xfffff7fb
  c8:	10054a0d 	andne	r4, r5, sp, lsl #20
  cc:	0605052d 	streq	r0, [r5], -sp, lsr #10
  d0:	0601054c 	streq	r0, [r1], -ip, asr #10
  d4:	34052e13 	strcc	r2, [r5], #-3603	; 0xfffff1ed
  d8:	01064c06 	tsteq	r6, r6, lsl #24
  dc:	2f060505 	svccs	0x00060505
  e0:	01060c05 	tsteq	r6, r5, lsl #24
  e4:	024b0105 	subeq	r0, fp, #1073741825	; 0x40000001
  e8:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	696c0062 	stmdbvs	ip!, {r1, r5, r6}^
   c:	632f6362 			; <UNDEFINED> instruction: 0x632f6362
  10:	632e6372 			; <UNDEFINED> instruction: 0x632e6372
  14:	736e7500 	cmnvc	lr, #0, 10
  18:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  1c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  20:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  24:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  34:	6f687300 	svcvs	0x00687300
  38:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  3c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  40:	2064656e 	rsbcs	r6, r4, lr, ror #10
  44:	00746e69 	rsbseq	r6, r4, r9, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  58:	6f6c2067 	svcvs	0x006c2067
  5c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  70:	00745f38 	rsbseq	r5, r4, r8, lsr pc
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  80:	756f0074 	strbvc	r0, [pc, #-116]!	; 14 <.debug_str+0x14>
  84:	72635f72 	rsbvc	r5, r3, #456	; 0x1c8
  88:	00323363 	eorseq	r3, r2, r3, ror #6
  8c:	5f72756f 	svcpl	0x0072756f
  90:	33637263 	cmncc	r3, #805306374	; 0x30000006
  94:	6e695f32 	mcrvs	15, 3, r5, cr9, cr2, {1}
  98:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
  9c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a4:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  a8:	745f3233 	ldrbvc	r3, [pc], #-563	; b0 <.debug_str+0xb0>
  ac:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  bc:	61686320 	cmnvs	r8, r0, lsr #6
  c0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  c4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  c8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  cc:	20312e32 	eorscs	r2, r1, r2, lsr lr
  d0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  d4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  d8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  dc:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  e0:	5b202965 	blpl	80a67c <our_crc32+0x80a640>
  e4:	2f4d5241 	svccs	0x004d5241
  e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  ec:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  f0:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  f4:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  f8:	6f697369 	svcvs	0x00697369
  fc:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 100:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 104:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 108:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 10c:	316d7261 	cmncc	sp, r1, ror #4
 110:	6a363731 	bvs	d8dddc <our_crc32+0xd8dda0>
 114:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 118:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 11c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 120:	316d7261 	cmncc	sp, r1, ror #4
 124:	6a363731 	bvs	d8ddf0 <our_crc32+0xd8ddb4>
 128:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 12c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 130:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 134:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 138:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 13c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 140:	206d7261 	rsbcs	r7, sp, r1, ror #4
 144:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 148:	613d6863 	teqvs	sp, r3, ror #16
 14c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 150:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 154:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 158:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 15c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 160:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 164:	20393975 	eorscs	r3, r9, r5, ror r9
 168:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 16c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 170:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 174:	2f00676e 	svccs	0x0000676e
 178:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 17c:	64612f73 	strbtvs	r2, [r1], #-3955	; 0xfffff08d
 180:	6e616972 			; <UNDEFINED> instruction: 0x6e616972
 184:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
 188:	7a656e69 	bvc	195bb34 <our_crc32+0x195baf8>
 18c:	6f72702f 	svcvs	0x0072702f
 190:	7463656a 	strbtvc	r6, [r3], #-1386	; 0xfffffa96
 194:	73632f73 	cmnvc	r3, #460	; 0x1cc
 198:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
 19c:	7331322d 	teqvc	r1, #-805306366	; 0xd0000002
 1a0:	6c2f7270 	sfmvs	f7, 4, [pc], #-448	; ffffffe8 <our_crc32+0xffffffac>
 1a4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 1a8:	7a697300 	bvc	1a5cdb0 <our_crc32+0x1a5cd74>
 1ac:	Address 0x00000000000001ac is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <our_crc32+0x80a5b4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc>:
   0:	e1a0c000 	mov	ip, r0
   4:	e16f0f10 	clz	r0, r0
   8:	e1a002a0 	lsr	r0, r0, #5
   c:	e3510000 	cmp	r1, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e3500000 	cmp	r0, #0, 0
  18:	1a000033 	bne	ec <fast_hash_inc+0xec>
  1c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  20:	e201e003 	and	lr, r1, #3, 0
  24:	e1a01121 	lsr	r1, r1, #2
  28:	e3510000 	cmp	r1, #0, 0
  2c:	0a00000c 	beq	64 <fast_hash_inc+0x64>
  30:	e5dc0001 	ldrb	r0, [ip, #1]
  34:	e5dc3000 	ldrb	r3, [ip]
  38:	e0833400 	add	r3, r3, r0, lsl #8
  3c:	e0833002 	add	r3, r3, r2
  40:	e5dc0003 	ldrb	r0, [ip, #3]
  44:	e5dc2002 	ldrb	r2, [ip, #2]
  48:	e0822400 	add	r2, r2, r0, lsl #8
  4c:	e0232582 	eor	r2, r3, r2, lsl #11
  50:	e0222803 	eor	r2, r2, r3, lsl #16
  54:	e28cc004 	add	ip, ip, #4, 0
  58:	e08225a2 	add	r2, r2, r2, lsr #11
  5c:	e2411001 	sub	r1, r1, #1, 0
  60:	eafffff0 	b	28 <fast_hash_inc+0x28>
  64:	e35e0002 	cmp	lr, #2, 0
  68:	0a000013 	beq	bc <fast_hash_inc+0xbc>
  6c:	e35e0003 	cmp	lr, #3, 0
  70:	0a000008 	beq	98 <fast_hash_inc+0x98>
  74:	e35e0001 	cmp	lr, #1, 0
  78:	0a000016 	beq	d8 <fast_hash_inc+0xd8>
  7c:	e0222182 	eor	r2, r2, r2, lsl #3
  80:	e08202a2 	add	r0, r2, r2, lsr #5
  84:	e0200200 	eor	r0, r0, r0, lsl #4
  88:	e08008a0 	add	r0, r0, r0, lsr #17
  8c:	e0200c80 	eor	r0, r0, r0, lsl #25
  90:	e0800320 	add	r0, r0, r0, lsr #6
  94:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  98:	e5dc1001 	ldrb	r1, [ip, #1]
  9c:	e5dc3000 	ldrb	r3, [ip]
  a0:	e0833401 	add	r3, r3, r1, lsl #8
  a4:	e0832002 	add	r2, r3, r2
  a8:	e0222802 	eor	r2, r2, r2, lsl #16
  ac:	e1dc30d2 	ldrsb	r3, [ip, #2]
  b0:	e0222903 	eor	r2, r2, r3, lsl #18
  b4:	e08225a2 	add	r2, r2, r2, lsr #11
  b8:	eaffffef 	b	7c <fast_hash_inc+0x7c>
  bc:	e5dc1001 	ldrb	r1, [ip, #1]
  c0:	e5dc3000 	ldrb	r3, [ip]
  c4:	e0833401 	add	r3, r3, r1, lsl #8
  c8:	e0832002 	add	r2, r3, r2
  cc:	e0222582 	eor	r2, r2, r2, lsl #11
  d0:	e08228a2 	add	r2, r2, r2, lsr #17
  d4:	eaffffe8 	b	7c <fast_hash_inc+0x7c>
  d8:	e1dc30d0 	ldrsb	r3, [ip]
  dc:	e0832002 	add	r2, r3, r2
  e0:	e0222502 	eor	r2, r2, r2, lsl #10
  e4:	e08220a2 	add	r2, r2, r2, lsr #1
  e8:	eaffffe3 	b	7c <fast_hash_inc+0x7c>
  ec:	e3a00000 	mov	r0, #0, 0
  f0:	e12fff1e 	bx	lr

000000f4 <fast_hash>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	e1a02001 	mov	r2, r1
  fc:	ebfffffe 	bl	0 <fast_hash_inc>
 100:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e3 	andeq	r0, r0, r3, ror #1
  10:	0001a60c 	andeq	sl, r1, ip, lsl #12
	...
  1c:	00010400 	andeq	r0, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	56070403 	strpl	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00d70601 	sbcseq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000b005 	andeq	fp, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000c8 	andeq	r0, r0, r8, asr #1
  48:	91050803 	tstls	r5, r3, lsl #16
  4c:	04000000 	streq	r0, [r0], #-0
  50:	0000007a 	andeq	r0, r0, sl, ror r0
  54:	5b182e02 	blpl	60b864 <fast_hash+0x60b770>
  58:	03000000 	movweq	r0, #0
  5c:	00230801 	eoreq	r0, r3, r1, lsl #16
  60:	02030000 	andeq	r0, r3, #0, 0
  64:	00004307 	andeq	r4, r0, r7, lsl #6
  68:	00bf0400 	adcseq	r0, pc, r0, lsl #8
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040300 	streq	r0, [r4, -r0, lsl #6]
  78:	00000031 	andeq	r0, r0, r1, lsr r0
  7c:	63070803 	movwvs	r0, #30723	; 0x7803
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	9f070000 	svcls	0x00070000
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	000000ab 	andeq	r0, r0, fp, lsr #1
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	00ba0700 	adcseq	r0, sl, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	00000198 	muleq	r0, r8, r1
  dc:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  e0:	00000000 	andeq	r0, r0, r0
  e4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00016a9c 	muleq	r1, ip, sl
  f0:	00d10b00 	sbcseq	r0, r1, r0, lsl #22
  f4:	13010000 	movwne	r0, #4096	; 0x1000
  f8:	00016a25 	andeq	r6, r1, r5, lsr #20
  fc:	00000800 	andeq	r0, r0, r0, lsl #16
 100:	00000000 	andeq	r0, r0, r0
 104:	656c0c00 	strbvs	r0, [ip, #-3072]!	; 0xfffff400
 108:	1301006e 	movwne	r0, #4206	; 0x106e
 10c:	00006935 	andeq	r6, r0, r5, lsr r9
 110:	00004900 	andeq	r4, r0, r0, lsl #18
 114:	00003f00 	andeq	r3, r0, r0, lsl #30
 118:	008c0b00 	addeq	r0, ip, r0, lsl #22
 11c:	13010000 	movwne	r0, #4096	; 0x1000
 120:	00006943 	andeq	r6, r0, r3, asr #18
 124:	00009200 	andeq	r9, r0, r0, lsl #4
 128:	00008800 	andeq	r8, r0, r0, lsl #16
 12c:	001e0d00 	andseq	r0, lr, r0, lsl #26
 130:	14010000 	strne	r0, [r1], #-0
 134:	0000b312 	andeq	fp, r0, r2, lsl r3
 138:	0000d500 	andeq	sp, r0, r0, lsl #10
 13c:	0000d100 	andeq	sp, r0, r0, lsl #2
 140:	6d740e00 	ldclvs	14, cr0, [r4, #-0]
 144:	15010070 	strne	r0, [r1, #-112]	; 0xffffff90
 148:	0000690e 	andeq	r6, r0, lr, lsl #18
 14c:	0000f900 	andeq	pc, r0, r0, lsl #18
 150:	0000f300 	andeq	pc, r0, r0, lsl #6
 154:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 158:	1601006d 	strne	r0, [r1], -sp, rrx
 15c:	00002509 	andeq	r2, r0, r9, lsl #10
 160:	00014600 	andeq	r4, r1, r0, lsl #12
 164:	00014400 	andeq	r4, r1, r0, lsl #8
 168:	04080000 	streq	r0, [r8], #-0
 16c:	00000170 	andeq	r0, r0, r0, ror r1
 170:	0082100f 	addeq	r1, r2, pc
 174:	0f010000 	svceq	0x00010000
 178:	0000690a 	andeq	r6, r0, sl, lsl #18
 17c:	0000f400 	andeq	pc, r0, r0, lsl #8
 180:	00001000 	andeq	r1, r0, r0
 184:	0b9c0100 	bleq	fe70058c <fast_hash+0xfe700498>
 188:	000000d1 	ldrdeq	r0, [r0], -r1
 18c:	6a210f01 	bvs	843d98 <fast_hash+0x843ca4>
 190:	5d000001 	stcpl	0, cr0, [r0, #-4]
 194:	59000001 	stmdbpl	r0, {r0}
 198:	0c000001 	stceq	0, cr0, [r0], {1}
 19c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 1a0:	69310f01 	ldmdbvs	r1!, {r0, r8, r9, sl, fp}
 1a4:	82000000 	andhi	r0, r0, #0, 0
 1a8:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 1ac:	11000001 	tstne	r0, r1
 1b0:	00000100 	andeq	r0, r0, r0, lsl #2
 1b4:	000000d7 	ldrdeq	r0, [r0], -r7
 1b8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 1bc:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 1c0:	f3035101 	vrhadd.u8	d5, d3, d1
 1c4:	01125101 	tsteq	r2, r1, lsl #2
 1c8:	01f30352 	mvnseq	r0, r2, asr r3
 1cc:	00000051 	andeq	r0, r0, r1, asr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_hash+0x2bffb8>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <fast_hash+0xe8374c>
  30:	0b390b3b 	bleq	e42d24 <fast_hash+0xe42c30>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <fast_hash+0x380b60>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <fast_hash+0xec2c70>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <fast_hash+0xec2c8c>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <fast_hash+0xec2ca0>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <fast_hash+0xec2cb4>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <fast_hash+0xec2cc8>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	00000026 	andeq	r0, r0, r6, lsr #32
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <fast_hash+0x380c5c>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	00001942 	andeq	r1, r0, r2, asr #18
  fc:	01828911 	orreq	r8, r2, r1, lsl r9
 100:	31011101 	tstcc	r1, r1, lsl #2
 104:	12000013 	andne	r0, r0, #19, 0
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000000 	mrseq	r0, (UNDEF: 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000000 	andeq	r0, r0, r0
   c:	00000008 	andeq	r0, r0, r8
  10:	08500001 	ldmdaeq	r0, {r0}^
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00285c00 	eoreq	r5, r8, r0, lsl #24
  20:	00ec0000 	rsceq	r0, ip, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
  2c:	000000ec 	andeq	r0, r0, ip, ror #1
  30:	000000f4 	strdeq	r0, [r0], -r4
  34:	005c0001 	subseq	r0, ip, r1
	...
  4c:	00002800 	andeq	r2, r0, r0, lsl #16
  50:	51000100 	mrspl	r0, (UNDEF: 16)
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	0000007c 	andeq	r0, r0, ip, ror r0
  5c:	98510001 	ldmdals	r1, {r0}^
  60:	9c000000 	stcls	0, cr0, [r0], {-0}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00bc5100 	adcseq	r5, ip, r0, lsl #2
  6c:	00c00000 	sbceq	r0, r0, r0
  70:	00010000 	andeq	r0, r1, r0
  74:	0000d851 	andeq	sp, r0, r1, asr r8
  78:	0000f400 	andeq	pc, r0, r0, lsl #8
  7c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  94:	00400000 	subeq	r0, r0, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00004052 	andeq	r4, r0, r2, asr r0
  a0:	00005400 	andeq	r5, r0, r0, lsl #8
  a4:	53000100 	movwpl	r0, #256	; 0x100
  a8:	00000054 	andeq	r0, r0, r4, asr r0
  ac:	00000084 	andeq	r0, r0, r4, lsl #1
  b0:	84520001 	ldrbhi	r0, [r2], #-1
  b4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	00985000 	addseq	r5, r8, r0
  c0:	00f40000 	rscseq	r0, r4, r0
  c4:	00010000 	andeq	r0, r1, r0
  c8:	00000052 	andeq	r0, r0, r2, asr r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000200 	andeq	r0, r0, r0, lsl #4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000800 	andeq	r0, r0, r0, lsl #16
  dc:	50000100 	andpl	r0, r0, r0, lsl #2
  e0:	00000008 	andeq	r0, r0, r8
  e4:	000000f4 	strdeq	r0, [r0], -r4
  e8:	005c0001 	subseq	r0, ip, r1
	...
  f8:	00005000 	andeq	r5, r0, r0
  fc:	00005400 	andeq	r5, r0, r0, lsl #8
 100:	52000100 	andpl	r0, r0, #0
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	00000058 	andeq	r0, r0, r8, asr r0
 10c:	00700012 	rsbseq	r0, r0, r2, lsl r0
 110:	027c2438 	rsbseq	r2, ip, #56, 8	; 0x38000000
 114:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 118:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 11c:	9f270073 	svcls	0x00270073
 120:	00000058 	andeq	r0, r0, r8, asr r0
 124:	00000064 	andeq	r0, r0, r4, rrx
 128:	00700012 	rsbseq	r0, r0, r2, lsl r0
 12c:	7e7c2438 	mrcvc	4, 3, r2, cr12, cr8, {1}
 130:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 134:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 138:	9f270073 	svcls	0x00270073
	...
 144:	00240000 	eoreq	r0, r4, r0
 148:	00ec0000 	rsceq	r0, ip, r0
 14c:	00010000 	andeq	r0, r1, r0
 150:	0000005e 	andeq	r0, r0, lr, asr r0
	...
 15c:	0000f400 	andeq	pc, r0, r0, lsl #8
 160:	0000ff00 	andeq	pc, r0, r0, lsl #30
 164:	50000100 	andpl	r0, r0, r0, lsl #2
 168:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 16c:	00000104 	andeq	r0, r0, r4, lsl #2
 170:	01f30004 	mvnseq	r0, r4
 174:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 180:	00f40000 	rscseq	r0, r4, r0
 184:	00ff0000 	rscseq	r0, pc, r0
 188:	00010000 	andeq	r0, r1, r0
 18c:	0000ff51 	andeq	pc, r0, r1, asr pc	; <UNPREDICTABLE>
 190:	00010400 	andeq	r0, r1, r0, lsl #8
 194:	f3000400 	vshl.u8	d0, d0, d0
 198:	009f5101 	addseq	r5, pc, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000104 	andeq	r0, r0, r4, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000238 	andeq	r0, r0, r8, lsr r2
   4:	00ba0003 	adcseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  24:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  28:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  2c:	616c6c65 	cmnvs	ip, r5, ror #24
  30:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  34:	6f6e2d6d 	svcvs	0x006e2d6d
  38:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  3c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  40:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  44:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  48:	71393130 	teqvc	r9, r0, lsr r1
  4c:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  50:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  6c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  74:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  78:	73552f00 	cmpvc	r5, #0, 30
  7c:	2f737265 	svccs	0x00737265
  80:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  84:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  88:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  8c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  90:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  94:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  a4:	0100632e 	tsteq	r0, lr, lsr #6
  a8:	74730000 	ldrbtvc	r0, [r3], #-0
  ac:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  b0:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b8:	70720000 	rsbsvc	r0, r2, r0
  bc:	00682e69 	rsbeq	r2, r8, r9, ror #28
  c0:	00000003 	andeq	r0, r0, r3
  c4:	05004905 	streq	r4, [r0, #-2309]	; 0xfffff6fb
  c8:	00000002 	andeq	r0, r0, r2
  cc:	01120300 	tsteq	r2, r0, lsl #6
  d0:	13130505 	tstne	r3, #20971520	; 0x1400000
  d4:	1a051413 	bne	145128 <fast_hash+0x145034>
  d8:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  dc:	08052e12 	stmdaeq	r5, {r1, r4, r9, sl, fp, sp}
  e0:	4549054a 	strbmi	r0, [r9, #-1354]	; 0xfffffab6
  e4:	35060505 	strcc	r0, [r6, #-1285]	; 0xfffffafb
  e8:	01060905 	tsteq	r6, r5, lsl #18
  ec:	2f060505 	svccs	0x00060505
  f0:	01060905 	tsteq	r6, r5, lsl #18
  f4:	31060505 	tstcc	r6, r5, lsl #10
  f8:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  fc:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
 100:	04020005 	streq	r0, [r2], #-5
 104:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 108:	04020009 	streq	r0, [r2], #-9
 10c:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 110:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
 114:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 118:	0402000f 	streq	r0, [r2], #-15
 11c:	09056602 	stmdbeq	r5, {r1, r9, sl, sp, lr}
 120:	02040200 	andeq	r0, r4, #0, 4
 124:	13052f06 	movwne	r2, #24326	; 0x5f06
 128:	02040200 	andeq	r0, r4, #0, 4
 12c:	10050106 	andne	r0, r5, r6, lsl #2
 130:	02040200 	andeq	r0, r4, #0, 4
 134:	00090566 	andeq	r0, r9, r6, ror #10
 138:	06020402 	streq	r0, [r2], -r2, lsl #8
 13c:	0010052f 	andseq	r0, r0, pc, lsr #10
 140:	06020402 	streq	r0, [r2], -r2, lsl #8
 144:	00090501 	andeq	r0, r9, r1, lsl #10
 148:	06020402 	streq	r0, [r2], -r2, lsl #8
 14c:	000f052f 	andeq	r0, pc, pc, lsr #10
 150:	06020402 	streq	r0, [r2], -r2, lsl #8
 154:	00090501 	andeq	r0, r9, r1, lsl #10
 158:	06020402 	streq	r0, [r2], -r2, lsl #8
 15c:	000f052f 	andeq	r0, pc, pc, lsr #10
 160:	06020402 	streq	r0, [r2], -r2, lsl #8
 164:	00140501 	andseq	r0, r4, r1, lsl #10
 168:	06020402 	streq	r0, [r2], -r2, lsl #8
 16c:	00170529 	andseq	r0, r7, r9, lsr #10
 170:	06020402 	streq	r0, [r2], -r2, lsl #8
 174:	04020001 	streq	r0, [r2], #-1
 178:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
 17c:	2e090306 	cdpcs	3, 0, cr0, cr9, cr6, {0}
 180:	05ba1003 	ldreq	r1, [sl, #3]!
 184:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 188:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb8b <fast_hash+0xfffffa97>
 18c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 190:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb93 <fast_hash+0xfffffa9f>
 194:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 198:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb9b <fast_hash+0xfffffaa7>
 19c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1a0:	052f0605 	streq	r0, [pc, #-1541]!	; fffffba3 <fast_hash+0xfffffaaf>
 1a4:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1a8:	052f0605 	streq	r0, [pc, #-1541]!	; fffffbab <fast_hash+0xfffffab7>
 1ac:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 1b0:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
 1b4:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 1b8:	69030611 	stmdbvs	r3, {r0, r4, r9, sl}
 1bc:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
 1c0:	16052e01 	strne	r2, [r5], -r1, lsl #28
 1c4:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 1c8:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1cc:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1d0:	061a052f 	ldreq	r0, [sl], -pc, lsr #10
 1d4:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 1d8:	2f061105 	svccs	0x00061105
 1dc:	01061605 	tsteq	r6, r5, lsl #12
 1e0:	2f061105 	svccs	0x00061105
 1e4:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 1e8:	16052e01 	strne	r2, [r5], -r1, lsl #28
 1ec:	0611054a 	ldreq	r0, [r1], -sl, asr #10
 1f0:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1f4:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 1f8:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 1fc:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 200:	19052f2f 	stmdbne	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 204:	16050106 	strne	r0, [r5], -r6, lsl #2
 208:	0611052e 	ldreq	r0, [r1], -lr, lsr #10
 20c:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 210:	06110501 	ldreq	r0, [r1], -r1, lsl #10
 214:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
 218:	2a052e01 	bcs	14ba24 <fast_hash+0x14b930>
 21c:	052e6503 	streq	r6, [lr, #-1283]!	; 0xfffffafd
 220:	2e270301 	cdpcs	3, 2, cr0, cr7, cr1, {0}
 224:	03063605 	movweq	r3, #26117	; 0x6605
 228:	01062e50 	tsteq	r6, r0, asr lr
 22c:	4b060505 	blmi	181648 <fast_hash+0x181554>
 230:	01060c05 	tsteq	r6, r5, lsl #24
 234:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
 238:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <fast_hash+0x195b8c4>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	61640069 	cmnvs	r4, r9, rrx
  20:	75006174 	strvc	r6, [r0, #-372]	; 0xfffffe8c
  24:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  28:	2064656e 	rsbcs	r6, r4, lr, ror #10
  2c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  30:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  34:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  38:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  3c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  40:	7300746e 	movwvc	r7, #1134	; 0x46e
  44:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  58:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  5c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  60:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  7c:	5f38746e 	svcpl	0x0038746e
  80:	61660074 	smcvs	24580	; 0x6004
  84:	685f7473 	ldmdavs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  88:	00687361 	rsbeq	r7, r8, r1, ror #6
  8c:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  9c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a8:	63007261 	movwvs	r7, #609	; 0x261
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  bc:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
  c0:	33746e69 	cmncc	r4, #1680	; 0x690
  c4:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d0:	61645f00 	cmnvs	r4, r0, lsl #30
  d4:	73006174 	movwvc	r6, #372	; 0x174
  d8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  e0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  e4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  e8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  ec:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  f0:	31303220 	teqcc	r0, r0, lsr #4
  f4:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  f8:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  fc:	61656c65 	cmnvs	r5, r5, ror #24
 100:	20296573 	eorcs	r6, r9, r3, ror r5
 104:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 108:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 10c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 110:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 114:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 118:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 11c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 120:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 124:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 128:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 12c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 130:	36373131 			; <UNDEFINED> instruction: 0x36373131
 134:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 138:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 13c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 140:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 144:	36373131 			; <UNDEFINED> instruction: 0x36373131
 148:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 14c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 150:	616f6c66 	cmnvs	pc, r6, ror #24
 154:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 158:	6f733d69 	svcvs	0x00733d69
 15c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 160:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 164:	616d2d20 	cmnvs	sp, r0, lsr #26
 168:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 16c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 170:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 174:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 178:	4f2d2062 	svcmi	0x002d2062
 17c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 180:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 184:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 188:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 18c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 190:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 194:	00676e69 	rsbeq	r6, r7, r9, ror #28
 198:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 19c:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 1a0:	6e695f68 	cdpvs	15, 6, cr5, cr9, cr8, {3}
 1a4:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
 1a8:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 1ac:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
 1b0:	Address 0x00000000000001b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_hash+0x80a4fc>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000f4 	strdeq	r0, [r0], -r4
  20:	8e040e50 	mcrhi	14, 0, r0, cr4, cr0, {2}
  24:	0e660201 	cdpeq	2, 6, cr0, cr6, cr1, {0}
  28:	0000ce00 	andeq	ip, r0, r0, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	000000f4 	strdeq	r0, [r0], -r4
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash+0x12cd738>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_hash+0x4633c>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e1a03000 	mov	r3, r0
   4:	e3520000 	cmp	r2, #0, 0
   8:	0a000008 	beq	30 <memchr+0x30>
   c:	e1a00003 	mov	r0, r3
  10:	e2833001 	add	r3, r3, #1, 0
  14:	e5d0c000 	ldrb	ip, [r0]
  18:	e15c0001 	cmp	ip, r1
  1c:	012fff1e 	bxeq	lr
  20:	e2522001 	subs	r2, r2, #1, 0
  24:	1afffff8 	bne	c <memchr+0xc>
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr
  30:	e3a00000 	mov	r0, #0, 0
  34:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013f 	andeq	r0, r0, pc, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d4 	ldrdeq	r0, [r0], -r4
  10:	0000250c 	andeq	r2, r0, ip, lsl #10
	...
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00001e03 	andeq	r1, r0, r3, lsl #28
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	6d070404 	cfstrsvs	mvf0, [r7, #-16]
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00c80601 	sbceq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b005 	andeq	fp, r0, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  54:	91050804 	tstls	r5, r4, lsl #16
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00330801 	eorseq	r0, r3, r1, lsl #16
  60:	5b050000 	blpl	140068 <memchr+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00530702 	subseq	r0, r3, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00004107 	andeq	r4, r0, r7, lsl #2
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000007a 	andeq	r0, r0, sl, ror r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000ab08 	andeq	sl, r0, r8, lsl #22
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	ba080000 	blt	200008 <memchr+0x200008>
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000660a 	andeq	r6, r0, sl, lsl #12
  d4:	08260100 	stmdaeq	r6!, {r8}
  d8:	00000133 	andeq	r0, r0, r3, lsr r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	01339c01 	teqeq	r3, r1, lsl #24
  e8:	730b0000 	movwvc	r0, #45056	; 0xb000
  ec:	1b260100 	blne	9804f4 <memchr+0x9804f4>
  f0:	00000135 	andeq	r0, r0, r5, lsr r1
  f4:	00000008 	andeq	r0, r0, r8
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0100630c 	tsteq	r0, ip, lsl #6
 100:	00252226 	eoreq	r2, r5, r6, lsr #4
 104:	51010000 	mrspl	r0, (UNDEF: 1)
 108:	01006e0b 	tsteq	r0, fp, lsl #28
 10c:	002c2c26 	eoreq	r2, ip, r6, lsr #24
 110:	00450000 	subeq	r0, r5, r0
 114:	003f0000 	eorseq	r0, pc, r0
 118:	000d0000 	andeq	r0, sp, r0
 11c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 120:	28010070 	stmdacs	r1, {r4, r5, r6}
 124:	00013c18 	andeq	r3, r1, r8, lsl ip
 128:	00007200 	andeq	r7, r0, r0, lsl #4
 12c:	00007000 	andeq	r7, r0, r0
 130:	0f000000 	svceq	0x00000000
 134:	3b040904 	blcc	10254c <memchr+0x10254c>
 138:	10000001 	andne	r0, r0, r1
 13c:	00620409 	rsbeq	r0, r2, r9, lsl #8
 140:	Address 0x0000000000000140 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memchr+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memchr+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memchr+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memchr+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memchr+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memchr+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memchr+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memchr+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memchr+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
  b4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  bc:	0b3b0b3a 	bleq	ec2dac <memchr+0xec2dac>
  c0:	13490b39 	movtne	r0, #39737	; 0x9b39
  c4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c8:	0f000017 	svceq	0x00000017
  cc:	0b0b000f 	bleq	2c0110 <memchr+0x2c0110>
  d0:	26100000 	ldrcs	r0, [r0], -r0
  d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	0000000c 	andeq	r0, r0, ip
  10:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  14:	30000000 	andcc	r0, r0, r0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	00003400 	andeq	r3, r0, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000034 	andeq	r0, r0, r4, lsr r0
  30:	00000038 	andeq	r0, r0, r8, lsr r0
  34:	00530001 	subseq	r0, r3, r1
	...
  40:	00000101 	andeq	r0, r0, r1, lsl #2
  44:	00000000 	andeq	r0, r0, r0
  48:	00002000 	andeq	r2, r0, r0
  4c:	52000100 	andpl	r0, r0, #0
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	00000024 	andeq	r0, r0, r4, lsr #32
  58:	7f720003 	svcvc	0x00720003
  5c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  60:	00003800 	andeq	r3, r0, r0, lsl #16
  64:	52000100 	andpl	r0, r0, #0
	...
  70:	000c0000 	andeq	r0, ip, r0
  74:	00300000 	eorseq	r0, r0, r0
  78:	00010000 	andeq	r0, r1, r0
  7c:	00000053 	andeq	r0, r0, r3, asr r0
  80:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	00000028 	andeq	r0, r0, r8, lsr #32
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fb 	strdeq	r0, [r0], -fp
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <memchr+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffe7 <memchr+0xffffffe7>
  48:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe84 <memchr+0xfffffe84>
  4c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  50:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  54:	2f72616c 	svccs	0x0072616c
  58:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  64:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  68:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  6c:	3130322d 	teqcc	r0, sp, lsr #4
  70:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  74:	30317363 	eorscc	r7, r1, r3, ror #6
  78:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffa4 <memchr+0xffffffa4>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  a4:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b0:	00020068 	andeq	r0, r2, r8, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  bc:	00030068 	andeq	r0, r3, r8, rrx
  c0:	2f050000 	svccs	0x00050000
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	03000000 	movweq	r0, #0
  cc:	01060125 	tsteq	r6, r5, lsr #2
  d0:	2f060205 	svccs	0x00060205
  d4:	01060505 	tsteq	r6, r5, lsl #10
  d8:	0603052e 	streq	r0, [r3], -lr, lsr #10
  dc:	13040531 	movwne	r0, #17713	; 0x4531
  e0:	2e060a05 	vmlacs.f32	s0, s12, s10
  e4:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
  e8:	0b052e07 	bleq	14b90c <memchr+0x14b90c>
  ec:	03054c06 	movweq	r4, #23558	; 0x5c06
  f0:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  f4:	054a3009 	strbeq	r3, [sl, #-9]
  f8:	02022f01 	andeq	r2, r2, #1, 30
  fc:	Address 0x00000000000000fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <memchr+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	62696c00 	rsbvs	r6, r9, #0, 24
  28:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
  2c:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  30:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  68:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  6c:	736e7500 	cmnvc	lr, #0, 10
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	6f6c0074 	svcvs	0x006c0074
  7c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  80:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  9c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a8:	63007261 	movwvs	r7, #609	; 0x261
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  bc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	20554e47 	subscs	r4, r5, r7, asr #28
  d8:	20393943 	eorscs	r3, r9, r3, asr #18
  dc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e0:	30322031 	eorscc	r2, r2, r1, lsr r0
  e4:	30313931 	eorscc	r3, r1, r1, lsr r9
  e8:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  ec:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f4:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f8:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  fc:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 100:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 104:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 108:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 10c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 110:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 114:	205d3939 	subscs	r3, sp, r9, lsr r9
 118:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 11c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 120:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 124:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 128:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 12c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 130:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6f6c666d 	svcvs	0x006c666d
 144:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 148:	733d6962 	teqvc	sp, #1605632	; 0x188000
 14c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 150:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 154:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 158:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	7a6b3676 	bvc	1acdb40 <memchr+0x1acdb40>
 164:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 168:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 16c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 170:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 174:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 178:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 17c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 180:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 184:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e1a0e000 	mov	lr, r0
   8:	e3a03000 	mov	r3, #0, 0
   c:	e1530002 	cmp	r3, r2
  10:	2a000005 	bcs	2c <memcmp+0x2c>
  14:	e7dec003 	ldrb	ip, [lr, r3]
  18:	e7d10003 	ldrb	r0, [r1, r3]
  1c:	e05c0000 	subs	r0, ip, r0
  20:	149df004 	popne	{pc}		; (ldrne pc, [sp], #4)
  24:	e2833001 	add	r3, r3, #1, 0
  28:	eafffff7 	b	c <memcmp+0xc>
  2c:	e3a00000 	mov	r0, #0, 0
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000183 	andeq	r0, r0, r3, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d4 	ldrdeq	r0, [r0], -r4
  10:	0000830c 	andeq	r8, r0, ip, lsl #6
	...
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00001e03 	andeq	r1, r0, r3, lsl #28
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	5f070404 	svcpl	0x00070404
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00c80601 	sbceq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b005 	andeq	fp, r0, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  54:	91050804 	tstls	r5, r4, lsl #16
  58:	04000000 	streq	r0, [r0], #-0
  5c:	002c0801 	eoreq	r0, ip, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	004c0702 	subeq	r0, ip, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00003a07 	andeq	r3, r0, r7, lsl #20
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000006c 	andeq	r0, r0, ip, rrx
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000ab08 	andeq	sl, r0, r8, lsl #22
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	ba080000 	blt	200008 <memcmp+0x200008>
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000250a 	andeq	r2, r0, sl, lsl #10
  d4:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000034 	andeq	r0, r0, r4, lsr r0
  e4:	01799c01 	cmneq	r9, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	01791803 	cmneq	r9, r3, lsl #16
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0c0000 	svcpl	0x000c0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	01792903 	cmneq	r9, r3, lsl #18
 108:	51010000 	mrspl	r0, (UNDEF: 1)
 10c:	0001890d 	andeq	r8, r1, sp, lsl #18
 110:	35030100 	strcc	r0, [r3, #-256]	; 0xffffff00
 114:	0000002c 	andeq	r0, r0, ip, lsr #32
 118:	730e5201 	movwvc	r5, #57857	; 0xe201
 11c:	04010031 	streq	r0, [r1], #-49	; 0xffffffcf
 120:	0001801a 	andeq	r8, r1, sl, lsl r0
 124:	00002600 	andeq	r2, r0, r0, lsl #12
 128:	00002200 	andeq	r2, r0, r0, lsl #4
 12c:	32730e00 	rsbscc	r0, r3, #0, 28
 130:	25040100 	strcs	r0, [r4, #-256]	; 0xffffff00
 134:	00000180 	andeq	r0, r0, r0, lsl #3
 138:	00000046 	andeq	r0, r0, r6, asr #32
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000080f 	andeq	r0, r0, pc, lsl #16
 144:	00002400 	andeq	r2, r0, r0, lsl #8
 148:	00690e00 	rsbeq	r0, r9, r0, lsl #28
 14c:	250d0601 	strcs	r0, [sp, #-1537]	; 0xfffff9ff
 150:	5d000000 	stcpl	0, cr0, [r0, #-0]
 154:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 158:	0f000000 	svceq	0x00000000
 15c:	00000014 	andeq	r0, r0, r4, lsl r0
 160:	00000010 	andeq	r0, r0, r0, lsl r0
 164:	0100760e 	tsteq	r0, lr, lsl #12
 168:	00250d07 	eoreq	r0, r5, r7, lsl #26
 16c:	00800000 	addeq	r0, r0, r0
 170:	007c0000 	rsbseq	r0, ip, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	7f040900 	svcvc	0x00040900
 17c:	10000001 	andne	r0, r0, r1
 180:	00620409 	rsbeq	r0, r2, r9, lsl #8
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memcmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memcmp+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	00180213 	andseq	r0, r8, r3, lsl r2
  c0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  c4:	0b3a0803 	bleq	e820d8 <memcmp+0xe820d8>
  c8:	0b390b3b 	bleq	e42dbc <memcmp+0xe42dbc>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	010b0f00 	tsteq	fp, r0, lsl #30
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	26100000 	ldrcs	r0, [r0], -r0
  e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000c 	andeq	r0, r0, ip
   c:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005e00 	andeq	r5, r0, r0, lsl #28
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	00080000 	andeq	r0, r8, r0
  28:	000c0000 	andeq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00000c50 	andeq	r0, r0, r0, asr ip
  34:	00003400 	andeq	r3, r0, r0, lsl #8
  38:	5e000100 	adfpls	f0, f0, f0
	...
  44:	00080001 	andeq	r0, r8, r1
  48:	00340000 	eorseq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000300 	andeq	r0, r0, r0, lsl #6
  5c:	00000800 	andeq	r0, r0, r0, lsl #16
  60:	00000c00 	andeq	r0, r0, r0, lsl #24
  64:	30000200 	andcc	r0, r0, r0, lsl #4
  68:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  6c:	00003400 	andeq	r3, r0, r0, lsl #8
  70:	53000100 	movwpl	r0, #256	; 0x100
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	007c0006 	rsbseq	r0, ip, r6
  8c:	9f1c0070 	svcls	0x001c0070
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00500001 	subseq	r0, r0, r1
  9c:	00000000 	andeq	r0, r0, r0
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011f 	andeq	r0, r0, pc, lsl r1
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <memcmp+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffe7 <memcmp+0xffffffe7>
  48:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe84 <memcmp+0xfffffe84>
  4c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  50:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  54:	2f72616c 	svccs	0x0072616c
  58:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  64:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  68:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  6c:	3130322d 	teqcc	r0, sp, lsr #4
  70:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  74:	30317363 	eorscc	r7, r1, r3, ror #6
  78:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffa4 <memcmp+0xffffffa4>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  a4:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b0:	00020068 	andeq	r0, r2, r8, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  bc:	00030068 	andeq	r0, r3, r8, rrx
  c0:	3d050000 	stccc	0, cr0, [r5, #-0]
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	14000000 	strne	r0, [r0], #-0
  cc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d0:	05144b06 	ldreq	r4, [r4, #-2822]	; 0xfffff4fa
  d4:	0d050109 	stfeqs	f0, [r5, #-36]	; 0xffffffdc
  d8:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
  dc:	01040200 	mrseq	r0, R12_usr
  e0:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
  e4:	01040200 	mrseq	r0, R12_usr
  e8:	09050106 	stmdbeq	r5, {r1, r2, r8}
  ec:	13054b06 	movwne	r4, #23302	; 0x5b06
  f0:	1b050106 	blne	140510 <memcmp+0x140510>
  f4:	0609052e 	streq	r0, [r9], -lr, lsr #10
  f8:	060b052f 	streq	r0, [fp], -pc, lsr #10
  fc:	20052e01 	andcs	r2, r5, r1, lsl #28
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	21052c06 	tstcs	r5, r6, lsl #24
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 110:	002e0204 	eoreq	r0, lr, r4, lsl #4
 114:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 118:	05170c05 	ldreq	r0, [r7, #-3077]	; 0xfffff3fb
 11c:	02022f01 	andeq	r2, r2, #1, 30
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <memcmp+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  28:	00706d63 	rsbseq	r6, r0, r3, ror #26
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  34:	61686320 	cmnvs	r8, r0, lsr #6
  38:	6f6c0072 	svcvs	0x006c0072
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  50:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  5c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  70:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  84:	2f636269 	svccs	0x00636269
  88:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  8c:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  9c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a8:	63007261 	movwvs	r7, #609	; 0x261
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  bc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	20554e47 	subscs	r4, r5, r7, asr #28
  d8:	20393943 	eorscs	r3, r9, r3, asr #18
  dc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e0:	30322031 	eorscc	r2, r2, r1, lsr r0
  e4:	30313931 	eorscc	r3, r1, r1, lsr r9
  e8:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  ec:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f4:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f8:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  fc:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 100:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 104:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 108:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 10c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 110:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 114:	205d3939 	subscs	r3, sp, r9, lsr r9
 118:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 11c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 120:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 124:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 128:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 12c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 130:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6f6c666d 	svcvs	0x006c666d
 144:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 148:	733d6962 	teqvc	sp, #1605632	; 0x188000
 14c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 150:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 154:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 158:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	7a6b3676 	bvc	1acdb40 <memcmp+0x1acdb40>
 164:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 168:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 16c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 170:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 174:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 178:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 17c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 180:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 184:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 188:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
 18c:	00736574 	rsbseq	r6, r3, r4, ror r5

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e2103003 	ands	r3, r0, #3, 0
   4:	1a000011 	bne	50 <memcpy+0x50>
   8:	e211c003 	ands	ip, r1, #3, 0
   c:	1a00000c 	bne	44 <memcpy+0x44>
  10:	e2123003 	ands	r3, r2, #3, 0
  14:	1a00000f 	bne	58 <memcpy+0x58>
  18:	e1a02122 	lsr	r2, r2, #2
  1c:	ea000002 	b	2c <memcpy+0x2c>
  20:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  24:	e780c103 	str	ip, [r0, r3, lsl #2]
  28:	e2833001 	add	r3, r3, #1, 0
  2c:	e1530002 	cmp	r3, r2
  30:	3afffffa 	bcc	20 <memcpy+0x20>
  34:	e12fff1e 	bx	lr
  38:	e7d1c003 	ldrb	ip, [r1, r3]
  3c:	e7c0c003 	strb	ip, [r0, r3]
  40:	e2833001 	add	r3, r3, #1, 0
  44:	e1530002 	cmp	r3, r2
  48:	3afffffa 	bcc	38 <memcpy+0x38>
  4c:	e12fff1e 	bx	lr
  50:	e3a03000 	mov	r3, #0, 0
  54:	eafffffa 	b	44 <memcpy+0x44>
  58:	e1a0300c 	mov	r3, ip
  5c:	eafffff8 	b	44 <memcpy+0x44>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e1 	andeq	r0, r0, r1, ror #1
  10:	0000580c 	andeq	r5, r0, ip, lsl #16
	...
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00001e03 	andeq	r1, r0, r3, lsl #28
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	73070404 	movwvc	r0, #29700	; 0x7404
  3c:	05000000 	streq	r0, [r0, #-0]
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	d5060104 	strle	r0, [r6, #-260]	; 0xfffffefc
  48:	04000000 	streq	r0, [r0], #-0
  4c:	00bd0502 	adcseq	r0, sp, r2, lsl #10
  50:	04040000 	streq	r0, [r4], #-0
  54:	0000cc05 	andeq	ip, r0, r5, lsl #24
  58:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  5c:	00000097 	muleq	r0, r7, r0
  60:	25080104 	strcs	r0, [r8, #-260]	; 0xfffffefc
  64:	05000000 	streq	r0, [r0, #-0]
  68:	00000060 	andeq	r0, r0, r0, rrx
  6c:	45070204 	strmi	r0, [r7, #-516]	; 0xfffffdfc
  70:	04000000 	streq	r0, [r0], #-0
  74:	00330704 	eorseq	r0, r3, r4, lsl #14
  78:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  7c:	00008007 	andeq	r8, r0, r7
  80:	00250600 	eoreq	r0, r5, r0, lsl #12
  84:	00900000 	addseq	r0, r0, r0
  88:	25070000 	strcs	r0, [r7, #-0]
  8c:	00000000 	andeq	r0, r0, r0
  90:	0000a508 	andeq	sl, r0, r8, lsl #10
  94:	0e1c0200 	cdpeq	2, 1, cr0, cr12, cr0, {0}
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00810409 	addeq	r0, r1, r9, lsl #8
  a0:	25060000 	strcs	r0, [r6, #-0]
  a4:	b1000000 	mrslt	r0, (UNDEF: 0)
  a8:	07000000 	streq	r0, [r0, -r0]
  ac:	000000b1 	strheq	r0, [r0], -r1
  b0:	be040900 	vmlalt.f16	s0, s8, s0	; <UNPREDICTABLE>
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	00b10801 	adcseq	r0, r1, r1, lsl #16
  bc:	b7050000 	strlt	r0, [r5, -r0]
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	000000c7 	andeq	r0, r0, r7, asr #1
  c8:	cf0e2102 	svcgt	0x000e2102
  cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d0:	0000a204 	andeq	sl, r0, r4, lsl #4
  d4:	00b60a00 	adcseq	r0, r6, r0, lsl #20
  d8:	06010000 	streq	r0, [r1], -r0
  dc:	0001c707 	andeq	ip, r1, r7, lsl #14
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00006000 	andeq	r6, r0, r0
  e8:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
  ec:	0b000001 	bleq	f8 <.debug_info+0xf8>
  f0:	00747364 	rsbseq	r7, r4, r4, ror #6
  f4:	c7140601 	ldrgt	r0, [r4, -r1, lsl #12]
  f8:	01000001 	tsteq	r0, r1
  fc:	72730b50 	rsbsvc	r0, r3, #80, 22	; 0x14000
 100:	06010063 	streq	r0, [r1], -r3, rrx
 104:	0001c925 	andeq	ip, r1, r5, lsr #18
 108:	0c510100 	ldfeqe	f0, [r1], {-0}
 10c:	00000196 	muleq	r0, r6, r1
 110:	2c310601 	ldccs	6, cr0, [r1], #-4
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	00000066 	andeq	r0, r0, r6, rrx
 124:	000001e0 	andeq	r0, r0, r0, ror #3
 128:	000000b6 	strheq	r0, [r0], -r6
 12c:	0000180e 	andeq	r1, r0, lr, lsl #16
 130:	00002000 	andeq	r2, r0, r0
 134:	00018c00 	andeq	r8, r1, r0, lsl #24
 138:	006e0f00 	rsbeq	r0, lr, r0, lsl #30
 13c:	38120d01 	ldmdacc	r2, {r0, r8, sl, fp}
 140:	34000000 	strcc	r0, [r0], #-0
 144:	32000000 	andcc	r0, r0, #0, 0
 148:	0f000000 	svceq	0x00000000
 14c:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
 150:	0001e513 	andeq	lr, r1, r3, lsl r5
 154:	00004900 	andeq	r4, r0, r0, lsl #18
 158:	00004700 	andeq	r4, r0, r0, lsl #14
 15c:	00730f00 	rsbseq	r0, r3, r0, lsl #30
 160:	eb190f01 	bl	643d6c <memcpy+0x643d6c>
 164:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 168:	5c000000 	stcpl	0, cr0, [r0], {-0}
 16c:	10000000 	andne	r0, r0, r0
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	0100690f 	tsteq	r0, pc, lsl #18
 17c:	00381611 	eorseq	r1, r8, r1, lsl r6
 180:	00750000 	rsbseq	r0, r5, r0
 184:	00710000 	rsbseq	r0, r1, r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	00003810 	andeq	r3, r0, r0, lsl r8
 190:	00001800 	andeq	r1, r0, r0, lsl #16
 194:	00641100 	rsbeq	r1, r4, r0, lsl #2
 198:	f1181401 			; <UNDEFINED> instruction: 0xf1181401
 19c:	11000001 	tstne	r0, r1
 1a0:	15010073 	strne	r0, [r1, #-115]	; 0xffffff8d
 1a4:	0001f71e 	andeq	pc, r1, lr, lsl r7	; <UNPREDICTABLE>
 1a8:	00381000 	eorseq	r1, r8, r0
 1ac:	00180000 	andseq	r0, r8, r0
 1b0:	690f0000 	stmdbvs	pc, {}	; <UNPREDICTABLE>
 1b4:	16160100 	ldrne	r0, [r6], -r0, lsl #2
 1b8:	00000038 	andeq	r0, r0, r8, lsr r0
 1bc:	00000096 	muleq	r0, r6, r0
 1c0:	00000094 	muleq	r0, r4, r0
 1c4:	12000000 	andne	r0, r0, #0, 0
 1c8:	cf040904 	svcgt	0x00040904
 1cc:	13000001 	movwne	r0, #1
 1d0:	0000be14 	andeq	fp, r0, r4, lsl lr
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	00381500 	eorseq	r1, r8, r0, lsl #10
 1dc:	00060000 	andeq	r0, r6, r0
 1e0:	0001d005 	andeq	sp, r1, r5
 1e4:	38040900 	stmdacc	r4, {r8, fp}
 1e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1ec:	00003f04 	andeq	r3, r0, r4, lsl #30
 1f0:	60040900 	andvs	r0, r4, r0, lsl #18
 1f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1f8:	00006704 	andeq	r6, r0, r4, lsl #14
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcpy+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcpy+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcpy+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcpy+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcpy+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a0e 	blcc	2ce8e0 <memcpy+0x2ce8e0>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  b8:	000e1c19 	andeq	r1, lr, r9, lsl ip
  bc:	010b0e00 	tsteq	fp, r0, lsl #28
  c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a08 	blcc	2ce8f4 <memcpy+0x2ce8f4>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d8:	00001742 	andeq	r1, r0, r2, asr #14
  dc:	11010b10 	tstne	r1, r0, lsl fp
  e0:	00061201 	andeq	r1, r6, r1, lsl #4
  e4:	00341100 	eorseq	r1, r4, r0, lsl #2
  e8:	0b3a0803 	bleq	e820fc <memcpy+0xe820fc>
  ec:	0b390b3b 	bleq	e42de0 <memcpy+0xe42de0>
  f0:	00001349 	andeq	r1, r0, r9, asr #6
  f4:	0b000f12 	bleq	3d44 <memcpy+0x3d44>
  f8:	1300000b 	movwne	r0, #11
  fc:	00000026 	andeq	r0, r0, r6, lsr #32
 100:	49010114 	stmdbmi	r1, {r2, r4, r8}
 104:	00130113 	andseq	r0, r3, r3, lsl r1
 108:	00211500 	eoreq	r1, r1, r0, lsl #10
 10c:	0b2f1349 	bleq	bc4e38 <memcpy+0xbc4e38>
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	001c0000 	andseq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001c52 	andeq	r1, r0, r2, asr ip
  14:	00003800 	andeq	r3, r0, r0, lsl #16
  18:	f3000400 	vshl.u8	d0, d0, d0
  1c:	389f5201 	ldmcc	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  20:	60000000 	andvs	r0, r0, r0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00520001 	subseq	r0, r2, r1
  40:	00000000 	andeq	r0, r0, r0
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	00001c00 	andeq	r1, r0, r0, lsl #24
  4c:	00003800 	andeq	r3, r0, r0, lsl #16
  50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  5c:	001c0002 	andseq	r0, ip, r2
  60:	00380000 	eorseq	r0, r8, r0
  64:	00010000 	andeq	r0, r1, r0
  68:	00000051 	andeq	r0, r0, r1, asr r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000400 	andeq	r0, r0, r0, lsl #8
  74:	00001c00 	andeq	r1, r0, r0, lsl #24
  78:	00002000 	andeq	r2, r0, r0
  7c:	30000200 	andcc	r0, r0, r0, lsl #4
  80:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  84:	00003800 	andeq	r3, r0, r0, lsl #16
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00380000 	eorseq	r0, r8, r0
  98:	00500000 	subseq	r0, r0, r0
  9c:	00010000 	andeq	r0, r1, r0
  a0:	00000053 	andeq	r0, r0, r3, asr r0
  a4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <memcpy+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffe7 <memcpy+0xffffffe7>
  48:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe84 <memcpy+0xfffffe84>
  4c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  50:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  54:	2f72616c 	svccs	0x0072616c
  58:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  64:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  68:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  6c:	3130322d 	teqcc	r0, sp, lsr #4
  70:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  74:	30317363 	eorscc	r7, r1, r3, ror #6
  78:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffa4 <memcpy+0xffffffa4>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  a4:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b0:	00020068 	andeq	r0, r2, r8, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  bc:	00030068 	andeq	r0, r3, r8, rrx
  c0:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	17000000 	strne	r0, [r0, -r0]
  cc:	05170505 	ldreq	r0, [r7, #-1285]	; 0xfffffafb
  d0:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  d4:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
  d8:	27054a01 	strcs	r4, [r5, -r1, lsl #20]
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	0009054a 	andeq	r0, r9, sl, asr #10
  e4:	06020402 	streq	r0, [r2], -r2, lsl #8
  e8:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
  ec:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
  f0:	00010204 	andeq	r0, r1, r4, lsl #4
  f4:	01020402 	tsteq	r2, r2, lsl #8
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	00120513 	andseq	r0, r2, r3, lsl r5
 100:	06020402 	streq	r0, [r2], -r2, lsl #8
 104:	00090501 	andeq	r0, r9, r1, lsl #10
 108:	06020402 	streq	r0, [r2], -r2, lsl #8
 10c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 110:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 114:	05140204 	ldreq	r0, [r4, #-516]	; 0xfffffdfc
 118:	0402000d 	streq	r0, [r2], #-13
 11c:	09050102 	stmdbeq	r5, {r1, r8}
 120:	02040200 	andeq	r0, r4, #0, 4
 124:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
 128:	03040200 	movweq	r0, #16896	; 0x4200
 12c:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 130:	03040200 	movweq	r0, #16896	; 0x4200
 134:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 138:	03040200 	movweq	r0, #16896	; 0x4200
 13c:	0024052e 	eoreq	r0, r4, lr, lsr #10
 140:	06030402 	streq	r0, [r3], -r2, lsl #8
 144:	0025052d 	eoreq	r0, r5, sp, lsr #10
 148:	06030402 	streq	r0, [r3], -r2, lsl #8
 14c:	001d0501 	andseq	r0, sp, r1, lsl #10
 150:	06010402 	streq	r0, [r1], -r2, lsl #8
 154:	0009052e 	andeq	r0, r9, lr, lsr #10
 158:	06010402 	streq	r0, [r1], -r2, lsl #8
 15c:	04020001 	streq	r0, [r2], #-1
 160:	0d056601 	stceq	6, cr6, [r5, #-4]
 164:	03040200 	movweq	r0, #16896	; 0x4200
 168:	15051806 	strne	r1, [r5, #-2054]	; 0xfffff7fa
 16c:	03040200 	movweq	r0, #16896	; 0x4200
 170:	12050106 	andne	r0, r5, #-2147483647	; 0x80000001
 174:	03040200 	movweq	r0, #16896	; 0x4200
 178:	0029052e 	eoreq	r0, r9, lr, lsr #10
 17c:	06030402 	streq	r0, [r3], -r2, lsl #8
 180:	002a052d 	eoreq	r0, sl, sp, lsr #10
 184:	06030402 	streq	r0, [r3], -r2, lsl #8
 188:	001d0501 	andseq	r0, sp, r1, lsl #10
 18c:	06010402 	streq	r0, [r1], -r2, lsl #8
 190:	0009052e 	andeq	r0, r9, lr, lsr #10
 194:	06010402 	streq	r0, [r1], -r2, lsl #8
 198:	04020001 	streq	r0, [r2], #-1
 19c:	08026601 	stmdaeq	r2, {r0, r9, sl, sp, lr}
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <memcpy+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	736e7500 	cmnvc	lr, #0, 10
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  2c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  30:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  34:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  38:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  3c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  40:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  44:	6f687300 	svcvs	0x00687300
  48:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  5c:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  60:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  64:	5f5f0063 	svcpl	0x005f0063
  68:	434e5546 	movtmi	r5, #58694	; 0xe546
  6c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  70:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  74:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  78:	2064656e 	rsbcs	r6, r4, lr, ror #10
  7c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  88:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  ac:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  b0:	61686300 	cmnvs	r8, r0, lsl #6
  b4:	656d0072 	strbvs	r0, [sp, #-114]!	; 0xffffff8e
  b8:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  bc:	6f687300 	svcvs	0x00687300
  c0:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c4:	7000746e 	andvc	r7, r0, lr, ror #8
  c8:	006b7475 	rsbeq	r7, fp, r5, ror r4
  cc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  d8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  dc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  e4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  e8:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  ec:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  f0:	31393130 	teqcc	r9, r0, lsr r1
  f4:	20353230 	eorscs	r3, r5, r0, lsr r2
  f8:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  fc:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 100:	415b2029 	cmpmi	fp, r9, lsr #32
 104:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 108:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 10c:	6172622d 	cmnvs	r2, sp, lsr #4
 110:	2068636e 	rsbcs	r6, r8, lr, ror #6
 114:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 118:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 11c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 120:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 124:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 128:	613d7570 	teqvs	sp, r0, ror r5
 12c:	31316d72 	teqcc	r1, r2, ror sp
 130:	7a6a3637 	bvc	1a8da14 <memcpy+0x1a8da14>
 134:	20732d66 	rsbscs	r2, r3, r6, ror #26
 138:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 13c:	613d656e 	teqvs	sp, lr, ror #10
 140:	31316d72 	teqcc	r1, r2, ror sp
 144:	7a6a3637 	bvc	1a8da28 <memcpy+0x1a8da28>
 148:	20732d66 	rsbscs	r2, r3, r6, ror #26
 14c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 150:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 154:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 158:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 15c:	616d2d20 	cmnvs	sp, r0, lsr #26
 160:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 164:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 168:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 16c:	6b36766d 	blvs	d9db28 <memcpy+0xd9db28>
 170:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 174:	20626467 	rsbcs	r6, r2, r7, ror #8
 178:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 17c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 180:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 184:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 188:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 18c:	61747365 	cmnvs	r4, r5, ror #6
 190:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 194:	626e0067 	rsbvs	r0, lr, #103, 0	; 0x67
 198:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0, 0
   4:	e1530001 	cmp	r3, r1
   8:	2a000004 	bcs	20 <memiszero+0x20>
   c:	e7d02003 	ldrb	r2, [r0, r3]
  10:	e3520000 	cmp	r2, #0, 0
  14:	1a000003 	bne	28 <memiszero+0x28>
  18:	e2833001 	add	r3, r3, #1, 0
  1c:	eafffff8 	b	4 <memiszero+0x4>
  20:	e3a00001 	mov	r0, #1, 0
  24:	e12fff1e 	bx	lr
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000127 	andeq	r0, r0, r7, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d3 	ldrdeq	r0, [r0], -r3
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	62070403 	andvs	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	00c70601 	sbceq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000af05 	andeq	sl, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000be 	strheq	r0, [r0], -lr
  48:	90050803 	andls	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	002f0801 	eoreq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004f07 	andeq	r4, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003d 	andeq	r0, r0, sp, lsr r0
  64:	6f070803 	svcvs	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9e060000 	cdpls	0, 0, cr0, cr6, cr0, {0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000aa 	andeq	r0, r0, sl, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b90600 	adcseq	r0, r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000086 	andeq	r0, r0, r6, lsl #1
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	30000000 	andcc	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001239c 	muleq	r1, ip, r3
  d8:	705f0a00 	subsvc	r0, pc, r0, lsl #20
  dc:	1b030100 	blne	c04e4 <memiszero+0xc04e4>
  e0:	00000123 	andeq	r0, r0, r3, lsr #2
  e4:	00000008 	andeq	r0, r0, r8
  e8:	00000000 	andeq	r0, r0, r0
  ec:	01006e0b 	tsteq	r0, fp, lsl #28
  f0:	002c2803 	eoreq	r2, ip, r3, lsl #16
  f4:	51010000 	mrspl	r0, (UNDEF: 1)
  f8:	0100700c 	tsteq	r0, ip
  fc:	009b1104 	addseq	r1, fp, r4, lsl #2
 100:	004a0000 	subeq	r0, sl, r0
 104:	00420000 	subeq	r0, r2, r0
 108:	000d0000 	andeq	r0, sp, r0
 10c:	0c000000 	stceq	0, cr0, [r0], {-0}
 110:	05010069 	streq	r0, [r1, #-105]	; 0xffffff97
 114:	0000250d 	andeq	r2, r0, sp, lsl #10
 118:	00008800 	andeq	r8, r0, r0, lsl #16
 11c:	00008400 	andeq	r8, r0, r0, lsl #8
 120:	07000000 	streq	r0, [r0, -r0]
 124:	00012904 	andeq	r2, r1, r4, lsl #18
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memiszero+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <memiszero+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memiszero+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <memiszero+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300050b 	movweq	r0, #1291	; 0x50b
  94:	3b0b3a08 	blcc	2ce8bc <memiszero+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	00180213 	andseq	r0, r8, r3, lsl r2
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <memiszero+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <memiszero+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b4:	010b0d00 	tsteq	fp, r0, lsl #26
  b8:	00001755 	andeq	r1, r0, r5, asr r7
  bc:	0000260e 	andeq	r2, r0, lr, lsl #12
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	24500001 	ldrbcs	r0, [r0], #-1
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00002c00 	andeq	r2, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00020000 	andeq	r0, r2, r0
	...
  4c:	00240000 	eoreq	r0, r4, r0
  50:	00010000 	andeq	r0, r1, r0
  54:	00002450 	andeq	r2, r0, r0, asr r4
  58:	00002800 	andeq	r2, r0, r0, lsl #16
  5c:	f3000400 	vshl.u8	d0, d0, d0
  60:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	002c5000 	eoreq	r5, ip, r0
  70:	00300000 	eorseq	r0, r0, r0
  74:	00040000 	andeq	r0, r4, r0
  78:	9f5001f3 	svcls	0x005001f3
	...
  84:	00000004 	andeq	r0, r0, r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000004 	andeq	r0, r0, r4
  90:	9f300002 	svcls	0x00300002
  94:	00000004 	andeq	r0, r0, r4
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	00530001 	subseq	r0, r3, r1
  a0:	00000000 	andeq	r0, r0, r0
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	00000024 	andeq	r0, r0, r4, lsr #32
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b6 	strheq	r0, [r0], -r6
   4:	00560003 	subseq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <memiszero+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	6d000065 	stcvs	0, cr0, [r0, #-404]	; 0xfffffe6c
  48:	73696d65 	cmnvc	r9, #6464	; 0x1940
  4c:	6f72657a 	svcvs	0x0072657a
  50:	0100632e 	tsteq	r0, lr, lsr #6
  54:	70720000 	rsbsvc	r0, r2, r0
  58:	00682e69 	rsbeq	r2, r8, r9, ror #28
  5c:	00000002 	andeq	r0, r0, r2
  60:	05002b05 	streq	r2, [r0, #-2821]	; 0xfffff4fb
  64:	00000002 	andeq	r0, r0, r2
  68:	05051400 	streq	r1, [r5, #-1024]	; 0xfffffc00
  6c:	09051313 	stmdbeq	r5, {r0, r1, r4, r8, r9, ip}
  70:	060d0501 	streq	r0, [sp], -r1, lsl #10
  74:	00140501 	andseq	r0, r4, r1, lsl #10
  78:	06010402 	streq	r0, [r1], -r2, lsl #8
  7c:	0005052e 	andeq	r0, r5, lr, lsr #10
  80:	06010402 	streq	r0, [r1], -r2, lsl #8
  84:	06090501 	streq	r0, [r9], -r1, lsl #10
  88:	060d054b 	streq	r0, [sp], -fp, asr #10
  8c:	2e0b0501 	cfsh32cs	mvfx0, mvfx11, #1
  90:	02001b05 	andeq	r1, r0, #5120	; 0x1400
  94:	49060204 	stmdbmi	r6, {r2, r9}
  98:	02001c05 	andeq	r1, r0, #1280	; 0x500
  9c:	01060204 	tsteq	r6, r4, lsl #4
  a0:	02040200 	andeq	r0, r4, #0, 4
  a4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  a8:	0c052e02 	stceq	14, cr2, [r5], {2}
  ac:	14052e15 	strne	r2, [r5], #-3605	; 0xfffff1eb
  b0:	01052e2d 	tsteq	r5, sp, lsr #28
  b4:	00020214 	andeq	r0, r2, r4, lsl r2
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <memiszero+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	696c0069 	stmdbvs	ip!, {r0, r3, r5, r6}^
  20:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!	; fffffea0 <memiszero+0xfffffea0>
  24:	73696d65 	cmnvc	r9, #6464	; 0x1940
  28:	6f72657a 	svcvs	0x0072657a
  2c:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  3c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  40:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	7300746e 	movwvc	r7, #1134	; 0x46e
  50:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  54:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  58:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  5c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  60:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  80:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  84:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  88:	7a73696d 	bvc	1cda644 <memiszero+0x1cda644>
  8c:	006f7265 	rsbeq	r7, pc, r5, ror #4
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  98:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  9c:	70720074 	rsbsvc	r0, r2, r4, ror r0
  a0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  a4:	61686374 	smcvs	34356	; 0x8634
  a8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  ac:	73007261 	movwvc	r7, #609	; 0x261
  b0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	74757000 	ldrbtvc	r7, [r5], #-0
  bc:	6f6c006b 	svcvs	0x006c006b
  c0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c4:	7300746e 	movwvc	r7, #1134	; 0x46e
  c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  cc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  d4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  dc:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  e0:	31303220 	teqcc	r0, r0, lsr #4
  e4:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e8:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  ec:	61656c65 	cmnvs	r5, r5, ror #24
  f0:	20296573 	eorcs	r6, r9, r3, ror r5
  f4:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  fc:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 100:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 104:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 108:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 10c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 110:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 114:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 118:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 11c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 120:	36373131 			; <UNDEFINED> instruction: 0x36373131
 124:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 128:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 12c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 130:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 134:	36373131 			; <UNDEFINED> instruction: 0x36373131
 138:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 13c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 140:	616f6c66 	cmnvs	pc, r6, ror #24
 144:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 148:	6f733d69 	svcvs	0x00733d69
 14c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 150:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 154:	616d2d20 	cmnvs	sp, r0, lsr #26
 158:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 15c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 160:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 164:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 168:	4f2d2062 	svcmi	0x002d2062
 16c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 170:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 174:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 178:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 17c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 180:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 184:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memiszero+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e0802002 	add	r2, r0, r2
   4:	e1a03000 	mov	r3, r0
   8:	e1530002 	cmp	r3, r2
   c:	212fff1e 	bxcs	lr
  10:	e4c31001 	strb	r1, [r3], #1
  14:	eafffffb 	b	8 <memset+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013a 	andeq	r0, r0, sl, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d4 	ldrdeq	r0, [r0], -r4
  10:	0000250c 	andeq	r2, r0, ip, lsl #10
	...
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00001e03 	andeq	r1, r0, r3, lsl #28
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	6d070404 	cfstrsvs	mvf0, [r7, #-16]
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00c80601 	sbceq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b005 	andeq	fp, r0, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  54:	91050804 	tstls	r5, r4, lsl #16
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00330801 	eorseq	r0, r3, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00005307 	andeq	r5, r0, r7, lsl #6
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000041 	andeq	r0, r0, r1, asr #32
  70:	7a070804 	bvc	1c2018 <memset+0x1c2018>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	9f070000 	svcls	0x00070000
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000ab 	andeq	r0, r0, fp, lsr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00ba0700 	adcseq	r0, sl, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000066 	andeq	r0, r0, r6, rrx
  d0:	35070401 	strcc	r0, [r7, #-1025]	; 0xfffffbff
  d4:	00000001 	andeq	r0, r0, r1
  d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001359c 	muleq	r1, ip, r5
  e4:	705f0b00 	subsvc	r0, pc, r0, lsl #22
  e8:	14040100 	strne	r0, [r4], #-256	; 0xffffff00
  ec:	00000135 	andeq	r0, r0, r5, lsr r1
  f0:	630b5001 	movwvs	r5, #45057	; 0xb001
  f4:	1c040100 	stfnes	f0, [r4], {-0}
  f8:	00000025 	andeq	r0, r0, r5, lsr #32
  fc:	6e0c5101 	adfvse	f5, f4, f1
 100:	26040100 	strcs	r0, [r4], -r0, lsl #2
 104:	0000002c 	andeq	r0, r0, ip, lsr #32
 108:	00000004 	andeq	r0, r0, r4
 10c:	00000000 	andeq	r0, r0, r0
 110:	0100700d 	tsteq	r0, sp
 114:	01370b05 	teqeq	r7, r5, lsl #22
 118:	002d0000 	eoreq	r0, sp, r0
 11c:	00250000 	eoreq	r0, r5, r0
 120:	650d0000 	strvs	r0, [sp, #-0]
 124:	14050100 	strne	r0, [r5], #-256	; 0xffffff00
 128:	00000137 	andeq	r0, r0, r7, lsr r1
 12c:	00000065 	andeq	r0, r0, r5, rrx
 130:	00000063 	andeq	r0, r0, r3, rrx
 134:	08040e00 	stmdaeq	r4, {r9, sl, fp}
 138:	0000ad04 	andeq	sl, r0, r4, lsl #26
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memset+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memset+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memset+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memset+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memset+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3b0b3a08 	blcc	2ce8dc <memset+0x2ce8dc>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0b000f0e 	bleq	3d04 <memset+0x3d04>
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04520001 	ldrbeq	r0, [r2], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	04000000 	streq	r0, [r0], #-0
  18:	5201f300 	andpl	pc, r1, #0, 6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	00000101 	andeq	r0, r0, r1, lsl #2
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000800 	andeq	r0, r0, r0, lsl #16
  34:	50000100 	andpl	r0, r0, r0, lsl #2
  38:	00000008 	andeq	r0, r0, r8
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	10530001 	subsne	r0, r3, r1
  44:	14000000 	strne	r0, [r0], #-0
  48:	03000000 	movweq	r0, #0
  4c:	9f017300 	svcls	0x00017300
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00530001 	subseq	r0, r3, r1
	...
  64:	00000400 	andeq	r0, r0, r0, lsl #8
  68:	00001800 	andeq	r1, r0, r0, lsl #16
  6c:	52000100 	andpl	r0, r0, #0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e8 	andeq	r0, r0, r8, ror #1
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <memset+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffe7 <memset+0xffffffe7>
  48:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe84 <memset+0xfffffe84>
  4c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  50:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  54:	2f72616c 	svccs	0x0072616c
  58:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  64:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  68:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  6c:	3130322d 	teqcc	r0, sp, lsr #4
  70:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  74:	30317363 	eorscc	r7, r1, r3, ror #6
  78:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffa4 <memset+0xffffffa4>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  a4:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b0:	00020068 	andeq	r0, r2, r8, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  bc:	00030068 	andeq	r0, r3, r8, rrx
  c0:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	15000000 	strne	r0, [r0, #-0]
  cc:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  d0:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  d4:	05300605 	ldreq	r0, [r0, #-1541]!	; 0xfffff9fb
  d8:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
  dc:	0530060a 	ldreq	r0, [r0, #-1546]!	; 0xfffff9f6
  e0:	0e054b09 	vmlaeq.f64	d4, d5, d9
  e4:	022e0106 	eoreq	r0, lr, #-2147483647	; 0x80000001
  e8:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <memset+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	62696c00 	rsbvs	r6, r9, #0, 24
  28:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
  2c:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  30:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  68:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  6c:	736e7500 	cmnvc	lr, #0, 10
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	6f6c0074 	svcvs	0x006c0074
  7c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  80:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  9c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a8:	63007261 	movwvs	r7, #609	; 0x261
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  bc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	20554e47 	subscs	r4, r5, r7, asr #28
  d8:	20393943 	eorscs	r3, r9, r3, asr #18
  dc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e0:	30322031 	eorscc	r2, r2, r1, lsr r0
  e4:	30313931 	eorscc	r3, r1, r1, lsr r9
  e8:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  ec:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f4:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f8:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  fc:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 100:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 104:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 108:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 10c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 110:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 114:	205d3939 	subscs	r3, sp, r9, lsr r9
 118:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 11c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 120:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 124:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 128:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 12c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 130:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6f6c666d 	svcvs	0x006c666d
 144:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 148:	733d6962 	teqvc	sp, #1605632	; 0x188000
 14c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 150:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 154:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 158:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	7a6b3676 	bvc	1acdb40 <memset+0x1acdb40>
 164:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 168:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 16c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 170:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 174:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 178:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 17c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 180:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 184:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memset+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d301c 	add	r3, sp, #28, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59f5034 	ldr	r5, [pc, #52]	; 50 <printk+0x50>
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e3a01b01 	mov	r1, #1024	; 0x400
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e5933000 	ldr	r3, [r3]
  34:	e1a00005 	mov	r0, r5
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12, 0
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16, 0
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.3918>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000019d 	muleq	r0, sp, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000102 	andeq	r0, r0, r2, lsl #2
  10:	00006f0c 	andeq	r6, r0, ip, lsl #30
	...
  1c:	00005800 	andeq	r5, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	00400200 	subeq	r0, r0, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00ae0300 	adceq	r0, lr, r0, lsl #6
  34:	04040000 	streq	r0, [r4], #-0
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	00a90400 	adceq	r0, r9, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	7d020405 	cfstrsvc	mvf0, [r2, #-20]	; 0xffffffec
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	07040700 	streq	r0, [r4, -r0, lsl #14]
  60:	00000085 	andeq	r0, r0, r5, lsl #1
  64:	f6060107 			; <UNDEFINED> instruction: 0xf6060107
  68:	07000000 	streq	r0, [r0, -r0]
  6c:	00d70502 	sbcseq	r0, r7, r2, lsl #10
  70:	04070000 	streq	r0, [r7], #-0
  74:	0000ed05 	andeq	lr, r0, r5, lsl #26
  78:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  7c:	000000b8 	strheq	r0, [r0], -r8
  80:	4f080107 	svcmi	0x00080107
  84:	07000000 	streq	r0, [r0, -r0]
  88:	00230702 	eoreq	r0, r3, r2, lsl #14
  8c:	04070000 	streq	r0, [r7], #-0
  90:	00005d07 	andeq	r5, r0, r7, lsl #26
  94:	07080700 	streq	r0, [r8, -r0, lsl #14]
  98:	00000092 	muleq	r0, r2, r0
  9c:	00005608 	andeq	r5, r0, r8, lsl #12
  a0:	0000ab00 	andeq	sl, r0, r0, lsl #22
  a4:	00560900 	subseq	r0, r6, r0, lsl #18
  a8:	0a000000 	beq	b0 <.debug_info+0xb0>
  ac:	000000c6 	andeq	r0, r0, r6, asr #1
  b0:	b70e1c03 	strlt	r1, [lr, -r3, lsl #24]
  b4:	0b000000 	bleq	bc <.debug_info+0xbc>
  b8:	00009c04 	andeq	r9, r0, r4, lsl #24
  bc:	00560800 	subseq	r0, r6, r0, lsl #16
  c0:	00cc0000 	sbceq	r0, ip, r0
  c4:	cc090000 	stcgt	0, cr0, [r9], {-0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00d9040b 	sbcseq	r0, r9, fp, lsl #8
  d0:	01070000 	mrseq	r0, (UNDEF: 7)
  d4:	0000d208 	andeq	sp, r0, r8, lsl #4
  d8:	00d20c00 	sbcseq	r0, r2, r0, lsl #24
  dc:	e80a0000 	stmda	sl, {}	; <UNPREDICTABLE>
  e0:	03000000 	movweq	r0, #0
  e4:	00ea0e21 	rsceq	r0, sl, r1, lsr #28
  e8:	040b0000 	streq	r0, [fp], #-0
  ec:	000000bd 	strheq	r0, [r0], -sp
  f0:	0000e10d 	andeq	lr, r0, sp, lsl #2
  f4:	05060100 	streq	r0, [r6, #-256]	; 0xffffff00
  f8:	00000056 	andeq	r0, r0, r6, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000058 	andeq	r0, r0, r8, asr r0
 104:	01839c01 	orreq	r9, r3, r1, lsl #24
 108:	660e0000 	strvs	r0, [lr], -r0
 10c:	0100746d 	tsteq	r0, sp, ror #8
 110:	00cc1806 	sbceq	r1, ip, r6, lsl #16
 114:	91020000 	mrsls	r0, (UNDEF: 2)
 118:	62100f70 	andsvs	r0, r0, #112, 30	; 0x1c0
 11c:	01006675 	tsteq	r0, r5, ror r6
 120:	01831108 	orreq	r1, r3, r8, lsl #2
 124:	03050000 	movweq	r0, #20480	; 0x5000
 128:	00000000 	andeq	r0, r0, r0
 12c:	00001e11 	andeq	r1, r0, r1, lsl lr
 130:	0d090100 	stfeqs	f0, [r9, #-0]
 134:	0000004a 	andeq	r0, r0, sl, asr #32
 138:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00560d0c 	subseq	r0, r6, ip, lsl #26
 144:	00060000 	andeq	r0, r6, r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 150:	94000000 	strls	r0, [r0], #-0
 154:	76000001 	strvc	r0, [r0], -r1
 158:	14000001 	strne	r0, [r0], #-1
 15c:	75025001 	strvc	r5, [r2, #-1]
 160:	51011400 	tstpl	r1, r0, lsl #8
 164:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
 168:	03520114 	cmpeq	r2, #5
 16c:	14064891 	strne	r4, [r6], #-2193	; 0xfffff76f
 170:	91025301 	tstls	r2, r1, lsl #6
 174:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
 178:	14000000 	strne	r0, [r0], #-0
 17c:	75025001 	strvc	r5, [r2, #-1]
 180:	16000000 	strne	r0, [r0], -r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000194 	muleq	r0, r4, r1
 18c:	00005d17 	andeq	r5, r0, r7, lsl sp
 190:	0003ff00 	andeq	pc, r3, r0, lsl #30
 194:	00003618 	andeq	r3, r0, r8, lsl r6
 198:	00003600 	andeq	r3, r0, r0, lsl #12
 19c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <printk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <printk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <printk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <printk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <printk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <printk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <printk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <printk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <printk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <printk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0f000018 	svceq	0x00000018
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
  c4:	03003410 	movweq	r3, #1040	; 0x410
  c8:	3b0b3a08 	blcc	2ce8f0 <printk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0e03 	bleq	e838ec <printk+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <printk+0xe42dd0>
  e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  e4:	34120000 	ldrcc	r0, [r2], #-0
  e8:	3a080300 	bcc	200cf0 <printk+0x200cf0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f4:	1742b717 	smlaldne	fp, r2, r7, r7
  f8:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	00000111 	andeq	r0, r0, r1, lsl r1
 11c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211700 	eoreq	r1, r1, r0, lsl #14
 128:	052f1349 	streq	r1, [pc, #-841]!	; fffffde7 <printk+0xfffffde7>
 12c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 130:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 134:	030e6e19 	movweq	r6, #60953	; 0xee19
 138:	3b0b3a0e 	blcc	2ce978 <printk+0x2ce978>
 13c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00380000 	eorseq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00003850 	andeq	r3, r0, r0, asr r8
  14:	00004800 	andeq	r4, r0, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00500001 	subseq	r0, r0, r1
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000107 	andeq	r0, r0, r7, lsl #2
   4:	00d50003 	sbcseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  24:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  28:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  2c:	616c6c65 	cmnvs	ip, r5, ror #24
  30:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  34:	6f6e2d6d 	svcvs	0x006e2d6d
  38:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  3c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  40:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  44:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  48:	71393130 	teqvc	r9, r0, lsr r1
  4c:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  50:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  6c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  74:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  78:	73552f00 	cmpvc	r5, #0, 30
  7c:	2f737265 	svccs	0x00737265
  80:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  84:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  88:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  8c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  90:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  94:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  a4:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	61647473 	smcvs	18243	; 0x4743
  b0:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  b4:	00000200 	andeq	r0, r0, r0, lsl #4
  b8:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  bc:	00030068 	andeq	r0, r3, r8, rrx
  c0:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
  c4:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
  c8:	003e6e69 	eorseq	r6, lr, r9, ror #28
  cc:	76000000 	strvc	r0, [r0], -r0
  d0:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
  d4:	6b746e69 	blvs	1d1ba80 <printk+0x1d1ba80>
  d8:	0100682e 	tsteq	r0, lr, lsr #16
  dc:	05000000 	streq	r0, [r0, #-0]
  e0:	02050022 	andeq	r0, r5, #34, 0	; 0x22
  e4:	00000000 	andeq	r0, r0, r0
  e8:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
  ec:	13680605 	cmnne	r8, #5242880	; 0x500000
  f0:	4b090514 	blmi	241548 <printk+0x241548>
  f4:	01061205 	tsteq	r6, r5, lsl #4
  f8:	bb060505 	bllt	181514 <printk+0x181514>
  fc:	06660616 			; <UNDEFINED> instruction: 0x06660616
 100:	06010534 			; <UNDEFINED> instruction: 0x06010534
 104:	08026613 	stmdaeq	r2, {r0, r1, r4, r9, sl, sp, lr}
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <printk+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	72610069 	rsbvc	r0, r1, #105, 0	; 0x69
  20:	73007367 	movwvc	r7, #871	; 0x367
  24:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  28:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  34:	61760074 	cmnvs	r6, r4, ror r0
  38:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
  3c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  40:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
  44:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
  48:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  4c:	75007473 	strvc	r7, [r0, #-1139]	; 0xfffffb8d
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  5c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  60:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  70:	2f636269 	svccs	0x00636269
  74:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  78:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  7c:	5f617600 	svcpl	0x00617600
  80:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  84:	736e7500 	cmnvc	lr, #0, 10
  88:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  8c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  90:	6f6c0074 	svcvs	0x006c0074
  94:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a8:	615f5f00 	cmpvs	pc, r0, lsl #30
  ac:	5f5f0070 	svcpl	0x005f0070
  b0:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  b4:	00747369 	rsbseq	r7, r4, r9, ror #6
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c4:	70720074 	rsbsvc	r0, r2, r4, ror r0
  c8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  cc:	61686374 	smcvs	34356	; 0x8634
  d0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  d4:	73007261 	movwvc	r7, #609	; 0x261
  d8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  e4:	006b746e 	rsbeq	r7, fp, lr, ror #8
  e8:	6b747570 	blvs	1d1d6b0 <printk+0x1d1d6b0>
  ec:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  f4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	61686320 	cmnvs	r8, r0, lsr #6
 100:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 104:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 108:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 10c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 110:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 114:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 118:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 11c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 120:	5b202965 	blpl	80a6bc <printk+0x80a6bc>
 124:	2f4d5241 	svccs	0x004d5241
 128:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 12c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 130:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 134:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 138:	6f697369 	svcvs	0x00697369
 13c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 140:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 144:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 148:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 14c:	316d7261 	cmncc	sp, r1, ror #4
 150:	6a363731 	bvs	d8de1c <printk+0xd8de1c>
 154:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 158:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 15c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 160:	316d7261 	cmncc	sp, r1, ror #4
 164:	6a363731 	bvs	d8de30 <printk+0xd8de30>
 168:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 16c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 170:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 174:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 178:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 17c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 180:	206d7261 	rsbcs	r7, sp, r1, ror #4
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	613d6863 	teqvs	sp, r3, ror #16
 18c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 190:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 194:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 198:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 19c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1a4:	20393975 	eorscs	r3, r9, r5, ror r9
 1a8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1ac:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	Address 0x00000000000001b4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <printk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #1
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5c280e42 	stcpl	14, cr0, [r8], #-264	; 0xfffffef8
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <printk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ef 	andeq	r0, r0, pc, ror #1
  10:	0000b20c 	andeq	fp, r0, ip, lsl #4
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	62070403 	andvs	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	00e30601 	rsceq	r0, r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c105 	andeq	ip, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000da 	ldrdeq	r0, [r0], -sl
  48:	86050803 	strhi	r0, [r5], -r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	002f0801 	eoreq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004f07 	andeq	r4, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003d 	andeq	r0, r0, sp, lsr r0
  64:	6f070803 	svcvs	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	94060000 	strls	r0, [r6], #-0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a0 	andeq	r0, r0, r0, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00cb0600 	sbceq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000007a 	andeq	r0, r0, sl, ror r0
  c4:	05070601 	streq	r0, [r7, #-1537]	; 0xfffff9ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00a50a00 	adceq	r0, r5, r0, lsl #20
  d0:	0b010000 	bleq	400d8 <rpi_set_putc+0x400ac>
  d4:	00002c06 	andeq	r2, r0, r6, lsl #24
  d8:	00001000 	andeq	r1, r0, r0
  dc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
  e0:	0b000000 	bleq	e8 <.debug_info+0xe8>
  e4:	01007066 	tsteq	r0, r6, rrx
  e8:	0086190b 	addeq	r1, r6, fp, lsl #18
  ec:	50010000 	andpl	r0, r1, r0
  f0:	01a40c00 			; <UNDEFINED> instruction: 0x01a40c00
  f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  f8:	00001406 	andeq	r1, r0, r6, lsl #8
  fc:	00001800 	andeq	r1, r0, r0, lsl #16
 100:	0d9c0100 	ldfeqs	f0, [ip]
 104:	0000001e 	andeq	r0, r0, lr, lsl r0
 108:	250c0301 	strcs	r0, [ip, #-769]	; 0xfffffcff
 10c:	00000000 	andeq	r0, r0, r0
 110:	14000000 	strne	r0, [r0], #-0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	0001409c 	muleq	r1, ip, r0
 11c:	00630e00 	rsbeq	r0, r3, r0, lsl #28
 120:	25210301 	strcs	r0, [r1, #-769]!	; 0xfffffcff
 124:	04000000 	streq	r0, [r0], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0f000000 	svceq	0x00000000
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000140 	andeq	r0, r0, r0, asr #2
 138:	02500110 	subseq	r0, r0, #4
 13c:	00000074 	andeq	r0, r0, r4, ror r0
 140:	0000d011 	andeq	sp, r0, r1, lsl r0
 144:	0000d000 	andeq	sp, r0, r0
 148:	063b0200 	ldrteq	r0, [fp], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_set_putc+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <rpi_set_putc+0x4d1c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_set_putc+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <rpi_set_putc+0xe82074>
  90:	0b390b3b 	bleq	e42d84 <rpi_set_putc+0xe42d58>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <rpi_set_putc+0x2ce8b4>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	97184006 	ldrls	r4, [r8, -r6]
  b0:	00001942 	andeq	r1, r0, r2, asr #18
  b4:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_set_putc+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	0300050e 	movweq	r0, #1294	; 0x50e
  d4:	3b0b3a08 	blcc	2ce8fc <rpi_set_putc+0x2ce8d0>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	0182890f 	orreq	r8, r2, pc, lsl #18
  e8:	31011101 	tstcc	r1, r1, lsl #2
  ec:	10000013 	andne	r0, r0, r3, lsl r0
  f0:	0001828a 	andeq	r8, r1, sl, lsl #5
  f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  f8:	11000018 	tstne	r0, r8, lsl r0
  fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 100:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 104:	0b3a0e03 	bleq	e83918 <rpi_set_putc+0xe838ec>
 108:	0b390b3b 	bleq	e42dfc <rpi_set_putc+0xe42dd0>
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_set_putc+0x13fffec>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000092 	muleq	r0, r2, r0
   4:	00540003 	subseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <rpi_set_putc+0x195b9ac>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	70000065 	andvc	r0, r0, r5, rrx
  48:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  4c:	632e7261 			; <UNDEFINED> instruction: 0x632e7261
  50:	00000100 	andeq	r0, r0, r0, lsl #2
  54:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  58:	00020068 	andeq	r0, r2, r8, rrx
  5c:	24050000 	strcs	r0, [r5], #-0
  60:	00020500 	andeq	r0, r2, r0, lsl #10
  64:	14000000 	strne	r0, [r0], #-0
  68:	26050106 	strcs	r0, [r5], -r6, lsl #2
  6c:	34054a06 	strcc	r4, [r5], #-2566	; 0xfffff5fa
  70:	0601052e 	streq	r0, [r1], -lr, lsr #10
  74:	061b0501 	ldreq	r0, [fp], -r1, lsl #10
  78:	1305054f 	movwne	r0, #21839	; 0x554f
  7c:	01061105 	tsteq	r6, r5, lsl #2
  80:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  84:	05670623 	strbeq	r0, [r7, #-1571]!	; 0xfffff9dd
  88:	11051305 	tstne	r5, r5, lsl #6
  8c:	01050106 	tsteq	r5, r6, lsl #2
  90:	0004024b 	andeq	r0, r4, fp, asr #4
  94:	Address 0x0000000000000094 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <rpi_set_putc+0x195b98c>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e690069 	cdpvs	0, 6, cr0, cr9, cr9, {3}
  20:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
  24:	705f6c61 	subsvc	r6, pc, r1, ror #24
  28:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  2c:	75007261 	strvc	r7, [r0, #-609]	; 0xfffffd9f
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  3c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  40:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	7300746e 	movwvc	r7, #1134	; 0x46e
  50:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  54:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  58:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  5c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  60:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  80:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  84:	6f6c0074 	svcvs	0x006c0074
  88:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	00746e69 	rsbseq	r6, r4, r9, ror #28
  94:	5f697072 	svcpl	0x00697072
  98:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  9c:	00726168 	rsbseq	r6, r2, r8, ror #2
  a0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  ac:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  b0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
  b4:	702f6362 	eorvc	r6, pc, r2, ror #6
  b8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  bc:	632e7261 			; <UNDEFINED> instruction: 0x632e7261
  c0:	6f687300 	svcvs	0x00687300
  c4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  c8:	7000746e 	andvc	r7, r0, lr, ror #8
  cc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  d0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  d4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  d8:	6f6c0063 	svcvs	0x006c0063
  dc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e0:	7300746e 	movwvc	r7, #1134	; 0x46e
  e4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  e8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  ec:	47007261 	strmi	r7, [r0, -r1, ror #4]
  f0:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  f4:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  f8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  fc:	31303220 	teqcc	r0, r0, lsr #4
 100:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 104:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 108:	61656c65 	cmnvs	r5, r5, ror #24
 10c:	20296573 	eorcs	r6, r9, r3, ror r5
 110:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 114:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 118:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 11c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 120:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 124:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 128:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 12c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 130:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 134:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 138:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 13c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 140:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 144:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 148:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 14c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 150:	36373131 			; <UNDEFINED> instruction: 0x36373131
 154:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 158:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 15c:	616f6c66 	cmnvs	pc, r6, ror #24
 160:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 164:	6f733d69 	svcvs	0x00733d69
 168:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 16c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 170:	616d2d20 	cmnvs	sp, r0, lsr #26
 174:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 178:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 17c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 180:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 184:	4f2d2062 	svcmi	0x002d2062
 188:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 18c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 190:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 194:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 198:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 19c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1a0:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1a4:	5f697072 	svcpl	0x00697072
 1a8:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
 1ac:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1b0:	Address 0x00000000000001b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_set_putc+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_set_putc+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d40000 	ldrb	r0, [r4]
   c:	e3500000 	cmp	r0, #0, 0
  10:	0a000004 	beq	28 <internal_putk+0x28>
  14:	e59f3014 	ldr	r3, [pc, #20]	; 30 <internal_putk+0x30>
  18:	e5933000 	ldr	r3, [r3]
  1c:	e12fff33 	blx	r3
  20:	e2844001 	add	r4, r4, #1, 0
  24:	eafffff7 	b	8 <internal_putk+0x8>
  28:	e3a00001 	mov	r0, #1, 0
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d2 	ldrdeq	r0, [r0], -r2
  10:	00005f0c 	andeq	r5, r0, ip, lsl #30
	...
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6b070403 	blvs	1c1014 <internal_putk+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00c60601 	sbceq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ae05 	andeq	sl, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000bd 	strheq	r0, [r0], -sp
  48:	8f050803 	svchi	0x00050803
  4c:	03000000 	movweq	r0, #0
  50:	001e0801 	andseq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003e07 	andeq	r3, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002c 	andeq	r0, r0, ip, lsr #32
  64:	78070803 	stmdavc	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9d060000 	stcls	0, cr0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a9 	andeq	r0, r0, r9, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b80600 	adcseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ad 	andeq	r0, r0, sp, lsr #1
  c4:	05070c01 	streq	r0, [r7, #-3073]	; 0xfffff3ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00510a00 	subseq	r0, r1, r0, lsl #20
  d0:	04010000 	streq	r0, [r1], #-0
  d4:	00002505 	andeq	r2, r0, r5, lsl #10
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00003400 	andeq	r3, r0, r0, lsl #8
  e0:	0b9c0100 	bleq	fe7004e8 <internal_putk+0xfe7004e8>
  e4:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
  e8:	00009b1f 	andeq	r9, r0, pc, lsl fp
  ec:	00000400 	andeq	r0, r0, r0, lsl #8
  f0:	00000000 	andeq	r0, r0, r0
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <internal_putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <internal_putk+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <internal_putk+0x4d1c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <internal_putk+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194296 	mulseq	r9, r6, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <internal_putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <internal_putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00000000 	andeq	r0, r0, r0
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
   4:	00510003 	subseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <internal_putk+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	70000065 	andvc	r0, r0, r5, rrx
  48:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
  4c:	00010063 	andeq	r0, r1, r3, rrx
  50:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  54:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  58:	05000000 	streq	r0, [r0, #-0]
  5c:	02050022 	andeq	r0, r5, #34, 0	; 0x22
  60:	00000000 	andeq	r0, r0, r0
  64:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  68:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  6c:	0402000b 	streq	r0, [r2], #-11
  70:	05050101 	streq	r0, [r5, #-257]	; 0xfffffeff
  74:	01040200 	mrseq	r0, R12_usr
  78:	09052e06 	stmdbeq	r5, {r1, r2, r9, sl, fp, sp}
  7c:	02040200 	andeq	r0, r4, #0, 4
  80:	0f054b06 	svceq	0x00054b06
  84:	02040200 	andeq	r0, r4, #0, 4
  88:	00100565 	andseq	r0, r0, r5, ror #10
  8c:	06020402 	streq	r0, [r2], -r2, lsl #8
  90:	04020001 	streq	r0, [r2], #-1
  94:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
  98:	01053206 	tsteq	r5, r6, lsl #4
  9c:	06021306 	streq	r1, [r2], -r6, lsl #6
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <internal_putk+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  40:	2074726f 	rsbscs	r7, r4, pc, ror #4
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  54:	616e7265 	cmnvs	lr, r5, ror #4
  58:	75705f6c 	ldrbvc	r5, [r0, #-3948]!	; 0xfffff094
  5c:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  60:	2f636269 	svccs	0x00636269
  64:	6b747570 	blvs	1d1d62c <internal_putk+0x1d1d62c>
  68:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  80:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  84:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  88:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  8c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  9c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	61686300 	cmnvs	r8, r0, lsl #6
  ac:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  b0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b8:	6b747570 	blvs	1d1d680 <internal_putk+0x1d1d680>
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  cc:	61686320 	cmnvs	r8, r0, lsr #6
  d0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  d4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  dc:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  e4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  e8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  ec:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f0:	5b202965 	blpl	80a68c <internal_putk+0x80a68c>
  f4:	2f4d5241 	svccs	0x004d5241
  f8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  fc:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 100:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 104:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 108:	6f697369 	svcvs	0x00697369
 10c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 110:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 114:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 118:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 11c:	316d7261 	cmncc	sp, r1, ror #4
 120:	6a363731 	bvs	d8ddec <internal_putk+0xd8ddec>
 124:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 128:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 12c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 130:	316d7261 	cmncc	sp, r1, ror #4
 134:	6a363731 	bvs	d8de00 <internal_putk+0xd8de00>
 138:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 13c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 140:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 144:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 148:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 14c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 150:	206d7261 	rsbcs	r7, sp, r1, ror #4
 154:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 158:	613d6863 	teqvs	sp, r3, ror #16
 15c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 160:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 164:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 168:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 16c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 170:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 174:	20393975 	eorscs	r3, r9, r5, ror r9
 178:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 17c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 180:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <internal_putk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <internal_putk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f2020 	ldr	r2, [pc, #32]	; 28 <rpi_rand16+0x28>
   4:	e1d230b0 	ldrh	r3, [r2]
   8:	e0230123 	eor	r0, r3, r3, lsr #2
   c:	e02001a3 	eor	r0, r0, r3, lsr #3
  10:	e02002a3 	eor	r0, r0, r3, lsr #5
  14:	e2000001 	and	r0, r0, #1, 0
  18:	e1a030a3 	lsr	r3, r3, #1
  1c:	e1830780 	orr	r0, r3, r0, lsl #15
  20:	e1c200b0 	strh	r0, [r2]
  24:	e12fff1e 	bx	lr
  28:	00000000 	andeq	r0, r0, r0

0000002c <rpi_rand32>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <rpi_rand16>
  34:	e1a04800 	lsl	r4, r0, #16
  38:	ebfffffe 	bl	0 <rpi_rand16>
  3c:	e1840000 	orr	r0, r4, r0
  40:	e8bd8010 	pop	{r4, pc}

00000044 <rpi_reset>:
  44:	e59f3008 	ldr	r3, [pc, #8]	; 54 <rpi_reset+0x10>
  48:	e59f2008 	ldr	r2, [pc, #8]	; 58 <rpi_reset+0x14>
  4c:	e1c320b0 	strh	r2, [r3]
  50:	e12fff1e 	bx	lr
  54:	00000000 	andeq	r0, r0, r0
  58:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000142 	andeq	r0, r0, r2, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f2 	strdeq	r0, [r0], -r2
  10:	0000760c 	andeq	r7, r0, ip, lsl #12
	...
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8b070403 	blhi	1c1014 <rpi_reset+0x1c0fd0>
  30:	03000000 	movweq	r0, #0
  34:	00e60601 	rsceq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ce05 	andeq	ip, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000dd 	ldrdeq	r0, [r0], -sp
  48:	af050803 	svcge	0x00050803
  4c:	03000000 	movweq	r0, #0
  50:	001e0801 	andseq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004307 	andeq	r4, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000031 	andeq	r0, r0, r1, lsr r0
  64:	98070803 	stmdals	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bd060000 	stclt	0, cr0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c9 	andeq	r0, r0, r9, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d80600 	sbcseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000002c 	andeq	r0, r0, ip, lsr #32
  c4:	56170801 	ldrpl	r0, [r7], -r1, lsl #16
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000003 	andeq	r0, r0, r3
  d0:	69620a00 	stmdbvs	r2!, {r9, fp}^
  d4:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  d8:	00002c11 	andeq	r2, r0, r1, lsl ip
  dc:	00560b00 	subseq	r0, r6, r0, lsl #22
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	00004406 	andeq	r4, r0, r6, lsl #8
  e8:	00001800 	andeq	r1, r0, r0, lsl #16
  ec:	029c0100 	addseq	r0, ip, #0
  f0:	0c000001 	stceq	0, cr0, [r0], {1}
  f4:	00000086 	andeq	r0, r0, r6, lsl #1
  f8:	2c191601 	ldccs	6, cr1, [r9], {1}
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	6b0d0050 	blvs	340148 <rpi_reset+0x340104>
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	005d0f11 	subseq	r0, sp, r1, lsl pc
 10c:	002c0000 	eoreq	r0, ip, r0
 110:	00180000 	andseq	r0, r8, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	0000012f 	andeq	r0, r0, pc, lsr #2
 11c:	0000340e 	andeq	r3, r0, lr, lsl #8
 120:	00012f00 	andeq	r2, r1, r0, lsl #30
 124:	003c0e00 	eorseq	r0, ip, r0, lsl #28
 128:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 12c:	0f000000 	svceq	0x00000000
 130:	00000060 	andeq	r0, r0, r0, rrx
 134:	56100b01 	ldrpl	r0, [r0], -r1, lsl #22
 138:	00000000 	andeq	r0, r0, r0
 13c:	2c000000 	stccs	0, cr0, [r0], {-0}
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reset+0x2c0068>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_reset+0xec2cec>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reset+0x380c24>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2d20>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reset+0x2ce880>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050c0000 	streq	r0, [ip, #-0]
  9c:	3a0e0300 	bcc	380ca4 <rpi_reset+0x380c60>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <rpi_reset+0xe83880>
  b4:	0b390b3b 	bleq	e42da8 <rpi_reset+0xe42d64>
  b8:	13491927 	movtne	r1, #39207	; 0x9927
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	82890e00 	addhi	r0, r9, #0, 28
  cc:	01110001 	tsteq	r1, r1
  d0:	00001331 	andeq	r1, r0, r1, lsr r3
  d4:	3f002e0f 	svccc	0x00002e0f
  d8:	3a0e0319 	bcc	380d44 <rpi_reset+0x380d00>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e8:	97184006 	ldrls	r4, [r8, -r6]
  ec:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b1 	strheq	r0, [r0], -r1
   4:	00550003 	subseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <rpi_reset+0x195b994>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	72000065 	andvc	r0, r0, #101, 0	; 0x65
  48:	722d6970 	eorvc	r6, sp, #112, 18	; 0x1c0000
  4c:	2e646e61 	cdpcs	14, 6, cr6, cr4, cr1, {3}
  50:	00010063 	andeq	r0, r1, r3, rrx
  54:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  58:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	02050021 	andeq	r0, r5, #33, 0	; 0x21
  64:	00000000 	andeq	r0, r0, r0
  68:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
  6c:	19051305 	stmdbne	r5, {r0, r2, r8, r9, ip}
  70:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  74:	2e350566 	cdpcs	5, 3, cr0, cr5, cr6, {3}
  78:	2f060505 	svccs	0x00060505
  7c:	01062005 	tsteq	r6, r5
  80:	052e1905 	streq	r1, [lr, #-2309]!	; 0xfffff6fb
  84:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
  88:	01052f06 	tsteq	r5, r6, lsl #30
  8c:	20051306 	andcs	r1, r5, r6, lsl #6
  90:	05054c06 	streq	r4, [r5, #-3078]	; 0xfffff3fa
  94:	060d052f 	streq	r0, [sp], -pc, lsr #10
  98:	2e1a0501 	cfmul32cs	mvfx0, mvfx10, mvfx1
  9c:	052e2305 	streq	r2, [lr, #-773]!	; 0xfffffcfb
  a0:	1f052f01 	svcne	0x00052f01
  a4:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
  a8:	060a0513 			; <UNDEFINED> instruction: 0x060a0513
  ac:	67010501 	strvs	r0, [r1, -r1, lsl #10]
  b0:	01000602 	tsteq	r0, r2, lsl #12
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <rpi_reset+0x195b974>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	7273666c 	rsbsvc	r6, r3, #108, 12	; 0x6c00000
  30:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  34:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  38:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  3c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  40:	7300746e 	movwvc	r7, #1134	; 0x46e
  44:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	70720074 	rsbsvc	r0, r2, r4, ror r0
  58:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
  5c:	00746573 	rsbseq	r6, r4, r3, ror r5
  60:	5f697072 	svcpl	0x00697072
  64:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
  68:	72003631 	andvc	r3, r0, #51380224	; 0x3100000
  6c:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
  70:	33646e61 	cmncc	r4, #1552	; 0x610
  74:	696c0032 	stmdbvs	ip!, {r1, r4, r5}^
  78:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
  7c:	722d6970 	eorvc	r6, sp, #112, 18	; 0x1c0000
  80:	2e646e61 	cdpcs	14, 6, cr6, cr4, cr1, {3}
  84:	65730063 	ldrbvs	r0, [r3, #-99]!	; 0xffffff9d
  88:	75006465 	strvc	r6, [r0, #-1125]	; 0xfffffb9b
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  a4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  ac:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d8:	6b747570 	blvs	1d1d6a0 <rpi_reset+0x1d1d65c>
  dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  f8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  fc:	20312e32 	eorscs	r2, r1, r2, lsr lr
 100:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 104:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 108:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 10c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 110:	5b202965 	blpl	80a6ac <rpi_reset+0x80a668>
 114:	2f4d5241 	svccs	0x004d5241
 118:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 11c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 120:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 124:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 128:	6f697369 	svcvs	0x00697369
 12c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 130:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 134:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 138:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 13c:	316d7261 	cmncc	sp, r1, ror #4
 140:	6a363731 	bvs	d8de0c <rpi_reset+0xd8ddc8>
 144:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 148:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 14c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 150:	316d7261 	cmncc	sp, r1, ror #4
 154:	6a363731 	bvs	d8de20 <rpi_reset+0xd8dddc>
 158:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 15c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 160:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 164:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 168:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 16c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 170:	206d7261 	rsbcs	r7, sp, r1, ror #4
 174:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 178:	613d6863 	teqvs	sp, r3, ror #16
 17c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 180:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 184:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 188:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 18c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 190:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 194:	20393975 	eorscs	r3, r9, r5, ror r9
 198:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 19c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reset+0x80a5ac>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000002c 	andeq	r0, r0, ip, lsr #32
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000044 	andeq	r0, r0, r4, asr #32
  44:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7e8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reset+0x463ec>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d3014 	add	r3, sp, #20, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59d2010 	ldr	r2, [sp, #16]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12, 0
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001a3 	andeq	r0, r0, r3, lsr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010d 	andeq	r0, r0, sp, lsl #2
  10:	0000550c 	andeq	r5, r0, ip, lsl #10
	...
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	00380200 	eorseq	r0, r8, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00bb0300 	adcseq	r0, fp, r0, lsl #6
  34:	05040000 	streq	r0, [r4, #-0]
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	00b60400 	adcseq	r0, r6, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	8a020405 	bhi	8101c <snprintk+0x8101c>
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	001e0200 	andseq	r0, lr, r0, lsl #4
  60:	d1030000 	mrsle	r0, (UNDEF: 3)
  64:	00006917 	andeq	r6, r0, r7, lsl r9
  68:	07040700 	streq	r0, [r4, -r0, lsl #14]
  6c:	00000092 	muleq	r0, r2, r0
  70:	01060107 	tsteq	r6, r7, lsl #2
  74:	07000001 	streq	r0, [r0, -r1]
  78:	00e40502 	rsceq	r0, r4, r2, lsl #10
  7c:	04070000 	streq	r0, [r7], #-0
  80:	0000f805 	andeq	pc, r0, r5, lsl #16
  84:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  88:	000000c5 	andeq	r0, r0, r5, asr #1
  8c:	47080107 	strmi	r0, [r8, -r7, lsl #2]
  90:	07000000 	streq	r0, [r0, -r0]
  94:	00770702 	rsbseq	r0, r7, r2, lsl #14
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00006507 	andeq	r6, r0, r7, lsl #10
  a0:	07080700 	streq	r0, [r8, -r0, lsl #14]
  a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  a8:	00005608 	andeq	r5, r0, r8, lsl #12
  ac:	0000b700 	andeq	fp, r0, r0, lsl #14
  b0:	00560900 	subseq	r0, r6, r0, lsl #18
  b4:	0a000000 	beq	bc <.debug_info+0xbc>
  b8:	000000d3 	ldrdeq	r0, [r0], -r3
  bc:	c30e1c04 	movwgt	r1, #60420	; 0xec04
  c0:	0b000000 	bleq	c8 <.debug_info+0xc8>
  c4:	0000a804 	andeq	sl, r0, r4, lsl #16
  c8:	00560800 	subseq	r0, r6, r0, lsl #16
  cc:	00d80000 	sbcseq	r0, r8, r0
  d0:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00e5040b 	rsceq	r0, r5, fp, lsl #8
  dc:	01070000 	mrseq	r0, (UNDEF: 7)
  e0:	0000df08 	andeq	sp, r0, r8, lsl #30
  e4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
  e8:	f30a0000 	vhadd.u8	d0, d10, d0
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00f60e21 	rscseq	r0, r6, r1, lsr #28
  f4:	040b0000 	streq	r0, [fp], #-0
  f8:	000000c9 	andeq	r0, r0, r9, asr #1
  fc:	0000250d 	andeq	r2, r0, sp, lsl #10
 100:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 104:	00000056 	andeq	r0, r0, r6, asr r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	01949c01 	orrseq	r9, r4, r1, lsl #24
 114:	620e0000 	andvs	r0, lr, #0, 0
 118:	01006675 	tsteq	r0, r5, ror r6
 11c:	01941405 	orrseq	r1, r4, r5, lsl #8
 120:	00040000 	andeq	r0, r4, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 12c:	20050100 	andcs	r0, r5, r0, lsl #2
 130:	0000005d 	andeq	r0, r0, sp, asr r0
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 140:	2f050100 	svccs	0x00050100
 144:	000000d8 	ldrdeq	r0, [r0], -r8
 148:	10789102 	rsbsne	r9, r8, r2, lsl #2
 14c:	0000ee11 	andeq	lr, r0, r1, lsl lr
 150:	0d060100 	stfeqs	f0, [r6, #-0]
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	01007a73 	tsteq	r0, r3, ror sl
 160:	00560d08 	subseq	r0, r6, r8, lsl #26
 164:	004c0000 	subeq	r0, ip, r0
 168:	004a0000 	subeq	r0, sl, r0
 16c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 170:	9a000000 	bls	178 <.debug_info+0x178>
 174:	14000001 	strne	r0, [r0], #-1
 178:	f3035001 	vhadd.u8	d5, d3, d1
 17c:	01145001 	tsteq	r4, r1
 180:	01f30351 	mvnseq	r0, r1, asr r3
 184:	52011451 	andpl	r1, r1, #1358954496	; 0x51000000
 188:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 18c:	02530114 	subseq	r0, r3, #5
 190:	00006491 	muleq	r0, r1, r4
 194:	00de040b 	sbcseq	r0, lr, fp, lsl #8
 198:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 19c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 1a0:	06000000 	streq	r0, [r0], -r0
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <snprintk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <snprintk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <snprintk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <snprintk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <snprintk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <snprintk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <snprintk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <snprintk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <snprintk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <snprintk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a080300 	bcc	200ccc <snprintk+0x200ccc>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
  d8:	03003411 	movweq	r3, #1041	; 0x411
  dc:	3b0b3a0e 	blcc	2ce91c <snprintk+0x2ce91c>
  e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00341200 	eorseq	r1, r4, r0, lsl #4
  ec:	0b3a0803 	bleq	e82100 <snprintk+0xe82100>
  f0:	0b390b3b 	bleq	e42de4 <snprintk+0xe42de4>
  f4:	17021349 	strne	r1, [r2, -r9, asr #6]
  f8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  fc:	82891300 	addhi	r1, r9, #0, 6
 100:	01110101 	tsteq	r1, r1, lsl #2
 104:	00001331 	andeq	r1, r0, r1, lsr r3
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	3f002e15 	svccc	0x00002e15
 118:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 11c:	3a0e030e 	bcc	380d5c <snprintk+0x380d5c>
 120:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001b 	andeq	r0, r0, fp, lsl r0
   c:	1b500001 	blne	1400018 <snprintk+0x1400018>
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00001b00 	andeq	r1, r0, r0, lsl #22
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	0000001b 	andeq	r0, r0, fp, lsl r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00500001 	subseq	r0, r0, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00e30003 	rsceq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  24:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  28:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  2c:	616c6c65 	cmnvs	ip, r5, ror #24
  30:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  34:	6f6e2d6d 	svcvs	0x006e2d6d
  38:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  3c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  40:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  44:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  48:	71393130 	teqvc	r9, r0, lsr r1
  4c:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  50:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  6c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  74:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  78:	73552f00 	cmpvc	r5, #0, 30
  7c:	2f737265 	svccs	0x00737265
  80:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  84:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  88:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  8c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  90:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  94:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	72706e73 	rsbsvc	r6, r0, #1840	; 0x730
  a4:	6b746e69 	blvs	1d1ba50 <snprintk+0x1d1ba50>
  a8:	0100632e 	tsteq	r0, lr, lsr #6
  ac:	74730000 	ldrbtvc	r0, [r3], #-0
  b0:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b8:	74730000 	ldrbtvc	r0, [r3], #-0
  bc:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  c0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  c4:	70720000 	rsbsvc	r0, r2, r0
  c8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  cc:	3c000003 	stccc	0, cr0, [r0], {3}
  d0:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  d4:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  d8:	0000003e 	andeq	r0, r0, lr, lsr r0
  dc:	2d617600 	stclcs	6, cr7, [r1, #-0]
  e0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  e4:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
  e8:	00000100 	andeq	r0, r0, r0, lsl #2
  ec:	00390500 	eorseq	r0, r9, r0, lsl #10
  f0:	00000205 	andeq	r0, r0, r5, lsl #4
  f4:	06160000 	ldreq	r0, [r6], -r0
  f8:	06050501 	streq	r0, [r5], -r1, lsl #10
  fc:	09051367 	stmdbeq	r5, {r0, r1, r2, r5, r6, r8, r9, ip}
 100:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 104:	06050501 	streq	r0, [r5], -r1, lsl #10
 108:	0105134b 	tsteq	r5, fp, asr #6
 10c:	08021306 	stmdaeq	r2, {r1, r2, r8, r9, ip}
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <snprintk+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	706e7300 	rsbvc	r7, lr, r0, lsl #6
  28:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  2c:	6176006b 	cmnvs	r6, fp, rrx
  30:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
  34:	006b746e 	rsbeq	r7, fp, lr, ror #8
  38:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
  3c:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
  40:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
  44:	75007473 	strvc	r7, [r0, #-1139]	; 0xfffffb8d
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  54:	62696c00 	rsbvs	r6, r9, #0, 24
  58:	6e732f63 	cdpvs	15, 7, cr2, cr3, cr3, {3}
  5c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  60:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  6c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  70:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  74:	7300746e 	movwvc	r7, #1134	; 0x46e
  78:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  7c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	61760074 	cmnvs	r6, r4, ror r0
  8c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  90:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  9c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  ac:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b4:	5f5f0074 	svcpl	0x005f0074
  b8:	5f007061 	svcpl	0x00007061
  bc:	5f61765f 	svcpl	0x0061765f
  c0:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  c4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c8:	6f6c2067 	svcvs	0x006c2067
  cc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  d4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  d8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  dc:	63007261 	movwvs	r7, #609	; 0x261
  e0:	00726168 	rsbseq	r6, r2, r8, ror #2
  e4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  e8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  ec:	72610074 	rsbvc	r0, r1, #116, 0	; 0x74
  f0:	70007367 	andvc	r7, r0, r7, ror #6
  f4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  f8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 10c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 110:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 114:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 118:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 11c:	31393130 	teqcc	r9, r0, lsr r1
 120:	20353230 	eorscs	r3, r5, r0, lsr r2
 124:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 128:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 12c:	415b2029 	cmpmi	fp, r9, lsr #32
 130:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 134:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 138:	6172622d 	cmnvs	r2, sp, lsr #4
 13c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 140:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 144:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 148:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 14c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 150:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 154:	613d7570 	teqvs	sp, r0, ror r5
 158:	31316d72 	teqcc	r1, r2, ror sp
 15c:	7a6a3637 	bvc	1a8da40 <snprintk+0x1a8da40>
 160:	20732d66 	rsbscs	r2, r3, r6, ror #26
 164:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 168:	613d656e 	teqvs	sp, lr, ror #10
 16c:	31316d72 	teqcc	r1, r2, ror sp
 170:	7a6a3637 	bvc	1a8da54 <snprintk+0x1a8da54>
 174:	20732d66 	rsbscs	r2, r3, r6, ror #26
 178:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 17c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 180:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 184:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 188:	616d2d20 	cmnvs	sp, r0, lsr #26
 18c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 190:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 194:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 198:	6b36766d 	blvs	d9db54 <snprintk+0xd9db54>
 19c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1a0:	20626467 	rsbcs	r6, r2, r7, ror #8
 1a4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1a8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1ac:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1b0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1b4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1b8:	61747365 	cmnvs	r4, r5, ror #6
 1bc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <snprintk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1, 0
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0, 0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1, 0
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1, 0
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0, 0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d2 	ldrdeq	r0, [r0], -r2
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6b070403 	blvs	1c1014 <strcat+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00c60601 	sbceq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ae05 	andeq	sl, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000bd 	strheq	r0, [r0], -sp
  48:	8f050803 	svchi	0x00050803
  4c:	03000000 	movweq	r0, #0
  50:	00310801 	eorseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005107 	andeq	r5, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003f 	andeq	r0, r0, pc, lsr r0
  64:	78070803 	stmdavc	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9d060000 	stcls	0, cr0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a9 	andeq	r0, r0, r9, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b80600 	adcseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000064 	andeq	r0, r0, r4, rrx
  c4:	34070401 	strcc	r0, [r7], #-1025	; 0xfffffbff
  c8:	00000001 	andeq	r0, r0, r1
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001349c 	muleq	r1, ip, r4
  d8:	002c0a00 	eoreq	r0, ip, r0, lsl #20
  dc:	04010000 	streq	r0, [r1], #-0
  e0:	00013415 	andeq	r3, r1, r5, lsl r4
  e4:	0b500100 	bleq	14004ec <strcat+0x14004ec>
  e8:	00637273 	rsbeq	r7, r3, r3, ror r2
  ec:	9b270401 	blls	9c10f8 <strcat+0x9c10f8>
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0c000000 	stceq	0, cr0, [r0], {-0}
  fc:	01003173 	tsteq	r0, r3, ror r1
 100:	01340b05 	teqeq	r4, r5, lsl #22
 104:	002f0000 	eoreq	r0, pc, r0
 108:	00250000 	eoreq	r0, r5, r0
 10c:	730c0000 	movwvc	r0, #49152	; 0xc000
 110:	06010032 			; <UNDEFINED> instruction: 0x06010032
 114:	00009b11 	andeq	r9, r0, r1, lsl fp
 118:	00007400 	andeq	r7, r0, r0, lsl #8
 11c:	00007000 	andeq	r7, r0, r0
 120:	00630c00 	rsbeq	r0, r3, r0, lsl #24
 124:	a10a0701 	tstge	sl, r1, lsl #14
 128:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 12c:	94000000 	strls	r0, [r0], #-0
 130:	00000000 	andeq	r0, r0, r0
 134:	00a10407 	adceq	r0, r1, r7, lsl #8
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcat+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcat+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcat+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a0e 	blcc	2ce8c0 <strcat+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcat+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcat+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcat+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcat+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
  10:	34000000 	strcc	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000000 	andeq	r0, r0, r0
  30:	04000000 	streq	r0, [r0], #-0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00045000 	andeq	r5, r4, r0
  3c:	001c0000 	andseq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00001c52 	andeq	r1, r0, r2, asr ip
  48:	00002400 	andeq	r2, r0, r0, lsl #8
  4c:	53000100 	movwpl	r0, #256	; 0x100
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	01730003 	cmneq	r3, r3
  5c:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  60:	00003400 	andeq	r3, r0, r0, lsl #8
  64:	53000100 	movwpl	r0, #256	; 0x100
	...
  70:	00000003 	andeq	r0, r0, r3
  74:	00000000 	andeq	r0, r0, r0
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	24510001 	ldrbcs	r0, [r1], #-1
  80:	34000000 	strcc	r0, [r0], #-0
  84:	03000000 	movweq	r0, #0
  88:	9f7f7100 	svcls	0x007f7100
	...
  98:	00000010 	andeq	r0, r0, r0, lsl r0
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	245c0001 	ldrbcs	r0, [ip], #-1
  a4:	34000000 	strcc	r0, [r0], #-0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00005200 	andeq	r5, r0, r0, lsl #4
  b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000de 	ldrdeq	r0, [r0], -lr
   4:	00530003 	subseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <strcat+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	73000065 	movwvc	r0, #101	; 0x65
  48:	61637274 	smcvs	14116	; 0x3724
  4c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  50:	72000001 	andvc	r0, r0, #1, 0
  54:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  58:	00000200 	andeq	r0, r0, r0, lsl #4
  5c:	002c0500 	eoreq	r0, ip, r0, lsl #10
  60:	00000205 	andeq	r0, r0, r5, lsl #4
  64:	05150000 	ldreq	r0, [r5, #-0]
  68:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  6c:	0511060b 	ldreq	r0, [r1, #-1547]	; 0xfffff9f5
  70:	04020005 	streq	r0, [r2], #-5
  74:	00300601 	eorseq	r0, r0, r1, lsl #12
  78:	15010402 	strne	r0, [r1, #-1026]	; 0xfffffbfe
  7c:	02000905 	andeq	r0, r0, #81920	; 0x14000
  80:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
  84:	04020010 	streq	r0, [r2], #-16
  88:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  8c:	0402000b 	streq	r0, [r2], #-11
  90:	02002e01 	andeq	r2, r0, #1, 28
  94:	2f060104 	svccs	0x00060104
  98:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  9c:	01060104 	tsteq	r6, r4, lsl #2
  a0:	08054e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, lr}
  a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	000b0513 	andeq	r0, fp, r3, lsl r5
  b8:	06010402 	streq	r0, [r1], -r2, lsl #8
  bc:	00090501 	andeq	r0, r9, r1, lsl #10
  c0:	06010402 	streq	r0, [r1], -r2, lsl #8
  c4:	000f054b 	andeq	r0, pc, fp, asr #10
  c8:	06010402 	streq	r0, [r1], -r2, lsl #8
  cc:	000d0501 	andeq	r0, sp, r1, lsl #10
  d0:	06010402 	streq	r0, [r1], -r2, lsl #8
  d4:	0005052f 	andeq	r0, r5, pc, lsr #10
  d8:	06010402 	streq	r0, [r1], -r2, lsl #8
  dc:	00060201 	andeq	r0, r6, r1, lsl #4
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <strcat+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	696c0069 	stmdbvs	ip!, {r0, r3, r5, r6}^
  20:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  24:	61637274 	smcvs	14116	; 0x3724
  28:	00632e74 	rsbeq	r2, r3, r4, ror lr
  2c:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  68:	75007461 	strvc	r7, [r0, #-1121]	; 0xfffffb9f
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  80:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  84:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  88:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  8c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  9c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	61686300 	cmnvs	r8, r0, lsl #6
  ac:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  b0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b8:	6b747570 	blvs	1d1d680 <strcat+0x1d1d680>
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  cc:	61686320 	cmnvs	r8, r0, lsr #6
  d0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  d4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  d8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  dc:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  e4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  e8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  ec:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f0:	5b202965 	blpl	80a68c <strcat+0x80a68c>
  f4:	2f4d5241 	svccs	0x004d5241
  f8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  fc:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 100:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 104:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 108:	6f697369 	svcvs	0x00697369
 10c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 110:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 114:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 118:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 11c:	316d7261 	cmncc	sp, r1, ror #4
 120:	6a363731 	bvs	d8ddec <strcat+0xd8ddec>
 124:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 128:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 12c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 130:	316d7261 	cmncc	sp, r1, ror #4
 134:	6a363731 	bvs	d8de00 <strcat+0xd8de00>
 138:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 13c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 140:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 144:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 148:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 14c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 150:	206d7261 	rsbcs	r7, sp, r1, ror #4
 154:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 158:	613d6863 	teqvs	sp, r3, ror #16
 15c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 160:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 164:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 168:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 16c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 170:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 174:	20393975 	eorscs	r3, r9, r5, ror r9
 178:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 17c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 180:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcat+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1, 0
  14:	e3530000 	cmp	r3, #0, 0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0, 0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cd 	andeq	r0, r0, sp, asr #1
  10:	0000bf0c 	andeq	fp, r0, ip, lsl #30
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	64070403 	strvs	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	00250601 	eoreq	r0, r5, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a705 	andeq	sl, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b6 	strheq	r0, [r0], -r6
  48:	88050803 	stmdahi	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00310801 	eorseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005107 	andeq	r5, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003f 	andeq	r0, r0, pc, lsr r0
  64:	71070803 	tstvc	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	96060000 	strls	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a2 	andeq	r0, r0, r2, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b10600 	adcseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	24000000 	strcs	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0000fe9c 	muleq	r0, ip, lr
  d8:	00730a00 	rsbseq	r0, r3, r0, lsl #20
  dc:	9b230401 	blls	8c10e8 <strchr+0x8c10e8>
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0a000000 	beq	f0 <.debug_info+0xf0>
  ec:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  f0:	0000252a 	andeq	r2, r0, sl, lsr #10
  f4:	00004600 	andeq	r4, r0, r0, lsl #12
  f8:	00004400 	andeq	r4, r0, r0, lsl #8
  fc:	04070000 	streq	r0, [r7], #-0
 100:	000000a1 	andeq	r0, r0, r1, lsr #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strchr+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strchr+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010101 	andeq	r0, r1, r1, lsl #2
	...
  10:	00500001 	subseq	r0, r0, r1
  14:	14000000 	strne	r0, [r0], #-0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	00002000 	andeq	r2, r0, r0
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	01f30006 	mvnseq	r0, r6
  38:	9f012350 	svcls	0x00012350
	...
  44:	00000001 	andeq	r0, r0, r1
  48:	00240000 	eoreq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000089 	andeq	r0, r0, r9, lsl #1
   4:	00530003 	subseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <strchr+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	73000065 	movwvc	r0, #101	; 0x65
  48:	68637274 	stmdavs	r3!, {r2, r4, r5, r6, r9, ip, sp, lr}^
  4c:	00632e72 	rsbeq	r2, r3, r2, ror lr
  50:	72000001 	andvc	r0, r0, #1, 0
  54:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  58:	00000200 	andeq	r0, r0, r0, lsl #4
  5c:	002d0500 	eoreq	r0, sp, r0, lsl #10
  60:	00000205 	andeq	r0, r0, r5, lsl #4
  64:	05150000 	ldreq	r0, [r5, #-0]
  68:	09051305 	stmdbeq	r5, {r0, r2, r8, r9, ip}
  6c:	060d0513 			; <UNDEFINED> instruction: 0x060d0513
  70:	2e100501 	cfmul32cs	mvfx0, mvfx0, mvfx1
  74:	052e0c05 	streq	r0, [lr, #-3077]!	; 0xfffff3fb
  78:	054d060d 	strbeq	r0, [sp, #-1549]	; 0xfffff9f3
  7c:	05010610 	streq	r0, [r1, #-1552]	; 0xfffff9f0
  80:	0c052e05 	stceq	14, cr2, [r5], {5}
  84:	2f01054c 	svccs	0x0001054c
  88:	01000202 	tsteq	r0, r2, lsl #4
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <strchr+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	74730069 	ldrbtvc	r0, [r3], #-105	; 0xffffff97
  20:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  24:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  28:	2064656e 	rsbcs	r6, r4, lr, ror #10
  2c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  40:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6f687300 	svcvs	0x00687300
  54:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  58:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  5c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  60:	00746e69 	rsbseq	r6, r4, r9, ror #28
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  74:	6f6c2067 	svcvs	0x006c2067
  78:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  7c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  80:	2064656e 	rsbcs	r6, r4, lr, ror #10
  84:	00746e69 	rsbseq	r6, r4, r9, ror #28
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  90:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  94:	70720074 	rsbsvc	r0, r2, r4, ror r0
  98:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  9c:	61686374 	smcvs	34356	; 0x8634
  a0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  a4:	73007261 	movwvc	r7, #609	; 0x261
  a8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b0:	74757000 	ldrbtvc	r7, [r5], #-0
  b4:	6f6c006b 	svcvs	0x006c006b
  b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  bc:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  c0:	2f636269 	svccs	0x00636269
  c4:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  c8:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d4:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  d8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  dc:	31393130 	teqcc	r9, r0, lsr r1
  e0:	20353230 	eorscs	r3, r5, r0, lsr r2
  e4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  e8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  ec:	415b2029 	cmpmi	fp, r9, lsr #32
  f0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  f4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  f8:	6172622d 	cmnvs	r2, sp, lsr #4
  fc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 100:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 104:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 108:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 10c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 110:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 114:	613d7570 	teqvs	sp, r0, ror r5
 118:	31316d72 	teqcc	r1, r2, ror sp
 11c:	7a6a3637 	bvc	1a8da00 <strchr+0x1a8da00>
 120:	20732d66 	rsbscs	r2, r3, r6, ror #26
 124:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 128:	613d656e 	teqvs	sp, lr, ror #10
 12c:	31316d72 	teqcc	r1, r2, ror sp
 130:	7a6a3637 	bvc	1a8da14 <strchr+0x1a8da14>
 134:	20732d66 	rsbscs	r2, r3, r6, ror #26
 138:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 13c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 140:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 144:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 148:	616d2d20 	cmnvs	sp, r0, lsr #26
 14c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 150:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 154:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 158:	6b36766d 	blvs	d9db14 <strchr+0xd9db14>
 15c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 160:	20626467 	rsbcs	r6, r2, r7, ror #8
 164:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 168:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 16c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 170:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 174:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 178:	61747365 	cmnvs	r4, r5, ror #6
 17c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 180:	Address 0x0000000000000180 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0, 0
   8:	0a000004 	beq	20 <strcmp+0x20>
   c:	e5d12000 	ldrb	r2, [r1]
  10:	e1530002 	cmp	r3, r2
  14:	02800001 	addeq	r0, r0, #1, 0
  18:	02811001 	addeq	r1, r1, #1, 0
  1c:	0afffff7 	beq	0 <strcmp>
  20:	e5d10000 	ldrb	r0, [r1]
  24:	e0430000 	sub	r0, r3, r0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cd 	andeq	r0, r0, sp, asr #1
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5f070403 	svcpl	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	00c10601 	sbceq	r0, r1, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a905 	andeq	sl, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b8 	strheq	r0, [r0], -r8
  48:	8a050803 	bhi	142014 <strcmp+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	002c0801 	eoreq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004c07 	andeq	r4, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003a 	andeq	r0, r0, sl, lsr r0
  64:	6c070803 	stcvs	8, cr0, [r7], {3}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	98060000 	stmdals	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a4 	andeq	r0, r0, r4, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000083 	andeq	r0, r0, r3, lsl #1
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00610a9c 	mlseq	r1, ip, sl, r0
  d8:	9b180301 	blls	600ce4 <strcmp+0x600ce4>
  dc:	04000000 	streq	r0, [r0], #-0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0a000000 	beq	ec <.debug_info+0xec>
  e8:	03010062 	movweq	r0, #4194	; 0x1062
  ec:	00009b27 	andeq	r9, r0, r7, lsr #22
  f0:	00002600 	andeq	r2, r0, r0, lsl #12
  f4:	00002200 	andeq	r2, r0, r0, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcmp+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcmp+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <strcmp+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000018 	andeq	r0, r0, r8, lsl r0
   c:	18500001 	ldmdane	r0, {r0}^
  10:	24000000 	strcs	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005000 	andeq	r5, r0, r0
	...
  28:	001c0000 	andseq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001c51 	andeq	r1, r0, r1, asr ip
  34:	00002c00 	andeq	r2, r0, r0, lsl #24
  38:	51000100 	mrspl	r0, (UNDEF: 16)
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000097 	muleq	r0, r7, r0
   4:	00530003 	subseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <strcmp+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	73000065 	movwvc	r0, #101	; 0x65
  48:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  4c:	00632e70 	rsbeq	r2, r3, r0, ror lr
  50:	72000001 	andvc	r0, r0, #1, 0
  54:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  58:	00000200 	andeq	r0, r0, r0, lsl #4
  5c:	002a0500 	eoreq	r0, sl, r0, lsl #10
  60:	00000205 	andeq	r0, r0, r5, lsl #4
  64:	05140000 	ldreq	r0, [r4, #-0]
  68:	0f051309 	svceq	0x00051309
  6c:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  70:	2e0f0501 	cfsh32cs	mvfx0, mvfx15, #1
  74:	02001c05 	andeq	r1, r0, #1280	; 0x500
  78:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
  7c:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  80:	11052e01 	tstne	r5, r1, lsl #28
  84:	16052f06 	strne	r2, [r5], -r6, lsl #30
  88:	052e2e06 	streq	r2, [lr, #-3590]!	; 0xfffff1fa
  8c:	052f0609 	streq	r0, [pc, #-1545]!	; fffffa8b <strcmp+0xfffffa8b>
  90:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  94:	04022f01 	streq	r2, [r2], #-3841	; 0xfffff0ff
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <strcmp+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	696c0069 	stmdbvs	ip!, {r0, r3, r5, r6}^
  20:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  24:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  28:	00632e70 	rsbeq	r2, r3, r0, ror lr
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  34:	61686320 	cmnvs	r8, r0, lsr #6
  38:	6f6c0072 	svcvs	0x006c0072
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  50:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  5c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  70:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	7300746e 	movwvc	r7, #1134	; 0x46e
  84:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  88:	6f6c0070 	svcvs	0x006c0070
  8c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	5f697072 	svcpl	0x00697072
  9c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a0:	00726168 	rsbseq	r6, r2, r8, ror #2
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	6f687300 	svcvs	0x00687300
  ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b0:	7000746e 	andvc	r7, r0, lr, ror #8
  b4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d4:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  d8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  dc:	31393130 	teqcc	r9, r0, lsr r1
  e0:	20353230 	eorscs	r3, r5, r0, lsr r2
  e4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  e8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  ec:	415b2029 	cmpmi	fp, r9, lsr #32
  f0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  f4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  f8:	6172622d 	cmnvs	r2, sp, lsr #4
  fc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 100:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 104:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 108:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 10c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 110:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 114:	613d7570 	teqvs	sp, r0, ror r5
 118:	31316d72 	teqcc	r1, r2, ror sp
 11c:	7a6a3637 	bvc	1a8da00 <strcmp+0x1a8da00>
 120:	20732d66 	rsbscs	r2, r3, r6, ror #26
 124:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 128:	613d656e 	teqvs	sp, lr, ror #10
 12c:	31316d72 	teqcc	r1, r2, ror sp
 130:	7a6a3637 	bvc	1a8da14 <strcmp+0x1a8da14>
 134:	20732d66 	rsbscs	r2, r3, r6, ror #26
 138:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 13c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 140:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 144:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 148:	616d2d20 	cmnvs	sp, r0, lsr #26
 14c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 150:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 154:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 158:	6b36766d 	blvs	d9db14 <strcmp+0xd9db14>
 15c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 160:	20626467 	rsbcs	r6, r2, r7, ror #8
 164:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 168:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 16c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 170:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 174:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 178:	61747365 	cmnvs	r4, r5, ror #6
 17c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 180:	Address 0x0000000000000180 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1, 0
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1, 0
  14:	e3520000 	cmp	r2, #0, 0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cd 	andeq	r0, r0, sp, asr #1
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	66070403 	strvs	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00c10601 	sbceq	r0, r1, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a905 	andeq	sl, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b8 	strheq	r0, [r0], -r8
  48:	8a050803 	bhi	142014 <strcpy+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	002c0801 	eoreq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005307 	andeq	r5, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000041 	andeq	r0, r0, r1, asr #32
  64:	73070803 	movwvc	r0, #30723	; 0x7803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	98060000 	stmdals	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000a4 	andeq	r0, r0, r4, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000003a 	andeq	r0, r0, sl, lsr r0
  c4:	0c070301 	stceq	3, cr0, [r7], {1}
  c8:	00000001 	andeq	r0, r0, r1
  cc:	20000000 	andcs	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00010c9c 	muleq	r1, ip, ip
  d8:	31730a00 	cmncc	r3, r0, lsl #20
  dc:	15030100 	strne	r0, [r3, #-256]	; 0xffffff00
  e0:	0000010c 	andeq	r0, r0, ip, lsl #2
  e4:	730b5001 	movwvc	r5, #45057	; 0xb001
  e8:	03010032 	movweq	r0, #4146	; 0x1032
  ec:	00009b26 	andeq	r9, r0, r6, lsr #22
  f0:	00000600 	andeq	r0, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00730c00 	rsbseq	r0, r3, r0, lsl #24
  fc:	0c140401 	cfldrseq	mvf0, [r4], {1}
 100:	37000001 	strcc	r0, [r0, -r1]
 104:	31000000 	mrscc	r0, (UNDEF: 0)
 108:	00000000 	andeq	r0, r0, r0
 10c:	00a10407 	adceq	r0, r1, r7, lsl #8
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcpy+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcpy+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcpy+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcpy+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcpy+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcpy+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00040000 	andeq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000451 	andeq	r0, r0, r1, asr r4
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000020 	andeq	r0, r0, r0, lsr #32
  24:	7f710003 	svcvc	0x00710003
  28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000200 	andeq	r0, r0, r0, lsl #4
  34:	00000000 	andeq	r0, r0, r0
  38:	04000000 	streq	r0, [r0], #-0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00045000 	andeq	r5, r4, r0
  44:	00140000 	andseq	r0, r4, r0
  48:	00010000 	andeq	r0, r1, r0
  4c:	0000145c 	andeq	r1, r0, ip, asr r4
  50:	00002000 	andeq	r2, r0, r0
  54:	7c000300 	stcvc	3, cr0, [r0], {-0}
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000095 	muleq	r0, r5, r0
   4:	00530003 	subseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <strcpy+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	73000065 	movwvc	r0, #101	; 0x65
  48:	70637274 	rsbvc	r7, r3, r4, ror r2
  4c:	00632e79 	rsbeq	r2, r3, r9, ror lr
  50:	72000001 	andvc	r0, r0, #1, 0
  54:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  58:	00000200 	andeq	r0, r0, r0, lsl #4
  5c:	002a0500 	eoreq	r0, sl, r0, lsl #10
  60:	00000205 	andeq	r0, r0, r5, lsl #4
  64:	05140000 	ldreq	r0, [r4, #-0]
  68:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  6c:	05110614 	ldreq	r0, [r1, #-1556]	; 0xfffff9ec
  70:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
  74:	052f0601 	streq	r0, [pc, #-1537]!	; fffffa7b <strcpy+0xfffffa7b>
  78:	0402000b 	streq	r0, [r2], #-11
  7c:	15050101 	strne	r0, [r5, #-257]	; 0xfffffeff
  80:	01040200 	mrseq	r0, R12_usr
  84:	13050106 	movwne	r0, #20742	; 0x5106
  88:	01040200 	mrseq	r0, R12_usr
  8c:	000b054a 	andeq	r0, fp, sl, asr #10
  90:	4a010402 	bmi	410a0 <strcpy+0x410a0>
  94:	01000602 	tsteq	r0, r2, lsl #12
  98:	Address 0x0000000000000098 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <strcpy+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	696c0069 	stmdbvs	ip!, {r0, r3, r5, r6}^
  20:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  24:	70637274 	rsbvc	r7, r3, r4, ror r2
  28:	00632e79 	rsbeq	r2, r3, r9, ror lr
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  34:	61686320 	cmnvs	r8, r0, lsr #6
  38:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
  3c:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  40:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  44:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	7300746e 	movwvc	r7, #1134	; 0x46e
  54:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  80:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  84:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  88:	6f6c0074 	svcvs	0x006c0074
  8c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  90:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	5f697072 	svcpl	0x00697072
  9c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a0:	00726168 	rsbseq	r6, r2, r8, ror #2
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	6f687300 	svcvs	0x00687300
  ac:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  b0:	7000746e 	andvc	r7, r0, lr, ror #8
  b4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  d4:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  d8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  dc:	31393130 	teqcc	r9, r0, lsr r1
  e0:	20353230 	eorscs	r3, r5, r0, lsr r2
  e4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  e8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  ec:	415b2029 	cmpmi	fp, r9, lsr #32
  f0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  f4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  f8:	6172622d 	cmnvs	r2, sp, lsr #4
  fc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 100:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 104:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 108:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 10c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 110:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 114:	613d7570 	teqvs	sp, r0, ror r5
 118:	31316d72 	teqcc	r1, r2, ror sp
 11c:	7a6a3637 	bvc	1a8da00 <strcpy+0x1a8da00>
 120:	20732d66 	rsbscs	r2, r3, r6, ror #26
 124:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 128:	613d656e 	teqvs	sp, lr, ror #10
 12c:	31316d72 	teqcc	r1, r2, ror sp
 130:	7a6a3637 	bvc	1a8da14 <strcpy+0x1a8da14>
 134:	20732d66 	rsbscs	r2, r3, r6, ror #26
 138:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 13c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 140:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 144:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 148:	616d2d20 	cmnvs	sp, r0, lsr #26
 14c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 150:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 154:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 158:	6b36766d 	blvs	d9db14 <strcpy+0xd9db14>
 15c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 160:	20626467 	rsbcs	r6, r2, r7, ror #8
 164:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 168:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 16c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 170:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 174:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 178:	61747365 	cmnvs	r4, r5, ror #6
 17c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 180:	Address 0x0000000000000180 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0, 0
   8:	e7d23000 	ldrb	r3, [r2, r0]
   c:	e3530000 	cmp	r3, #0, 0
  10:	012fff1e 	bxeq	lr
  14:	e2800001 	add	r0, r0, #1, 0
  18:	eafffffa 	b	8 <strlen+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000105 	andeq	r0, r0, r5, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d4 	ldrdeq	r0, [r0], -r4
  10:	0000250c 	andeq	r2, r0, ip, lsl #10
	...
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00001e03 	andeq	r1, r0, r3, lsl #28
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	6d070404 	cfstrsvs	mvf0, [r7, #-16]
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00c80601 	sbceq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b005 	andeq	fp, r0, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  54:	91050804 	tstls	r5, r4, lsl #16
  58:	04000000 	streq	r0, [r0], #-0
  5c:	003a0801 	eorseq	r0, sl, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00005a07 	andeq	r5, r0, r7, lsl #20
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000048 	andeq	r0, r0, r8, asr #32
  70:	7a070804 	bvc	1c2018 <strlen+0x1c2018>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	9f070000 	svcls	0x00070000
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000ab 	andeq	r0, r0, fp, lsr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00ba0700 	adcseq	r0, sl, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000033 	andeq	r0, r0, r3, lsr r0
  d0:	2c080301 	stccs	3, cr0, [r8], {1}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	1c000000 	stcne	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e4:	a71b0301 	ldrge	r0, [fp, -r1, lsl #6]
  e8:	04000000 	streq	r0, [r0], #-0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0c000000 	stceq	0, cr0, [r0], {-0}
  f4:	00746572 	rsbseq	r6, r4, r2, ror r5
  f8:	2c0c0401 	cfstrscs	mvf0, [ip], {1}
  fc:	26000000 	strcs	r0, [r0], -r0
 100:	22000000 	andcs	r0, r0, #0, 0
 104:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strlen+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strlen+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strlen+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <strlen+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strlen+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194297 	mulseq	r9, r7, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <strlen+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <strlen+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <strlen+0xe820b4>
  a4:	0b390b3b 	bleq	e42d98 <strlen+0xe42d98>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005200 	andeq	r5, r0, r0, lsl #4
  1c:	00000000 	andeq	r0, r0, r0
  20:	00020000 	andeq	r0, r2, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	00080000 	andeq	r0, r8, r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	00089f30 	andeq	r9, r8, r0, lsr pc
  34:	001c0000 	andseq	r0, ip, r0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000104 	andeq	r0, r0, r4, lsl #2
   4:	00b80003 	adcseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <strlen+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffe7 <strlen+0xffffffe7>
  48:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe84 <strlen+0xfffffe84>
  4c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  50:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  54:	2f72616c 	svccs	0x0072616c
  58:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  64:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  68:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  6c:	3130322d 	teqcc	r0, sp, lsr #4
  70:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  74:	30317363 	eorscc	r7, r1, r3, ror #6
  78:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffa4 <strlen+0xffffffa4>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  a4:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  a8:	00000100 	andeq	r0, r0, r0, lsl #2
  ac:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  b0:	00020068 	andeq	r0, r2, r8, rrx
  b4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  b8:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
  bc:	00030068 	andeq	r0, r3, r8, rrx
  c0:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
  c4:	00020500 	andeq	r0, r2, r0, lsl #10
  c8:	14000000 	strne	r0, [r0], #-0
  cc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  d0:	05132f06 	ldreq	r2, [r3, #-3846]	; 0xfffff0fa
  d4:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
  d8:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  dc:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  e0:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
  e4:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  e8:	04020005 	streq	r0, [r2], #-5
  ec:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
  f0:	03040200 	movweq	r0, #16896	; 0x4200
  f4:	1b054b06 	blne	152d14 <strlen+0x152d14>
  f8:	03040200 	movweq	r0, #16896	; 0x4200
  fc:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 100:	022e0603 	eoreq	r0, lr, #3145728	; 0x300000
 104:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <strlen+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	62696c00 	rsbvs	r6, r9, #0, 24
  28:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  2c:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
  30:	7300632e 	movwvc	r6, #814	; 0x32e
  34:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
  38:	6e75006e 	cdpvs	0, 7, cr0, cr5, cr14, {3}
  3c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  40:	63206465 			; <UNDEFINED> instruction: 0x63206465
  44:	00726168 	rsbseq	r6, r2, r8, ror #2
  48:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  4c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  50:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  54:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  58:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  5c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  60:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  64:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  68:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  6c:	736e7500 	cmnvc	lr, #0, 10
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	6f6c0074 	svcvs	0x006c0074
  7c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  80:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  9c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  a8:	63007261 	movwvs	r7, #609	; 0x261
  ac:	00726168 	rsbseq	r6, r2, r8, ror #2
  b0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  b8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  bc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d0:	00726168 	rsbseq	r6, r2, r8, ror #2
  d4:	20554e47 	subscs	r4, r5, r7, asr #28
  d8:	20393943 	eorscs	r3, r9, r3, asr #18
  dc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e0:	30322031 	eorscc	r2, r2, r1, lsr r0
  e4:	30313931 	eorscc	r3, r1, r1, lsr r9
  e8:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  ec:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f4:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  f8:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  fc:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 100:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 104:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 108:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 10c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 110:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 114:	205d3939 	subscs	r3, sp, r9, lsr r9
 118:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 11c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 120:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 124:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 128:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 12c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 130:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 134:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 138:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 13c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 140:	6f6c666d 	svcvs	0x006c666d
 144:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 148:	733d6962 	teqvc	sp, #1605632	; 0x188000
 14c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 150:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 154:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 158:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	7a6b3676 	bvc	1acdb40 <strlen+0x1acdb40>
 164:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 168:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 16c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 170:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 174:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 178:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 17c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 180:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 184:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strlen+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0, 0
   4:	e2422001 	sub	r2, r2, #1, 0
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014e 	andeq	r0, r0, lr, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d6 	ldrdeq	r0, [r0], -r6
  10:	0000250c 	andeq	r2, r0, ip, lsl #10
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00001e03 	andeq	r1, r0, r3, lsl #28
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	67070404 	strvs	r0, [r7, -r4, lsl #8]
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00ca0601 	sbceq	r0, sl, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000b205 	andeq	fp, r0, r5, lsl #4
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000c1 	andeq	r0, r0, r1, asr #1
  54:	8b050804 	blhi	142018 <strncmp+0x142018>
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00340801 	eorseq	r0, r4, r1, lsl #16
  60:	5b050000 	blpl	140068 <strncmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00540702 	subseq	r0, r4, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00004207 	andeq	r4, r0, r7, lsl #4
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000074 	andeq	r0, r0, r4, ror r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000099 	muleq	r0, r9, r0
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000a508 	andeq	sl, r0, r8, lsl #10
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	bc080000 	stclt	0, cr0, [r8], {-0}
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000aa0a 	andeq	sl, r0, sl, lsl #20
  d4:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000002c 	andeq	r0, r0, ip, lsr #32
  e4:	014b9c01 	cmpeq	fp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	00ac1904 	adceq	r1, ip, r4, lsl #18
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	00ac2a04 	adceq	r2, ip, r4, lsl #20
 108:	00290000 	eoreq	r0, r9, r0
 10c:	00250000 	eoreq	r0, r5, r0
 110:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
 114:	36040100 	strcc	r0, [r4], -r0, lsl #2
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	00000050 	andeq	r0, r0, r0, asr r0
 120:	0000004a 	andeq	r0, r0, sl, asr #32
 124:	0031730c 	eorseq	r7, r1, ip, lsl #6
 128:	4b1a0501 	blmi	681534 <strncmp+0x681534>
 12c:	83000001 	movwhi	r0, #1
 130:	7b000000 	blvc	8 <.debug_info+0x8>
 134:	0c000000 	stceq	0, cr0, [r0], {-0}
 138:	01003273 	tsteq	r0, r3, ror r2
 13c:	014b2c05 	cmpeq	fp, r5, lsl #24
 140:	00bf0000 	adcseq	r0, pc, r0
 144:	00b90000 	adcseq	r0, r9, r0
 148:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 14c:	00006204 	andeq	r6, r0, r4, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strncmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strncmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strncmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <strncmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strncmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <strncmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strncmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <strncmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <strncmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <strncmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00030300 	andeq	r0, r3, r0, lsl #6
	...
   c:	00500001 	subseq	r0, r0, r1
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	03030000 	movweq	r0, #12288	; 0x3000
	...
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	03000000 	movweq	r0, #0
  4c:	00000003 	andeq	r0, r0, r3
	...
  58:	00520001 	subseq	r0, r2, r1
  5c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00085200 	andeq	r5, r8, r0, lsl #4
  68:	002c0000 	eoreq	r0, ip, r0
  6c:	00030000 	andeq	r0, r3, r0
  70:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
  74:	00000000 	andeq	r0, r0, r0
  78:	02000000 	andeq	r0, r0, #0, 0
  7c:	00000101 	andeq	r0, r0, r1, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	0c000000 	stceq	0, cr0, [r0], {-0}
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	000c5000 	andeq	r5, ip, r0
  90:	00100000 	andseq	r0, r0, r0
  94:	00030000 	andeq	r0, r3, r0
  98:	109f0170 	addsne	r0, pc, r0, ror r1	; <UNPREDICTABLE>
  9c:	20000000 	andcs	r0, r0, r0
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	00245000 	eoreq	r5, r4, r0
  a8:	00280000 	eoreq	r0, r8, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00000050 	andeq	r0, r0, r0, asr r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	00000000 	andeq	r0, r0, r0
  c0:	10000000 	andne	r0, r0, r0
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00105100 	andseq	r5, r0, r0, lsl #2
  cc:	00140000 	andseq	r0, r4, r0
  d0:	00030000 	andeq	r0, r3, r0
  d4:	149f0171 	ldrne	r0, [pc], #369	; 8 <.debug_loc+0x8>
  d8:	2c000000 	stccs	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00005100 	andeq	r5, r0, r0, lsl #2
  e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f5 	strdeq	r0, [r0], -r5
   4:	00b90003 	adcseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <strncmp+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffe7 <strncmp+0xffffffe7>
  48:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe84 <strncmp+0xfffffe84>
  4c:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  50:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  54:	2f72616c 	svccs	0x0072616c
  58:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  5c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  60:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  64:	65742d69 	ldrbvs	r2, [r4, #-3433]!	; 0xfffff297
  68:	392f7473 	stmdbcc	pc!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}	; <UNPREDICTABLE>
  6c:	3130322d 	teqcc	r0, sp, lsr #4
  70:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  74:	30317363 	eorscc	r7, r1, r3, ror #6
  78:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffffa4 <strncmp+0xffffffa4>
  7c:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  80:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  84:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  88:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  8c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  90:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  94:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  a4:	2e706d63 	cdpcs	13, 7, cr6, cr0, cr3, {3}
  a8:	00010063 	andeq	r0, r1, r3, rrx
  ac:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  b0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b4:	74730000 	ldrbtvc	r0, [r3], #-0
  b8:	66656464 	strbtvs	r6, [r5], -r4, ror #8
  bc:	0300682e 	movweq	r6, #2094	; 0x82e
  c0:	05000000 	streq	r0, [r0, #-0]
  c4:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  c8:	00000000 	andeq	r0, r0, r0
  cc:	13050515 	movwne	r0, #21781	; 0x5515
  d0:	010a0513 	tsteq	sl, r3, lsl r5
  d4:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  d8:	052f0609 	streq	r0, [pc, #-1545]!	; fffffad7 <strncmp+0xfffffad7>
  dc:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
  e0:	0b052e13 	bleq	14b934 <strncmp+0x14b934>
  e4:	060d052e 	streq	r0, [sp], -lr, lsr #10
  e8:	061b054b 	ldreq	r0, [fp], -fp, asr #10
  ec:	0c052e01 	stceq	14, cr2, [r5], {1}
  f0:	2f010530 	svccs	0x00010530
  f4:	01000202 	tsteq	r0, r2, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <strncmp+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69730069 	ldmdbvs	r3!, {r0, r3, r5, r6}^
  20:	745f657a 	ldrbvc	r6, [pc], #-1402	; 28 <.debug_str+0x28>
  24:	62696c00 	rsbvs	r6, r9, #0, 24
  28:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  2c:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  30:	00632e70 	rsbeq	r2, r3, r0, ror lr
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	61686320 	cmnvs	r8, r0, lsr #6
  40:	6f6c0072 	svcvs	0x006c0072
  44:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  58:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  9c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  a0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a4:	61686300 	cmnvs	r8, r0, lsl #6
  a8:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
  ac:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  b0:	68730070 	ldmdavs	r3!, {r4, r5, r6}^
  b4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	6b747570 	blvs	1d1d684 <strncmp+0x1d1d684>
  c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  cc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d0:	61686320 	cmnvs	r8, r0, lsr #6
  d4:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  d8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  dc:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  e0:	20312e32 	eorscs	r2, r1, r2, lsr lr
  e4:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  e8:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  ec:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  f0:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  f4:	5b202965 	blpl	80a690 <strncmp+0x80a690>
  f8:	2f4d5241 	svccs	0x004d5241
  fc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 100:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 104:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 108:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 10c:	6f697369 	svcvs	0x00697369
 110:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 114:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 118:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 11c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 120:	316d7261 	cmncc	sp, r1, ror #4
 124:	6a363731 	bvs	d8ddf0 <strncmp+0xd8ddf0>
 128:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 12c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 130:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 134:	316d7261 	cmncc	sp, r1, ror #4
 138:	6a363731 	bvs	d8de04 <strncmp+0xd8de04>
 13c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 140:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 144:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 148:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 14c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 150:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 154:	206d7261 	rsbcs	r7, sp, r1, ror #4
 158:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 15c:	613d6863 	teqvs	sp, r3, ror #16
 160:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 164:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 168:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 16c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 170:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 174:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 178:	20393975 	eorscs	r3, r9, r5, ror r9
 17c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 180:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 184:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strncmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0, 0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000d8 	ldrdeq	r0, [r0], -r8
  10:	0000830c 	andeq	r8, r0, ip, lsl #6
	...
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	51070403 	tstpl	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00cc0601 	sbceq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a105 	andeq	sl, r0, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b7 	strheq	r0, [r0], -r7
  48:	75050803 	strvc	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	001e0801 	andseq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003e07 	andeq	r3, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002c 	andeq	r0, r0, ip, lsr #32
  64:	5e070803 	cdppl	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c0060000 	andgt	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000093 	muleq	r0, r3, r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b20600 	adcseq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000098 	muleq	r0, r8, r0
  c4:	25050401 	strcs	r0, [r5, #-1025]	; 0xfffffbff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	1c000000 	stcne	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001069c 	muleq	r1, ip, r6
  d8:	00680a00 	rsbeq	r0, r8, r0, lsl #20
  dc:	2c170401 	cfldrscs	mvf0, [r7], {1}
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0b000000 	bleq	f0 <.debug_info+0xf0>
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	00000106 	andeq	r0, r0, r6, lsl #2
  f4:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
  f8:	00000003 	andeq	r0, r0, r3
  fc:	51010c00 	tstpl	r1, r0, lsl #24
 100:	5001f303 	andpl	pc, r1, r3, lsl #6
 104:	ab0d0000 	blge	340008 <uart_hex+0x340008>
 108:	ab000000 	blge	8 <.debug_info+0x8>
 10c:	02000000 	andeq	r0, r0, #0, 0
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_hex+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_hex+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <uart_hex+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <uart_hex+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0001828a 	andeq	r8, r1, sl, lsl #5
  a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  b0:	0b3a0e03 	bleq	e838c4 <uart_hex+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <uart_hex+0xe42da8>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000c0000 	andeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000c50 	andeq	r0, r0, r0, asr ip
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000078 	andeq	r0, r0, r8, ror r0
   4:	00550003 	subseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  24:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  28:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
  2c:	7a656e69 	bvc	195b9d8 <uart_hex+0x195b9d8>
  30:	3173632f 	cmncc	r3, pc, lsr #6
  34:	2f653034 	svccs	0x00653034
  38:	7062696c 	rsbvc	r6, r2, ip, ror #18
  3c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  40:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  44:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  48:	2d747261 	lfmcs	f7, 2, [r4, #-388]!	; 0xfffffe7c
  4c:	2e786568 	cdpcs	5, 7, cr6, cr8, cr8, {3}
  50:	00010063 	andeq	r0, r1, r3, rrx
  54:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  58:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	0205001a 	andeq	r0, r5, #26, 0
  64:	00000000 	andeq	r0, r0, r0
  68:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
  6c:	064b0605 	strbeq	r0, [fp], -r5, lsl #12
  70:	052f062e 	streq	r0, [pc, #-1582]!	; fffffa4a <uart_hex+0xfffffa4a>
  74:	02130601 	andseq	r0, r3, #1048576	; 0x100000
  78:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <uart_hex+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  40:	2074726f 	rsbscs	r7, r4, pc, ror #4
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  84:	2f636269 	svccs	0x00636269
  88:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  8c:	7865682d 	stmdavc	r5!, {r0, r2, r3, r5, fp, sp, lr}^
  90:	6300632e 	movwvs	r6, #814	; 0x32e
  94:	00726168 	rsbseq	r6, r2, r8, ror #2
  98:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  9c:	7865685f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, fp, sp, lr}^
  a0:	6f687300 	svcvs	0x00687300
  a4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  a8:	7000746e 	andvc	r7, r0, lr, ror #8
  ac:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  b0:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
  b4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	5f697072 	svcpl	0x00697072
  c4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  c8:	00726168 	rsbseq	r6, r2, r8, ror #2
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  d4:	00726168 	rsbseq	r6, r2, r8, ror #2
  d8:	20554e47 	subscs	r4, r5, r7, asr #28
  dc:	20393943 	eorscs	r3, r9, r3, asr #18
  e0:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  e4:	30322031 	eorscc	r2, r2, r1, lsr r0
  e8:	30313931 	eorscc	r3, r1, r1, lsr r9
  ec:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f0:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  f4:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  f8:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  fc:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 100:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 104:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 108:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 10c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 110:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 114:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 118:	205d3939 	subscs	r3, sp, r9, lsr r9
 11c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 120:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 124:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 128:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 12c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 130:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 134:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 138:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 13c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 140:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 144:	6f6c666d 	svcvs	0x006c666d
 148:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 14c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 150:	2074666f 	rsbscs	r6, r4, pc, ror #12
 154:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 158:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 15c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 160:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 164:	7a6b3676 	bvc	1acdb44 <uart_hex+0x1acdb44>
 168:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 16c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 170:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 174:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 178:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 17c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 180:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 184:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 188:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_hex+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_hex+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48, 0	; 0x30
   4:	e3500009 	cmp	r0, #9, 0
   8:	83a00000 	movhi	r0, #0, 0
   c:	93a00001 	movls	r0, #1, 0
  10:	e12fff1e 	bx	lr

00000014 <pad>:
  14:	e0401001 	sub	r1, r0, r1
  18:	e1510002 	cmp	r1, r2
  1c:	b3a03020 	movlt	r3, #32, 0
  20:	b4c03001 	strblt	r3, [r0], #1
  24:	b2811001 	addlt	r1, r1, #1, 0
  28:	bafffffa 	blt	18 <pad+0x4>
  2c:	e3a03000 	mov	r3, #0, 0
  30:	e5c03000 	strb	r3, [r0]
  34:	e12fff1e 	bx	lr

00000038 <reverse>:
  38:	e042c003 	sub	ip, r2, r3
  3c:	e28cc001 	add	ip, ip, #1, 0
  40:	e15c0001 	cmp	ip, r1
  44:	c04cc001 	subgt	ip, ip, r1
  48:	c083300c 	addgt	r3, r3, ip
  4c:	e2421001 	sub	r1, r2, #1, 0
  50:	e1a02000 	mov	r2, r0
  54:	e1510003 	cmp	r1, r3
  58:	2451c001 	ldrbcs	ip, [r1], #-1
  5c:	24c2c001 	strbcs	ip, [r2], #1
  60:	2afffffb 	bcs	54 <reverse+0x1c>
  64:	e3a03000 	mov	r3, #0, 0
  68:	e5c23000 	strb	r3, [r2]
  6c:	e12fff1e 	bx	lr

00000070 <emit>:
  70:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  74:	e24dd04c 	sub	sp, sp, #76, 0	; 0x4c
  78:	e1a05001 	mov	r5, r1
  7c:	e1a04002 	mov	r4, r2
  80:	e59d2060 	ldr	r2, [sp, #96]	; 0x60
  84:	e1520004 	cmp	r2, r4
  88:	c2442001 	subgt	r2, r4, #1, 0
  8c:	e1a0c003 	mov	ip, r3
  90:	e2400002 	sub	r0, r0, #2, 0
  94:	e350000e 	cmp	r0, #14, 0
  98:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  9c:	ea000050 	b	1e4 <emit+0x174>
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	000001e4 	andeq	r0, r0, r4, ror #3
  a8:	000001e4 	andeq	r0, r0, r4, ror #3
  ac:	000001e4 	andeq	r0, r0, r4, ror #3
  b0:	000001e4 	andeq	r0, r0, r4, ror #3
  b4:	000001e4 	andeq	r0, r0, r4, ror #3
  b8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  bc:	000001e4 	andeq	r0, r0, r4, ror #3
  c0:	000000dc 	ldrdeq	r0, [r0], -ip
  c4:	000001e4 	andeq	r0, r0, r4, ror #3
  c8:	000001e4 	andeq	r0, r0, r4, ror #3
  cc:	000001e4 	andeq	r0, r0, r4, ror #3
  d0:	000001e4 	andeq	r0, r0, r4, ror #3
  d4:	000001e4 	andeq	r0, r0, r4, ror #3
  d8:	00000154 	andeq	r0, r0, r4, asr r1
  dc:	e59d1064 	ldr	r1, [sp, #100]	; 0x64
  e0:	e2511000 	subs	r1, r1, #0, 0
  e4:	13a01001 	movne	r1, #1, 0
  e8:	e0111fa3 	ands	r1, r1, r3, lsr #31
  ec:	0a000016 	beq	14c <emit+0xdc>
  f0:	e263c000 	rsb	ip, r3, #0, 0
  f4:	e3a06001 	mov	r6, #1, 0
  f8:	e28d0008 	add	r0, sp, #8, 0
  fc:	e59f3100 	ldr	r3, [pc, #256]	; 204 <emit+0x194>
 100:	e0831c93 	umull	r1, r3, r3, ip
 104:	e1a031a3 	lsr	r3, r3, #3
 108:	e1a0e003 	mov	lr, r3
 10c:	e0833103 	add	r3, r3, r3, lsl #2
 110:	e04c3083 	sub	r3, ip, r3, lsl #1
 114:	e1a01000 	mov	r1, r0
 118:	e2800001 	add	r0, r0, #1, 0
 11c:	e59f70e4 	ldr	r7, [pc, #228]	; 208 <emit+0x198>
 120:	e7d73003 	ldrb	r3, [r7, r3]
 124:	e5c13000 	strb	r3, [r1]
 128:	e1a0300c 	mov	r3, ip
 12c:	e1a0c00e 	mov	ip, lr
 130:	e3530009 	cmp	r3, #9, 0
 134:	8afffff0 	bhi	fc <emit+0x8c>
 138:	e3560000 	cmp	r6, #0, 0
 13c:	13a0302d 	movne	r3, #45, 0	; 0x2d
 140:	15c03000 	strbne	r3, [r0]
 144:	12810002 	addne	r0, r1, #2, 0
 148:	ea00000f 	b	18c <emit+0x11c>
 14c:	e3a06000 	mov	r6, #0, 0
 150:	eaffffe8 	b	f8 <emit+0x88>
 154:	e28d1008 	add	r1, sp, #8, 0
 158:	e20c000f 	and	r0, ip, #15, 0
 15c:	e59fe0a8 	ldr	lr, [pc, #168]	; 20c <emit+0x19c>
 160:	e7de0000 	ldrb	r0, [lr, r0]
 164:	e5c10000 	strb	r0, [r1]
 168:	e2811001 	add	r1, r1, #1, 0
 16c:	e35c000f 	cmp	ip, #15, 0
 170:	e1a0c22c 	lsr	ip, ip, #4
 174:	8afffff7 	bhi	158 <emit+0xe8>
 178:	e1a00001 	mov	r0, r1
 17c:	e3a03078 	mov	r3, #120, 0	; 0x78
 180:	e4c03002 	strb	r3, [r0], #2
 184:	e3a03030 	mov	r3, #48, 0	; 0x30
 188:	e5c13001 	strb	r3, [r1, #1]
 18c:	e28d1008 	add	r1, sp, #8, 0
 190:	ebffff9f 	bl	14 <pad>
 194:	e1a02000 	mov	r2, r0
 198:	e28d3008 	add	r3, sp, #8, 0
 19c:	e1a01004 	mov	r1, r4
 1a0:	e1a00005 	mov	r0, r5
 1a4:	ebffffa3 	bl	38 <reverse>
 1a8:	e28dd04c 	add	sp, sp, #76, 0	; 0x4c
 1ac:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1b0:	e5cd3008 	strb	r3, [sp, #8]
 1b4:	e28d0009 	add	r0, sp, #9, 0
 1b8:	eafffff3 	b	18c <emit+0x11c>
 1bc:	e28d0008 	add	r0, sp, #8, 0
 1c0:	e20c1001 	and	r1, ip, #1, 0
 1c4:	e59fe044 	ldr	lr, [pc, #68]	; 210 <emit+0x1a0>
 1c8:	e7de1001 	ldrb	r1, [lr, r1]
 1cc:	e5c01000 	strb	r1, [r0]
 1d0:	e2800001 	add	r0, r0, #1, 0
 1d4:	e35c0001 	cmp	ip, #1, 0
 1d8:	e1a0c0ac 	lsr	ip, ip, #1
 1dc:	8afffff7 	bhi	1c0 <emit+0x150>
 1e0:	eaffffe9 	b	18c <emit+0x11c>
 1e4:	e59f3028 	ldr	r3, [pc, #40]	; 214 <emit+0x1a4>
 1e8:	e58d3000 	str	r3, [sp]
 1ec:	e3a03079 	mov	r3, #121, 0	; 0x79
 1f0:	e59f2020 	ldr	r2, [pc, #32]	; 218 <emit+0x1a8>
 1f4:	e59f1020 	ldr	r1, [pc, #32]	; 21c <emit+0x1ac>
 1f8:	e59f0020 	ldr	r0, [pc, #32]	; 220 <emit+0x1b0>
 1fc:	ebfffffe 	bl	0 <printk>
 200:	ebfffffe 	bl	0 <clean_reboot>
 204:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 208:	0000002c 	andeq	r0, r0, ip, lsr #32
 20c:	00000038 	andeq	r0, r0, r8, lsr r0
 210:	0000004c 	andeq	r0, r0, ip, asr #32
 214:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 220:	00000014 	andeq	r0, r0, r4, lsl r0

00000224 <rpi_set_output>:
 224:	e3500000 	cmp	r0, #0, 0
 228:	0a000006 	beq	248 <rpi_set_output+0x24>
 22c:	e59f303c 	ldr	r3, [pc, #60]	; 270 <rpi_set_output+0x4c>
 230:	e5830000 	str	r0, [r3]
 234:	e3510000 	cmp	r1, #0, 0
 238:	012fff1e 	bxeq	lr
 23c:	e59f3030 	ldr	r3, [pc, #48]	; 274 <rpi_set_output+0x50>
 240:	e5831000 	str	r1, [r3]
 244:	e12fff1e 	bx	lr
 248:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 24c:	e24dd00c 	sub	sp, sp, #12, 0
 250:	e59f3020 	ldr	r3, [pc, #32]	; 278 <rpi_set_output+0x54>
 254:	e58d3000 	str	r3, [sp]
 258:	e3a03020 	mov	r3, #32, 0
 25c:	e59f2018 	ldr	r2, [pc, #24]	; 27c <rpi_set_output+0x58>
 260:	e59f1018 	ldr	r1, [pc, #24]	; 280 <rpi_set_output+0x5c>
 264:	e59f0018 	ldr	r0, [pc, #24]	; 284 <rpi_set_output+0x60>
 268:	ebfffffe 	bl	0 <printk>
 26c:	ebfffffe 	bl	0 <clean_reboot>
	...
 278:	00000050 	andeq	r0, r0, r0, asr r0
 27c:	00000008 	andeq	r0, r0, r8
 280:	00000000 	andeq	r0, r0, r0
 284:	00000014 	andeq	r0, r0, r4, lsl r0

00000288 <va_printk>:
 288:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 28c:	e24ddf45 	sub	sp, sp, #276	; 0x114
 290:	e1a09000 	mov	r9, r0
 294:	e58d2008 	str	r2, [sp, #8]
 298:	e58d300c 	str	r3, [sp, #12]
 29c:	e2411001 	sub	r1, r1, #1, 0
 2a0:	e0808001 	add	r8, r0, r1
 2a4:	e3a03000 	mov	r3, #0, 0
 2a8:	e5c03000 	strb	r3, [r0]
 2ac:	e1a04000 	mov	r4, r0
 2b0:	e1a06002 	mov	r6, r2
 2b4:	ea000001 	b	2c0 <va_printk+0x38>
 2b8:	e2866001 	add	r6, r6, #1, 0
 2bc:	e4c43001 	strb	r3, [r4], #1
 2c0:	e5d63000 	ldrb	r3, [r6]
 2c4:	e3530000 	cmp	r3, #0, 0
 2c8:	0a0000c8 	beq	5f0 <va_printk+0x368>
 2cc:	e1540008 	cmp	r4, r8
 2d0:	2a0000c6 	bcs	5f0 <va_printk+0x368>
 2d4:	e3530025 	cmp	r3, #37, 0	; 0x25
 2d8:	1afffff6 	bne	2b8 <va_printk+0x30>
 2dc:	e5d62001 	ldrb	r2, [r6, #1]
 2e0:	e3520025 	cmp	r2, #37, 0	; 0x25
 2e4:	04c43001 	strbeq	r3, [r4], #1
 2e8:	02866002 	addeq	r6, r6, #2, 0
 2ec:	0afffff3 	beq	2c0 <va_printk+0x38>
 2f0:	e2866001 	add	r6, r6, #1, 0
 2f4:	e3a05000 	mov	r5, #0, 0
 2f8:	e5d67000 	ldrb	r7, [r6]
 2fc:	e1a0a007 	mov	sl, r7
 300:	e1a00007 	mov	r0, r7
 304:	ebffff3d 	bl	0 <isdigit>
 308:	e3500000 	cmp	r0, #0, 0
 30c:	0a000004 	beq	324 <va_printk+0x9c>
 310:	e0855105 	add	r5, r5, r5, lsl #2
 314:	e0875085 	add	r5, r7, r5, lsl #1
 318:	e2455030 	sub	r5, r5, #48, 0	; 0x30
 31c:	e2866001 	add	r6, r6, #1, 0
 320:	eafffff4 	b	2f8 <va_printk+0x70>
 324:	e355001f 	cmp	r5, #31, 0
 328:	8a00001a 	bhi	398 <va_printk+0x110>
 32c:	e2477062 	sub	r7, r7, #98, 0	; 0x62
 330:	e3570016 	cmp	r7, #22, 0
 334:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 338:	ea000094 	b	590 <va_printk+0x308>
 33c:	00000514 	andeq	r0, r0, r4, lsl r5
 340:	0000055c 	andeq	r0, r0, ip, asr r5
 344:	00000474 	andeq	r0, r0, r4, ror r4
 348:	00000590 	muleq	r0, r0, r5
 34c:	0000045c 	andeq	r0, r0, ip, asr r4
 350:	00000590 	muleq	r0, r0, r5
 354:	00000590 	muleq	r0, r0, r5
 358:	00000590 	muleq	r0, r0, r5
 35c:	00000590 	muleq	r0, r0, r5
 360:	00000590 	muleq	r0, r0, r5
 364:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 368:	00000590 	muleq	r0, r0, r5
 36c:	00000590 	muleq	r0, r0, r5
 370:	00000590 	muleq	r0, r0, r5
 374:	000004e0 	andeq	r0, r0, r0, ror #9
 378:	00000590 	muleq	r0, r0, r5
 37c:	00000590 	muleq	r0, r0, r5
 380:	00000548 	andeq	r0, r0, r8, asr #10
 384:	00000590 	muleq	r0, r0, r5
 388:	000004ac 	andeq	r0, r0, ip, lsr #9
 38c:	00000590 	muleq	r0, r0, r5
 390:	00000590 	muleq	r0, r0, r5
 394:	000004e0 	andeq	r0, r0, r0, ror #9
 398:	e59f3264 	ldr	r3, [pc, #612]	; 604 <va_printk+0x37c>
 39c:	e58d3000 	str	r3, [sp]
 3a0:	e3a03098 	mov	r3, #152, 0	; 0x98
 3a4:	e59f225c 	ldr	r2, [pc, #604]	; 608 <va_printk+0x380>
 3a8:	e59f125c 	ldr	r1, [pc, #604]	; 60c <va_printk+0x384>
 3ac:	e59f025c 	ldr	r0, [pc, #604]	; 610 <va_printk+0x388>
 3b0:	ebfffffe 	bl	0 <printk>
 3b4:	ebfffffe 	bl	0 <clean_reboot>
 3b8:	e3a02003 	mov	r2, #3, 0
 3bc:	e59f1250 	ldr	r1, [pc, #592]	; 614 <va_printk+0x38c>
 3c0:	e1a00006 	mov	r0, r6
 3c4:	ebfffffe 	bl	0 <strncmp>
 3c8:	e3500000 	cmp	r0, #0, 0
 3cc:	1a00001a 	bne	43c <va_printk+0x1b4>
 3d0:	e2866002 	add	r6, r6, #2, 0
 3d4:	e59d300c 	ldr	r3, [sp, #12]
 3d8:	e2833007 	add	r3, r3, #7, 0
 3dc:	e3c33007 	bic	r3, r3, #7, 0
 3e0:	e2832008 	add	r2, r3, #8, 0
 3e4:	e58d200c 	str	r2, [sp, #12]
 3e8:	e593b000 	ldr	fp, [r3]
 3ec:	e5933004 	ldr	r3, [r3, #4]
 3f0:	e3a0a000 	mov	sl, #0, 0
 3f4:	e58da004 	str	sl, [sp, #4]
 3f8:	e58d5000 	str	r5, [sp]
 3fc:	e3a02080 	mov	r2, #128, 0	; 0x80
 400:	e28d1010 	add	r1, sp, #16, 0
 404:	e3a00010 	mov	r0, #16, 0
 408:	ebffff18 	bl	70 <emit>
 40c:	e1a07000 	mov	r7, r0
 410:	e58da004 	str	sl, [sp, #4]
 414:	e58d5000 	str	r5, [sp]
 418:	e1a0300b 	mov	r3, fp
 41c:	e3a02080 	mov	r2, #128, 0	; 0x80
 420:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 424:	e3a00010 	mov	r0, #16, 0
 428:	ebffff10 	bl	70 <emit>
 42c:	e28d1092 	add	r1, sp, #146, 0	; 0x92
 430:	e28d0010 	add	r0, sp, #16, 0
 434:	ebfffffe 	bl	0 <strcat>
 438:	ea000019 	b	4a4 <va_printk+0x21c>
 43c:	e59f31d4 	ldr	r3, [pc, #468]	; 618 <va_printk+0x390>
 440:	e58d3000 	str	r3, [sp]
 444:	e3a0309d 	mov	r3, #157, 0	; 0x9d
 448:	e59f21b8 	ldr	r2, [pc, #440]	; 608 <va_printk+0x380>
 44c:	e59f11b8 	ldr	r1, [pc, #440]	; 60c <va_printk+0x384>
 450:	e59f01b8 	ldr	r0, [pc, #440]	; 610 <va_printk+0x388>
 454:	ebfffffe 	bl	0 <printk>
 458:	ebfffffe 	bl	0 <clean_reboot>
 45c:	e3a030af 	mov	r3, #175, 0	; 0xaf
 460:	e59f21a0 	ldr	r2, [pc, #416]	; 608 <va_printk+0x380>
 464:	e59f11a0 	ldr	r1, [pc, #416]	; 60c <va_printk+0x384>
 468:	e59f01ac 	ldr	r0, [pc, #428]	; 61c <va_printk+0x394>
 46c:	ebfffffe 	bl	0 <printk>
 470:	ebfffffe 	bl	0 <clean_reboot>
 474:	e59d300c 	ldr	r3, [sp, #12]
 478:	e2832004 	add	r2, r3, #4, 0
 47c:	e58d200c 	str	r2, [sp, #12]
 480:	e5933000 	ldr	r3, [r3]
 484:	e3a02001 	mov	r2, #1, 0
 488:	e58d2004 	str	r2, [sp, #4]
 48c:	e58d5000 	str	r5, [sp]
 490:	e3a02080 	mov	r2, #128, 0	; 0x80
 494:	e28d1010 	add	r1, sp, #16, 0
 498:	e3a0000a 	mov	r0, #10, 0
 49c:	ebfffef3 	bl	70 <emit>
 4a0:	e1a07000 	mov	r7, r0
 4a4:	e2866001 	add	r6, r6, #1, 0
 4a8:	ea00004a 	b	5d8 <va_printk+0x350>
 4ac:	e59d300c 	ldr	r3, [sp, #12]
 4b0:	e2832004 	add	r2, r3, #4, 0
 4b4:	e58d200c 	str	r2, [sp, #12]
 4b8:	e5933000 	ldr	r3, [r3]
 4bc:	e3a02000 	mov	r2, #0, 0
 4c0:	e58d2004 	str	r2, [sp, #4]
 4c4:	e58d5000 	str	r5, [sp]
 4c8:	e3a02080 	mov	r2, #128, 0	; 0x80
 4cc:	e28d1010 	add	r1, sp, #16, 0
 4d0:	e3a0000a 	mov	r0, #10, 0
 4d4:	ebfffee5 	bl	70 <emit>
 4d8:	e1a07000 	mov	r7, r0
 4dc:	eafffff0 	b	4a4 <va_printk+0x21c>
 4e0:	e59d300c 	ldr	r3, [sp, #12]
 4e4:	e2832004 	add	r2, r3, #4, 0
 4e8:	e58d200c 	str	r2, [sp, #12]
 4ec:	e5933000 	ldr	r3, [r3]
 4f0:	e3a02000 	mov	r2, #0, 0
 4f4:	e58d2004 	str	r2, [sp, #4]
 4f8:	e58d5000 	str	r5, [sp]
 4fc:	e3a02080 	mov	r2, #128, 0	; 0x80
 500:	e28d1010 	add	r1, sp, #16, 0
 504:	e3a00010 	mov	r0, #16, 0
 508:	ebfffed8 	bl	70 <emit>
 50c:	e1a07000 	mov	r7, r0
 510:	eaffffe3 	b	4a4 <va_printk+0x21c>
 514:	e59d300c 	ldr	r3, [sp, #12]
 518:	e2832004 	add	r2, r3, #4, 0
 51c:	e58d200c 	str	r2, [sp, #12]
 520:	e5933000 	ldr	r3, [r3]
 524:	e3a02000 	mov	r2, #0, 0
 528:	e58d2004 	str	r2, [sp, #4]
 52c:	e58d5000 	str	r5, [sp]
 530:	e3a02080 	mov	r2, #128, 0	; 0x80
 534:	e28d1010 	add	r1, sp, #16, 0
 538:	e3a00002 	mov	r0, #2, 0
 53c:	ebfffecb 	bl	70 <emit>
 540:	e1a07000 	mov	r7, r0
 544:	eaffffd6 	b	4a4 <va_printk+0x21c>
 548:	e59d300c 	ldr	r3, [sp, #12]
 54c:	e2832004 	add	r2, r3, #4, 0
 550:	e58d200c 	str	r2, [sp, #12]
 554:	e5937000 	ldr	r7, [r3]
 558:	eaffffd1 	b	4a4 <va_printk+0x21c>
 55c:	e59d300c 	ldr	r3, [sp, #12]
 560:	e2832004 	add	r2, r3, #4, 0
 564:	e58d200c 	str	r2, [sp, #12]
 568:	e5933000 	ldr	r3, [r3]
 56c:	e3a02000 	mov	r2, #0, 0
 570:	e58d2004 	str	r2, [sp, #4]
 574:	e58d5000 	str	r5, [sp]
 578:	e3a02080 	mov	r2, #128, 0	; 0x80
 57c:	e28d1010 	add	r1, sp, #16, 0
 580:	e3a00008 	mov	r0, #8, 0
 584:	ebfffeb9 	bl	70 <emit>
 588:	e1a07000 	mov	r7, r0
 58c:	eaffffc4 	b	4a4 <va_printk+0x21c>
 590:	e3a03000 	mov	r3, #0, 0
 594:	e5c63001 	strb	r3, [r6, #1]
 598:	e1a0200a 	mov	r2, sl
 59c:	e1a0100a 	mov	r1, sl
 5a0:	e59f0078 	ldr	r0, [pc, #120]	; 620 <va_printk+0x398>
 5a4:	ebfffffe 	bl	0 <printk>
 5a8:	e59f3074 	ldr	r3, [pc, #116]	; 624 <va_printk+0x39c>
 5ac:	e5933000 	ldr	r3, [r3]
 5b0:	e59d0008 	ldr	r0, [sp, #8]
 5b4:	e12fff33 	blx	r3
 5b8:	e3a030d3 	mov	r3, #211, 0	; 0xd3
 5bc:	e59f2044 	ldr	r2, [pc, #68]	; 608 <va_printk+0x380>
 5c0:	e59f1044 	ldr	r1, [pc, #68]	; 60c <va_printk+0x384>
 5c4:	e59f005c 	ldr	r0, [pc, #92]	; 628 <va_printk+0x3a0>
 5c8:	ebfffffe 	bl	0 <printk>
 5cc:	ebfffffe 	bl	0 <clean_reboot>
 5d0:	e2877001 	add	r7, r7, #1, 0
 5d4:	e4c43001 	strb	r3, [r4], #1
 5d8:	e1540008 	cmp	r4, r8
 5dc:	2affff37 	bcs	2c0 <va_printk+0x38>
 5e0:	e5d73000 	ldrb	r3, [r7]
 5e4:	e3530000 	cmp	r3, #0, 0
 5e8:	1afffff8 	bne	5d0 <va_printk+0x348>
 5ec:	eaffff33 	b	2c0 <va_printk+0x38>
 5f0:	e3a03000 	mov	r3, #0, 0
 5f4:	e4c43001 	strb	r3, [r4], #1
 5f8:	e0440009 	sub	r0, r4, r9
 5fc:	e28ddf45 	add	sp, sp, #276	; 0x114
 600:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 604:	00000058 	andeq	r0, r0, r8, asr r0
 608:	00000018 	andeq	r0, r0, r8, lsl r0
 60c:	00000000 	andeq	r0, r0, r0
 610:	00000014 	andeq	r0, r0, r4, lsl r0
 614:	00000064 	andeq	r0, r0, r4, rrx
 618:	00000068 	andeq	r0, r0, r8, rrx
 61c:	00000084 	andeq	r0, r0, r4, lsl #1
 620:	000000ac 	andeq	r0, r0, ip, lsr #1
 624:	00000000 	andeq	r0, r0, r0
 628:	000000dc 	ldrdeq	r0, [r0], -ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
   4:	2d61762f 	stclcs	6, cr7, [r1, #-188]!	; 0xffffff44
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  10:	00000000 	andeq	r0, r0, r0
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc9284>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #12
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #12
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  5c:	203c2068 	eorscs	r2, ip, r8, rrx
  60:	00003233 	andeq	r3, r0, r3, lsr r2
  64:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  68:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  6c:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  70:	2c746d66 	ldclcs	13, cr6, [r4], #-408	; 0xfffffe68
  74:	6c6c2220 	sfmvs	f2, 2, [ip], #-128	; 0xffffff80
  78:	202c2278 	eorcs	r2, ip, r8, ror r2
  7c:	3d202933 			; <UNDEFINED> instruction: 0x3d202933
  80:	0030203d 	eorseq	r2, r0, sp, lsr r0
  84:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  88:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  8c:	3a73253a 	bcc	1cc957c <va_printk+0x1cc92f4>
  90:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
  94:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  98:	746f6e20 	strbtvc	r6, [pc], #-3616	; a0 <.rodata.str1.4+0xa0>
  9c:	616e6520 	cmnvs	lr, r0, lsr #10
  a0:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  a4:	0a212121 	beq	848530 <va_printk+0x8482a8>
  a8:	00000000 	andeq	r0, r0, r0
  ac:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  b0:	203a6b74 	eorscs	r6, sl, r4, ror fp
  b4:	20746f6e 	rsbscs	r6, r4, lr, ror #30
  b8:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  bc:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  c0:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
  c4:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
  c8:	27207265 	strcs	r7, [r0, -r5, ror #4]!
  cc:	20276325 	eorcs	r6, r7, r5, lsr #6
  d0:	63736128 	cmnvs	r3, #10
  d4:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
  d8:	000a2964 	andeq	r2, sl, r4, ror #18
  dc:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  e0:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  e4:	3a73253a 	bcc	1cc95d4 <va_printk+0x1cc934c>
  e8:	703a6425 	eorsvc	r6, sl, r5, lsr #8
  ec:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  f0:	7265206b 	rsbvc	r2, r5, #107, 0	; 0x6b
  f4:	0a726f72 	beq	1c9bec4 <va_printk+0x1c9bc3c>
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3978>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.3926>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.4004>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000904 	andeq	r0, r0, r4, lsl #18
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000018d 	andeq	r0, r0, sp, lsl #3
  10:	00014b0c 	andeq	r4, r1, ip, lsl #22
	...
  1c:	00062c00 	andeq	r2, r6, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	1a070403 	bne	1c1014 <va_printk+0x1c0d8c>
  30:	03000001 	movweq	r0, #1
  34:	00e90601 	rsceq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00002f05 	andeq	r2, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000088 	andeq	r0, r0, r8, lsl #1
  48:	70050803 	andvc	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00b80801 	adcseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00016d07 	andeq	r6, r1, r7, lsl #26
  5c:	010c0400 	tsteq	ip, r0, lsl #8
  60:	34020000 	strcc	r0, [r2], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	0000025c 	andeq	r0, r0, ip, asr r2
  70:	00002604 	andeq	r2, r0, r4, lsl #12
  74:	19370200 	ldmdbne	r7!, {r9}
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	f5070803 			; <UNDEFINED> instruction: 0xf5070803
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	39070000 	stmdbcc	r7, {}	; <UNPREDICTABLE>
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	00000161 	andeq	r0, r0, r1, ror #2
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	01150700 	tsteq	r5, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	07000000 	streq	r0, [r0, -r0]
  d8:	0000004d 	andeq	r0, r0, sp, asr #32
  dc:	b90d0b04 	stmdblt	sp, {r2, r8, r9, fp}
  e0:	07000000 	streq	r0, [r0, -r0]
  e4:	00000242 	andeq	r0, r0, r2, asr #4
  e8:	b90d0c04 	stmdblt	sp, {r2, sl, fp}
  ec:	07000000 	streq	r0, [r0, -r0]
  f0:	0000005c 	andeq	r0, r0, ip, asr r0
  f4:	b90d0d04 	stmdblt	sp, {r2, r8, sl, fp}
  f8:	07000000 	streq	r0, [r0, -r0]
  fc:	000000ce 	andeq	r0, r0, lr, asr #1
 100:	b90d0e04 	stmdblt	sp, {r2, r9, sl, fp}
 104:	07000000 	streq	r0, [r0, -r0]
 108:	00000280 	andeq	r0, r0, r0, lsl #5
 10c:	b90d0f04 	stmdblt	sp, {r2, r8, r9, sl, fp}
 110:	07000000 	streq	r0, [r0, -r0]
 114:	000000ab 	andeq	r0, r0, fp, lsr #1
 118:	b90d1004 	stmdblt	sp, {r2, ip}
 11c:	07000000 	streq	r0, [r0, -r0]
 120:	0000029e 	muleq	r0, lr, r2
 124:	b90d1104 	stmdblt	sp, {r2, r8, ip}
 128:	07000000 	streq	r0, [r0, -r0]
 12c:	000000da 	ldrdeq	r0, [r0], -sl
 130:	b90d1204 	stmdblt	sp, {r2, r9, ip}
 134:	04000000 	streq	r0, [r0], #-0
 138:	0000028f 	andeq	r0, r0, pc, lsl #5
 13c:	431b2805 	tstmi	fp, #327680	; 0x50000
 140:	0a000001 	beq	14c <.debug_info+0x14c>
 144:	0000007e 	andeq	r0, r0, lr, ror r0
 148:	5a000604 	bpl	1960 <va_printk+0x16d8>
 14c:	0b000001 	bleq	158 <.debug_info+0x158>
 150:	0000015c 	andeq	r0, r0, ip, asr r1
 154:	0000015a 	andeq	r0, r0, sl, asr r1
 158:	040c0000 	streq	r0, [ip], #-0
 15c:	00004504 	andeq	r4, r0, r4, lsl #10
 160:	18630500 	stmdane	r3!, {r8, sl}^
 164:	00000137 	andeq	r0, r0, r7, lsr r1
 168:	0002760d 	andeq	r7, r2, sp, lsl #12
 16c:	05810100 	streq	r0, [r1, #256]	; 0x100
 170:	00000025 	andeq	r0, r0, r5, lsr #32
 174:	00000288 	andeq	r0, r0, r8, lsl #5
 178:	000003a4 	andeq	r0, r0, r4, lsr #7
 17c:	055c9c01 	ldrbeq	r9, [ip, #-3073]	; 0xfffff3ff
 180:	620e0000 	andvs	r0, lr, #0, 0
 184:	01006675 	tsteq	r0, r5, ror r6
 188:	055c1581 	ldrbeq	r1, [ip, #-1409]	; 0xfffffa7f
 18c:	00060000 	andeq	r0, r6, r0
 190:	00000000 	andeq	r0, r0, r0
 194:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 198:	1e810100 	rmfnes	f0, f1, f0
 19c:	00000025 	andeq	r0, r0, r5, lsr #32
 1a0:	00000038 	andeq	r0, r0, r8, lsr r0
 1a4:	00000032 	andeq	r0, r0, r2, lsr r0
 1a8:	746d660e 	strbtvc	r6, [sp], #-1550	; 0xfffff9f2
 1ac:	2d810100 	stfcss	f0, [r1]
 1b0:	000000b3 	strheq	r0, [r0], -r3
 1b4:	0000006a 	andeq	r0, r0, sl, rrx
 1b8:	00000066 	andeq	r0, r0, r6, rrx
 1bc:	0001270f 	andeq	r2, r1, pc, lsl #14
 1c0:	3a810100 	bcc	fe0405c8 <va_printk+0xfe040340>
 1c4:	0000015c 	andeq	r0, r0, ip, asr r1
 1c8:	7dd49103 	ldfvcp	f1, [r4, #12]
 1cc:	01007010 	tsteq	r0, r0, lsl r0
 1d0:	055c0882 	ldrbeq	r0, [ip, #-2178]	; 0xfffff77e
 1d4:	009c0000 	addseq	r0, ip, r0
 1d8:	00880000 	addeq	r0, r8, r0
 1dc:	65100000 	ldrvs	r0, [r0, #-0]
 1e0:	12820100 	addne	r0, r2, #0
 1e4:	0000055c 	andeq	r0, r0, ip, asr r5
 1e8:	0000011e 	andeq	r0, r0, lr, lsl r1
 1ec:	0000011a 	andeq	r0, r0, sl, lsl r1
 1f0:	00307810 	eorseq	r7, r0, r0, lsl r8
 1f4:	5d0e8301 	stcpl	3, cr8, [lr, #-4]
 1f8:	47000000 	strmi	r0, [r0, -r0]
 1fc:	45000001 	strmi	r0, [r0, #-1]
 200:	11000001 	tstne	r0, r1
 204:	01003178 	tsteq	r0, r8, ror r1
 208:	005d1183 	subseq	r1, sp, r3, lsl #3
 20c:	3b120000 	blcc	480008 <va_printk+0x47fd80>
 210:	01000001 	tsteq	r0, r1
 214:	00b31186 	adcseq	r1, r3, r6, lsl #3
 218:	015e0000 	cmpeq	lr, r0
 21c:	015a0000 	cmpeq	sl, r0
 220:	91130000 	tstls	r3, r0
 224:	72000000 	andvc	r0, r0, #0, 0
 228:	05000005 	streq	r0, [r0, #-5]
 22c:	00001803 	andeq	r1, r0, r3, lsl #16
 230:	02f01400 	rscseq	r1, r0, #0, 8
 234:	03000000 	movweq	r0, #0
 238:	73100000 	tstvc	r0, #0, 0
 23c:	0a910100 	beq	fe440644 <va_printk+0xfe4403bc>
 240:	0000055c 	andeq	r0, r0, ip, asr r5
 244:	00000190 	muleq	r0, r0, r1
 248:	0000017e 	andeq	r0, r0, lr, ror r1
 24c:	6d756e15 	ldclvs	14, cr6, [r5, #-84]!	; 0xffffffac
 250:	0d910100 	ldfeqs	f0, [r1]
 254:	00000577 	andeq	r0, r0, r7, ror r5
 258:	7dd89103 	ldfvcp	f1, [r8, #12]
 25c:	0002ab16 	andeq	sl, r2, r6, lsl fp
 260:	17910100 	ldrne	r0, [r1, r0, lsl #2]
 264:	00000577 	andeq	r0, r0, r7, ror r5
 268:	7ed89103 	atnvce	f1, f3
 26c:	00006a12 	andeq	r6, r0, r2, lsl sl
 270:	0d920100 	ldfeqs	f0, [r2]
 274:	0000002c 	andeq	r0, r0, ip, lsr #32
 278:	00000201 	andeq	r0, r0, r1, lsl #4
 27c:	000001fb 	strdeq	r0, [r0], -fp
 280:	00000017 	andeq	r0, r0, r7, lsl r0
 284:	00050400 	andeq	r0, r5, r0, lsl #8
 288:	78781500 	ldmdavc	r8!, {r8, sl, ip}^
 28c:	1a9f0100 	bne	fe7c0694 <va_printk+0xfe7c040c>
 290:	00000070 	andeq	r0, r0, r0, ror r0
 294:	04935b06 	ldreq	r5, [r3], #2822	; 0xb06
 298:	18049353 	stmdane	r4, {r0, r1, r4, r6, r8, r9, ip, pc}
 29c:	000003c8 	andeq	r0, r0, r8, asr #7
 2a0:	000008d7 	ldrdeq	r0, [r0], -r7
 2a4:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
 2a8:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 2ac:	01190076 	tsteq	r9, r6, ror r0
 2b0:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 2b4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 2b8:	33015201 	movwcc	r5, #4609	; 0x1201
 2bc:	040c1800 	streq	r1, [ip], #-2048	; 0xfffff800
 2c0:	05870000 	streq	r0, [r7]
 2c4:	02eb0000 	rsceq	r0, fp, #0, 0
 2c8:	01190000 	tsteq	r9, r0
 2cc:	19400150 	stmdbne	r0, {r4, r6, r8}^
 2d0:	91035101 	tstls	r3, r1, lsl #2
 2d4:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 2d8:	80080252 	andhi	r0, r8, r2, asr r2
 2dc:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 2e0:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 2e4:	02047d02 	andeq	r7, r4, #128	; 0x80
 2e8:	1800007a 	stmdane	r0, {r1, r3, r4, r5, r6}
 2ec:	0000042c 	andeq	r0, r0, ip, lsr #8
 2f0:	00000587 	andeq	r0, r0, r7, lsl #11
 2f4:	0000031f 	andeq	r0, r0, pc, lsl r3
 2f8:	01500119 	cmpeq	r0, r9, lsl r1
 2fc:	51011940 	tstpl	r1, r0, asr #18
 300:	7ed09103 	atnvcs	f1, f3
 304:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 308:	01198008 	tsteq	r9, r8
 30c:	007b0253 	rsbseq	r0, fp, r3, asr r2
 310:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 314:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 318:	02047d02 	andeq	r7, r4, #128	; 0x80
 31c:	1800007a 	stmdane	r0, {r1, r3, r4, r5, r6}
 320:	00000438 	andeq	r0, r0, r8, lsr r4
 324:	000008e3 	andeq	r0, r0, r3, ror #17
 328:	0000033b 	andeq	r0, r0, fp, lsr r3
 32c:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
 330:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 334:	91035101 	tstls	r3, r1, lsl #2
 338:	18007ed2 	stmdane	r0, {r1, r4, r6, r7, r9, sl, fp, ip, sp, lr}
 33c:	00000458 	andeq	r0, r0, r8, asr r4
 340:	000008ef 	andeq	r0, r0, pc, ror #17
 344:	00000374 	andeq	r0, r0, r4, ror r3
 348:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 34c:	00001403 	andeq	r1, r0, r3, lsl #8
 350:	51011900 	tstpl	r1, r0, lsl #18
 354:	00000305 	andeq	r0, r0, r5, lsl #6
 358:	01190000 	tsteq	r9, r0
 35c:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 360:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 364:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 368:	7d02199d 	vstrvc.16	s2, [r2, #-314]	; 0xfffffec6	; <UNPREDICTABLE>
 36c:	68030500 	stmdavs	r3, {r8, sl}
 370:	00000000 	andeq	r0, r0, r0
 374:	00045c1a 	andeq	r5, r4, sl, lsl ip
 378:	0008fb00 	andeq	pc, r8, r0, lsl #22
 37c:	04701800 	ldrbteq	r1, [r0], #-2048	; 0xfffff800
 380:	08ef0000 	stmiaeq	pc!, {}^	; <UNPREDICTABLE>
 384:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
 388:	01190000 	tsteq	r9, r0
 38c:	84030550 	strhi	r0, [r3], #-1360	; 0xfffffab0
 390:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 394:	03055101 	movweq	r5, #20737	; 0x5101
 398:	00000000 	andeq	r0, r0, r0
 39c:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 3a0:	00001803 	andeq	r1, r0, r3, lsl #16
 3a4:	53011900 	movwpl	r1, #6400	; 0x1900
 3a8:	00af0802 	adceq	r0, pc, r2, lsl #16
 3ac:	0004741a 	andeq	r7, r4, sl, lsl r4
 3b0:	0008fb00 	andeq	pc, r8, r0, lsl #22
 3b4:	04a01800 	strteq	r1, [r0], #2048	; 0x800
 3b8:	05870000 	streq	r0, [r7]
 3bc:	03e20000 	mvneq	r0, #0, 0
 3c0:	01190000 	tsteq	r9, r0
 3c4:	193a0150 	ldmdbne	sl!, {r4, r6, r8}
 3c8:	91035101 	tstls	r3, r1, lsl #2
 3cc:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 3d0:	80080252 	andhi	r0, r8, r2, asr r2
 3d4:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 3d8:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 3dc:	01047d02 	tsteq	r4, r2, lsl #26
 3e0:	d8180031 	ldmdale	r8, {r0, r4, r5}
 3e4:	87000004 	strhi	r0, [r0, -r4]
 3e8:	0f000005 	svceq	0x00000005
 3ec:	19000004 	stmdbne	r0, {r2}
 3f0:	3a015001 	bcc	543fc <va_printk+0x54174>
 3f4:	03510119 	cmpeq	r1, #1073741830	; 0x40000006
 3f8:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 3fc:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 400:	7d021980 	vstrvc.16	s2, [r2, #-256]	; 0xffffff00	; <UNPREDICTABLE>
 404:	00750200 	rsbseq	r0, r5, r0, lsl #4
 408:	047d0219 	ldrbteq	r0, [sp], #-537	; 0xfffffde7
 40c:	18003001 	stmdane	r0, {r0, ip, sp}
 410:	0000050c 	andeq	r0, r0, ip, lsl #10
 414:	00000587 	andeq	r0, r0, r7, lsl #11
 418:	0000043c 	andeq	r0, r0, ip, lsr r4
 41c:	01500119 	cmpeq	r0, r9, lsl r1
 420:	51011940 	tstpl	r1, r0, asr #18
 424:	7dd09103 	ldfvcp	f1, [r0, #12]
 428:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 42c:	02198008 	andseq	r8, r9, #8, 0
 430:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 434:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 438:	00300104 	eorseq	r0, r0, r4, lsl #2
 43c:	00054018 	andeq	r4, r5, r8, lsl r0
 440:	00058700 	andeq	r8, r5, r0, lsl #14
 444:	00046900 	andeq	r6, r4, r0, lsl #18
 448:	50011900 	andpl	r1, r1, r0, lsl #18
 44c:	01193201 	tsteq	r9, r1, lsl #4
 450:	d0910351 	addsle	r0, r1, r1, asr r3
 454:	5201197d 	andpl	r1, r1, #2048000	; 0x1f4000
 458:	19800802 	stmibne	r0, {r1, fp}
 45c:	02007d02 	andeq	r7, r0, #128	; 0x80
 460:	02190075 	andseq	r0, r9, #117, 0	; 0x75
 464:	3001047d 	andcc	r0, r1, sp, ror r4
 468:	05881800 	streq	r1, [r8, #2048]	; 0x800
 46c:	05870000 	streq	r0, [r7]
 470:	04960000 	ldreq	r0, [r6], #0
 474:	01190000 	tsteq	r9, r0
 478:	19380150 	ldmdbne	r8!, {r4, r6, r8}
 47c:	91035101 	tstls	r3, r1, lsl #2
 480:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 484:	80080252 	andhi	r0, r8, r2, asr r2
 488:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 48c:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 490:	01047d02 	tsteq	r4, r2, lsl #26
 494:	a8180030 	ldmdage	r8, {r4, r5}
 498:	ef000005 	svc	0x00000005
 49c:	b9000008 	stmdblt	r0, {r3}
 4a0:	19000004 	stmdbne	r0, {r2}
 4a4:	03055001 	movweq	r5, #20481	; 0x5001
 4a8:	000000ac 	andeq	r0, r0, ip, lsr #1
 4ac:	02510119 	subseq	r0, r1, #1073741830	; 0x40000006
 4b0:	0119007a 	tsteq	r9, sl, ror r0
 4b4:	007a0252 	rsbseq	r0, sl, r2, asr r2
 4b8:	05b81b00 	ldreq	r1, [r8, #2816]!	; 0xb00
 4bc:	04cb0000 	strbeq	r0, [fp], #0
 4c0:	01190000 	tsteq	r9, r0
 4c4:	c8910450 	ldmgt	r1, {r4, r6, sl}
 4c8:	1800067d 	stmdane	r0, {r0, r2, r3, r4, r5, r6, r9, sl}
 4cc:	000005cc 	andeq	r0, r0, ip, asr #11
 4d0:	000008ef 	andeq	r0, r0, pc, ror #17
 4d4:	000004fa 	strdeq	r0, [r0], -sl
 4d8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 4dc:	0000dc03 	andeq	sp, r0, r3, lsl #24
 4e0:	51011900 	tstpl	r1, r0, lsl #18
 4e4:	00000305 	andeq	r0, r0, r5, lsl #6
 4e8:	01190000 	tsteq	r9, r0
 4ec:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 4f0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 4f4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 4f8:	d01a00d3 	ldrsble	r0, [sl], -r3
 4fc:	fb000005 	blx	51a <.debug_info+0x51a>
 500:	00000008 	andeq	r0, r0, r8
 504:	00030818 	andeq	r0, r3, r8, lsl r8
 508:	00080500 	andeq	r0, r8, r0, lsl #10
 50c:	00051800 	andeq	r1, r5, r0, lsl #16
 510:	50011900 	andpl	r1, r1, r0, lsl #18
 514:	00007702 	andeq	r7, r0, r2, lsl #14
 518:	0003b418 	andeq	fp, r3, r8, lsl r4
 51c:	0008ef00 	andeq	lr, r8, r0, lsl #30
 520:	00055100 	andeq	r5, r5, r0, lsl #2
 524:	50011900 	andpl	r1, r1, r0, lsl #18
 528:	00140305 	andseq	r0, r4, r5, lsl #6
 52c:	01190000 	tsteq	r9, r0
 530:	00030551 	andeq	r0, r3, r1, asr r5
 534:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 538:	03055201 	movweq	r5, #20993	; 0x5201
 53c:	00000018 	andeq	r0, r0, r8, lsl r0
 540:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 544:	02199808 	andseq	r9, r9, #8, 16	; 0x80000
 548:	0305007d 	movweq	r0, #20605	; 0x507d
 54c:	00000058 	andeq	r0, r0, r8, asr r0
 550:	03b81a00 			; <UNDEFINED> instruction: 0x03b81a00
 554:	08fb0000 	ldmeq	fp!, {}^	; <UNPREDICTABLE>
 558:	00000000 	andeq	r0, r0, r0
 55c:	00b90408 	adcseq	r0, r9, r8, lsl #8
 560:	c01c0000 	andsgt	r0, ip, r0
 564:	72000000 	andvc	r0, r0, #0, 0
 568:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
 56c:	0000002c 	andeq	r0, r0, ip, lsr #32
 570:	62090009 	andvs	r0, r9, #9, 0
 574:	1c000005 	stcne	0, cr0, [r0], {5}
 578:	000000b9 	strheq	r0, [r0], -r9
 57c:	00000587 	andeq	r0, r0, r7, lsl #11
 580:	00002c1d 	andeq	r2, r0, sp, lsl ip
 584:	1e007f00 	cdpne	15, 0, cr7, cr0, cr0, {0}
 588:	0000024f 	andeq	r0, r0, pc, asr #4
 58c:	5c014901 			; <UNDEFINED> instruction: 0x5c014901
 590:	70000005 	andvc	r0, r0, r5
 594:	b4000000 	strlt	r0, [r0], #-0
 598:	01000001 	tsteq	r0, r1
 59c:	0006f09c 	muleq	r6, ip, r0
 5a0:	02b81f00 	adcseq	r1, r8, #0, 30
 5a4:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 5a8:	00002c0f 	andeq	r2, r0, pc, lsl #24
 5ac:	00023100 	andeq	r3, r2, r0, lsl #2
 5b0:	00022b00 	andeq	r2, r2, r0, lsl #22
 5b4:	73640e00 	cmnvc	r4, #0, 28
 5b8:	49010074 	stmdbmi	r1, {r2, r4, r5, r6}
 5bc:	00055c1b 	andeq	r5, r5, fp, lsl ip
 5c0:	00026f00 	andeq	r6, r2, r0, lsl #30
 5c4:	00025f00 	andeq	r5, r2, r0, lsl #30
 5c8:	006e0e00 	rsbeq	r0, lr, r0, lsl #28
 5cc:	25244901 	strcs	r4, [r4, #-2305]!	; 0xfffff6ff
 5d0:	d3000000 	movwle	r0, #0
 5d4:	cf000002 	svcgt	0x00000002
 5d8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 5dc:	006c6176 	rsbeq	r6, ip, r6, ror r1
 5e0:	252b4901 	strcs	r4, [fp, #-2305]!	; 0xfffff6ff
 5e4:	fd000000 	stc2	0, cr0, [r0, #-0]
 5e8:	f1000002 	cps	#2
 5ec:	1f000002 	svcne	0x00000002
 5f0:	0000006a 	andeq	r0, r0, sl, rrx
 5f4:	25344901 	ldrcs	r4, [r4, #-2305]!	; 0xfffff6ff
 5f8:	53000000 	movwpl	r0, #0
 5fc:	4d000003 	stcmi	0, cr0, [r0, #-12]
 600:	0f000003 	svceq	0x00000003
 604:	000002bd 			; <UNDEFINED> instruction: 0x000002bd
 608:	253f4901 	ldrcs	r4, [pc, #-2305]!	; fffffd0f <va_printk+0xfffffa87>
 60c:	02000000 	andeq	r0, r0, #0, 0
 610:	62150491 	andsvs	r0, r5, #-1862270976	; 0x91000000
 614:	01006675 	tsteq	r0, r5, ror r6
 618:	06f0074e 	ldrbteq	r0, [r0], lr, asr #14
 61c:	91030000 	mrsls	r0, (UNDEF: 3)
 620:	70107fa8 	andsvc	r7, r0, r8, lsr #31
 624:	114e0100 	mrsne	r0, (UNDEF: 94)
 628:	0000055c 	andeq	r0, r0, ip, asr r5
 62c:	0000039d 	muleq	r0, sp, r3
 630:	0000037d 	andeq	r0, r0, sp, ror r3
 634:	01007510 	tsteq	r0, r0, lsl r5
 638:	002c0b4f 	eoreq	r0, ip, pc, asr #22
 63c:	04830000 	streq	r0, [r3], #0
 640:	046f0000 	strbteq	r0, [pc], #-0	; 8 <.debug_info+0x8>
 644:	91130000 	tstls	r3, r0
 648:	10000000 	andne	r0, r0, r0
 64c:	05000007 	streq	r0, [r0, #-7]
 650:	00000003 	andeq	r0, r0, r3
 654:	00dc2000 	sbcseq	r2, ip, r0
 658:	00780000 	rsbseq	r0, r8, r0
 65c:	06770000 	ldrbteq	r0, [r7], -r0
 660:	80120000 	andshi	r0, r2, r0
 664:	01000001 	tsteq	r0, r1
 668:	002c0d54 	eoreq	r0, ip, r4, asr sp
 66c:	05040000 	streq	r0, [r4, #-0]
 670:	04fc0000 	ldrbteq	r0, [ip], #0
 674:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 678:	00000194 	muleq	r0, r4, r1
 67c:	000007a2 	andeq	r0, r0, r2, lsr #15
 680:	0000068c 	andeq	r0, r0, ip, lsl #13
 684:	03510119 	cmpeq	r1, #1073741830	; 0x40000006
 688:	007fa091 			; <UNDEFINED> instruction: 0x007fa091
 68c:	0001a818 	andeq	sl, r1, r8, lsl r8
 690:	00071500 	andeq	r1, r7, r0, lsl #10
 694:	0006ad00 	andeq	sl, r6, r0, lsl #26
 698:	50011900 	andpl	r1, r1, r0, lsl #18
 69c:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 6a0:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
 6a4:	53011900 	movwpl	r1, #6400	; 0x1900
 6a8:	7fa09103 	svcvc	0x00a09103
 6ac:	02001800 	andeq	r1, r0, #0, 16
 6b0:	08ef0000 	stmiaeq	pc!, {}^	; <UNPREDICTABLE>
 6b4:	06e60000 	strbteq	r0, [r6], r0
 6b8:	01190000 	tsteq	r9, r0
 6bc:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 6c0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 6c4:	03055101 	movweq	r5, #20737	; 0x5101
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 6d0:	00000003 	andeq	r0, r0, r3
 6d4:	53011900 	movwpl	r1, #6400	; 0x1900
 6d8:	19790802 	ldmdbne	r9!, {r1, fp}^
 6dc:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 6e0:	00002803 	andeq	r2, r0, r3, lsl #16
 6e4:	041a0000 	ldreq	r0, [sl], #-0
 6e8:	fb000002 	blx	6fa <.debug_info+0x6fa>
 6ec:	00000008 	andeq	r0, r0, r8
 6f0:	0000b91c 	andeq	fp, r0, ip, lsl r9
 6f4:	00070000 	andeq	r0, r7, r0
 6f8:	002c1d00 	eoreq	r1, ip, r0, lsl #26
 6fc:	003f0000 	eorseq	r0, pc, r0
 700:	0000c01c 	andeq	ip, r0, ip, lsl r0
 704:	00071000 	andeq	r1, r7, r0
 708:	002c1d00 	eoreq	r1, ip, r0, lsl #26
 70c:	00040000 	andeq	r0, r4, r0
 710:	00070009 	andeq	r0, r7, r9
 714:	026e1e00 	rsbeq	r1, lr, #0, 28
 718:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 71c:	00055c0e 	andeq	r5, r5, lr, lsl #24
 720:	00003800 	andeq	r3, r0, r0, lsl #16
 724:	00003800 	andeq	r3, r0, r0, lsl #16
 728:	a29c0100 	addsge	r0, ip, #0
 72c:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
 730:	00747364 	rsbseq	r7, r4, r4, ror #6
 734:	5c1c3801 	ldcpl	8, cr3, [ip], {1}
 738:	45000005 	strmi	r0, [r0, #-5]
 73c:	3b000005 	blcc	1c <.debug_info+0x1c>
 740:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
 744:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
 748:	00002525 	andeq	r2, r0, r5, lsr #10
 74c:	00058c00 	andeq	r8, r5, r0, lsl #24
 750:	00058800 	andeq	r8, r5, r0, lsl #16
 754:	00700e00 	rsbseq	r0, r0, r0, lsl #28
 758:	5c2e3801 	stcpl	8, cr3, [lr], #-4
 75c:	b5000005 	strlt	r0, [r0, #-5]
 760:	ad000005 	stcge	0, cr0, [r0, #-20]	; 0xffffffec
 764:	1f000005 	svcne	0x00000005
 768:	00000145 	andeq	r0, r0, r5, asr #2
 76c:	5c373801 	ldcpl	8, cr3, [r7], #-4
 770:	ef000005 	svc	0x00000005
 774:	eb000005 	bl	1c <.debug_info+0x1c>
 778:	10000005 	andne	r0, r0, r5
 77c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 780:	25063a01 	strcs	r3, [r6, #-2561]	; 0xfffff5ff
 784:	15000000 	strne	r0, [r0, #-0]
 788:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
 78c:	10000006 	andne	r0, r0, r6
 790:	3e010073 	mcrcc	0, 0, r0, cr1, cr3, {3}
 794:	00055c08 	andeq	r5, r5, r8, lsl #24
 798:	00066300 	andeq	r6, r6, r0, lsl #6
 79c:	00066100 	andeq	r6, r6, r0, lsl #2
 7a0:	70210000 	eorvc	r0, r1, r0
 7a4:	01006461 	tsteq	r0, r1, ror #8
 7a8:	055c0e2e 	ldrbeq	r0, [ip, #-3630]	; 0xfffff1d2
 7ac:	00140000 	andseq	r0, r4, r0
 7b0:	00240000 	eoreq	r0, r4, r0
 7b4:	9c010000 	stcls	0, cr0, [r1], {-0}
 7b8:	00000805 	andeq	r0, r0, r5, lsl #16
 7bc:	0100700e 	tsteq	r0, lr
 7c0:	055c182e 	ldrbeq	r1, [ip, #-2094]	; 0xfffff7d2
 7c4:	067c0000 	ldrbteq	r0, [ip], -r0
 7c8:	06760000 	ldrbteq	r0, [r6], -r0
 7cc:	b81f0000 	ldmdalt	pc, {}	; <UNPREDICTABLE>
 7d0:	01000002 	tsteq	r0, r2
 7d4:	055c222e 	ldrbeq	r2, [ip, #-558]	; 0xfffffdd2
 7d8:	06ab0000 	strteq	r0, [fp], r0
 7dc:	06a70000 	strteq	r0, [r7], r0
 7e0:	6a0f0000 	bvs	3c0008 <va_printk+0x3bfd80>
 7e4:	01000000 	mrseq	r0, (UNDEF: 0)
 7e8:	00252c2e 	eoreq	r2, r5, lr, lsr #24
 7ec:	52010000 	andpl	r0, r1, #0, 0
 7f0:	6e656c10 	mcrvs	12, 3, r6, cr5, cr0, {0}
 7f4:	062f0100 	strteq	r0, [pc], -r0, lsl #2
 7f8:	00000025 	andeq	r0, r0, r5, lsr #32
 7fc:	000006ce 	andeq	r0, r0, lr, asr #13
 800:	000006cc 	andeq	r0, r0, ip, asr #13
 804:	001e1e00 	andseq	r1, lr, r0, lsl #28
 808:	27010000 	strcs	r0, [r1, -r0]
 80c:	0000250c 	andeq	r2, r0, ip, lsl #10
 810:	00000000 	andeq	r0, r0, r0
 814:	00001400 	andeq	r1, r0, r0, lsl #8
 818:	329c0100 	addscc	r0, ip, #0
 81c:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
 820:	27010063 	strcs	r0, [r1, -r3, rrx]
 824:	00002518 	andeq	r2, r0, r8, lsl r5
 828:	0006e700 	andeq	lr, r6, r0, lsl #14
 82c:	0006e100 	andeq	lr, r6, r0, lsl #2
 830:	2c220000 	stccs	0, cr0, [r2], #-0
 834:	01000001 	tsteq	r0, r1
 838:	0224061f 	eoreq	r0, r4, #32505856	; 0x1f00000
 83c:	00640000 	rsbeq	r0, r4, r0
 840:	9c010000 	stcls	0, cr0, [r1], {-0}
 844:	000008c2 	andeq	r0, r0, r2, asr #17
 848:	0000c61f 	andeq	ip, r0, pc, lsl r6
 84c:	1b1f0100 	blne	7c0c54 <va_printk+0x7c09cc>
 850:	0000009e 	muleq	r0, lr, r0
 854:	00000719 	andeq	r0, r0, r9, lsl r7
 858:	00000715 	andeq	r0, r0, r5, lsl r7
 85c:	0002541f 	andeq	r5, r2, pc, lsl r4
 860:	301f0100 	andscc	r0, pc, r0, lsl #2
 864:	000000d1 	ldrdeq	r0, [r0], -r1
 868:	0000073e 	andeq	r0, r0, lr, lsr r7
 86c:	0000073a 	andeq	r0, r0, sl, lsr r7
 870:	00009113 	andeq	r9, r0, r3, lsl r1
 874:	0008d200 	andeq	sp, r8, r0, lsl #4
 878:	08030500 	stmdaeq	r3, {r8, sl}
 87c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 880:	0000026c 	andeq	r0, r0, ip, ror #4
 884:	000008ef 	andeq	r0, r0, pc, ror #17
 888:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
 88c:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 890:	00001403 	andeq	r1, r0, r3, lsl #8
 894:	51011900 	tstpl	r1, r0, lsl #18
 898:	00000305 	andeq	r0, r0, r5, lsl #6
 89c:	01190000 	tsteq	r9, r0
 8a0:	08030552 	stmdaeq	r3, {r1, r4, r6, r8, sl}
 8a4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 8a8:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 8ac:	7d021920 	vstrvc.16	s2, [r2, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
 8b0:	50030500 	andpl	r0, r3, r0, lsl #10
 8b4:	00000000 	andeq	r0, r0, r0
 8b8:	0002701a 	andeq	r7, r2, sl, lsl r0
 8bc:	0008fb00 	andeq	pc, r8, r0, lsl #22
 8c0:	c01c0000 	andsgt	r0, ip, r0
 8c4:	d2000000 	andle	r0, r0, #0, 0
 8c8:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
 8cc:	0000002c 	andeq	r0, r0, ip, lsr #32
 8d0:	c209000e 	andgt	r0, r9, #14, 0
 8d4:	23000008 	movwcs	r0, #8
 8d8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
 8dc:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
 8e0:	2305d603 	movwcs	sp, #22019	; 0x5603
 8e4:	00000166 	andeq	r0, r0, r6, ror #2
 8e8:	00000166 	andeq	r0, r0, r6, ror #2
 8ec:	2307d903 	movwcs	sp, #30979	; 0x7903
 8f0:	00000186 	andeq	r0, r0, r6, lsl #3
 8f4:	00000186 	andeq	r0, r0, r6, lsl #3
 8f8:	23062803 	movwcs	r2, #26627	; 0x6803
 8fc:	0000009e 	muleq	r0, lr, r0
 900:	0000009e 	muleq	r0, lr, r0
 904:	00066703 	andeq	r6, r6, r3, lsl #14

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <va_printk+0x2bfe24>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <va_printk+0xe835b8>
  30:	0b390b3b 	bleq	e42d24 <va_printk+0xe42a9c>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <va_printk+0x3809cc>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b0b0e03 	bleq	2c3884 <va_printk+0x2c35fc>
  74:	0b3b0b3a 	bleq	ec2d64 <va_printk+0xec2adc>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  84:	0019340b 	andseq	r3, r9, fp, lsl #8
  88:	000f0c00 	andeq	r0, pc, r0, lsl #24
  8c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <va_printk+0x380a78>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <va_printk+0x200a30>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a0e0300 	bcc	380ccc <va_printk+0x380a44>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  d8:	0b3b0b3a 	bleq	ec2dc8 <va_printk+0xec2b40>
  dc:	13490b39 	movtne	r0, #39737	; 0x9b39
  e0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e4:	11000017 	tstne	r0, r7, lsl r0
  e8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ec:	0b3b0b3a 	bleq	ec2ddc <va_printk+0xec2b54>
  f0:	13490b39 	movtne	r0, #39737	; 0x9b39
  f4:	34120000 	ldrcc	r0, [r2], #-0
  f8:	3a0e0300 	bcc	380d00 <va_printk+0x380a78>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 104:	1742b717 	smlaldne	fp, r2, r7, r7
 108:	34130000 	ldrcc	r0, [r3], #-0
 10c:	490e0300 	stmdbmi	lr, {r8, r9}
 110:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 114:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 118:	0111010b 	tsteq	r1, fp, lsl #2
 11c:	00000612 	andeq	r0, r0, r2, lsl r6
 120:	03003415 	movweq	r3, #1045	; 0x415
 124:	3b0b3a08 	blcc	2ce94c <va_printk+0x2ce6c4>
 128:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 12c:	00180213 	andseq	r0, r8, r3, lsl r2
 130:	00341600 	eorseq	r1, r4, r0, lsl #12
 134:	0b3a0e03 	bleq	e83948 <va_printk+0xe836c0>
 138:	0b390b3b 	bleq	e42e2c <va_printk+0xe42ba4>
 13c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 140:	0b170000 	bleq	5c0148 <va_printk+0x5bfec0>
 144:	01175501 	tsteq	r7, r1, lsl #10
 148:	18000013 	stmdane	r0, {r0, r1, r4}
 14c:	01018289 	smlabbeq	r1, r9, r2, r8
 150:	13310111 	teqne	r1, #1073741828	; 0x40000004
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	01828a19 	orreq	r8, r2, r9, lsl sl
 15c:	91180200 	tstls	r8, r0, lsl #4
 160:	00001842 	andeq	r1, r0, r2, asr #16
 164:	0182891a 	orreq	r8, r2, sl, lsl r9
 168:	31011100 	mrscc	r1, (UNDEF: 17)
 16c:	1b000013 	blne	1c0 <.debug_abbrev+0x1c0>
 170:	01018289 	smlabbeq	r1, r9, r2, r8
 174:	13010111 	movwne	r0, #4369	; 0x1111
 178:	011c0000 	tsteq	ip, r0
 17c:	01134901 	tsteq	r3, r1, lsl #18
 180:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
 184:	13490021 	movtne	r0, #36897	; 0x9021
 188:	00000b2f 	andeq	r0, r0, pc, lsr #22
 18c:	03012e1e 	movweq	r2, #7710	; 0x1e1e
 190:	3b0b3a0e 	blcc	2ce9d0 <va_printk+0x2ce748>
 194:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 198:	11134919 	tstne	r3, r9, lsl r9
 19c:	40061201 	andmi	r1, r6, r1, lsl #4
 1a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 1a4:	00001301 	andeq	r1, r0, r1, lsl #6
 1a8:	0300051f 	movweq	r0, #1311	; 0x51f
 1ac:	3b0b3a0e 	blcc	2ce9ec <va_printk+0x2ce764>
 1b0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1b4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1b8:	00001742 	andeq	r1, r0, r2, asr #14
 1bc:	11010b20 	tstne	r1, r0, lsr #22
 1c0:	01061201 	tsteq	r6, r1, lsl #4
 1c4:	21000013 	tstcs	r0, r3, lsl r0
 1c8:	0803012e 	stmdaeq	r3, {r1, r2, r3, r5, r8}
 1cc:	0b3b0b3a 	bleq	ec2ebc <va_printk+0xec2c34>
 1d0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1d4:	01111349 	tsteq	r1, r9, asr #6
 1d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
 1e0:	22000013 	andcs	r0, r0, #19, 0
 1e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 1e8:	0b3a0e03 	bleq	e839fc <va_printk+0xe83774>
 1ec:	0b390b3b 	bleq	e42ee0 <va_printk+0xe42c58>
 1f0:	01111927 	tsteq	r1, r7, lsr #18
 1f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 1f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
 1fc:	23000013 	movwcs	r0, #19
 200:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 204:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 208:	0b3a0e03 	bleq	e83a1c <va_printk+0xe83794>
 20c:	0b390b3b 	bleq	e42f00 <va_printk+0xe42c78>
 210:	Address 0x0000000000000210 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	02880000 	addeq	r0, r8, #0, 0
   8:	02b80000 	adcseq	r0, r8, #0, 0
   c:	00010000 	andeq	r0, r1, r0
  10:	0002b850 	andeq	fp, r2, r0, asr r8
  14:	00060400 	andeq	r0, r6, r0, lsl #8
  18:	59000100 	stmdbpl	r0, {r8}
  1c:	00000604 	andeq	r0, r0, r4, lsl #12
  20:	0000062c 	andeq	r0, r0, ip, lsr #12
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  38:	00000288 	andeq	r0, r0, r8, lsl #5
  3c:	000002a0 	andeq	r0, r0, r0, lsr #5
  40:	a0510001 	subsge	r0, r1, r1
  44:	b8000002 	stmdalt	r0, {r1}
  48:	03000002 	movweq	r0, #2
  4c:	9f017100 	svcls	0x00017100
  50:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  54:	0000062c 	andeq	r0, r0, ip, lsr #12
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  68:	02880000 	addeq	r0, r8, #0, 0
  6c:	02b80000 	adcseq	r0, r8, #0, 0
  70:	00010000 	andeq	r0, r1, r0
  74:	0002b852 	andeq	fp, r2, r2, asr r8
  78:	00060400 	andeq	r0, r6, r0, lsl #8
  7c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
  88:	00000001 	andeq	r0, r0, r1
  8c:	01000000 	mrseq	r0, (UNDEF: 0)
  90:	00000001 	andeq	r0, r0, r1
  94:	02000000 	andeq	r0, r0, #0, 0
  98:	00000002 	andeq	r0, r0, r2
  9c:	0000029c 	muleq	r0, ip, r2
  a0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  a4:	b8500001 	ldmdalt	r0, {r0}^
  a8:	bc000002 	stclt	0, cr0, [r0], {2}
  ac:	01000002 	tsteq	r0, r2
  b0:	02bc5400 	adcseq	r5, ip, #0, 8
  b4:	02c00000 	sbceq	r0, r0, #0, 0
  b8:	00030000 	andeq	r0, r3, r0
  bc:	c09f0174 	addsgt	r0, pc, r4, ror r1	; <UNPREDICTABLE>
  c0:	e4000002 	str	r0, [r0], #-2
  c4:	01000002 	tsteq	r0, r2
  c8:	02e45400 	rsceq	r5, r4, #0, 8
  cc:	02e80000 	rsceq	r0, r8, #0, 0
  d0:	00030000 	andeq	r0, r3, r0
  d4:	e89f0174 	ldm	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
  d8:	d4000002 	strle	r0, [r0], #-2
  dc:	01000005 	tsteq	r0, r5
  e0:	05d45400 	ldrbeq	r5, [r4, #1024]	; 0x400
  e4:	05d80000 	ldrbeq	r0, [r8]
  e8:	00030000 	andeq	r0, r3, r0
  ec:	d89f0174 	ldmle	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
  f0:	f0000005 			; <UNDEFINED> instruction: 0xf0000005
  f4:	01000005 	tsteq	r0, r5
  f8:	05f05400 	ldrbeq	r5, [r0, #1024]!	; 0x400
  fc:	05f80000 	ldrbeq	r0, [r8, #0]!
 100:	00030000 	andeq	r0, r3, r0
 104:	f89f0174 			; <UNDEFINED> instruction: 0xf89f0174
 108:	04000005 	streq	r0, [r0], #-5
 10c:	01000006 	tsteq	r0, r6
 110:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 11c:	02a40000 	adceq	r0, r4, #0, 0
 120:	06040000 	streq	r0, [r4], -r0
 124:	00010000 	andeq	r0, r1, r0
 128:	00060458 	andeq	r0, r6, r8, asr r4
 12c:	00062c00 	andeq	r2, r6, r0, lsl #24
 130:	f3000a00 	vpmax.u8	d0, d0, d0
 134:	01f35101 	mvnseq	r5, r1, lsl #2
 138:	1c312250 	lfmne	f2, 4, [r1], #-320	; 0xfffffec0
 13c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 140:	00000000 	andeq	r0, r0, r0
 144:	f0000100 			; <UNDEFINED> instruction: 0xf0000100
 148:	0b000003 	bleq	15c <.debug_loc+0x15c>
 14c:	01000004 	tsteq	r0, r4
 150:	00005300 	andeq	r5, r0, r0, lsl #6
 154:	00000000 	andeq	r0, r0, r0
 158:	00010000 	andeq	r0, r1, r0
 15c:	02ac0000 	adceq	r0, ip, #0, 0
 160:	02b80000 	adcseq	r0, r8, #0, 0
 164:	00010000 	andeq	r0, r1, r0
 168:	0002b852 	andeq	fp, r2, r2, asr r8
 16c:	00062c00 	andeq	r2, r6, r0, lsl #24
 170:	91000300 	mrsls	r0, LR_irq
 174:	00007dc8 	andeq	r7, r0, r8, asr #27
	...
 180:	01000000 	mrseq	r0, (UNDEF: 0)
 184:	00000001 	andeq	r0, r0, r1
	...
 190:	00000410 	andeq	r0, r0, r0, lsl r4
 194:	00000428 	andeq	r0, r0, r8, lsr #8
 198:	28500001 	ldmdacs	r0, {r0}^
 19c:	3c000004 	stccc	0, cr0, [r0], {4}
 1a0:	01000004 	tsteq	r0, r4
 1a4:	04a45700 	strteq	r5, [r4], #1792	; 0x700
 1a8:	04a40000 	strteq	r0, [r4], #0
 1ac:	00010000 	andeq	r0, r1, r0
 1b0:	0004a450 	andeq	sl, r4, r0, asr r4
 1b4:	0004ac00 	andeq	sl, r4, r0, lsl #24
 1b8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 1bc:	000004dc 	ldrdeq	r0, [r0], -ip
 1c0:	000004e0 	andeq	r0, r0, r0, ror #9
 1c4:	10500001 	subsne	r0, r0, r1
 1c8:	14000005 	strne	r0, [r0], #-5
 1cc:	01000005 	tsteq	r0, r5
 1d0:	05445000 	strbeq	r5, [r4, #-0]
 1d4:	05480000 	strbeq	r0, [r8, #-0]
 1d8:	00010000 	andeq	r0, r1, r0
 1dc:	00058c50 	andeq	r8, r5, r0, asr ip
 1e0:	00059000 	andeq	r9, r5, r0
 1e4:	50000100 	andpl	r0, r0, r0, lsl #2
 1e8:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1ec:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1f0:	00570001 	subseq	r0, r7, r1
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	02000000 	andeq	r0, r0, #0, 0
 1fc:	00000000 	andeq	r0, r0, r0
 200:	0002f400 	andeq	pc, r2, r0, lsl #8
 204:	0002f800 	andeq	pc, r2, r0, lsl #16
 208:	30000200 	andcc	r0, r0, r0, lsl #4
 20c:	0002f89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
 210:	00031400 	andeq	r1, r3, r0, lsl #8
 214:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 218:	0000031c 	andeq	r0, r0, ip, lsl r3
 21c:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 220:	00550001 	subseq	r0, r5, r1
	...
 230:	00007000 	andeq	r7, r0, r0
 234:	00009400 	andeq	r9, r0, r0, lsl #8
 238:	50000100 	andpl	r0, r0, r0, lsl #2
 23c:	00000094 	muleq	r0, r4, r0
 240:	000000fc 	strdeq	r0, [r0], -ip
 244:	02700003 	rsbseq	r0, r0, #3, 0
 248:	0000fc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 24c:	00022400 	andeq	r2, r2, r0, lsl #8
 250:	f3000400 	vshl.u8	d0, d0, d0
 254:	009f5001 	addseq	r5, pc, r1
	...
 26c:	70000000 	andvc	r0, r0, r0
 270:	e0000000 	and	r0, r0, r0
 274:	01000000 	mrseq	r0, (UNDEF: 0)
 278:	00e05100 	rsceq	r5, r0, r0, lsl #2
 27c:	01540000 	cmpeq	r4, r0
 280:	00010000 	andeq	r0, r1, r0
 284:	00015455 	andeq	r5, r1, r5, asr r4
 288:	00015800 	andeq	r5, r1, r0, lsl #16
 28c:	51000100 	mrspl	r0, (UNDEF: 16)
 290:	00000158 	andeq	r0, r0, r8, asr r1
 294:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 298:	b0550001 	subslt	r0, r5, r1
 29c:	c0000001 	andgt	r0, r0, r1
 2a0:	01000001 	tsteq	r0, r1
 2a4:	01c05100 	biceq	r5, r0, r0, lsl #2
 2a8:	01e40000 	mvneq	r0, r0
 2ac:	00010000 	andeq	r0, r1, r0
 2b0:	0001e455 	andeq	lr, r1, r5, asr r4
 2b4:	0001f800 	andeq	pc, r1, r0, lsl #16
 2b8:	51000100 	mrspl	r0, (UNDEF: 16)
 2bc:	000001f8 	strdeq	r0, [r0], -r8
 2c0:	00000224 	andeq	r0, r0, r4, lsr #4
 2c4:	00550001 	subseq	r0, r5, r1
	...
 2d0:	70000000 	andvc	r0, r0, r0
 2d4:	84000000 	strhi	r0, [r0], #-0
 2d8:	01000000 	mrseq	r0, (UNDEF: 0)
 2dc:	00845200 	addeq	r5, r4, r0, lsl #4
 2e0:	02240000 	eoreq	r0, r4, #0, 0
 2e4:	00010000 	andeq	r0, r1, r0
 2e8:	00000054 	andeq	r0, r0, r4, asr r0
	...
 2f4:	00010000 	andeq	r0, r1, r0
 2f8:	00000000 	andeq	r0, r0, r0
 2fc:	00007000 	andeq	r7, r0, r0
 300:	0000f400 	andeq	pc, r0, r0, lsl #8
 304:	53000100 	movwpl	r0, #256	; 0x100
 308:	0000014c 	andeq	r0, r0, ip, asr #2
 30c:	00000180 	andeq	r0, r0, r0, lsl #3
 310:	80530001 	subshi	r0, r3, r1
 314:	8c000001 	stchi	0, cr0, [r0], {1}
 318:	04000001 	streq	r0, [r0], #-1
 31c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
 320:	0001b09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 324:	0001e800 	andeq	lr, r1, r0, lsl #16
 328:	53000100 	movwpl	r0, #256	; 0x100
 32c:	000001e8 	andeq	r0, r0, r8, ror #3
 330:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 334:	ff5c0001 			; <UNDEFINED> instruction: 0xff5c0001
 338:	24000001 	strcs	r0, [r0], #-1
 33c:	04000002 	streq	r0, [r0], #-2
 340:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
 344:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 350:	70000000 	andvc	r0, r0, r0
 354:	8c000000 	stchi	0, cr0, [r0], {-0}
 358:	02000000 	andeq	r0, r0, #0, 0
 35c:	8c009100 	stfhid	f1, [r0], {-0}
 360:	93000000 	movwls	r0, #0
 364:	01000001 	tsteq	r0, r1
 368:	01b05200 	lslseq	r5, r0, #4
 36c:	01f40000 	mvnseq	r0, r0
 370:	00010000 	andeq	r0, r1, r0
 374:	00000052 	andeq	r0, r0, r2, asr r0
 378:	00000000 	andeq	r0, r0, r0
 37c:	00000100 	andeq	r0, r0, r0, lsl #2
 380:	00000101 	andeq	r0, r0, r1, lsl #2
 384:	00000000 	andeq	r0, r0, r0
 388:	01010000 	mrseq	r0, (UNDEF: 1)
 38c:	00000101 	andeq	r0, r0, r1, lsl #2
 390:	00000101 	andeq	r0, r0, r1, lsl #2
	...
 39c:	00008c00 	andeq	r8, r0, r0, lsl #24
 3a0:	0000fc00 	andeq	pc, r0, r0, lsl #24
 3a4:	91000400 	tstls	r0, r0, lsl #8
 3a8:	fc9f7fa0 	ldc2	15, cr7, [pc], {160}	; 0xa0
 3ac:	3c000000 	stccc	0, cr0, [r0], {-0}
 3b0:	01000001 	tsteq	r0, r1
 3b4:	013c5000 	teqeq	ip, r0
 3b8:	01480000 	mrseq	r0, (UNDEF: 72)
 3bc:	00030000 	andeq	r0, r3, r0
 3c0:	489f0271 	ldmmi	pc, {r0, r4, r5, r6, r9}	; <UNPREDICTABLE>
 3c4:	4c000001 	stcmi	0, cr0, [r0], {1}
 3c8:	01000001 	tsteq	r0, r1
 3cc:	014c5000 	mrseq	r5, (UNDEF: 76)
 3d0:	01580000 	cmpeq	r8, r0
 3d4:	00040000 	andeq	r0, r4, r0
 3d8:	9f7fa091 	svcls	0x007fa091
 3dc:	00000158 	andeq	r0, r0, r8, asr r1
 3e0:	0000016c 	andeq	r0, r0, ip, ror #2
 3e4:	6c510001 	mrrcvs	0, 0, r0, r1, cr1
 3e8:	78000001 	stmdavc	r0, {r0}
 3ec:	03000001 	movweq	r0, #1
 3f0:	9f7f7100 	svcls	0x007f7100
 3f4:	00000178 	andeq	r0, r0, r8, ror r1
 3f8:	00000184 	andeq	r0, r0, r4, lsl #3
 3fc:	01710003 	cmneq	r1, r3
 400:	0001849f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
 404:	00019300 	andeq	r9, r1, r0, lsl #6
 408:	50000100 	andpl	r0, r0, r0, lsl #2
 40c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 410:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 414:	a0910004 	addsge	r0, r1, r4
 418:	01b09f7f 	rorseq	r9, pc, pc
 41c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
 420:	00040000 	andeq	r0, r4, r0
 424:	9f7fa191 	svcls	0x007fa191
 428:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 42c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 430:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 434:	c0000001 	andgt	r0, r0, r1
 438:	04000001 	streq	r0, [r0], #-1
 43c:	7fa09100 	svcvc	0x00a09100
 440:	0001c09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 444:	0001d400 	andeq	sp, r1, r0, lsl #8
 448:	50000100 	andpl	r0, r0, r0, lsl #2
 44c:	000001d4 	ldrdeq	r0, [r0], -r4
 450:	000001e4 	andeq	r0, r0, r4, ror #3
 454:	7f700003 	svcvc	0x00700003
 458:	0001e49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
 45c:	00022400 	andeq	r2, r2, r0, lsl #8
 460:	91000400 	tstls	r0, r0, lsl #8
 464:	009f7fa0 	addseq	r7, pc, r0, lsr #31
	...
 470:	01010000 	mrseq	r0, (UNDEF: 1)
	...
 480:	90000000 	andls	r0, r0, r0
 484:	dc000000 	stcle	0, cr0, [r0], {-0}
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	00dc5c00 	sbcseq	r5, ip, r0, lsl #24
 490:	00f40000 	rscseq	r0, r4, r0
 494:	00010000 	andeq	r0, r1, r0
 498:	0000f453 	andeq	pc, r0, r3, asr r4	; <UNPREDICTABLE>
 49c:	00014c00 	andeq	r4, r1, r0, lsl #24
 4a0:	5c000100 	stfpls	f0, [r0], {-0}
 4a4:	0000014c 	andeq	r0, r0, ip, asr #2
 4a8:	00000158 	andeq	r0, r0, r8, asr r1
 4ac:	58530001 	ldmdapl	r3, {r0}^
 4b0:	74000001 	strvc	r0, [r0], #-1
 4b4:	01000001 	tsteq	r0, r1
 4b8:	01b05c00 	lslseq	r5, r0, #24
 4bc:	01c00000 	biceq	r0, r0, r0
 4c0:	00010000 	andeq	r0, r1, r0
 4c4:	0001c053 	andeq	ip, r1, r3, asr r0
 4c8:	0001dc00 	andeq	sp, r1, r0, lsl #24
 4cc:	5c000100 	stfpls	f0, [r0], {-0}
 4d0:	000001e4 	andeq	r0, r0, r4, ror #3
 4d4:	000001e8 	andeq	r0, r0, r8, ror #3
 4d8:	e8530001 	ldmda	r3, {r0}^
 4dc:	ff000001 			; <UNDEFINED> instruction: 0xff000001
 4e0:	01000001 	tsteq	r0, r1
 4e4:	01ff5c00 	mvnseq	r5, r0, lsl #24
 4e8:	02240000 	eoreq	r0, r4, #0, 0
 4ec:	00040000 	andeq	r0, r4, r0
 4f0:	9f5301f3 	svcls	0x005301f3
	...
 4fc:	00010101 	andeq	r0, r1, r1, lsl #2
 500:	00000000 	andeq	r0, r0, r0
 504:	000000dc 	ldrdeq	r0, [r0], -ip
 508:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 50c:	9f300002 	svcls	0x00300002
 510:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 514:	000000f8 	strdeq	r0, [r0], -r8
 518:	9f310002 	svcls	0x00310002
 51c:	000000fc 	strdeq	r0, [r0], -ip
 520:	0000014c 	andeq	r0, r0, ip, asr #2
 524:	4c560001 	mrrcmi	0, 0, r0, r6, cr1
 528:	54000001 	strpl	r0, [r0], #-1
 52c:	02000001 	andeq	r0, r0, #1, 0
 530:	009f3000 	addseq	r3, pc, r0
	...
 53c:	01010000 	mrseq	r0, (UNDEF: 1)
 540:	01010000 	mrseq	r0, (UNDEF: 1)
 544:	00003800 	andeq	r3, r0, r0, lsl #16
 548:	00005400 	andeq	r5, r0, r0, lsl #8
 54c:	50000100 	andpl	r0, r0, r0, lsl #2
 550:	00000054 	andeq	r0, r0, r4, asr r0
 554:	00000058 	andeq	r0, r0, r8, asr r0
 558:	58520001 	ldmdapl	r2, {r0}^
 55c:	60000000 	andvs	r0, r0, r0
 560:	03000000 	movweq	r0, #0
 564:	9f017200 	svcls	0x00017200
 568:	00000060 	andeq	r0, r0, r0, rrx
 56c:	00000064 	andeq	r0, r0, r4, rrx
 570:	64520001 	ldrbvs	r0, [r2], #-1
 574:	70000000 	andvc	r0, r0, r0
 578:	03000000 	movweq	r0, #0
 57c:	9f017200 	svcls	0x00017200
	...
 58c:	00000038 	andeq	r0, r0, r8, lsr r0
 590:	00000050 	andeq	r0, r0, r0, asr r0
 594:	50510001 	subspl	r0, r1, r1
 598:	70000000 	andvc	r0, r0, r0
 59c:	04000000 	streq	r0, [r0], #-0
 5a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 5a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 5b0:	01010000 	mrseq	r0, (UNDEF: 1)
 5b4:	00003800 	andeq	r3, r0, r0, lsl #16
 5b8:	00005000 	andeq	r5, r0, r0
 5bc:	52000100 	andpl	r0, r0, #0
 5c0:	00000050 	andeq	r0, r0, r0, asr r0
 5c4:	0000005c 	andeq	r0, r0, ip, asr r0
 5c8:	5c510001 	mrrcpl	0, 0, r0, r1, cr1
 5cc:	60000000 	andvs	r0, r0, r0
 5d0:	03000000 	movweq	r0, #0
 5d4:	9f017100 	svcls	0x00017100
 5d8:	00000060 	andeq	r0, r0, r0, rrx
 5dc:	00000070 	andeq	r0, r0, r0, ror r0
 5e0:	00510001 	subseq	r0, r1, r1
	...
 5ec:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 5f0:	4c000000 	stcmi	0, cr0, [r0], {-0}
 5f4:	01000000 	mrseq	r0, (UNDEF: 0)
 5f8:	004c5300 	subeq	r5, ip, r0, lsl #6
 5fc:	00680000 	rsbeq	r0, r8, r0
 600:	00010000 	andeq	r0, r1, r0
 604:	00000053 	andeq	r0, r0, r3, asr r0
	...
 614:	00004000 	andeq	r4, r0, r0
 618:	00004800 	andeq	r4, r0, r0, lsl #16
 61c:	5c000100 	stfpls	f0, [r0], {-0}
 620:	00000048 	andeq	r0, r0, r8, asr #32
 624:	0000004c 	andeq	r0, r0, ip, asr #32
 628:	00720008 	rsbseq	r0, r2, r8
 62c:	231c0073 	tstcs	ip, #115, 0	; 0x73
 630:	004c9f01 	subeq	r9, ip, r1, lsl #30
 634:	00540000 	subseq	r0, r4, r0
 638:	00090000 	andeq	r0, r9, r0
 63c:	01f30072 	mvnseq	r0, r2, ror r0
 640:	01231c53 			; <UNDEFINED> instruction: 0x01231c53
 644:	0000549f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
 648:	00007000 	andeq	r7, r0, r0
 64c:	f3000a00 	vpmax.u8	d0, d0, d0
 650:	01f35201 	mvnseq	r5, r1, lsl #4
 654:	01231c53 			; <UNDEFINED> instruction: 0x01231c53
 658:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 65c:	00000000 	andeq	r0, r0, r0
 660:	4c000100 	stfmis	f0, [r0], {-0}
 664:	70000000 	andvc	r0, r0, r0
 668:	01000000 	mrseq	r0, (UNDEF: 0)
 66c:	00005000 	andeq	r5, r0, r0
 670:	00000000 	andeq	r0, r0, r0
 674:	01000000 	mrseq	r0, (UNDEF: 0)
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000014 	andeq	r0, r0, r4, lsl r0
 680:	0000001c 	andeq	r0, r0, ip, lsl r0
 684:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 688:	24000000 	strcs	r0, [r0], #-0
 68c:	03000000 	movweq	r0, #0
 690:	9f017000 	svcls	0x00017000
 694:	00000024 	andeq	r0, r0, r4, lsr #32
 698:	00000038 	andeq	r0, r0, r8, lsr r0
 69c:	00500001 	subseq	r0, r0, r1
	...
 6a8:	14000000 	strne	r0, [r0], #-0
 6ac:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 6b0:	01000000 	mrseq	r0, (UNDEF: 0)
 6b4:	00185100 	andseq	r5, r8, r0, lsl #2
 6b8:	00380000 	eorseq	r0, r8, r0
 6bc:	00040000 	andeq	r0, r4, r0
 6c0:	9f5101f3 	svcls	0x005101f3
	...
 6cc:	00180000 	andseq	r0, r8, r0
 6d0:	00380000 	eorseq	r0, r8, r0
 6d4:	00010000 	andeq	r0, r1, r0
 6d8:	00000051 	andeq	r0, r0, r1, asr r0
	...
 6e8:	04000000 	streq	r0, [r0], #-0
 6ec:	01000000 	mrseq	r0, (UNDEF: 0)
 6f0:	00045000 	andeq	r5, r4, r0
 6f4:	000c0000 	andeq	r0, ip, r0
 6f8:	00030000 	andeq	r0, r3, r0
 6fc:	0c9f3070 	ldceq	0, cr3, [pc], {112}	; 0x70
 700:	14000000 	strne	r0, [r0], #-0
 704:	04000000 	streq	r0, [r0], #-0
 708:	5001f300 	andpl	pc, r1, r0, lsl #6
 70c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 718:	00022400 	andeq	r2, r2, r0, lsl #8
 71c:	00026800 	andeq	r6, r2, r0, lsl #16
 720:	50000100 	andpl	r0, r0, r0, lsl #2
 724:	00000268 	andeq	r0, r0, r8, ror #4
 728:	00000288 	andeq	r0, r0, r8, lsl #5
 72c:	01f30004 	mvnseq	r0, r4
 730:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 73c:	02240000 	eoreq	r0, r4, #0, 0
 740:	02640000 	rsbeq	r0, r4, #0, 0
 744:	00010000 	andeq	r0, r1, r0
 748:	00026451 	andeq	r6, r2, r1, asr r4
 74c:	00028800 	andeq	r8, r2, r0, lsl #16
 750:	f3000400 	vshl.u8	d0, d0, d0
 754:	009f5101 	addseq	r5, pc, r1, lsl #2
 758:	00000000 	andeq	r0, r0, r0
 75c:	Address 0x000000000000075c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000062c 	andeq	r0, r0, ip, lsr #12
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
   4:	000004a4 	andeq	r0, r0, r4, lsr #9
   8:	000004ac 	andeq	r0, r0, ip, lsr #9
   c:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
   4:	00eb0003 	rsceq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	6c010000 	stcvs	0, cr0, [r1], {-0}
  1c:	00636269 	rsbeq	r6, r3, r9, ror #4
  20:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  24:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  28:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  2c:	616c6c65 	cmnvs	ip, r5, ror #24
  30:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  34:	6f6e2d6d 	svcvs	0x006e2d6d
  38:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  3c:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  40:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
  44:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  48:	71393130 	teqvc	r9, r0, lsr r1
  4c:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  50:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  54:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  58:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  6c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  70:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  74:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  78:	73552f00 	cmpvc	r5, #0, 30
  7c:	2f737265 	svccs	0x00737265
  80:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  84:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  88:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  8c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  90:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  94:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  98:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  9c:	00006564 	andeq	r6, r0, r4, ror #10
  a0:	702d6176 	eorvc	r6, sp, r6, ror r1
  a4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  a8:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  ac:	73000001 	movwvc	r0, #1
  b0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  b4:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  b8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  bc:	72000002 	andvc	r0, r0, #2, 0
  c0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  c4:	00000300 	andeq	r0, r0, r0, lsl #6
  c8:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  cc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  d0:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
  d4:	0300682e 	movweq	r6, #2094	; 0x82e
  d8:	74730000 	ldrbtvc	r0, [r3], #-0
  dc:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  e0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  e4:	623c0000 	eorsvs	r0, ip, #0, 0
  e8:	746c6975 	strbtvc	r6, [ip], #-2421	; 0xfffff68b
  ec:	3e6e692d 	vmulcc.f16	s13, s28, s27	; <UNPREDICTABLE>
  f0:	00000000 	andeq	r0, r0, r0
  f4:	001b0500 	andseq	r0, fp, r0, lsl #10
  f8:	00000205 	andeq	r0, r0, r5, lsl #4
  fc:	26030000 	strcs	r0, [r3], -r0
 100:	011d0501 	tsteq	sp, r1, lsl #10
 104:	01062d05 	tsteq	r6, r5, lsl #26
 108:	4a2e0105 	bmi	b80524 <va_printk+0xb8029c>
 10c:	51063305 	tstpl	r6, r5, lsl #6
 110:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
 114:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 118:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 11c:	04020008 	streq	r0, [r2], #-8
 120:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
 124:	01040200 	mrseq	r0, R12_usr
 128:	03050106 	movweq	r0, #20742	; 0x5106
 12c:	02040200 	andeq	r0, r4, #0, 4
 130:	08052f06 	stmdaeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 134:	02040200 	andeq	r0, r4, #0, 4
 138:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 13c:	02040200 	andeq	r0, r4, #0, 4
 140:	18054906 	stmdane	r5, {r1, r2, r8, fp, lr}
 144:	02040200 	andeq	r0, r4, #0, 4
 148:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 14c:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 150:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 154:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 158:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 15c:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 160:	0531063e 	ldreq	r0, [r1, #-1598]!	; 0xfffff9c2
 164:	0e051402 	cdpeq	4, 0, cr1, cr5, cr2, {0}
 168:	06050106 	streq	r0, [r5], -r6, lsl #2
 16c:	0602052e 	streq	r0, [r2], -lr, lsr #10
 170:	0604052f 	streq	r0, [r4], -pc, lsr #10
 174:	06030501 	streq	r0, [r3], -r1, lsl #10
 178:	0611052f 	ldreq	r0, [r1], -pc, lsr #10
 17c:	2e090501 	cfsh32cs	mvfx0, mvfx9, #1
 180:	30060205 	andcc	r0, r6, r5, lsl #4
 184:	06070515 			; <UNDEFINED> instruction: 0x06070515
 188:	2e020501 	cfsh32cs	mvfx0, mvfx2, #1
 18c:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 190:	2e060104 	adfcss	f0, f6, f4
 194:	02000205 	andeq	r0, r0, #1342177280	; 0x50000000
 198:	01060104 	tsteq	r6, r4, lsl #2
 19c:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 1a0:	2f060304 	svccs	0x00060304
 1a4:	02000c05 	andeq	r0, r0, #1280	; 0x500
 1a8:	01060304 	tsteq	r6, r4, lsl #6
 1ac:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1b0:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 1b4:	04020017 	streq	r0, [r2], #-23	; 0xffffffe9
 1b8:	002d0603 	eoreq	r0, sp, r3, lsl #12
 1bc:	06030402 	streq	r0, [r3], -r2, lsl #8
 1c0:	06020501 	streq	r0, [r2], -r1, lsl #10
 1c4:	06090530 			; <UNDEFINED> instruction: 0x06090530
 1c8:	02052e01 	andeq	r2, r5, #1, 28
 1cc:	01053006 	tsteq	r5, r6
 1d0:	49051306 	stmdbmi	r5, {r1, r2, r8, r9, ip}
 1d4:	01063106 	tsteq	r6, r6, lsl #2
 1d8:	a0060205 	andge	r0, r6, r5, lsl #4
 1dc:	01060405 	tsteq	r6, r5, lsl #8
 1e0:	2f060305 	svccs	0x00060305
 1e4:	01060905 	tsteq	r6, r5, lsl #18
 1e8:	30060205 	andcc	r0, r6, r5, lsl #4
 1ec:	060b0513 			; <UNDEFINED> instruction: 0x060b0513
 1f0:	06020501 	streq	r0, [r2], -r1, lsl #10
 1f4:	052e0630 	streq	r0, [lr, #-1584]!	; 0xfffff9d0
 1f8:	24020604 	strcs	r0, [r2], #-1540	; 0xfffff9fc
 1fc:	0f051315 	svceq	0x00051315
 200:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 204:	05054a06 	streq	r4, [r5, #-2566]	; 0xfffff5fa
 208:	05134b06 	ldreq	r4, [r3, #-2822]	; 0xfffff4fa
 20c:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 210:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc13 <va_printk+0xfffff98b>
 214:	0510060b 	ldreq	r0, [r0, #-1547]	; 0xfffff9f5
 218:	0402000d 	streq	r0, [r2], #-13
 21c:	04052c01 	streq	r2, [r5], #-3073	; 0xfffff3ff
 220:	01040200 	mrseq	r0, R12_usr
 224:	05053406 	streq	r3, [r5, #-1030]	; 0xfffffbfa
 228:	01040200 	mrseq	r0, R12_usr
 22c:	001b0513 	andseq	r0, fp, r3, lsl r5
 230:	06010402 	streq	r0, [r1], -r2, lsl #8
 234:	00070501 	andeq	r0, r7, r1, lsl #10
 238:	d6010402 	strle	r0, [r1], -r2, lsl #8
 23c:	02001805 	andeq	r1, r0, #327680	; 0x50000
 240:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 244:	0402000a 	streq	r0, [r2], #-10
 248:	0b054a01 	bleq	152a54 <va_printk+0x1527cc>
 24c:	01040200 	mrseq	r0, R12_usr
 250:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
 254:	01040200 	mrseq	r0, R12_usr
 258:	04052e06 	streq	r2, [r5], #-3590	; 0xfffff1fa
 25c:	01040200 	mrseq	r0, R12_usr
 260:	054b062e 	strbeq	r0, [fp, #-1582]	; 0xfffff9d2
 264:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 268:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc6b <va_printk+0xfffff9e3>
 26c:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 270:	052e4a07 	streq	r4, [lr, #-2567]!	; 0xfffff5f9
 274:	2e76030d 	cdpcs	3, 7, cr0, cr6, cr13, {0}
 278:	0d0b054a 	cfstr32eq	mvfx0, [fp, #-296]	; 0xfffffed8
 27c:	02000d05 	andeq	r0, r0, #320	; 0x140
 280:	03060104 	movweq	r0, #24836	; 0x6104
 284:	11052e14 	tstne	r5, r4, lsl lr
 288:	01040200 	mrseq	r0, R12_usr
 28c:	002d0513 	eoreq	r0, sp, r3, lsl r5
 290:	06010402 	streq	r0, [r1], -r2, lsl #8
 294:	002a0501 	eoreq	r0, sl, r1, lsl #10
 298:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 29c:	02001605 	andeq	r1, r0, #5242880	; 0x500000
 2a0:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 2a4:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
 2a8:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 2ac:	0402000d 	streq	r0, [r2], #-13
 2b0:	00010601 	andeq	r0, r1, r1, lsl #12
 2b4:	4a010402 	bmi	412c4 <va_printk+0x4103c>
 2b8:	12052f06 	andne	r2, r5, #6, 30
 2bc:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
 2c0:	052f060d 	streq	r0, [pc, #-1549]!	; fffffcbb <va_printk+0xfffffa33>
 2c4:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 2c8:	054b0619 	strbeq	r0, [fp, #-1561]	; 0xfffff9e7
 2cc:	04020004 	streq	r0, [r2], #-4
 2d0:	01110302 	tsteq	r1, r2, lsl #6
 2d4:	02040200 	andeq	r0, r4, #0, 4
 2d8:	00020501 	andeq	r0, r2, r1, lsl #10
 2dc:	15020402 	strne	r0, [r2, #-1026]	; 0xfffffbfe
 2e0:	02000905 	andeq	r0, r0, #81920	; 0x14000
 2e4:	01060204 	tsteq	r6, r4, lsl #4
 2e8:	02040200 	andeq	r0, r4, #0, 4
 2ec:	0001054a 	andeq	r0, r1, sl, asr #10
 2f0:	9f020402 	svcls	0x00020402
 2f4:	03060405 	movweq	r0, #25605	; 0x6405
 2f8:	09054a6e 	stmdbeq	r5, {r1, r2, r3, r5, r6, r9, fp, lr}
 2fc:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 300:	06052f06 	streq	r2, [r5], -r6, lsl #30
 304:	04051106 	streq	r1, [r5], #-262	; 0xfffffefa
 308:	030b052f 	movweq	r0, #46383	; 0xb52f
 30c:	19052e63 	stmdbne	r5, {r0, r1, r5, r6, r9, sl, fp, sp}
 310:	01040200 	mrseq	r0, R12_usr
 314:	2e240306 	cdpcs	3, 2, cr0, cr4, cr6, {0}
 318:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 31c:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 320:	04020028 	streq	r0, [r2], #-40	; 0xffffffd8
 324:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 328:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 32c:	1f052e01 	svcne	0x00052e01
 330:	01040200 	mrseq	r0, R12_usr
 334:	000b054a 	andeq	r0, fp, sl, asr #10
 338:	06010402 	streq	r0, [r1], -r2, lsl #8
 33c:	0004054b 	andeq	r0, r4, fp, asr #10
 340:	06010402 	streq	r0, [r1], -r2, lsl #8
 344:	04020001 	streq	r0, [r2], #-1
 348:	02004a01 	andeq	r4, r0, #4096	; 0x1000
 34c:	4e060104 	adfmis	f0, f6, f4
 350:	01040200 	mrseq	r0, R12_usr
 354:	04020001 	streq	r0, [r2], #-1
 358:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 35c:	00010104 	andeq	r0, r1, r4, lsl #2
 360:	06010402 	streq	r0, [r1], -r2, lsl #8
 364:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 368:	02006601 	andeq	r6, r0, #1048576	; 0x100000
 36c:	002e0104 	eoreq	r0, lr, r4, lsl #2
 370:	06010402 	streq	r0, [r1], -r2, lsl #8
 374:	0348054a 	movteq	r0, #34122	; 0x854a
 378:	20087fa6 	andcs	r7, r8, r6, lsr #31
 37c:	01130505 	tsteq	r3, r5, lsl #10
 380:	02002e06 	andeq	r2, r0, #96	; 0x60
 384:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 388:	02040200 	andeq	r0, r4, #0, 4
 38c:	04020001 	streq	r0, [r2], #-1
 390:	11051302 	tstne	r5, r2, lsl #6
 394:	02040200 	andeq	r0, r4, #0, 4
 398:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 39c:	02040200 	andeq	r0, r4, #0, 4
 3a0:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 3a4:	02040200 	andeq	r0, r4, #0, 4
 3a8:	09050106 	stmdbeq	r5, {r1, r2, r8}
 3ac:	0e054b06 	vmlaeq.f64	d4, d5, d6
 3b0:	48050106 	stmdami	r5, {r1, r2, r8}
 3b4:	01040200 	mrseq	r0, R12_usr
 3b8:	00050562 	andeq	r0, r5, r2, ror #10
 3bc:	06010402 	streq	r0, [r1], -r2, lsl #8
 3c0:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
 3c4:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 3c8:	9e060104 	adflss	f0, f6, f4
 3cc:	01040200 	mrseq	r0, R12_usr
 3d0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 3d4:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 3d8:	00e10340 	rsceq	r0, r1, r0, asr #6
 3dc:	050106d6 	streq	r0, [r1, #-1750]	; 0xfffff92a
 3e0:	059f0602 	ldreq	r0, [pc, #1538]	; 9ea <va_printk+0x762>
 3e4:	0501061e 	streq	r0, [r1, #-1566]	; 0xfffff9e2
 3e8:	05052e12 	streq	r2, [r5, #-3602]	; 0xfffff1ee
 3ec:	02052f06 	andeq	r2, r5, #6, 30
 3f0:	06090514 			; <UNDEFINED> instruction: 0x06090514
 3f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 3f8:	1302054b 	movwne	r0, #9547	; 0x254b
 3fc:	0d060805 	stceq	8, cr0, [r6, #-20]	; 0xffffffec
 400:	05330205 	ldreq	r0, [r3, #-517]!	; 0xfffffdfb
 404:	054c0604 	strbeq	r0, [ip, #-1540]	; 0xfffff9fc
 408:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 40c:	08052e09 	stmdaeq	r5, {r0, r3, r9, sl, fp, sp}
 410:	02052c06 	andeq	r2, r5, #1536	; 0x600
 414:	0d052e06 	stceq	14, cr2, [r5, #-24]	; 0xffffffe8
 418:	01040200 	mrseq	r0, R12_usr
 41c:	0603054a 	streq	r0, [r3], -sl, asr #10
 420:	0605054b 	streq	r0, [r5], -fp, asr #10
 424:	06080501 	streq	r0, [r8], -r1, lsl #10
 428:	060e054d 	streq	r0, [lr], -sp, asr #10
 42c:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 430:	2f060405 	svccs	0x00060405
 434:	01060905 	tsteq	r6, r5, lsl #18
 438:	2f060405 	svccs	0x00060405
 43c:	01060705 	tsteq	r6, r5, lsl #14
 440:	0604052e 	streq	r0, [r4], -lr, lsr #10
 444:	06070530 			; <UNDEFINED> instruction: 0x06070530
 448:	06040501 	streq	r0, [r4], -r1, lsl #10
 44c:	05141330 	ldreq	r1, [r4, #-816]	; 0xfffffcd0
 450:	0510060d 	ldreq	r0, [r0, #-1549]	; 0xfffff9f3
 454:	05300609 	ldreq	r0, [r0, #-1545]!	; 0xfffff9f7
 458:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 45c:	09052e0a 	stmdbeq	r5, {r1, r3, r9, sl, fp, sp}
 460:	06050566 	streq	r0, [r5], -r6, ror #10
 464:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 468:	2e160501 	cfmul32cs	mvfx0, mvfx6, mvfx1
 46c:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
 470:	052f0605 	streq	r0, [pc, #-1541]!	; fffffe73 <va_printk+0xfffffbeb>
 474:	2e010608 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx8
 478:	30060405 	andcc	r0, r6, r5, lsl #8
 47c:	15014a01 	strne	r4, [r1, #-2561]	; 0xfffff5ff
 480:	01040200 	mrseq	r0, R12_usr
 484:	000f3602 	andeq	r3, pc, r2, lsl #12
 488:	01010402 	tsteq	r1, r2, lsl #8
 48c:	01040200 	mrseq	r0, R12_usr
 490:	331105d6 	tstcc	r1, #897581056	; 0x35800000
 494:	04020001 	streq	r0, [r2], #-1
 498:	0200ba02 	andeq	fp, r0, #8192	; 0x2000
 49c:	00010204 	andeq	r0, r1, r4, lsl #4
 4a0:	13020402 	movwne	r0, #9218	; 0x2402
 4a4:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 4a8:	01060204 	tsteq	r6, r4, lsl #4
 4ac:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 4b0:	2f060204 	svccs	0x00060204
 4b4:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 4b8:	01060204 	tsteq	r6, r4, lsl #4
 4bc:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 4c0:	d7060204 	strle	r0, [r6, -r4, lsl #4]
 4c4:	02040200 	andeq	r0, r4, #0, 4
 4c8:	00050513 	andeq	r0, r5, r3, lsl r5
 4cc:	17020402 	strne	r0, [r2, -r2, lsl #8]
 4d0:	02000905 	andeq	r0, r0, #81920	; 0x14000
 4d4:	01060204 	tsteq	r6, r4, lsl #4
 4d8:	02040200 	andeq	r0, r4, #0, 4
 4dc:	000505d6 	ldrdeq	r0, [r5], -r6
 4e0:	06020402 	streq	r0, [r2], -r2, lsl #8
 4e4:	04020030 	streq	r0, [r2], #-48	; 0xffffffd0
 4e8:	05ba0602 	ldreq	r0, [sl, #1538]!	; 0x602
 4ec:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 4f0:	002f0602 	eoreq	r0, pc, r2, lsl #12
 4f4:	67020402 	strvs	r0, [r2, -r2, lsl #8]
 4f8:	01040200 	mrseq	r0, R12_usr
 4fc:	002e7303 	eoreq	r7, lr, r3, lsl #6
 500:	01010402 	tsteq	r1, r2, lsl #8
 504:	01040200 	mrseq	r0, R12_usr
 508:	030505d6 	movweq	r0, #21974	; 0x55d6
 50c:	9e012e12 	mcrls	14, 0, r2, cr1, cr2, {0}
 510:	010e032e 	tsteq	lr, lr, lsr #6
 514:	01060905 	tsteq	r6, r5, lsl #18
 518:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 51c:	05010675 	streq	r0, [r1, #-1653]	; 0xfffff98b
 520:	18030604 	stmdane	r3, {r2, r9, sl}
 524:	06070501 	streq	r0, [r7], -r1, lsl #10
 528:	06040501 	streq	r0, [r4], -r1, lsl #10
 52c:	03050531 	movweq	r0, #21809	; 0x5531
 530:	1c052e67 	stcne	14, cr2, [r5], {103}	; 0x67
 534:	09050106 	stmdbeq	r5, {r1, r2, r8}
 538:	06050582 	streq	r0, [r5], -r2, lsl #11
 53c:	1c0531f3 	stfnes	f3, [r5], {243}	; 0xf3
 540:	09050106 	stmdbeq	r5, {r1, r2, r8}
 544:	06050582 	streq	r0, [r5], -r2, lsl #11
 548:	1b0530f3 	blne	14c91c <va_printk+0x14c694>
 54c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 550:	06050582 	streq	r0, [r5], -r2, lsl #11
 554:	070530f3 			; <UNDEFINED> instruction: 0x070530f3
 558:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 55c:	05308306 	ldreq	r8, [r0, #-774]!	; 0xfffffcfa
 560:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 564:	75080605 	strvc	r0, [r8, #-1541]	; 0xfffff9fb
 568:	05301105 	ldreq	r1, [r0, #-261]!	; 0xfffffefb
 56c:	05010622 	streq	r0, [r1, #-1570]	; 0xfffff9de
 570:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 574:	05058311 	streq	r8, [r5, #-785]	; 0xfffffcef
 578:	069e0183 	ldreq	r0, [lr], r3, lsl #3
 57c:	0519062e 	ldreq	r0, [r9, #-1582]	; 0xfffff9d2
 580:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 584:	2d062e0a 	stccs	14, cr2, [r6, #-40]	; 0xffffffd8
 588:	01060405 	tsteq	r6, r5, lsl #8
 58c:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
 590:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 594:	04020010 	streq	r0, [r2], #-16
 598:	02002e01 	andeq	r2, r0, #1, 28
 59c:	05660104 	strbeq	r0, [r6, #-260]!	; 0xfffffefc
 5a0:	05160602 	ldreq	r0, [r6, #-1538]	; 0xfffff9fe
 5a4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 5a8:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
 5ac:	66130601 	ldrvs	r0, [r3], -r1, lsl #12
 5b0:	01001402 	tsteq	r0, r2, lsl #8
 5b4:	Address 0x00000000000005b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <va_printk+0x195b730>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	73690069 	cmnvc	r9, #105, 0	; 0x69
  20:	69676964 	stmdbvs	r7!, {r2, r5, r6, r8, fp, sp, lr}^
  24:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  28:	3436746e 	ldrtcc	r7, [r6], #-1134	; 0xfffffb92
  2c:	7300745f 	movwvc	r7, #1119	; 0x45f
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  38:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  3c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  40:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  44:	5f617600 	svcpl	0x00617600
  48:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  4c:	635f5f00 	cmpvs	pc, #0, 30
  50:	5f65646f 	svcpl	0x0065646f
  54:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  58:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
  5c:	73625f5f 	cmnvc	r2, #380	; 0x17c
  60:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  64:	5f747261 	svcpl	0x00747261
  68:	6977005f 	ldmdbvs	r7!, {r0, r1, r2, r3, r4, r6}^
  6c:	00687464 	rsbeq	r7, r8, r4, ror #8
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  78:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  7c:	5f5f0074 	svcpl	0x005f0074
  80:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  84:	00747369 	rsbseq	r7, r4, r9, ror #6
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  94:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  98:	5f4e4f49 	svcpl	0x004e4f49
  9c:	6c63005f 	stclvs	0, cr0, [r3], #-380	; 0xfffffe84
  a0:	5f6e6165 	svcpl	0x006e6165
  a4:	6f626572 	svcvs	0x00626572
  a8:	5f00746f 	svcpl	0x0000746f
  ac:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
  b0:	6e655f61 	cdpvs	15, 6, cr5, cr5, cr1, {3}
  b4:	005f5f64 	subseq	r5, pc, r4, ror #30
  b8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  bc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c0:	61686320 	cmnvs	r8, r0, lsr #6
  c4:	75700072 	ldrbvc	r0, [r0, #-114]!	; 0xffffff8e
  c8:	665f6374 			; <UNDEFINED> instruction: 0x665f6374
  cc:	5f5f0070 	svcpl	0x005f0070
  d0:	5f737362 	svcpl	0x00737362
  d4:	5f646e65 	svcpl	0x00646e65
  d8:	5f5f005f 	svcpl	0x005f005f
  dc:	70616568 	rsbvc	r6, r1, r8, ror #10
  e0:	6174735f 	cmnvs	r4, pc, asr r3
  e4:	5f5f7472 	svcpl	0x005f7472
  e8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f8:	6f6c2067 	svcvs	0x006c2067
  fc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 100:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 104:	2064656e 	rsbcs	r6, r4, lr, ror #10
 108:	00746e69 	rsbseq	r6, r4, r9, ror #28
 10c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 110:	745f3233 	ldrbvc	r3, [pc], #-563	; 118 <.debug_str+0x118>
 114:	74757000 	ldrbtvc	r7, [r5], #-0
 118:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
 11c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 120:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 124:	6100746e 	tstvs	r0, lr, ror #8
 128:	00736772 	rsbseq	r6, r3, r2, ror r7
 12c:	5f697072 	svcpl	0x00697072
 130:	5f746573 	svcpl	0x00746573
 134:	7074756f 	rsbsvc	r7, r4, pc, ror #10
 138:	66007475 			; <UNDEFINED> instruction: 0x66007475
 13c:	735f746d 	cmpvc	pc, #1828716544	; 0x6d000000
 140:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 144:	61747300 	cmnvs	r4, r0, lsl #6
 148:	6c007472 	cfstrsvs	mvf7, [r0], {114}	; 0x72
 14c:	2f636269 	svccs	0x00636269
 150:	702d6176 	eorvc	r6, sp, r6, ror r1
 154:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 158:	00632e6b 	rsbeq	r2, r3, fp, ror #28
 15c:	70615f5f 	rsbvc	r5, r1, pc, asr pc
 160:	61686300 	cmnvs	r8, r0, lsl #6
 164:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 168:	74616372 	strbtvc	r6, [r1], #-882	; 0xfffffc8e
 16c:	6f687300 	svcvs	0x00687300
 170:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 174:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 178:	2064656e 	rsbcs	r6, r4, lr, ror #10
 17c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 180:	5f67656e 	svcpl	0x0067656e
 184:	72700070 	rsbsvc	r0, r0, #112, 0	; 0x70
 188:	6b746e69 	blvs	1d1bb34 <va_printk+0x1d1b8ac>
 18c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 190:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 194:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 198:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 19c:	31393130 	teqcc	r9, r0, lsr r1
 1a0:	20353230 	eorscs	r3, r5, r0, lsr r2
 1a4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1a8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1ac:	415b2029 	cmpmi	fp, r9, lsr #32
 1b0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 1b4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 1b8:	6172622d 	cmnvs	r2, sp, lsr #4
 1bc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 1c0:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 1c4:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 1c8:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 1cc:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 1d0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 1d4:	613d7570 	teqvs	sp, r0, ror r5
 1d8:	31316d72 	teqcc	r1, r2, ror sp
 1dc:	7a6a3637 	bvc	1a8dac0 <va_printk+0x1a8d838>
 1e0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1e4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 1e8:	613d656e 	teqvs	sp, lr, ror #10
 1ec:	31316d72 	teqcc	r1, r2, ror sp
 1f0:	7a6a3637 	bvc	1a8dad4 <va_printk+0x1a8d84c>
 1f4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1f8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1fc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 200:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 204:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 208:	616d2d20 	cmnvs	sp, r0, lsr #26
 20c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 210:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 214:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 218:	6b36766d 	blvs	d9dbd4 <va_printk+0xd9d94c>
 21c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 220:	20626467 	rsbcs	r6, r2, r7, ror #8
 224:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 228:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 22c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 230:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 234:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 238:	61747365 	cmnvs	r4, r5, ror #6
 23c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 240:	5f5f0067 	svcpl	0x005f0067
 244:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 248:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 24c:	65005f5f 	strvs	r5, [r0, #-3935]	; 0xfffff0a1
 250:	0074696d 	rsbseq	r6, r4, sp, ror #18
 254:	73747570 	cmnvc	r4, #112, 10	; 0x1c000000
 258:	0070665f 	rsbseq	r6, r0, pc, asr r6
 25c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 260:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 264:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 268:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 26c:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0xffffff8c
 270:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
 274:	61760065 	cmnvs	r6, r5, rrx
 278:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 27c:	006b746e 	rsbeq	r7, fp, lr, ror #8
 280:	61645f5f 	cmnvs	r4, pc, asr pc
 284:	735f6174 	cmpvc	pc, #29
 288:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 28c:	5f005f5f 	svcpl	0x00005f5f
 290:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
 294:	61765f63 	cmnvs	r6, r3, ror #30
 298:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
 29c:	5f5f0074 	svcpl	0x005f0074
 2a0:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
 2a4:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 2a8:	6e005f5f 	mcrvs	15, 0, r5, cr0, cr15, {2}
 2ac:	00316d75 	eorseq	r6, r1, r5, ror sp
 2b0:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
 2b4:	00706d63 	rsbseq	r6, r0, r3, ror #26
 2b8:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 2bc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 2c0:	5f64656e 	svcpl	0x0064656e
 2c4:	Address 0x00000000000002c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <va_printk+0x80a368>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00000038 	andeq	r0, r0, r8, lsr r0
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	00000000 	andeq	r0, r0, r0
  48:	00000070 	andeq	r0, r0, r0, ror r0
  4c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  50:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  54:	86048505 	strhi	r8, [r4], -r5, lsl #10
  58:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  5c:	600e4201 	andvs	r4, lr, r1, lsl #4
  60:	0e0a9a02 	vmlaeq.f32	s18, s20, s4
  64:	000b4214 	andeq	r4, fp, r4, lsl r2
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000224 	andeq	r0, r0, r4, lsr #4
  74:	00000064 	andeq	r0, r0, r4, rrx
  78:	8e040e54 	mcrhi	14, 0, r0, cr4, cr4, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	0000002c 	andeq	r0, r0, ip, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	00000288 	andeq	r0, r0, r8, lsl #5
  8c:	000003a4 	andeq	r0, r0, r4, lsr #7
  90:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
  94:	86088509 	strhi	r8, [r8], -r9, lsl #10
  98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  9c:	8a048905 	bhi	1224b8 <va_printk+0x122230>
  a0:	8e028b03 	vmlahi.f64	d8, d2, d3
  a4:	b80e4201 	stmdalt	lr, {r0, r9, lr}
  a8:	01b80302 			; <UNDEFINED> instruction: 0x01b80302
  ac:	0000240e 	andeq	r2, r0, lr, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd5a4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <va_printk+0x461a8>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03004 	mov	r3, #4, 0
  10:	e59f200c 	ldr	r2, [pc, #12]	; 24 <asm_not_reached+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	; 28 <asm_not_reached+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	00000018 	andeq	r0, r0, r8, lsl r0

00000030 <asm_unimplemented>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03007 	mov	r3, #7, 0
  40:	e59f200c 	ldr	r2, [pc, #12]	; 54 <asm_unimplemented+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	; 58 <asm_unimplemented+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_unimplemented+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000010 	andeq	r0, r0, r0, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000044 	andeq	r0, r0, r4, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	73612f63 	cmnvc	r1, #396	; 0x18c
   c:	65682d6d 	strbvs	r2, [r8, #-3437]!	; 0xfffff293
  10:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  14:	00632e73 	rsbeq	r2, r3, r3, ror lr
  18:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  1c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  20:	3a73253a 	bcc	1cc9510 <asm_unimplemented+0x1cc94e0>
  24:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  28:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  2c:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  30:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  34:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  38:	70206465 	eorvc	r6, r0, r5, ror #8
  3c:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  40:	00000a0a 	andeq	r0, r0, sl, lsl #20
  44:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  48:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  4c:	3a73253a 	bcc	1cc953c <asm_unimplemented+0x1cc950c>
  50:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  54:	706d696e 	rsbvc	r6, sp, lr, ror #18
  58:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  5c:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  60:	6370203a 	cmnvs	r0, #58, 0	; 0x3a
  64:	0a78253d 	beq	1e09560 <asm_unimplemented+0x1e09530>
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3911>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	00646568 	rsbeq	r6, r4, r8, ror #10

00000010 <__FUNCTION__.3915>:
  10:	5f6d7361 	svcpl	0x006d7361
  14:	6d696e75 	stclvs	14, cr6, [r9, #-468]!	; 0xfffffe2c
  18:	6d656c70 	stclvs	12, cr6, [r5, #-448]!	; 0xfffffe40
  1c:	65746e65 	ldrbvs	r6, [r4, #-3685]!	; 0xfffff19b
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011c 	andeq	r0, r0, ip, lsl r1
  10:	00002e0c 	andeq	r2, r0, ip, lsl #28
	...
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	93070403 	movwls	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00fe0601 	rscseq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d605 	andeq	sp, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f5 	strdeq	r0, [r0], -r5
  48:	b7050803 	strlt	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	00460801 	subeq	r0, r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007307 	andeq	r7, r0, r7, lsl #6
  5c:	00ec0400 	rsceq	r0, ip, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000061 	andeq	r0, r0, r1, rrx
  70:	a0070803 	andge	r0, r7, r3, lsl #16
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	c5070000 	strgt	r0, [r7, #-0]
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	000000d1 	ldrdeq	r0, [r0], -r1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00e70700 	rsceq	r0, r7, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	0000010a 	andeq	r0, r0, sl, lsl #2
  d0:	30060601 	andcc	r0, r6, r1, lsl #12
  d4:	30000000 	andcc	r0, r0, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001439c 	muleq	r1, ip, r3
  e0:	63700b00 	cmnvs	r0, #0, 22
  e4:	21060100 	mrscs	r0, (UNDEF: 22)
  e8:	0000005d 	andeq	r0, r0, sp, asr r0
  ec:	00000006 	andeq	r0, r0, r6
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000860c 	andeq	r8, r0, ip, lsl #12
  f8:	00015300 	andeq	r5, r1, r0, lsl #6
  fc:	10030500 	andne	r0, r3, r0, lsl #10
 100:	0d000000 	stceq	0, cr0, [r0, #-0]
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	000001e5 	andeq	r0, r0, r5, ror #3
 10c:	00000139 	andeq	r0, r0, r9, lsr r1
 110:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 114:	00004403 	andeq	r4, r0, r3, lsl #8
 118:	51010e00 	tstpl	r1, r0, lsl #28
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	010e0000 	mrseq	r0, (UNDEF: 14)
 124:	10030552 	andne	r0, r3, r2, asr r5
 128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 12c:	37015301 	strcc	r5, [r1, -r1, lsl #6]
 130:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 134:	5001f303 	andpl	pc, r1, r3, lsl #6
 138:	00540f00 	subseq	r0, r4, r0, lsl #30
 13c:	01f10000 	mvnseq	r0, r0
 140:	10000000 	andne	r0, r0, r0
 144:	000000b4 	strheq	r0, [r0], -r4
 148:	00000153 	andeq	r0, r0, r3, asr r1
 14c:	00002c11 	andeq	r2, r0, r1, lsl ip
 150:	09001100 	stmdbeq	r0, {r8, ip}
 154:	00000143 	andeq	r0, r0, r3, asr #2
 158:	00001e0a 	andeq	r1, r0, sl, lsl #28
 15c:	06030100 	streq	r0, [r3], -r0, lsl #2
 160:	00000000 	andeq	r0, r0, r0
 164:	00000030 	andeq	r0, r0, r0, lsr r0
 168:	01d09c01 	bicseq	r9, r0, r1, lsl #24
 16c:	700b0000 	andvc	r0, fp, r0
 170:	03010063 	movweq	r0, #4195	; 0x1063
 174:	00005d1f 	andeq	r5, r0, pc, lsl sp
 178:	00003900 	andeq	r3, r0, r0, lsl #18
 17c:	00003300 	andeq	r3, r0, r0, lsl #6
 180:	00860c00 	addeq	r0, r6, r0, lsl #24
 184:	01e00000 	mvneq	r0, r0
 188:	03050000 	movweq	r0, #20480	; 0x5000
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000200d 	andeq	r2, r0, sp
 194:	0001e500 	andeq	lr, r1, r0, lsl #10
 198:	0001c600 	andeq	ip, r1, r0, lsl #12
 19c:	50010e00 	andpl	r0, r1, r0, lsl #28
 1a0:	00180305 	andseq	r0, r8, r5, lsl #6
 1a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 1a8:	00030551 	andeq	r0, r3, r1, asr r5
 1ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1b0:	03055201 	movweq	r5, #20993	; 0x5201
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0153010e 	cmpeq	r3, lr, lsl #2
 1bc:	7d020e34 	stcvc	14, cr0, [r2, #-208]	; 0xffffff30
 1c0:	01f30300 	mvnseq	r0, r0, lsl #6
 1c4:	240f0050 	strcs	r0, [pc], #-80	; 8 <.debug_info+0x8>
 1c8:	f1000000 	cps	#0
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	0000b410 	andeq	fp, r0, r0, lsl r4
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	002c1100 	eoreq	r1, ip, r0, lsl #2
 1dc:	000f0000 	andeq	r0, pc, r0
 1e0:	0001d009 	andeq	sp, r1, r9
 1e4:	00e01200 	rsceq	r1, r0, r0, lsl #4
 1e8:	00e00000 	rsceq	r0, r0, r0
 1ec:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1f0:	00541206 	subseq	r1, r4, r6, lsl #4
 1f4:	00540000 	subseq	r0, r4, r0
 1f8:	67020000 	strvs	r0, [r2, -r0]
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <asm_unimplemented+0x2c007c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <asm_unimplemented+0xe83810>
  30:	0b390b3b 	bleq	e42d24 <asm_unimplemented+0xe42cf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <asm_unimplemented+0x380c24>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <asm_unimplemented+0xec2d34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <asm_unimplemented+0xe82070>
  90:	0b390b3b 	bleq	e42d84 <asm_unimplemented+0xe42d54>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	01100000 	tsteq	r0, r0
  d0:	01134901 	tsteq	r3, r1, lsl #18
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	13490021 	movtne	r0, #36897	; 0x9021
  dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  e8:	3a0e030e 	bcc	380d28 <asm_unimplemented+0x380cf8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00300000 	eorseq	r0, r0, r0
   8:	004c0000 	subeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00004c50 	andeq	r4, r0, r0, asr ip
  14:	00004f00 	andeq	r4, r0, r0, lsl #30
  18:	7d000200 	sfmvc	f0, 4, [r0, #-0]
  1c:	00004f00 	andeq	r4, r0, r0, lsl #30
  20:	00006000 	andeq	r6, r0, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00001c00 	andeq	r1, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	0000001f 	andeq	r0, r0, pc, lsl r0
  4c:	007d0002 	rsbseq	r0, sp, r2
  50:	0000001f 	andeq	r0, r0, pc, lsl r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f50 	andeq	r9, r0, r0, asr pc
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f4 	strdeq	r0, [r0], -r4
   4:	00c60003 	sbceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	61636f6c 	cmnvs	r3, ip, ror #30
  54:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  58:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  6c:	2f747365 	svccs	0x00747365
  70:	30322d39 	eorscc	r2, r2, r9, lsr sp
  74:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  78:	3173632d 	cmncc	r3, sp, lsr #6
  7c:	2f653730 	svccs	0x00653730
  80:	2f62696c 	svccs	0x0062696c
  84:	2f636367 	svccs	0x00636367
  88:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  8c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  90:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  94:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  98:	2f312e32 	svccs	0x00312e32
  9c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a0:	00656475 	rsbeq	r6, r5, r5, ror r4
  a4:	6d736100 	ldfvse	f6, [r3, #-0]
  a8:	6c65682d 	stclvs	8, cr6, [r5], #-180	; 0xffffff4c
  ac:	73726570 	cmnvc	r2, #112, 10	; 0x1c000000
  b0:	0100632e 	tsteq	r0, lr, lsr #6
  b4:	70720000 	rsbsvc	r0, r2, r0
  b8:	00682e69 	rsbeq	r2, r8, r9, ror #28
  bc:	73000002 	movwvc	r0, #2
  c0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  c4:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
  c8:	00682e63 	rsbeq	r2, r8, r3, ror #28
  cc:	00000003 	andeq	r0, r0, r3
  d0:	05002305 	streq	r2, [r0, #-773]	; 0xfffffcfb
  d4:	00000002 	andeq	r0, r0, r2
  d8:	01061400 	tsteq	r6, r0, lsl #8
  dc:	4b060505 	blmi	1814f8 <asm_unimplemented+0x1814c8>
  e0:	069e0601 	ldreq	r0, [lr], r1, lsl #12
  e4:	8425052e 	strthi	r0, [r5], #-1326	; 0xfffffad2
  e8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  ec:	06014b06 	streq	r4, [r1], -r6, lsl #22
  f0:	022e069e 	eoreq	r0, lr, #165675008	; 0x9e00000
  f4:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <asm_unimplemented+0x195b988>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	73610069 	cmnvc	r1, #105, 0	; 0x69
  20:	6f6e5f6d 	svcvs	0x006e5f6d
  24:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
  28:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  2c:	74730064 	ldrbtvc	r0, [r3], #-100	; 0xffffff9c
  30:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  34:	2f637273 	svccs	0x00637273
  38:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  3c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  40:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  44:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	63206465 			; <UNDEFINED> instruction: 0x63206465
  50:	00726168 	rsbseq	r6, r2, r8, ror #2
  54:	61656c63 	cmnvs	r5, r3, ror #24
  58:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  5c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 64 <.debug_str+0x64>
  60:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  64:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	7300746e 	movwvc	r7, #1134	; 0x46e
  74:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  78:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  80:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  84:	5f5f0074 	svcpl	0x005f0074
  88:	434e5546 	movtmi	r5, #58694	; 0xe546
  8c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  90:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  94:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  98:	2064656e 	rsbcs	r6, r4, lr, ror #10
  9c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  ac:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  cc:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d0:	61686300 	cmnvs	r8, r0, lsl #6
  d4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  e4:	70006b74 	andvc	r6, r0, r4, ror fp
  e8:	006b7475 	rsbeq	r7, fp, r5, ror r4
  ec:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  f0:	745f3233 	ldrbvc	r3, [pc], #-563	; f8 <.debug_str+0xf8>
  f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  fc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	61686320 	cmnvs	r8, r0, lsr #6
 108:	73610072 	cmnvc	r1, #114, 0	; 0x72
 10c:	6e755f6d 	cdpvs	15, 7, cr5, cr5, cr13, {3}
 110:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
 114:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 118:	00646574 	rsbeq	r6, r4, r4, ror r5
 11c:	20554e47 	subscs	r4, r5, r7, asr #28
 120:	20393943 	eorscs	r3, r9, r3, asr #18
 124:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 128:	30322031 	eorscc	r2, r2, r1, lsr r0
 12c:	30313931 	eorscc	r3, r1, r1, lsr r9
 130:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 134:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 138:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 13c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 140:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 144:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 148:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 14c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 150:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 154:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 158:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 15c:	205d3939 	subscs	r3, sp, r9, lsr r9
 160:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 164:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 178:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 17c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 180:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 184:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 188:	6f6c666d 	svcvs	0x006c666d
 18c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 190:	733d6962 	teqvc	sp, #1605632	; 0x188000
 194:	2074666f 	rsbscs	r6, r4, pc, ror #12
 198:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 19c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1a0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a8:	7a6b3676 	bvc	1acdb88 <asm_unimplemented+0x1acdb58>
 1ac:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1b0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1bc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1cc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <asm_unimplemented+0x80a5c0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_unimplemented+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_unimplemented+0x46400>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e5 	andeq	r0, r0, r5, ror #1
  10:	0000830c 	andeq	r8, r0, ip, lsl #6
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5f070403 	svcpl	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	00d90601 	sbcseq	r0, r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000b405 	andeq	fp, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  48:	95050803 	strls	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	002c0801 	eoreq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004c07 	andeq	r4, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000003a 	andeq	r0, r0, sl, lsr r0
  64:	6c070803 	stcvs	8, cr0, [r7], {3}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a3060000 	movwge	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000af 	andeq	r0, r0, pc, lsr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00cb0600 	sbceq	r0, fp, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	10060c01 	andne	r0, r6, r1, lsl #24
  c8:	10000000 	andne	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e89c 	muleq	r0, ip, r8
  d4:	00720a00 	rsbseq	r0, r2, r0, lsl #20
  d8:	2c0e0d01 	stccs	13, cr0, [lr], {1}
  dc:	06000000 	streq	r0, [r0], -r0
	...
  e8:	0000be0b 	andeq	fp, r0, fp, lsl #28
  ec:	06030100 	streq	r0, [r3], -r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	720a9c01 	andvc	r9, sl, #256	; 0x100
  fc:	0e040100 	adfeqs	f0, f4, f0
 100:	0000002c 	andeq	r0, r0, ip, lsr #32
 104:	0000003b 	andeq	r0, r0, fp, lsr r0
 108:	00000035 	andeq	r0, r0, r5, lsr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <disable_cache+0x2c009c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <disable_cache+0xec2d20>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <disable_cache+0x2ce894>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	340a0000 	strcc	r0, [sl], #-0
  7c:	3a080300 	bcc	200c84 <disable_cache+0x200c74>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  90:	03193f01 	tsteq	r9, #1, 30
  94:	3b0b3a0e 	blcc	2ce8d4 <disable_cache+0x2ce8c4>
  98:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00140000 	andseq	r0, r4, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	73000700 	movwvc	r0, #1792	; 0x700
  1c:	efff0b00 	svc	0x00ff0b00
  20:	00189f1a 	andseq	r9, r8, sl, lsl pc
  24:	00200000 	eoreq	r0, r0, r0
  28:	00010000 	andeq	r0, r1, r0
  2c:	00000053 	andeq	r0, r0, r3, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	01010000 	mrseq	r0, (UNDEF: 1)
  38:	04000000 	streq	r0, [r0], #-0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00045300 	andeq	r5, r4, r0, lsl #6
  48:	00080000 	andeq	r0, r8, r0
  4c:	00070000 	andeq	r0, r7, r0
  50:	000a0073 	andeq	r0, sl, r3, ror r0
  54:	089f2110 	ldmeq	pc, {r4, r8, sp}	; <UNPREDICTABLE>
  58:	10000000 	andne	r0, r0, r0
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	00005300 	andeq	r5, r0, r0, lsl #6
  64:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000098 	muleq	r0, r8, r0
   4:	00570003 	subseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  50:	00632e65 	rsbeq	r2, r3, r5, ror #28
  54:	72000001 	andvc	r0, r0, #1, 0
  58:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	00190500 	andseq	r0, r9, r0, lsl #10
  64:	00000205 	andeq	r0, r0, r5, lsl #4
  68:	05140000 	ldreq	r0, [r4, #-0]
  6c:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  70:	05132f02 	ldreq	r2, [r3, #-3842]	; 0xfffff0fe
  74:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
  78:	052f0605 	streq	r0, [pc, #-1541]!	; fffffa7b <disable_cache+0xfffffa6b>
  7c:	052f0601 	streq	r0, [pc, #-1537]!	; fffffa83 <disable_cache+0xfffffa73>
  80:	0531061a 	ldreq	r0, [r1, #-1562]!	; 0xfffff9e6
  84:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  88:	05133002 	ldreq	r3, [r3, #-2]
  8c:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
  90:	052f0605 	streq	r0, [pc, #-1541]!	; fffffa93 <disable_cache+0xfffffa83>
  94:	022f0601 	eoreq	r0, pc, #1048576	; 0x100000
  98:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <disable_cache+0x195b9a8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	69640069 	stmdbvs	r4!, {r0, r3, r5, r6}^
  20:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  24:	61635f65 	cmnvs	r3, r5, ror #30
  28:	00656863 	rsbeq	r6, r5, r3, ror #16
  2c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  30:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  34:	61686320 	cmnvs	r8, r0, lsr #6
  38:	6f6c0072 	svcvs	0x006c0072
  3c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	00746e69 	rsbseq	r6, r4, r9, ror #28
  4c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  50:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  5c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  70:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	7300746e 	movwvc	r7, #1134	; 0x46e
  84:	66666174 			; <UNDEFINED> instruction: 0x66666174
  88:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  8c:	6361632f 	cmnvs	r1, #-1140850688	; 0xbc000000
  90:	632e6568 			; <UNDEFINED> instruction: 0x632e6568
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6f6c2067 	svcvs	0x006c2067
  9c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  ac:	63007261 	movwvs	r7, #609	; 0x261
  b0:	00726168 	rsbseq	r6, r2, r8, ror #2
  b4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  b8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  bc:	6e650074 	mcrvs	0, 3, r0, cr5, cr4, {3}
  c0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  c4:	6361635f 	cmnvs	r1, #2080374785	; 0x7c000001
  c8:	70006568 	andvc	r6, r0, r8, ror #10
  cc:	006b7475 	rsbeq	r7, fp, r5, ror r4
  d0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  dc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  e8:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  ec:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  f0:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  f4:	31393130 	teqcc	r9, r0, lsr r1
  f8:	20353230 	eorscs	r3, r5, r0, lsr r2
  fc:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 100:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 104:	415b2029 	cmpmi	fp, r9, lsr #32
 108:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 10c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 110:	6172622d 	cmnvs	r2, sp, lsr #4
 114:	2068636e 	rsbcs	r6, r8, lr, ror #6
 118:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 11c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 120:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 124:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 128:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 12c:	613d7570 	teqvs	sp, r0, ror r5
 130:	31316d72 	teqcc	r1, r2, ror sp
 134:	7a6a3637 	bvc	1a8da18 <disable_cache+0x1a8da08>
 138:	20732d66 	rsbscs	r2, r3, r6, ror #26
 13c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 140:	613d656e 	teqvs	sp, lr, ror #10
 144:	31316d72 	teqcc	r1, r2, ror sp
 148:	7a6a3637 	bvc	1a8da2c <disable_cache+0x1a8da1c>
 14c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 150:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 154:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 158:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 15c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 160:	616d2d20 	cmnvs	sp, r0, lsr #26
 164:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 168:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 16c:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 170:	6b36766d 	blvs	d9db2c <disable_cache+0xd9db1c>
 174:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 178:	20626467 	rsbcs	r6, r2, r7, ror #8
 17c:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 180:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 184:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 188:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 18c:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 190:	61747365 	cmnvs	r4, r5, ror #6
 194:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 198:	Address 0x0000000000000198 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <disable_cache+0x80a5e0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <disable_cache+0x46420>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3018 	ldr	r3, [pc, #24]	; 24 <clean_reboot+0x24>
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10, 0
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	0000720c 	andeq	r7, r0, ip, lsl #4
	...
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8b070403 	blhi	1c1014 <clean_reboot+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00f40601 	rscseq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ce05 	andeq	ip, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000dd 	ldrdeq	r0, [r0], -sp
  48:	af050803 	svcge	0x00050803
  4c:	03000000 	movweq	r0, #0
  50:	00290801 	eoreq	r0, r9, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005f07 	andeq	r5, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004d 	andeq	r0, r0, sp, asr #32
  64:	98070803 	stmdals	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bd060000 	stclt	0, cr0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c9 	andeq	r0, r0, r9, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d80600 	sbcseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000040 	andeq	r0, r0, r0, asr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00010e9c 	muleq	r1, ip, lr
  d4:	00140a00 	andseq	r0, r4, r0, lsl #20
  d8:	00e80000 	rsceq	r0, r8, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000180c 	andeq	r1, r0, ip, lsl #16
  ec:	00010e00 	andeq	r0, r1, r0, lsl #28
  f0:	00200d00 	eoreq	r0, r0, r0, lsl #26
  f4:	011a0000 	tsteq	sl, r0
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	010b0000 	mrseq	r0, (UNDEF: 11)
 100:	003a0150 	eorseq	r0, sl, r0, asr r1
 104:	0000240c 	andeq	r2, r0, ip, lsl #8
 108:	00012600 	andeq	r2, r1, r0, lsl #12
 10c:	e60e0000 	str	r0, [lr], -r0
 110:	e6000000 	str	r0, [r0], -r0
 114:	02000000 	andeq	r0, r0, #0, 0
 118:	370e0646 	strcc	r0, [lr, -r6, asr #12]
 11c:	37000000 	strcc	r0, [r0, -r0]
 120:	02000000 	andeq	r0, r0, #0, 0
 124:	1e0e0651 	mcrne	6, 0, r0, cr14, cr1, {2}
 128:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <clean_reboot+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <clean_reboot+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00130119 	andseq	r0, r3, r9, lsl r1
  7c:	82890a00 	addhi	r0, r9, #0, 20
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	00001301 	andeq	r1, r0, r1, lsl #6
  88:	01828a0b 	orreq	r8, r2, fp, lsl #20
  8c:	91180200 	tstls	r8, r0, lsl #4
  90:	00001842 	andeq	r1, r0, r2, asr #16
  94:	0182890c 	orreq	r8, r2, ip, lsl #18
  98:	31011100 	mrscc	r1, (UNDEF: 17)
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	00001301 	andeq	r1, r0, r1, lsl #6
  ac:	3f002e0e 	svccc	0x00002e0e
  b0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  b4:	3a0e030e 	bcc	380cf4 <clean_reboot+0x380cf4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000079 	andeq	r0, r0, r9, ror r0
   4:	005e0003 	subseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61656c63 	cmnvs	r5, r3, ror #24
  50:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  54:	746f6f62 	strbtvc	r6, [pc], #-3938	; 5c <.debug_line+0x5c>
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	00000002 	andeq	r0, r0, r2
  68:	05001905 	streq	r1, [r0, #-2309]	; 0xfffff6fb
  6c:	00000002 	andeq	r0, r0, r2
  70:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  74:	4b2f832f 	blmi	be0d38 <clean_reboot+0xbe0d38>
  78:	01000602 	tsteq	r0, r2, lsl #12
  7c:	Address 0x000000000000007c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <clean_reboot+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	70720069 	rsbsvc	r0, r2, r9, rrx
  20:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
  24:	746f6f62 	strbtvc	r6, [pc], #-3938	; 2c <.debug_str+0x2c>
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  38:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  3c:	00736d5f 	rsbseq	r6, r3, pc, asr sp
  40:	61656c63 	cmnvs	r5, r3, ror #24
  44:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  48:	746f6f62 	strbtvc	r6, [pc], #-3938	; 50 <.debug_str+0x50>
  4c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  50:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  54:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  58:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  5c:	7300746e 	movwvc	r7, #1134	; 0x46e
  60:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  64:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  68:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  6c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  70:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
  74:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  78:	2f637273 	svccs	0x00637273
  7c:	61656c63 	cmnvs	r5, r3, ror #24
  80:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  84:	746f6f62 	strbtvc	r6, [pc], #-3938	; 8c <.debug_str+0x8c>
  88:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  a4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  ac:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  c0:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d8:	6b747570 	blvs	1d1d6a0 <clean_reboot+0x1d1d6a0>
  dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e4:	61750074 	cmnvs	r5, r4, ror r0
  e8:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
  ec:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
  f0:	0078745f 	rsbseq	r7, r8, pc, asr r4
  f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f8:	63206465 			; <UNDEFINED> instruction: 0x63206465
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	20554e47 	subscs	r4, r5, r7, asr #28
 104:	20393943 	eorscs	r3, r9, r3, asr #18
 108:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 10c:	30322031 	eorscc	r2, r2, r1, lsr r0
 110:	30313931 	eorscc	r3, r1, r1, lsr r9
 114:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 118:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 11c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 120:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 124:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 128:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 12c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 130:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 134:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 138:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 13c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 140:	205d3939 	subscs	r3, sp, r9, lsr r9
 144:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 148:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 14c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 150:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 154:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 158:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 15c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 160:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 164:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 168:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 16c:	6f6c666d 	svcvs	0x006c666d
 170:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 174:	733d6962 	teqvc	sp, #1605632	; 0x188000
 178:	2074666f 	rsbscs	r6, r4, pc, ror #12
 17c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 180:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 184:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 188:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 18c:	7a6b3676 	bvc	1acdb6c <clean_reboot+0x1acdb6c>
 190:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 194:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 198:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 19c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1a4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1a8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1ac:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <clean_reboot+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f3018 	ldr	r3, [pc, #24]	; 28 <_cstart+0x28>
   c:	e59f2018 	ldr	r2, [pc, #24]	; 2c <_cstart+0x2c>
  10:	e1530002 	cmp	r3, r2
  14:	33a02000 	movcc	r2, #0, 0
  18:	34832004 	strcc	r2, [r3], #4
  1c:	3afffffa 	bcc	c <_cstart+0xc>
  20:	ebfffffe 	bl	0 <notmain>
  24:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000159 	andeq	r0, r0, r9, asr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000110 	andeq	r0, r0, r0, lsl r1
  10:	0000a30c 	andeq	sl, r0, ip, lsl #6
	...
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	96070403 	strls	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	01040601 	tsteq	r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ec05 	andeq	lr, r0, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fb 	strdeq	r0, [r0], -fp
  48:	cd050803 	stcgt	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	003c0801 	eorseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006907 	andeq	r6, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000057 	andeq	r0, r0, r7, asr r0
  64:	b6070803 	strlt	r0, [r7], -r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	db060000 	blle	180008 <_cstart+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e7 	andeq	r0, r0, r7, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f60600 	rscseq	r0, r6, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000002c 	andeq	r0, r0, ip, lsr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	30000000 	andcc	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001319c 	muleq	r1, ip, r1
  d4:	001e0600 	andseq	r0, lr, r0, lsl #12
  d8:	04010000 	streq	r0, [r1], #-0
  dc:	00002510 	andeq	r2, r0, r0, lsl r5
  e0:	008a0600 	addeq	r0, sl, r0, lsl #12
  e4:	04010000 	streq	r0, [r1], #-0
  e8:	0000251f 	andeq	r2, r0, pc, lsl r5
  ec:	01c50a00 	biceq	r0, r5, r0, lsl #20
  f0:	05010000 	streq	r0, [r1, #-0]
  f4:	73620b07 	cmnvc	r2, #7168	; 0x1c00
  f8:	09010073 	stmdbeq	r1, {r0, r1, r4, r5, r6}
  fc:	0001310a 	andeq	r3, r1, sl, lsl #2
 100:	00000600 	andeq	r0, r0, r0, lsl #12
 104:	00000000 	andeq	r0, r0, r0
 108:	00340c00 	eorseq	r0, r4, r0, lsl #24
 10c:	0a010000 	beq	40114 <_cstart+0x40114>
 110:	0001310a 	andeq	r3, r1, sl, lsl #2
 114:	00080d00 	andeq	r0, r8, r0, lsl #26
 118:	01370000 	teqeq	r7, r0
 11c:	240d0000 	strcs	r0, [sp], #-0
 120:	44000000 	strmi	r0, [r0], #-0
 124:	0d000001 	stceq	0, cr0, [r0, #-4]
 128:	00000028 	andeq	r0, r0, r8, lsr #32
 12c:	00000150 	andeq	r0, r0, r0, asr r1
 130:	25040700 	strcs	r0, [r4, #-1792]	; 0xfffff900
 134:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 138:	0000007c 	andeq	r0, r0, ip, ror r0
 13c:	0000007c 	andeq	r0, r0, ip, ror r0
 140:	06011702 	streq	r1, [r1], -r2, lsl #14
 144:	0001c50f 	andeq	ip, r1, pc, lsl #10
 148:	0001c500 	andeq	ip, r1, r0, lsl #10
 14c:	06eb0200 	strbteq	r0, [fp], r0, lsl #4
 150:	00004a0f 	andeq	r4, r0, pc, lsl #20
 154:	00004a00 	andeq	r4, r0, r0, lsl #20
 158:	06670200 	strbteq	r0, [r7], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <_cstart+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <_cstart+0x2ce8a4>
  68:	110b390b 	tstne	fp, fp, lsl #18
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	3f002e0a 	svccc	0x00002e0a
  7c:	3a0e0319 	bcc	380ce8 <_cstart+0x380ce8>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	3c19270b 	ldccc	7, cr2, [r9], {11}
  88:	0b000019 	bleq	f4 <_cstart+0xf4>
  8c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  90:	0b3b0b3a 	bleq	ec2d80 <_cstart+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <_cstart+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  b0:	11000182 	smlabbne	r0, r2, r1, r0
  b4:	00133101 	andseq	r3, r3, r1, lsl #2
  b8:	002e0e00 	eoreq	r0, lr, r0, lsl #28
  bc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  c0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  c8:	00000b39 	andeq	r0, r0, r9, lsr fp
  cc:	3f002e0f 	svccc	0x00002e0f
  d0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  d4:	3a0e030e 	bcc	380d14 <_cstart+0x380d14>
  d8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	000c0000 	andeq	r0, ip, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001c00 	andeq	r1, r0, r0, lsl #24
  18:	73000300 	movwvc	r0, #768	; 0x300
  1c:	001c9f04 	andseq	r9, ip, r4, lsl #30
  20:	00230000 	eoreq	r0, r3, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008e 	andeq	r0, r0, lr, lsl #1
   4:	00580003 	subseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61747363 	cmnvs	r4, r3, ror #6
  50:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  5c:	00020068 	andeq	r0, r2, r8, rrx
  60:	10050000 	andne	r0, r5, r0
  64:	00020500 	andeq	r0, r2, r0, lsl #10
  68:	14000000 	strne	r0, [r0], #-0
  6c:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb6f <_cstart+0xfffffb6f>
  70:	05051302 	streq	r1, [r5, #-770]	; 0xfffffcfe
  74:	14133014 	ldrne	r3, [r3], #-20	; 0xffffffec
  78:	0f060a05 	svceq	0x00060a05
  7c:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
  80:	0610054b 	ldreq	r0, [r0], -fp, asr #10
  84:	05054a01 	streq	r4, [r5, #-2561]	; 0xfffff5ff
  88:	02053006 	andeq	r3, r5, #6, 0
  8c:	0006022f 	andeq	r0, r6, pc, lsr #4
  90:	Address 0x0000000000000090 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <_cstart+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	5f5f0069 	svcpl	0x005f0069
  20:	5f737362 	svcpl	0x00737362
  24:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  28:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
  2c:	7473635f 	ldrbtvc	r6, [r3], #-863	; 0xfffffca1
  30:	00747261 	rsbseq	r7, r4, r1, ror #4
  34:	5f737362 	svcpl	0x00737362
  38:	00646e65 	rsbeq	r6, r4, r5, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	61686320 	cmnvs	r8, r0, lsr #6
  48:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  4c:	5f6e6165 	svcpl	0x006e6165
  50:	6f626572 	svcvs	0x00626572
  54:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  60:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	6f687300 	svcvs	0x00687300
  6c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  70:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  74:	2064656e 	rsbcs	r6, r4, lr, ror #10
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  80:	6c5f6d6f 	mrrcvs	13, 6, r6, pc, cr15	; <UNPREDICTABLE>
  84:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  88:	5f5f0072 	svcpl	0x005f0072
  8c:	5f737362 	svcpl	0x00737362
  90:	5f646e65 	svcpl	0x00646e65
  94:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	7300746e 	movwvc	r7, #1134	; 0x46e
  a4:	66666174 			; <UNDEFINED> instruction: 0x66666174
  a8:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  ac:	7473632f 	ldrbtvc	r6, [r3], #-815	; 0xfffffcd1
  b0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  b4:	6f6c0063 	svcvs	0x006c0063
  b8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  cc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d0:	6f6c2067 	svcvs	0x006c2067
  d4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  dc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  e0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  e4:	63007261 	movwvs	r7, #609	; 0x261
  e8:	00726168 	rsbseq	r6, r2, r8, ror #2
  ec:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  f0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  f4:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  f8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	00746e69 	rsbseq	r6, r4, r9, ror #28
 104:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 108:	63206465 			; <UNDEFINED> instruction: 0x63206465
 10c:	00726168 	rsbseq	r6, r2, r8, ror #2
 110:	20554e47 	subscs	r4, r5, r7, asr #28
 114:	20393943 	eorscs	r3, r9, r3, asr #18
 118:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 11c:	30322031 	eorscc	r2, r2, r1, lsr r0
 120:	30313931 	eorscc	r3, r1, r1, lsr r9
 124:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 128:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 12c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 130:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 134:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 138:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 13c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 140:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 144:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 148:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 14c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 150:	205d3939 	subscs	r3, sp, r9, lsr r9
 154:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 158:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 15c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 160:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 164:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 168:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 16c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 170:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 174:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 178:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 17c:	6f6c666d 	svcvs	0x006c666d
 180:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 184:	733d6962 	teqvc	sp, #1605632	; 0x188000
 188:	2074666f 	rsbscs	r6, r4, pc, ror #12
 18c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 190:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 194:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 198:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 19c:	7a6b3676 	bvc	1acdb7c <_cstart+0x1acdb7c>
 1a0:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1a4:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a8:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1ac:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b0:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b8:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1bc:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1c4:	746f6e00 	strbtvc	r6, [pc], #-3584	; 1cc <.debug_str+0x1cc>
 1c8:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <_cstart+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000e0 	andeq	r0, r0, r0, ror #1
  10:	0000510c 	andeq	r5, r0, ip, lsl #2
	...
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	79070403 	stmdbvc	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	00d40601 	sbcseq	r0, r4, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000bc05 	andeq	fp, r0, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000cb 	andeq	r0, r0, fp, asr #1
  48:	9d050803 	stcls	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	001e0801 	andseq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003e07 	andeq	r3, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002c 	andeq	r0, r0, ip, lsr #32
  64:	86070803 	strhi	r0, [r7], -r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ab060000 	blge	180008 <custom_loader+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000b7 	strheq	r0, [r0], -r7
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00c60600 	sbceq	r0, r6, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000006b 	andeq	r0, r0, fp, rrx
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <custom_loader+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <custom_loader+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <custom_loader+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000077 	andeq	r0, r0, r7, ror r0
   4:	005f0003 	subseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  50:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  54:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  58:	00632e72 	rsbeq	r2, r3, r2, ror lr
  5c:	72000001 	andvc	r0, r0, #1, 0
  60:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  64:	00000200 	andeq	r0, r0, r0, lsl #4
  68:	001a0500 	andseq	r0, sl, r0, lsl #10
  6c:	00000205 	andeq	r0, r0, r5, lsl #4
  70:	05150000 	ldreq	r0, [r5, #-0]
  74:	02021401 	andeq	r1, r2, #16777216	; 0x1000000
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <custom_loader+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  40:	2074726f 	rsbscs	r7, r4, pc, ror #4
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	61747300 	cmnvs	r4, r0, lsl #6
  54:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  58:	632f6372 			; <UNDEFINED> instruction: 0x632f6372
  5c:	6f747375 	svcvs	0x00747375
  60:	6f6c2d6d 	svcvs	0x006c2d6d
  64:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  68:	6300632e 	movwvs	r6, #814	; 0x32e
  6c:	6f747375 	svcvs	0x00747375
  70:	6f6c5f6d 	svcvs	0x006c5f6d
  74:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  78:	736e7500 	cmnvc	lr, #0, 10
  7c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  80:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  84:	6f6c0074 	svcvs	0x006c0074
  88:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  94:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  98:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  9c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a0:	6f6c2067 	svcvs	0x006c2067
  a4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  ac:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b4:	63007261 	movwvs	r7, #609	; 0x261
  b8:	00726168 	rsbseq	r6, r2, r8, ror #2
  bc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  c4:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  c8:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  cc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d8:	63206465 			; <UNDEFINED> instruction: 0x63206465
  dc:	00726168 	rsbseq	r6, r2, r8, ror #2
  e0:	20554e47 	subscs	r4, r5, r7, asr #28
  e4:	20393943 	eorscs	r3, r9, r3, asr #18
  e8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  ec:	30322031 	eorscc	r2, r2, r1, lsr r0
  f0:	30313931 	eorscc	r3, r1, r1, lsr r9
  f4:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  f8:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  fc:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 100:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 104:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 108:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 10c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 110:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 114:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 118:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 11c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 120:	205d3939 	subscs	r3, sp, r9, lsr r9
 124:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 128:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 12c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 130:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 134:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 138:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 13c:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 140:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 144:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 148:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 14c:	6f6c666d 	svcvs	0x006c666d
 150:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 154:	733d6962 	teqvc	sp, #1605632	; 0x188000
 158:	2074666f 	rsbscs	r6, r4, pc, ror #12
 15c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 160:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 164:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 168:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 16c:	7a6b3676 	bvc	1acdb4c <custom_loader+0x1acdb4c>
 170:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 174:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 178:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 17c:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 180:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 184:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 188:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 18c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 190:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <custom_loader+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <custom_loader+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	61642d72 	smcvs	17106	; 0x42d2
  1c:	612d6174 			; <UNDEFINED> instruction: 0x612d6174
  20:	74726f62 	ldrbtvc	r6, [r2], #-3938	; 0xfffff09e
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <data_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <data_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	61746164 	cmnvs	r4, r4, ror #2
  68:	6f626120 	svcvs	0x00626120
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000112 	andeq	r0, r0, r2, lsl r1
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	92070403 	andls	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	01060601 	tsteq	r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e705 	andeq	lr, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fd 	strdeq	r0, [r0], -sp
  48:	c8050803 	stmdagt	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00450801 	subeq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007207 	andeq	r7, r0, r7, lsl #4
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000060 	andeq	r0, r0, r0, rrx
  64:	b1070803 	tstlt	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	d6060000 	strle	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e2 	andeq	r0, r0, r2, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f80600 	rscseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	21020100 	mrscs	r0, (UNDEF: 18)
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000850b 	andeq	r8, r0, fp, lsl #10
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f1110000 			; <UNDEFINED> instruction: 0xf1110000
 158:	f1000000 	cps	#0
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	53110628 	tstpl	r1, #40, 12	; 0x2800000
 164:	53000000 	movwpl	r0, #0
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <data_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <data_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <data_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <data_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <data_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008c 	andeq	r0, r0, ip, lsl #1
   4:	006c0003 	rsbeq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	61746164 	cmnvs	r4, r4, ror #2
  60:	6f62612d 	svcvs	0x0062612d
  64:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  68:	00000100 	andeq	r0, r0, r0, lsl #2
  6c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  70:	00020068 	andeq	r0, r2, r8, rrx
  74:	25050000 	strcs	r0, [r5, #-0]
  78:	00020500 	andeq	r0, r2, r0, lsl #10
  7c:	13000000 	movwne	r0, #0
  80:	27050106 	strcs	r0, [r5, -r6, lsl #2]
  84:	06014a06 	streq	r4, [r1], -r6, lsl #20
  88:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  8c:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <data_abort_vector+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	74730069 	ldrbtvc	r0, [r3], #-105	; 0xffffff97
  20:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  24:	2f637273 	svccs	0x00637273
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  30:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  34:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  38:	61746164 	cmnvs	r4, r4, ror #2
  3c:	6f62612d 	svcvs	0x0062612d
  40:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  44:	736e7500 	cmnvc	lr, #0, 10
  48:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  4c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  50:	63007261 	movwvs	r7, #609	; 0x261
  54:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  58:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  5c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  60:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  64:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  68:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  6c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  70:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  74:	2074726f 	rsbscs	r7, r4, pc, ror #4
  78:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  80:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  84:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  88:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  8c:	5f4e4f49 	svcpl	0x004e4f49
  90:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  9c:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
  a0:	5f617461 	svcpl	0x00617461
  a4:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  a8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  ac:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b4:	6f6c2067 	svcvs	0x006c2067
  b8:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  bc:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  cc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  d0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  d4:	70720074 	rsbsvc	r0, r2, r4, ror r0
  d8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  dc:	61686374 	smcvs	34356	; 0x8634
  e0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  e4:	73007261 	movwvc	r7, #609	; 0x261
  e8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f0:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  f4:	006b746e 	rsbeq	r7, fp, lr, ror #8
  f8:	6b747570 	blvs	1d1d6c0 <data_abort_vector+0x1d1d6c0>
  fc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 100:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 104:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 108:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 10c:	61686320 	cmnvs	r8, r0, lsr #6
 110:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 114:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 118:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 11c:	20312e32 	eorscs	r2, r1, r2, lsr lr
 120:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 124:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 128:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 12c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 130:	5b202965 	blpl	80a6cc <data_abort_vector+0x80a6cc>
 134:	2f4d5241 	svccs	0x004d5241
 138:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 13c:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 140:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 144:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 148:	6f697369 	svcvs	0x00697369
 14c:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 150:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 154:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 158:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 15c:	316d7261 	cmncc	sp, r1, ror #4
 160:	6a363731 	bvs	d8de2c <data_abort_vector+0xd8de2c>
 164:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 168:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 16c:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 170:	316d7261 	cmncc	sp, r1, ror #4
 174:	6a363731 	bvs	d8de40 <data_abort_vector+0xd8de40>
 178:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 17c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 180:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 184:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 188:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 18c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 190:	206d7261 	rsbcs	r7, sp, r1, ror #4
 194:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 198:	613d6863 	teqvs	sp, r3, ror #16
 19c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1a0:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1a4:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a8:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1ac:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1b0:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1b4:	20393975 	eorscs	r3, r9, r5, ror r9
 1b8:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1bc:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1c0:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1c4:	Address 0x00000000000001c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <data_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	61662d72 	smcvs	25298	; 0x62d2
  1c:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  20:	00000000 	andeq	r0, r0, r0
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fa 	strdeq	r0, [r0], -sl
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8c070403 	cfstrshi	mvf0, [r7], {3}
  30:	03000000 	movweq	r0, #0
  34:	00ee0601 	rsceq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000cf05 	andeq	ip, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e5 	andeq	r0, r0, r5, ror #1
  48:	b0050803 	andlt	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	003f0801 	eorseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006c07 	andeq	r6, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000005a 	andeq	r0, r0, sl, asr r0
  64:	99070803 	stmdbls	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	be060000 	cdplt	0, 0, cr0, cr6, cr0, {0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ca 	andeq	r0, r0, sl, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e00600 	rsceq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001af 	andeq	r0, r0, pc, lsr #3
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00007f0b 	andeq	r7, r0, fp, lsl #30
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	d9110000 	ldmdble	r1, {}	; <UNPREDICTABLE>
 158:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	4d110628 	ldcmi	6, cr0, [r1, #-160]	; 0xffffff60
 164:	4d000000 	stcmi	0, cr0, [r0, #-0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <fast_interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <fast_interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <fast_interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <fast_interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000086 	andeq	r0, r0, r6, lsl #1
   4:	00660003 	rsbeq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  60:	0100632e 	tsteq	r0, lr, lsr #6
  64:	70720000 	rsbsvc	r0, r2, r0
  68:	00682e69 	rsbeq	r2, r8, r9, ror #28
  6c:	00000002 	andeq	r0, r0, r2
  70:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  74:	00000002 	andeq	r0, r0, r2
  78:	01061300 	mrseq	r1, LR_und
  7c:	4a062b05 	bmi	18ac98 <fast_interrupt_vector+0x18ac98>
  80:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  84:	000a022e 	andeq	r0, sl, lr, lsr #4
  88:	Address 0x0000000000000088 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <fast_interrupt_vector+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	74730069 	ldrbtvc	r0, [r3], #-105	; 0xffffff97
  20:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  24:	2f637273 	svccs	0x00637273
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  30:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  34:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  38:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  3c:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  40:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  44:	2064656e 	rsbcs	r6, r4, lr, ror #10
  48:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  4c:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  50:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  54:	6f6f6265 	svcvs	0x006f6265
  58:	6f6c0074 	svcvs	0x006c0074
  5c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  70:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  74:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  78:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  7c:	5f00746e 	svcpl	0x0000746e
  80:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  84:	4f495443 	svcmi	0x00495443
  88:	005f5f4e 	subseq	r5, pc, lr, asr #30
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  a4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  b8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  bc:	70720074 	rsbsvc	r0, r2, r4, ror r0
  c0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  c4:	61686374 	smcvs	34356	; 0x8634
  c8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  cc:	73007261 	movwvc	r7, #609	; 0x261
  d0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  d4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  dc:	006b746e 	rsbeq	r7, fp, lr, ror #8
  e0:	6b747570 	blvs	1d1d6a8 <fast_interrupt_vector+0x1d1d6a8>
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  ec:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  f0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f4:	61686320 	cmnvs	r8, r0, lsr #6
  f8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  fc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 100:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 104:	20312e32 	eorscs	r2, r1, r2, lsr lr
 108:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 10c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 110:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 114:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 118:	5b202965 	blpl	80a6b4 <fast_interrupt_vector+0x80a6b4>
 11c:	2f4d5241 	svccs	0x004d5241
 120:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 124:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 128:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 12c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 130:	6f697369 	svcvs	0x00697369
 134:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 138:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 13c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 140:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 144:	316d7261 	cmncc	sp, r1, ror #4
 148:	6a363731 	bvs	d8de14 <fast_interrupt_vector+0xd8de14>
 14c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 150:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 154:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <fast_interrupt_vector+0xd8de28>
 160:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 164:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 168:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 16c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 170:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 174:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 178:	206d7261 	rsbcs	r7, sp, r1, ror #4
 17c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 180:	613d6863 	teqvs	sp, r3, ror #16
 184:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 188:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 18c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 190:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 194:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 198:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 19c:	20393975 	eorscs	r3, r9, r5, ror r9
 1a0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	6600676e 	strvs	r6, [r0], -lr, ror #14
 1b0:	5f747361 	svcpl	0x00747361
 1b4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
 1b8:	70757272 	rsbsvc	r7, r5, r2, ror r2
 1bc:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
 1c0:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  1c:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  20:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  24:	00000063 	andeq	r0, r0, r3, rrx
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <int_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <int_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010a 	andeq	r0, r0, sl, lsl #2
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	9c070403 	cfstrsls	mvf0, [r7], {3}
  30:	03000000 	movweq	r0, #0
  34:	00fe0601 	rscseq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000df05 	andeq	sp, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f5 	strdeq	r0, [r0], -r5
  48:	c0050803 	andgt	r0, r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00440801 	subeq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007107 	andeq	r7, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000005f 	andeq	r0, r0, pc, asr r0
  64:	a9070803 	stmdbge	r7, {r0, r1, fp}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ce060000 	cdpgt	0, 0, cr0, cr6, cr0, {0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000da 	ldrdeq	r0, [r0], -sl
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f00600 	rscseq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1a030100 	bne	c04e0 <int_vector+0xc04e0>
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000840b 	andeq	r8, r0, fp, lsl #8
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0a000000 	beq	154 <.debug_info+0x154>
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	e9110000 	ldmdb	r1, {}	; <UNPREDICTABLE>
 158:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	52110628 	andspl	r0, r1, #40, 12	; 0x2800000
 164:	52000000 	andpl	r0, r0, #0, 0
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <int_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <int_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <int_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008b 	andeq	r0, r0, fp, lsl #1
   4:	006b0003 	rsbeq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  60:	70757272 	rsbsvc	r7, r5, r2, ror r2
  64:	00632e74 	rsbeq	r2, r3, r4, ror lr
  68:	72000001 	andvc	r0, r0, #1, 0
  6c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  70:	00000200 	andeq	r0, r0, r0, lsl #4
  74:	001e0500 	andseq	r0, lr, r0, lsl #10
  78:	00000205 	andeq	r0, r0, r5, lsl #4
  7c:	06140000 	ldreq	r0, [r4], -r0
  80:	06200501 	strteq	r0, [r0], -r1, lsl #10
  84:	d606014a 	strle	r0, [r6], -sl, asr #2
  88:	0a022e06 	beq	8b8a8 <int_vector+0x8b8a8>
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <int_vector+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	74730069 	ldrbtvc	r0, [r3], #-105	; 0xffffff97
  20:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  24:	2f637273 	svccs	0x00637273
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  30:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  34:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  38:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  3c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  40:	00632e74 	rsbeq	r2, r3, r4, ror lr
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	61686320 	cmnvs	r8, r0, lsr #6
  50:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  54:	5f6e6165 	svcpl	0x006e6165
  58:	6f626572 	svcvs	0x00626572
  5c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  60:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	6f687300 	svcvs	0x00687300
  74:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  78:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  7c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  88:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  8c:	5f5f4e4f 	svcpl	0x005f4e4f
  90:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  94:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  98:	00726f74 	rsbseq	r6, r2, r4, ror pc
  9c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6f6c2067 	svcvs	0x006c2067
  b0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  cc:	70720074 	rsbsvc	r0, r2, r4, ror r0
  d0:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  d4:	61686374 	smcvs	34356	; 0x8634
  d8:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  dc:	73007261 	movwvc	r7, #609	; 0x261
  e0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e8:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  ec:	006b746e 	rsbeq	r7, fp, lr, ror #8
  f0:	6b747570 	blvs	1d1d6b8 <int_vector+0x1d1d6b8>
  f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  fc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	61686320 	cmnvs	r8, r0, lsr #6
 108:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 10c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 110:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 114:	20312e32 	eorscs	r2, r1, r2, lsr lr
 118:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 11c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 120:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 124:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 128:	5b202965 	blpl	80a6c4 <int_vector+0x80a6c4>
 12c:	2f4d5241 	svccs	0x004d5241
 130:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 134:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 138:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 140:	6f697369 	svcvs	0x00697369
 144:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 148:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 14c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 150:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <int_vector+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 164:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <int_vector+0xd8de38>
 170:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 174:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 178:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 17c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 180:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 184:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 188:	206d7261 	rsbcs	r7, sp, r1, ror #4
 18c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 190:	613d6863 	teqvs	sp, r3, ror #16
 194:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 198:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 19c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1ac:	20393975 	eorscs	r3, r9, r5, ror r9
 1b0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  1c:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  20:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  24:	00000000 	andeq	r0, r0, r0
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000114 	andeq	r0, r0, r4, lsl r1
  10:	0000d50c 	andeq	sp, r0, ip, lsl #10
  14:	00001600 	andeq	r1, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	81070403 	tsthi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	01080601 	tsteq	r8, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c405 	andeq	ip, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  48:	a5050803 	strge	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00340801 	eorseq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006107 	andeq	r6, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004f 	andeq	r0, r0, pc, asr #32
  64:	8e070803 	cdphi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b3060000 	movwlt	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00fa0600 	rscseq	r0, sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000740b 	andeq	r7, r0, fp, lsl #8
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	ce110000 	cdpgt	0, 1, cr0, cr1, cr0, {0}
 158:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	42110628 	andsmi	r0, r1, #40, 12	; 0x2800000
 164:	42000000 	andmi	r0, r0, #0, 0
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <prefetch_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <prefetch_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <prefetch_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <prefetch_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <prefetch_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000008a 	andeq	r0, r0, sl, lsl #1
   4:	006a0003 	rsbeq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  60:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  64:	0100632e 	tsteq	r0, lr, lsr #6
  68:	70720000 	rsbsvc	r0, r2, r0
  6c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  70:	00000002 	andeq	r0, r0, r2
  74:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  78:	00000002 	andeq	r0, r0, r2
  7c:	01061300 	mrseq	r1, LR_und
  80:	4a062b05 	bmi	18ac9c <prefetch_abort_vector+0x18ac9c>
  84:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  88:	000a022e 	andeq	r0, sl, lr, lsr #4
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	552f0072 	strpl	r0, [pc, #-114]!	; ffffffaa <prefetch_abort_vector+0xffffffaa>
  18:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  1c:	616d612f 	cmnvs	sp, pc, lsr #2
  20:	6e697472 	mcrvs	4, 3, r7, cr9, cr2, {3}
  24:	632f7a65 			; <UNDEFINED> instruction: 0x632f7a65
  28:	30343173 	eorscc	r3, r4, r3, ror r1
  2c:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  30:	00697062 	rsbeq	r7, r9, r2, rrx
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	61686320 	cmnvs	r8, r0, lsr #6
  40:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  44:	5f6e6165 	svcpl	0x006e6165
  48:	6f626572 	svcvs	0x00626572
  4c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  60:	6f687300 	svcvs	0x00687300
  64:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  78:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  7c:	5f5f4e4f 	svcpl	0x005f4e4f
  80:	736e7500 	cmnvc	lr, #0, 10
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  bc:	63007261 	movwvs	r7, #609	; 0x261
  c0:	00726168 	rsbseq	r6, r2, r8, ror #2
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  cc:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  d0:	6b746e69 	blvs	1d1ba7c <prefetch_abort_vector+0x1d1ba7c>
  d4:	61747300 	cmnvs	r4, r0, lsl #6
  d8:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  dc:	642f6372 	strtvs	r6, [pc], #-882	; e4 <.debug_str+0xe4>
  e0:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
  e4:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
  e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  ec:	702d7265 	eorvc	r7, sp, r5, ror #4
  f0:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
  f4:	2e686374 	mcrcs	3, 3, r6, cr8, cr4, {3}
  f8:	75700063 	ldrbvc	r0, [r0, #-99]!	; 0xffffff9d
  fc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
 100:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 104:	00746e69 	rsbseq	r6, r4, r9, ror #28
 108:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 10c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 110:	00726168 	rsbseq	r6, r2, r8, ror #2
 114:	20554e47 	subscs	r4, r5, r7, asr #28
 118:	20393943 	eorscs	r3, r9, r3, asr #18
 11c:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 120:	30322031 	eorscc	r2, r2, r1, lsr r0
 124:	30313931 	eorscc	r3, r1, r1, lsr r9
 128:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 12c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 130:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 134:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 138:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 13c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 140:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 144:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 148:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 14c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 150:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 154:	205d3939 	subscs	r3, sp, r9, lsr r9
 158:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 15c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 160:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 164:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 168:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 16c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 170:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 174:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 178:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 17c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 180:	6f6c666d 	svcvs	0x006c666d
 184:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 188:	733d6962 	teqvc	sp, #1605632	; 0x188000
 18c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 190:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 194:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 198:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 19c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a0:	7a6b3676 	bvc	1acdb80 <prefetch_abort_vector+0x1acdb80>
 1a4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1a8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1ac:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1b8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1bc:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <prefetch_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	65722d72 	ldrbvs	r2, [r2, #-3442]!	; 0xfffff28e
  1c:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000108 	andeq	r0, r0, r8, lsl #2
  10:	00001e0c 	andeq	r1, r0, ip, lsl #28
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8d070403 	cfstrshi	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00fc0601 	rscseq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d005 	andeq	sp, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f3 	strdeq	r0, [r0], -r3
  48:	b1050803 	tstlt	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00400801 	subeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006d07 	andeq	r6, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000005b 	andeq	r0, r0, fp, asr r0
  64:	9a070803 	bls	1c2014 <reset_vector+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bf060000 	svclt	0x00060000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000cb 	andeq	r0, r0, fp, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e10600 	rsceq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000e6 	andeq	r0, r0, r6, ror #1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1c020100 	stfnes	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000800b 	andeq	r8, r0, fp
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0c000000 	stceq	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	da110000 	ble	440008 <reset_vector+0x440008>
 158:	da000000 	ble	8 <.debug_info+0x8>
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	4e110628 	cfmsub32mi	mvax1, mvfx0, mvfx1, mvfx8
 164:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reset_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reset_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reset_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <reset_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <reset_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000087 	andeq	r0, r0, r7, lsl #1
   4:	00670003 	rsbeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  60:	00632e74 	rsbeq	r2, r3, r4, ror lr
  64:	72000001 	andvc	r0, r0, #1, 0
  68:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  6c:	00000200 	andeq	r0, r0, r0, lsl #4
  70:	00200500 	eoreq	r0, r0, r0, lsl #10
  74:	00000205 	andeq	r0, r0, r5, lsl #4
  78:	06130000 	ldreq	r0, [r3], -r0
  7c:	06220501 	strteq	r0, [r2], -r1, lsl #10
  80:	d606014a 	strle	r0, [r6], -sl, asr #2
  84:	0a022e06 	beq	8b8a4 <reset_vector+0x8b8a4>
  88:	Address 0x0000000000000088 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <reset_vector+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	74730069 	ldrbtvc	r0, [r3], #-105	; 0xffffff97
  20:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  24:	2f637273 	svccs	0x00637273
  28:	61666564 	cmnvs	r6, r4, ror #10
  2c:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  30:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  34:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  38:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  3c:	00632e74 	rsbeq	r2, r3, r4, ror lr
  40:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  44:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  48:	61686320 	cmnvs	r8, r0, lsr #6
  4c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  50:	5f6e6165 	svcpl	0x006e6165
  54:	6f626572 	svcvs	0x00626572
  58:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  5c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  60:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  64:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  68:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  6c:	6f687300 	svcvs	0x00687300
  70:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  74:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  78:	2064656e 	rsbcs	r6, r4, lr, ror #10
  7c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  80:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  84:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  88:	5f5f4e4f 	svcpl	0x005f4e4f
  8c:	736e7500 	cmnvc	lr, #0, 10
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	6f6c0074 	svcvs	0x006c0074
  9c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ac:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b4:	6f6c2067 	svcvs	0x006c2067
  b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  bc:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  c0:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  c4:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  c8:	63007261 	movwvs	r7, #609	; 0x261
  cc:	00726168 	rsbseq	r6, r2, r8, ror #2
  d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  d8:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  dc:	6b746e69 	blvs	1d1ba88 <reset_vector+0x1d1ba88>
  e0:	74757000 	ldrbtvc	r7, [r5], #-0
  e4:	6572006b 	ldrbvs	r0, [r2, #-107]!	; 0xffffff95
  e8:	5f746573 	svcpl	0x00746573
  ec:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  f0:	6c00726f 	sfmvs	f7, 4, [r0], {111}	; 0x6f
  f4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 100:	63206465 			; <UNDEFINED> instruction: 0x63206465
 104:	00726168 	rsbseq	r6, r2, r8, ror #2
 108:	20554e47 	subscs	r4, r5, r7, asr #28
 10c:	20393943 	eorscs	r3, r9, r3, asr #18
 110:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 114:	30322031 	eorscc	r2, r2, r1, lsr r0
 118:	30313931 	eorscc	r3, r1, r1, lsr r9
 11c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 120:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 124:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 128:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 12c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 130:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 134:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 138:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 13c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 140:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 144:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 148:	205d3939 	subscs	r3, sp, r9, lsr r9
 14c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 150:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 164:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6f6c666d 	svcvs	0x006c666d
 178:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 17c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 180:	2074666f 	rsbscs	r6, r4, pc, ror #12
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 18c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 190:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 194:	7a6b3676 	bvc	1acdb74 <reset_vector+0x1acdb74>
 198:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 19c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reset_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  38:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	77732d72 			; <UNDEFINED> instruction: 0x77732d72
  1c:	00632e69 	rsbeq	r2, r3, r9, ror #28
  20:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  24:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  28:	3a73253a 	bcc	1cc9518 <syscall_vector+0x1cc9518>
  2c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  30:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  34:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  38:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  3c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  40:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  44:	6f697470 	svcvs	0x00697470
  48:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  4c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  50:	43502074 	cmpmi	r0, #116, 0	; 0x74
  54:	0a78253d 	beq	1e09550 <syscall_vector+0x1e09550>
  58:	0000000a 	andeq	r0, r0, sl
  5c:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000108 	andeq	r0, r0, r8, lsl #2
  10:	0000ce0c 	andeq	ip, r0, ip, lsl #28
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	81070403 	tsthi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00fc0601 	rscseq	r0, ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c405 	andeq	ip, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f3 	strdeq	r0, [r0], -r3
  48:	a5050803 	strge	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00340801 	eorseq	r0, r4, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006107 	andeq	r6, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004f 	andeq	r0, r0, pc, asr #32
  64:	8e070803 	cdphi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b3060000 	movwlt	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ee0600 	rsceq	r0, lr, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1e030100 	adfnes	f0, f3, f0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000740b 	andeq	r7, r0, fp, lsl #8
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002003 	andeq	r2, r0, r3
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	005c0305 	subseq	r0, ip, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	2d110000 	ldccs	0, cr0, [r1, #-0]
 158:	2d000000 	stccs	0, cr0, [r0, #-0]
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	42110628 	andsmi	r0, r1, #40, 12	; 0x2800000
 164:	42000000 	andmi	r0, r0, #0, 0
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <syscall_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <syscall_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <syscall_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <syscall_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <syscall_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000085 	andeq	r0, r0, r5, lsl #1
   4:	00650003 	rsbeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  60:	00010063 	andeq	r0, r1, r3, rrx
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  6c:	05000000 	streq	r0, [r0, #-0]
  70:	02050022 	andeq	r0, r5, #34, 0	; 0x22
  74:	00000000 	andeq	r0, r0, r0
  78:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  7c:	014a0624 	cmpeq	sl, r4, lsr #12
  80:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  84:	01000a02 	tsteq	r0, r2, lsl #20
  88:	Address 0x0000000000000088 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <syscall_vector+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	79730069 	ldmdbvc	r3!, {r0, r3, r5, r6}^
  20:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  24:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  28:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  2c:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  30:	006b746e 	rsbeq	r7, fp, lr, ror #8
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	61686320 	cmnvs	r8, r0, lsr #6
  40:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  44:	5f6e6165 	svcpl	0x006e6165
  48:	6f626572 	svcvs	0x00626572
  4c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  60:	6f687300 	svcvs	0x00687300
  64:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  78:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  7c:	5f5f4e4f 	svcpl	0x005f4e4f
  80:	736e7500 	cmnvc	lr, #0, 10
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  b8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  bc:	63007261 	movwvs	r7, #609	; 0x261
  c0:	00726168 	rsbseq	r6, r2, r8, ror #2
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  cc:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
  d0:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  d4:	2f637273 	svccs	0x00637273
  d8:	61666564 	cmnvs	r6, r4, ror #10
  dc:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  e0:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  e4:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  e8:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  ec:	75700063 	ldrbvc	r0, [r0, #-99]!	; 0xffffff9d
  f0:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  f4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  fc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 100:	63206465 			; <UNDEFINED> instruction: 0x63206465
 104:	00726168 	rsbseq	r6, r2, r8, ror #2
 108:	20554e47 	subscs	r4, r5, r7, asr #28
 10c:	20393943 	eorscs	r3, r9, r3, asr #18
 110:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 114:	30322031 	eorscc	r2, r2, r1, lsr r0
 118:	30313931 	eorscc	r3, r1, r1, lsr r9
 11c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 120:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 124:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 128:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 12c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 130:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 134:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 138:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 13c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 140:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 144:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 148:	205d3939 	subscs	r3, sp, r9, lsr r9
 14c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 150:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 164:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 168:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 16c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 170:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 174:	6f6c666d 	svcvs	0x006c666d
 178:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 17c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 180:	2074666f 	rsbscs	r6, r4, pc, ror #12
 184:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 188:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 18c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 190:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 194:	7a6b3676 	bvc	1acdb74 <syscall_vector+0x1acdb74>
 198:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 19c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1a0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1a4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1a8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1b0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1b4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1b8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <syscall_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
   c:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  10:	61682d74 	smcvs	33492	; 0x82d4
  14:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  18:	6e752d72 	mrcvs	13, 3, r2, cr5, cr2, {3}
  1c:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
  20:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
  24:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xfffff197
  28:	0000632e 	andeq	r6, r0, lr, lsr #6
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <undefined_instruction_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116, 0	; 0x74
  60:	0a78253d 	beq	1e0955c <undefined_instruction_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  6c:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  70:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3951>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000121 	andeq	r0, r0, r1, lsr #2
  10:	00003b0c 	andeq	r3, r0, ip, lsl #22
	...
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	b3070403 	movwlt	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	01150601 	tsteq	r5, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f605 	andeq	pc, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010c 	andeq	r0, r0, ip, lsl #2
  48:	d7050803 	strle	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	00980801 	addseq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00008507 	andeq	r8, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000073 	andeq	r0, r0, r3, ror r0
  64:	c0070803 	andgt	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	e5060000 	str	r0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f1 	strdeq	r0, [r0], -r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01070600 	tsteq	r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	2c020100 	stfcss	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000a60b 	andeq	sl, r0, fp, lsl #12
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002c03 	andeq	r2, r0, r3, lsl #24
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00680305 	rsbeq	r0, r8, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	1c000000 	stcne	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	00110000 	andseq	r0, r1, r0
 158:	00000001 	andeq	r0, r0, r1
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	66110628 	ldrvs	r0, [r1], -r8, lsr #12
 164:	66000000 	strvs	r0, [r0], -r0
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <undefined_instruction_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <undefined_instruction_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <undefined_instruction_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <undefined_instruction_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <undefined_instruction_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000090 	muleq	r0, r0, r0
   4:	00700003 	rsbseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	61666564 	cmnvs	r6, r4, ror #10
  50:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  54:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  58:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  5c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  60:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  64:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  68:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  6c:	00000100 	andeq	r0, r0, r0, lsl #2
  70:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  74:	00020068 	andeq	r0, r2, r8, rrx
  78:	30050000 	andcc	r0, r5, r0
  7c:	00020500 	andeq	r0, r2, r0, lsl #10
  80:	13000000 	movwne	r0, #0
  84:	32050106 	andcc	r0, r5, #-2147483647	; 0x80000001
  88:	06014a06 	streq	r4, [r1], -r6, lsl #20
  8c:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  90:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <undefined_instruction_vector+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  20:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
  24:	5f64656e 	svcpl	0x0064656e
  28:	74736e69 	ldrbtvc	r6, [r3], #-3689	; 0xfffff197
  2c:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
  30:	5f6e6f69 	svcpl	0x006e6f69
  34:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  38:	7300726f 	movwvc	r7, #623	; 0x26f
  3c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  40:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  44:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  48:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  4c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  50:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  54:	646e752d 	strbtvs	r7, [lr], #-1325	; 0xfffffad3
  58:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  5c:	692d6465 	pushvs	{r0, r2, r5, r6, sl, sp, lr}
  60:	2e74736e 	cdpcs	3, 7, cr7, cr4, cr14, {3}
  64:	6c630063 	stclvs	0, cr0, [r3], #-396	; 0xfffffe74
  68:	5f6e6165 	svcpl	0x006e6165
  6c:	6f626572 	svcvs	0x00626572
  70:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  7c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  80:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  84:	6f687300 	svcvs	0x00687300
  88:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  8c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  90:	2064656e 	rsbcs	r6, r4, lr, ror #10
  94:	00746e69 	rsbseq	r6, r4, r9, ror #28
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	61686320 	cmnvs	r8, r0, lsr #6
  a4:	5f5f0072 	svcpl	0x005f0072
  a8:	434e5546 	movtmi	r5, #58694	; 0xe546
  ac:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  b0:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  d8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  e8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  ec:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f0:	61686300 	cmnvs	r8, r0, lsl #6
  f4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  f8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 104:	70006b74 	andvc	r6, r0, r4, ror fp
 108:	006b7475 	rsbeq	r7, fp, r5, ror r4
 10c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 110:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 114:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 118:	2064656e 	rsbcs	r6, r4, lr, ror #10
 11c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 120:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 124:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 128:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 12c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 130:	31393130 	teqcc	r9, r0, lsr r1
 134:	20353230 	eorscs	r3, r5, r0, lsr r2
 138:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 13c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 140:	415b2029 	cmpmi	fp, r9, lsr #32
 144:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 148:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 14c:	6172622d 	cmnvs	r2, sp, lsr #4
 150:	2068636e 	rsbcs	r6, r8, lr, ror #6
 154:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 158:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 15c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 160:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 164:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 168:	613d7570 	teqvs	sp, r0, ror r5
 16c:	31316d72 	teqcc	r1, r2, ror sp
 170:	7a6a3637 	bvc	1a8da54 <undefined_instruction_vector+0x1a8da54>
 174:	20732d66 	rsbscs	r2, r3, r6, ror #26
 178:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 17c:	613d656e 	teqvs	sp, lr, ror #10
 180:	31316d72 	teqcc	r1, r2, ror sp
 184:	7a6a3637 	bvc	1a8da68 <undefined_instruction_vector+0x1a8da68>
 188:	20732d66 	rsbscs	r2, r3, r6, ror #26
 18c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 190:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 194:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 198:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 19c:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1a4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1a8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1ac:	6b36766d 	blvs	d9db68 <undefined_instruction_vector+0xd9db68>
 1b0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1b4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1b8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1bc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1c4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1c8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1cc:	61747365 	cmnvs	r4, r5, ror #6
 1d0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1d4:	Address 0x00000000000001d4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <undefined_instruction_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0, 0
   c:	e59f0044 	ldr	r0, [pc, #68]	; 58 <int_init+0x58>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0, 0
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <int_init+0x5c>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0034 	ldr	r0, [pc, #52]	; 60 <int_init+0x60>
  28:	e59f3034 	ldr	r3, [pc, #52]	; 64 <int_init+0x64>
  2c:	e0400003 	sub	r0, r0, r3
  30:	e1a00140 	asr	r0, r0, #2
  34:	e3a03000 	mov	r3, #0, 0
  38:	e1530000 	cmp	r3, r0
  3c:	28bd8010 	popcs	{r4, pc}
  40:	e1a02103 	lsl	r2, r3, #2
  44:	e59f1018 	ldr	r1, [pc, #24]	; 64 <int_init+0x64>
  48:	e7911103 	ldr	r1, [r1, r3, lsl #2]
  4c:	e5821000 	str	r1, [r2]
  50:	e2833001 	add	r3, r3, #1, 0
  54:	eafffff7 	b	38 <int_init+0x38>
  58:	2000b21c 	andcs	fp, r0, ip, lsl r2
  5c:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001a2 	andeq	r0, r0, r2, lsr #3
  10:	0000fd0c 	andeq	pc, r0, ip, lsl #26
  14:	00001200 	andeq	r1, r0, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006800 	andeq	r6, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	f0070403 			; <UNDEFINED> instruction: 0xf0070403
  30:	03000000 	movweq	r0, #0
  34:	01960601 	orrseq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00014c05 	andeq	r4, r1, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000016f 	andeq	r0, r0, pc, ror #2
  48:	2d050803 	stccs	8, cr0, [r5, #-12]
  4c:	03000001 	movweq	r0, #1
  50:	008e0801 	addeq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0000ae07 	andeq	sl, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000009c 	muleq	r0, ip, r0
  64:	16070803 	strne	r0, [r7], -r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	3b060000 	blcc	180008 <int_init+0x180008>
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000147 	andeq	r0, r0, r7, asr #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01640600 	cmneq	r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14030000 	strne	r0, [r3], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02600a00 	rsbeq	r0, r0, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0, 0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init+0x8003ac>
  e0:	000000c1 	andeq	r0, r0, r1, asr #1
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0001560a 	andeq	r5, r1, sl, lsl #12
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	00430a20 	subeq	r0, r3, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0, 0
  f8:	720a2000 	andvc	r2, sl, #0, 0
  fc:	10000000 	andne	r0, r0, r0
 100:	0a2000b2 	beq	8003d0 <int_init+0x8003d0>
 104:	00000080 	andeq	r0, r0, r0, lsl #1
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	0000600a 	andeq	r6, r0, sl
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	01780a20 	cmneq	r8, r0, lsr #20
 118:	b21c0000 	andslt	r0, ip, #0, 0
 11c:	870a2000 	strhi	r2, [sl, -r0]
 120:	20000001 	andcs	r0, r0, r1
 124:	0a2000b2 	beq	8003f4 <int_init+0x8003f4>
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	02570b00 	subseq	r0, r7, #0, 22
 134:	1b010000 	blne	4013c <int_init+0x4013c>
 138:	00000006 	andeq	r0, r0, r6
 13c:	00006800 	andeq	r6, r0, r0, lsl #16
 140:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
 144:	06000001 	streq	r0, [r0], -r1
 148:	0000004f 	andeq	r0, r0, pc, asr #32
 14c:	2c152301 	ldccs	3, cr2, [r5], {1}
 150:	06000000 	streq	r0, [r0], -r0
 154:	000000cf 	andeq	r0, r0, pc, asr #1
 158:	2c152401 	cfldrscs	mvf2, [r5], {1}
 15c:	0c000000 	stceq	0, cr0, [r0], {-0}
 160:	00747364 	rsbseq	r7, r4, r4, ror #6
 164:	f70f2701 			; <UNDEFINED> instruction: 0xf70f2701
 168:	00000001 	andeq	r0, r0, r1
 16c:	6372730d 	cmnvs	r2, #872415232	; 0x34000000
 170:	13280100 			; <UNDEFINED> instruction: 0x13280100
 174:	000001f7 	strdeq	r0, [r0], -r7
 178:	01006e0e 	tsteq	r0, lr, lsl #28
 17c:	002c1229 	eoreq	r1, ip, r9, lsr #4
 180:	00020000 	andeq	r0, r2, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 18c:	34000000 	strcc	r0, [r0], #-0
 190:	aa000000 	bge	198 <.debug_info+0x198>
 194:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 198:	2a010069 	bcs	40344 <int_init+0x40344>
 19c:	0000250d 	andeq	r2, r0, sp, lsl #10
 1a0:	00001900 	andeq	r1, r0, r0, lsl #18
 1a4:	00001500 	andeq	r1, r0, r0, lsl #10
 1a8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1ac:	fd000000 	stc2	0, cr0, [r0, #-0]
 1b0:	11000001 	tstne	r0, r1
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
 1b8:	00000209 	andeq	r0, r0, r9, lsl #4
 1bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1c4:	00b21c0c 	adcseq	r1, r2, ip, lsl #24
 1c8:	51011220 	tstpl	r1, r0, lsr #4
 1cc:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 1d0:	00002011 	andeq	r2, r0, r1, lsl r0
 1d4:	00020900 	andeq	r0, r2, r0, lsl #18
 1d8:	0001ed00 	andeq	lr, r1, r0, lsl #26
 1dc:	50011200 	andpl	r1, r1, r0, lsl #4
 1e0:	b2200c05 	eorlt	r0, r0, #1280	; 0x500
 1e4:	01122000 	tsteq	r2, r0
 1e8:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 1ec:	00241000 	eoreq	r1, r4, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	07000000 	streq	r0, [r0, -r0]
 1f8:	00002c04 	andeq	r2, r0, r4, lsl #24
 1fc:	00e41300 	rsceq	r1, r4, r0, lsl #6
 200:	00e40000 	rsceq	r0, r4, r0
 204:	90020000 	andls	r0, r2, r0
 208:	01691306 	cmneq	r9, r6, lsl #6
 20c:	01690000 	cmneq	r9, r0
 210:	a1020000 	mrsge	r0, (UNDEF: 2)
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	340c0000 	strcc	r0, [ip], #-0
  98:	3a080300 	bcc	200ca0 <int_init+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ac:	0b3b0b3a 	bleq	ec2d9c <int_init+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	340e0000 	strcc	r0, [lr], #-0
  b8:	3a080300 	bcc	200cc0 <int_init+0x200cc0>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c4:	1742b717 	smlaldne	fp, r2, r7, r7
  c8:	0b0f0000 	bleq	3c00d0 <int_init+0x3c00d0>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130106 	andseq	r0, r3, r6, lsl #2
  d4:	82891000 	addhi	r1, r9, #0, 0
  d8:	01110001 	tsteq	r1, r1
  dc:	00001331 	andeq	r1, r0, r1, lsr r3
  e0:	01828911 	orreq	r8, r2, r1, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1200 	addhi	r1, sl, #0, 4
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	002e1300 	eoreq	r1, lr, r0, lsl #6
  fc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 100:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 104:	0b3b0b3a 	bleq	ec2df4 <int_init+0xec2df4>
 108:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00340000 	eorseq	r0, r4, r0
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00003400 	andeq	r3, r0, r0, lsl #8
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	30000200 	andcc	r0, r0, r0, lsl #4
  24:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  28:	00006800 	andeq	r6, r0, r0, lsl #16
  2c:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000068 	andeq	r0, r0, r8, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000dd 	ldrdeq	r0, [r0], -sp
   4:	00720003 	rsbseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  50:	70757272 	rsbsvc	r7, r5, r2, ror r2
  54:	632d7374 			; <UNDEFINED> instruction: 0x632d7374
  58:	0100632e 	tsteq	r0, lr, lsr #6
  5c:	70720000 	rsbsvc	r0, r2, r0
  60:	00682e69 	rsbeq	r2, r8, r9, ror #28
  64:	72000002 	andvc	r0, r0, #2, 0
  68:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  6c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  70:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  74:	00682e73 	rsbeq	r2, r8, r3, ror lr
  78:	00000002 	andeq	r0, r0, r2
  7c:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  80:	00000002 	andeq	r0, r0, r2
  84:	011a0300 	tsteq	sl, r0, lsl #6
  88:	2f310505 	svccs	0x00310505
  8c:	13306767 	teqne	r0, #27000832	; 0x19c0000
  90:	06120515 			; <UNDEFINED> instruction: 0x06120515
  94:	06050514 			; <UNDEFINED> instruction: 0x06050514
  98:	01090583 	smlabbeq	r9, r3, r5, r0
  9c:	01060d05 	tsteq	r6, r5, lsl #26
  a0:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
  a4:	2e060104 	adfcss	f0, f6, f4
  a8:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  ac:	01060104 	tsteq	r6, r4, lsl #2
  b0:	02000905 	andeq	r0, r0, #81920	; 0x14000
  b4:	4b060304 	blmi	180ccc <int_init+0x180ccc>
  b8:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
  bc:	01060304 	tsteq	r6, r4, lsl #6
  c0:	02001005 	andeq	r1, r0, #5, 0
  c4:	05660304 	strbeq	r0, [r6, #-772]!	; 0xfffffcfc
  c8:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
  cc:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
  d0:	0402001c 	streq	r0, [r2], #-28	; 0xffffffe4
  d4:	00010603 	andeq	r0, r1, r3, lsl #12
  d8:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
  dc:	01000a02 	tsteq	r0, r2, lsl #20
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	552f0067 	strpl	r0, [pc, #-103]!	; ffffffb1 <int_init+0xffffffb1>
  14:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  18:	616d612f 	cmnvs	sp, pc, lsr #2
  1c:	6e697472 	mcrvs	4, 3, r7, cr9, cr2, {3}
  20:	632f7a65 			; <UNDEFINED> instruction: 0x632f7a65
  24:	30343173 	eorscc	r3, r4, r3, ror r1
  28:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  2c:	00697062 	rsbeq	r7, r9, r2, rrx
  30:	61736944 	cmnvs	r3, r4, asr #18
  34:	5f656c62 	svcpl	0x00656c62
  38:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
  3c:	52495f63 	subpl	r5, r9, #396	; 0x18c
  40:	46007351 			; <UNDEFINED> instruction: 0x46007351
  44:	635f5149 	cmpvs	pc, #1073741842	; 0x40000012
  48:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  4c:	5f006c6f 	svcpl	0x00006c6f
  50:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  54:	70757272 	rsbsvc	r7, r5, r2, ror r2
  58:	61745f74 	cmnvs	r4, r4, ror pc
  5c:	00656c62 	rsbeq	r6, r5, r2, ror #24
  60:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  64:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
  68:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
  6c:	5152495f 	cmppl	r2, pc, asr r9
  70:	6e450073 	mcrvs	0, 2, r0, cr5, cr3, {3}
  74:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  78:	5152495f 	cmppl	r2, pc, asr r9
  7c:	00315f73 	eorseq	r5, r1, r3, ror pc
  80:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  84:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  88:	5f735152 	svcpl	0x00735152
  8c:	6e750032 	mrcvs	0, 3, r0, cr5, cr2, {1}
  90:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  94:	63206465 			; <UNDEFINED> instruction: 0x63206465
  98:	00726168 	rsbseq	r6, r2, r8, ror #2
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  b0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  b4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	51524900 	cmppl	r2, r0, lsl #18
  c4:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  cc:	5f00315f 	svcpl	0x0000315f
  d0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  d4:	70757272 	rsbsvc	r7, r5, r2, ror r2
  d8:	61745f74 	cmnvs	r4, r4, ror pc
  dc:	5f656c62 	svcpl	0x00656c62
  e0:	00646e65 	rsbeq	r6, r4, r5, ror #28
  e4:	5f766564 	svcpl	0x00766564
  e8:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
  ec:	00726569 	rsbseq	r6, r2, r9, ror #10
  f0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  fc:	61747300 	cmnvs	r4, r0, lsl #6
 100:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 104:	692f6372 	stmdbvs	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 108:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 10c:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 110:	2e632d73 	mcrcs	13, 3, r2, cr3, cr3, {3}
 114:	6f6c0063 	svcvs	0x006c0063
 118:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 124:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 128:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 12c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 130:	6f6c2067 	svcvs	0x006c2067
 134:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 138:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 13c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 140:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 144:	63007261 	movwvs	r7, #609	; 0x261
 148:	00726168 	rsbseq	r6, r2, r8, ror #2
 14c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 150:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 154:	52490074 	subpl	r0, r9, #116, 0	; 0x74
 158:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 15c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 160:	00325f67 	eorseq	r5, r2, r7, ror #30
 164:	6b747570 	blvs	1d1d72c <int_init+0x1d1d72c>
 168:	54555000 	ldrbpl	r5, [r5], #-0
 16c:	6c003233 	sfmvs	f3, 4, [r0], {51}	; 0x33
 170:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 174:	00746e69 	rsbseq	r6, r4, r9, ror #28
 178:	61736944 	cmnvs	r3, r4, asr #18
 17c:	5f656c62 	svcpl	0x00656c62
 180:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 184:	4400315f 	strmi	r3, [r0], #-351	; 0xfffffea1
 188:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 18c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 190:	5f735152 	svcpl	0x00735152
 194:	69730032 	ldmdbvs	r3!, {r1, r4, r5}^
 198:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 19c:	61686320 	cmnvs	r8, r0, lsr #6
 1a0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1a4:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a8:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 1ac:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1b0:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 1b4:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 1b8:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1bc:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1c0:	5b202965 	blpl	80a75c <int_init+0x80a75c>
 1c4:	2f4d5241 	svccs	0x004d5241
 1c8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1cc:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 1d0:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1d4:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 1d8:	6f697369 	svcvs	0x00697369
 1dc:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 1e0:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 1e4:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 1e8:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1ec:	316d7261 	cmncc	sp, r1, ror #4
 1f0:	6a363731 	bvs	d8debc <int_init+0xd8debc>
 1f4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1f8:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1fc:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 200:	316d7261 	cmncc	sp, r1, ror #4
 204:	6a363731 	bvs	d8ded0 <int_init+0xd8ded0>
 208:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 20c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 210:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 214:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 218:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 21c:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 220:	206d7261 	rsbcs	r7, sp, r1, ror #4
 224:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 228:	613d6863 	teqvs	sp, r3, ror #16
 22c:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 230:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 234:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 238:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 23c:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 240:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 244:	20393975 	eorscs	r3, r9, r5, ror r9
 248:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 24c:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 250:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 254:	6900676e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 258:	695f746e 	ldmdbvs	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 25c:	0074696e 	rsbseq	r6, r4, lr, ror #18
 260:	5f515249 	svcpl	0x00515249
 264:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_init+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mmu-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <control_reg1_sanity_check>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e5d02000 	ldrb	r2, [r0]
   c:	e2023070 	and	r3, r2, #112, 0	; 0x70
  10:	e3530070 	cmp	r3, #112, 0	; 0x70
  14:	1a000014 	bne	6c <control_reg1_sanity_check+0x6c>
  18:	e5d03002 	ldrb	r3, [r0, #2]
  1c:	e3130001 	tst	r3, #1, 0
  20:	0a000019 	beq	8c <control_reg1_sanity_check+0x8c>
  24:	e3130004 	tst	r3, #4, 0
  28:	0a00001f 	beq	ac <control_reg1_sanity_check+0xac>
  2c:	e3130002 	tst	r3, #2, 0
  30:	1a000025 	bne	cc <control_reg1_sanity_check+0xcc>
  34:	e3130008 	tst	r3, #8, 0
  38:	1a00002b 	bne	ec <control_reg1_sanity_check+0xec>
  3c:	e3130010 	tst	r3, #16, 0
  40:	1a000031 	bne	10c <control_reg1_sanity_check+0x10c>
  44:	e5d03003 	ldrb	r3, [r0, #3]
  48:	e3130004 	tst	r3, #4, 0
  4c:	1a000036 	bne	12c <control_reg1_sanity_check+0x12c>
  50:	e5d03001 	ldrb	r3, [r0, #1]
  54:	e3130010 	tst	r3, #16, 0
  58:	1a00003b 	bne	14c <control_reg1_sanity_check+0x14c>
  5c:	e3120004 	tst	r2, #4, 0
  60:	1a000041 	bne	16c <control_reg1_sanity_check+0x16c>
  64:	e28dd00c 	add	sp, sp, #12, 0
  68:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  6c:	e59f3118 	ldr	r3, [pc, #280]	; 18c <control_reg1_sanity_check+0x18c>
  70:	e58d3000 	str	r3, [sp]
  74:	e3a03036 	mov	r3, #54, 0	; 0x36
  78:	e59f2110 	ldr	r2, [pc, #272]	; 190 <control_reg1_sanity_check+0x190>
  7c:	e59f1110 	ldr	r1, [pc, #272]	; 194 <control_reg1_sanity_check+0x194>
  80:	e59f0110 	ldr	r0, [pc, #272]	; 198 <control_reg1_sanity_check+0x198>
  84:	ebfffffe 	bl	0 <printk>
  88:	ebfffffe 	bl	0 <clean_reboot>
  8c:	e59f3108 	ldr	r3, [pc, #264]	; 19c <control_reg1_sanity_check+0x19c>
  90:	e58d3000 	str	r3, [sp]
  94:	e3a03037 	mov	r3, #55, 0	; 0x37
  98:	e59f20f0 	ldr	r2, [pc, #240]	; 190 <control_reg1_sanity_check+0x190>
  9c:	e59f10f0 	ldr	r1, [pc, #240]	; 194 <control_reg1_sanity_check+0x194>
  a0:	e59f00f0 	ldr	r0, [pc, #240]	; 198 <control_reg1_sanity_check+0x198>
  a4:	ebfffffe 	bl	0 <printk>
  a8:	ebfffffe 	bl	0 <clean_reboot>
  ac:	e59f30ec 	ldr	r3, [pc, #236]	; 1a0 <control_reg1_sanity_check+0x1a0>
  b0:	e58d3000 	str	r3, [sp]
  b4:	e3a03038 	mov	r3, #56, 0	; 0x38
  b8:	e59f20d0 	ldr	r2, [pc, #208]	; 190 <control_reg1_sanity_check+0x190>
  bc:	e59f10d0 	ldr	r1, [pc, #208]	; 194 <control_reg1_sanity_check+0x194>
  c0:	e59f00d0 	ldr	r0, [pc, #208]	; 198 <control_reg1_sanity_check+0x198>
  c4:	ebfffffe 	bl	0 <printk>
  c8:	ebfffffe 	bl	0 <clean_reboot>
  cc:	e59f30d0 	ldr	r3, [pc, #208]	; 1a4 <control_reg1_sanity_check+0x1a4>
  d0:	e58d3000 	str	r3, [sp]
  d4:	e3a0303b 	mov	r3, #59, 0	; 0x3b
  d8:	e59f20b0 	ldr	r2, [pc, #176]	; 190 <control_reg1_sanity_check+0x190>
  dc:	e59f10b0 	ldr	r1, [pc, #176]	; 194 <control_reg1_sanity_check+0x194>
  e0:	e59f00b0 	ldr	r0, [pc, #176]	; 198 <control_reg1_sanity_check+0x198>
  e4:	ebfffffe 	bl	0 <printk>
  e8:	ebfffffe 	bl	0 <clean_reboot>
  ec:	e59f30b4 	ldr	r3, [pc, #180]	; 1a8 <control_reg1_sanity_check+0x1a8>
  f0:	e58d3000 	str	r3, [sp]
  f4:	e3a0303c 	mov	r3, #60, 0	; 0x3c
  f8:	e59f2090 	ldr	r2, [pc, #144]	; 190 <control_reg1_sanity_check+0x190>
  fc:	e59f1090 	ldr	r1, [pc, #144]	; 194 <control_reg1_sanity_check+0x194>
 100:	e59f0090 	ldr	r0, [pc, #144]	; 198 <control_reg1_sanity_check+0x198>
 104:	ebfffffe 	bl	0 <printk>
 108:	ebfffffe 	bl	0 <clean_reboot>
 10c:	e59f3098 	ldr	r3, [pc, #152]	; 1ac <control_reg1_sanity_check+0x1ac>
 110:	e58d3000 	str	r3, [sp]
 114:	e3a0303d 	mov	r3, #61, 0	; 0x3d
 118:	e59f2070 	ldr	r2, [pc, #112]	; 190 <control_reg1_sanity_check+0x190>
 11c:	e59f1070 	ldr	r1, [pc, #112]	; 194 <control_reg1_sanity_check+0x194>
 120:	e59f0070 	ldr	r0, [pc, #112]	; 198 <control_reg1_sanity_check+0x198>
 124:	ebfffffe 	bl	0 <printk>
 128:	ebfffffe 	bl	0 <clean_reboot>
 12c:	e59f307c 	ldr	r3, [pc, #124]	; 1b0 <control_reg1_sanity_check+0x1b0>
 130:	e58d3000 	str	r3, [sp]
 134:	e3a03046 	mov	r3, #70, 0	; 0x46
 138:	e59f2050 	ldr	r2, [pc, #80]	; 190 <control_reg1_sanity_check+0x190>
 13c:	e59f1050 	ldr	r1, [pc, #80]	; 194 <control_reg1_sanity_check+0x194>
 140:	e59f0050 	ldr	r0, [pc, #80]	; 198 <control_reg1_sanity_check+0x198>
 144:	ebfffffe 	bl	0 <printk>
 148:	ebfffffe 	bl	0 <clean_reboot>
 14c:	e59f3060 	ldr	r3, [pc, #96]	; 1b4 <control_reg1_sanity_check+0x1b4>
 150:	e58d3000 	str	r3, [sp]
 154:	e3a03047 	mov	r3, #71, 0	; 0x47
 158:	e59f2030 	ldr	r2, [pc, #48]	; 190 <control_reg1_sanity_check+0x190>
 15c:	e59f1030 	ldr	r1, [pc, #48]	; 194 <control_reg1_sanity_check+0x194>
 160:	e59f0030 	ldr	r0, [pc, #48]	; 198 <control_reg1_sanity_check+0x198>
 164:	ebfffffe 	bl	0 <printk>
 168:	ebfffffe 	bl	0 <clean_reboot>
 16c:	e59f3044 	ldr	r3, [pc, #68]	; 1b8 <control_reg1_sanity_check+0x1b8>
 170:	e58d3000 	str	r3, [sp]
 174:	e3a03048 	mov	r3, #72, 0	; 0x48
 178:	e59f2010 	ldr	r2, [pc, #16]	; 190 <control_reg1_sanity_check+0x190>
 17c:	e59f1010 	ldr	r1, [pc, #16]	; 194 <control_reg1_sanity_check+0x194>
 180:	e59f0010 	ldr	r0, [pc, #16]	; 198 <control_reg1_sanity_check+0x198>
 184:	ebfffffe 	bl	0 <printk>
 188:	ebfffffe 	bl	0 <clean_reboot>
 18c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...
 198:	00000018 	andeq	r0, r0, r8, lsl r0
 19c:	00000044 	andeq	r0, r0, r4, asr #32
 1a0:	00000050 	andeq	r0, r0, r0, asr r0
 1a4:	0000005c 	andeq	r0, r0, ip, asr r0
 1a8:	0000006c 	andeq	r0, r0, ip, rrx
 1ac:	0000007c 	andeq	r0, r0, ip, ror r0
 1b0:	00000088 	andeq	r0, r0, r8, lsl #1
 1b4:	00000098 	muleq	r0, r8, r0
 1b8:	000000ac 	andeq	r0, r0, ip, lsr #1

000001bc <fld_check_valid>:
 1bc:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1c0:	e24dd00c 	sub	sp, sp, #12, 0
 1c4:	e5d03002 	ldrb	r3, [r0, #2]
 1c8:	e3130008 	tst	r3, #8, 0
 1cc:	1a000012 	bne	21c <fld_check_valid+0x60>
 1d0:	e5d02000 	ldrb	r2, [r0]
 1d4:	e2021003 	and	r1, r2, #3, 0
 1d8:	e3510002 	cmp	r1, #2, 0
 1dc:	1a000016 	bne	23c <fld_check_valid+0x80>
 1e0:	e3130001 	tst	r3, #1, 0
 1e4:	1a00001c 	bne	25c <fld_check_valid+0xa0>
 1e8:	e5d01001 	ldrb	r1, [r0, #1]
 1ec:	e3110002 	tst	r1, #2, 0
 1f0:	1a000021 	bne	27c <fld_check_valid+0xc0>
 1f4:	e3110070 	tst	r1, #112, 0	; 0x70
 1f8:	1a000027 	bne	29c <fld_check_valid+0xe0>
 1fc:	e3120008 	tst	r2, #8, 0
 200:	1a00002d 	bne	2bc <fld_check_valid+0x100>
 204:	e3120004 	tst	r2, #4, 0
 208:	1a000033 	bne	2dc <fld_check_valid+0x120>
 20c:	e3130004 	tst	r3, #4, 0
 210:	1a000039 	bne	2fc <fld_check_valid+0x140>
 214:	e28dd00c 	add	sp, sp, #12, 0
 218:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 21c:	e59f30f8 	ldr	r3, [pc, #248]	; 31c <fld_check_valid+0x160>
 220:	e58d3000 	str	r3, [sp]
 224:	e3a03078 	mov	r3, #120, 0	; 0x78
 228:	e59f20f0 	ldr	r2, [pc, #240]	; 320 <fld_check_valid+0x164>
 22c:	e59f10f0 	ldr	r1, [pc, #240]	; 324 <fld_check_valid+0x168>
 230:	e59f00f0 	ldr	r0, [pc, #240]	; 328 <fld_check_valid+0x16c>
 234:	ebfffffe 	bl	0 <printk>
 238:	ebfffffe 	bl	0 <clean_reboot>
 23c:	e59f30e8 	ldr	r3, [pc, #232]	; 32c <fld_check_valid+0x170>
 240:	e58d3000 	str	r3, [sp]
 244:	e3a03079 	mov	r3, #121, 0	; 0x79
 248:	e59f20d0 	ldr	r2, [pc, #208]	; 320 <fld_check_valid+0x164>
 24c:	e59f10d0 	ldr	r1, [pc, #208]	; 324 <fld_check_valid+0x168>
 250:	e59f00d0 	ldr	r0, [pc, #208]	; 328 <fld_check_valid+0x16c>
 254:	ebfffffe 	bl	0 <printk>
 258:	ebfffffe 	bl	0 <clean_reboot>
 25c:	e59f30cc 	ldr	r3, [pc, #204]	; 330 <fld_check_valid+0x174>
 260:	e58d3000 	str	r3, [sp]
 264:	e3a0307a 	mov	r3, #122, 0	; 0x7a
 268:	e59f20b0 	ldr	r2, [pc, #176]	; 320 <fld_check_valid+0x164>
 26c:	e59f10b0 	ldr	r1, [pc, #176]	; 324 <fld_check_valid+0x168>
 270:	e59f00b0 	ldr	r0, [pc, #176]	; 328 <fld_check_valid+0x16c>
 274:	ebfffffe 	bl	0 <printk>
 278:	ebfffffe 	bl	0 <clean_reboot>
 27c:	e59f30b0 	ldr	r3, [pc, #176]	; 334 <fld_check_valid+0x178>
 280:	e58d3000 	str	r3, [sp]
 284:	e3a0307b 	mov	r3, #123, 0	; 0x7b
 288:	e59f2090 	ldr	r2, [pc, #144]	; 320 <fld_check_valid+0x164>
 28c:	e59f1090 	ldr	r1, [pc, #144]	; 324 <fld_check_valid+0x168>
 290:	e59f0090 	ldr	r0, [pc, #144]	; 328 <fld_check_valid+0x16c>
 294:	ebfffffe 	bl	0 <printk>
 298:	ebfffffe 	bl	0 <clean_reboot>
 29c:	e59f3094 	ldr	r3, [pc, #148]	; 338 <fld_check_valid+0x17c>
 2a0:	e58d3000 	str	r3, [sp]
 2a4:	e3a0307c 	mov	r3, #124, 0	; 0x7c
 2a8:	e59f2070 	ldr	r2, [pc, #112]	; 320 <fld_check_valid+0x164>
 2ac:	e59f1070 	ldr	r1, [pc, #112]	; 324 <fld_check_valid+0x168>
 2b0:	e59f0070 	ldr	r0, [pc, #112]	; 328 <fld_check_valid+0x16c>
 2b4:	ebfffffe 	bl	0 <printk>
 2b8:	ebfffffe 	bl	0 <clean_reboot>
 2bc:	e59f3078 	ldr	r3, [pc, #120]	; 33c <fld_check_valid+0x180>
 2c0:	e58d3000 	str	r3, [sp]
 2c4:	e3a0307d 	mov	r3, #125, 0	; 0x7d
 2c8:	e59f2050 	ldr	r2, [pc, #80]	; 320 <fld_check_valid+0x164>
 2cc:	e59f1050 	ldr	r1, [pc, #80]	; 324 <fld_check_valid+0x168>
 2d0:	e59f0050 	ldr	r0, [pc, #80]	; 328 <fld_check_valid+0x16c>
 2d4:	ebfffffe 	bl	0 <printk>
 2d8:	ebfffffe 	bl	0 <clean_reboot>
 2dc:	e59f305c 	ldr	r3, [pc, #92]	; 340 <fld_check_valid+0x184>
 2e0:	e58d3000 	str	r3, [sp]
 2e4:	e3a0307e 	mov	r3, #126, 0	; 0x7e
 2e8:	e59f2030 	ldr	r2, [pc, #48]	; 320 <fld_check_valid+0x164>
 2ec:	e59f1030 	ldr	r1, [pc, #48]	; 324 <fld_check_valid+0x168>
 2f0:	e59f0030 	ldr	r0, [pc, #48]	; 328 <fld_check_valid+0x16c>
 2f4:	ebfffffe 	bl	0 <printk>
 2f8:	ebfffffe 	bl	0 <clean_reboot>
 2fc:	e59f3040 	ldr	r3, [pc, #64]	; 344 <fld_check_valid+0x188>
 300:	e58d3000 	str	r3, [sp]
 304:	e3a0307f 	mov	r3, #127, 0	; 0x7f
 308:	e59f2010 	ldr	r2, [pc, #16]	; 320 <fld_check_valid+0x164>
 30c:	e59f1010 	ldr	r1, [pc, #16]	; 324 <fld_check_valid+0x168>
 310:	e59f0010 	ldr	r0, [pc, #16]	; 328 <fld_check_valid+0x16c>
 314:	ebfffffe 	bl	0 <printk>
 318:	ebfffffe 	bl	0 <clean_reboot>
 31c:	000000c4 	andeq	r0, r0, r4, asr #1
 320:	0000001c 	andeq	r0, r0, ip, lsl r0
 324:	00000000 	andeq	r0, r0, r0
 328:	00000018 	andeq	r0, r0, r8, lsl r0
 32c:	000000d4 	ldrdeq	r0, [r0], -r4
 330:	000000e4 	andeq	r0, r0, r4, ror #1
 334:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 338:	000000fc 	strdeq	r0, [r0], -ip
 33c:	00000108 	andeq	r0, r0, r8, lsl #2
 340:	00000114 	andeq	r0, r0, r4, lsl r1
 344:	00000120 	andeq	r0, r0, r0, lsr #2

00000348 <control_reg1_check_offsets>:
 348:	e12fff1e 	bx	lr

0000034c <tlb_config_check_offsets>:
 34c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 350:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000354 <hash_print>:
 354:	e92d4070 	push	{r4, r5, r6, lr}
 358:	e1a05000 	mov	r5, r0
 35c:	e1a00001 	mov	r0, r1
 360:	e1a04002 	mov	r4, r2
 364:	e1a01002 	mov	r1, r2
 368:	ebfffffe 	bl	0 <fast_hash>
 36c:	e1a02000 	mov	r2, r0
 370:	e1a03004 	mov	r3, r4
 374:	e1a01005 	mov	r1, r5
 378:	e59f0004 	ldr	r0, [pc, #4]	; 384 <hash_print+0x30>
 37c:	ebfffffe 	bl	0 <printk>
 380:	e8bd8070 	pop	{r4, r5, r6, pc}
 384:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>

00000388 <domain_acl_print>:
 388:	e92d4010 	push	{r4, lr}
 38c:	e59f0014 	ldr	r0, [pc, #20]	; 3a8 <domain_acl_print+0x20>
 390:	ebfffffe 	bl	0 <printk>
 394:	ebfffffe 	bl	0 <read_domain_access_ctrl>
 398:	e1a01000 	mov	r1, r0
 39c:	e59f0008 	ldr	r0, [pc, #8]	; 3ac <domain_acl_print+0x24>
 3a0:	ebfffffe 	bl	0 <printk>
 3a4:	e8bd8010 	pop	{r4, pc}
 3a8:	000002ec 	andeq	r0, r0, ip, ror #5
 3ac:	00000304 	andeq	r0, r0, r4, lsl #6

000003b0 <control_reg1_print>:
 3b0:	e92d4070 	push	{r4, r5, r6, lr}
 3b4:	e1a04000 	mov	r4, r0
 3b8:	ebffff10 	bl	0 <control_reg1_sanity_check>
 3bc:	e59f01a4 	ldr	r0, [pc, #420]	; 568 <control_reg1_print+0x1b8>
 3c0:	ebfffffe 	bl	0 <printk>
 3c4:	e5d41003 	ldrb	r1, [r4, #3]
 3c8:	e1a012a1 	lsr	r1, r1, #5
 3cc:	e59f5198 	ldr	r5, [pc, #408]	; 56c <control_reg1_print+0x1bc>
 3d0:	e59f2198 	ldr	r2, [pc, #408]	; 570 <control_reg1_print+0x1c0>
 3d4:	e2011001 	and	r1, r1, #1, 0
 3d8:	e1a00005 	mov	r0, r5
 3dc:	ebfffffe 	bl	0 <printk>
 3e0:	e5d41003 	ldrb	r1, [r4, #3]
 3e4:	e1a01221 	lsr	r1, r1, #4
 3e8:	e59f2184 	ldr	r2, [pc, #388]	; 574 <control_reg1_print+0x1c4>
 3ec:	e2011001 	and	r1, r1, #1, 0
 3f0:	e1a00005 	mov	r0, r5
 3f4:	ebfffffe 	bl	0 <printk>
 3f8:	e5d41003 	ldrb	r1, [r4, #3]
 3fc:	e1a01121 	lsr	r1, r1, #2
 400:	e59f2170 	ldr	r2, [pc, #368]	; 578 <control_reg1_print+0x1c8>
 404:	e2011001 	and	r1, r1, #1, 0
 408:	e1a00005 	mov	r0, r5
 40c:	ebfffffe 	bl	0 <printk>
 410:	e5d41003 	ldrb	r1, [r4, #3]
 414:	e1a010a1 	lsr	r1, r1, #1
 418:	e59f215c 	ldr	r2, [pc, #348]	; 57c <control_reg1_print+0x1cc>
 41c:	e2011001 	and	r1, r1, #1, 0
 420:	e1a00005 	mov	r0, r5
 424:	ebfffffe 	bl	0 <printk>
 428:	e5d41003 	ldrb	r1, [r4, #3]
 42c:	e59f214c 	ldr	r2, [pc, #332]	; 580 <control_reg1_print+0x1d0>
 430:	e2011001 	and	r1, r1, #1, 0
 434:	e1a00005 	mov	r0, r5
 438:	ebfffffe 	bl	0 <printk>
 43c:	e5d41002 	ldrb	r1, [r4, #2]
 440:	e59f213c 	ldr	r2, [pc, #316]	; 584 <control_reg1_print+0x1d4>
 444:	e1a013a1 	lsr	r1, r1, #7
 448:	e1a00005 	mov	r0, r5
 44c:	ebfffffe 	bl	0 <printk>
 450:	e5d41002 	ldrb	r1, [r4, #2]
 454:	e1a01321 	lsr	r1, r1, #6
 458:	e59f2128 	ldr	r2, [pc, #296]	; 588 <control_reg1_print+0x1d8>
 45c:	e2011001 	and	r1, r1, #1, 0
 460:	e1a00005 	mov	r0, r5
 464:	ebfffffe 	bl	0 <printk>
 468:	e5d41002 	ldrb	r1, [r4, #2]
 46c:	e1a012a1 	lsr	r1, r1, #5
 470:	e59f2114 	ldr	r2, [pc, #276]	; 58c <control_reg1_print+0x1dc>
 474:	e2011001 	and	r1, r1, #1, 0
 478:	e1a00005 	mov	r0, r5
 47c:	ebfffffe 	bl	0 <printk>
 480:	e5d41001 	ldrb	r1, [r4, #1]
 484:	e1a01321 	lsr	r1, r1, #6
 488:	e59f2100 	ldr	r2, [pc, #256]	; 590 <control_reg1_print+0x1e0>
 48c:	e2011001 	and	r1, r1, #1, 0
 490:	e1a00005 	mov	r0, r5
 494:	ebfffffe 	bl	0 <printk>
 498:	e5d41001 	ldrb	r1, [r4, #1]
 49c:	e1a01221 	lsr	r1, r1, #4
 4a0:	e59f20ec 	ldr	r2, [pc, #236]	; 594 <control_reg1_print+0x1e4>
 4a4:	e2011001 	and	r1, r1, #1, 0
 4a8:	e1a00005 	mov	r0, r5
 4ac:	ebfffffe 	bl	0 <printk>
 4b0:	e5d41001 	ldrb	r1, [r4, #1]
 4b4:	e1a011a1 	lsr	r1, r1, #3
 4b8:	e59f20d8 	ldr	r2, [pc, #216]	; 598 <control_reg1_print+0x1e8>
 4bc:	e2011001 	and	r1, r1, #1, 0
 4c0:	e1a00005 	mov	r0, r5
 4c4:	ebfffffe 	bl	0 <printk>
 4c8:	e5d41001 	ldrb	r1, [r4, #1]
 4cc:	e1a010a1 	lsr	r1, r1, #1
 4d0:	e59f20c4 	ldr	r2, [pc, #196]	; 59c <control_reg1_print+0x1ec>
 4d4:	e2011001 	and	r1, r1, #1, 0
 4d8:	e1a00005 	mov	r0, r5
 4dc:	ebfffffe 	bl	0 <printk>
 4e0:	e5d41001 	ldrb	r1, [r4, #1]
 4e4:	e59f20b4 	ldr	r2, [pc, #180]	; 5a0 <control_reg1_print+0x1f0>
 4e8:	e2011001 	and	r1, r1, #1, 0
 4ec:	e1a00005 	mov	r0, r5
 4f0:	ebfffffe 	bl	0 <printk>
 4f4:	e5d41000 	ldrb	r1, [r4]
 4f8:	e59f20a4 	ldr	r2, [pc, #164]	; 5a4 <control_reg1_print+0x1f4>
 4fc:	e1a013a1 	lsr	r1, r1, #7
 500:	e1a00005 	mov	r0, r5
 504:	ebfffffe 	bl	0 <printk>
 508:	e5d41000 	ldrb	r1, [r4]
 50c:	e1a011a1 	lsr	r1, r1, #3
 510:	e59f2090 	ldr	r2, [pc, #144]	; 5a8 <control_reg1_print+0x1f8>
 514:	e2011001 	and	r1, r1, #1, 0
 518:	e1a00005 	mov	r0, r5
 51c:	ebfffffe 	bl	0 <printk>
 520:	e5d41000 	ldrb	r1, [r4]
 524:	e1a01121 	lsr	r1, r1, #2
 528:	e59f207c 	ldr	r2, [pc, #124]	; 5ac <control_reg1_print+0x1fc>
 52c:	e2011001 	and	r1, r1, #1, 0
 530:	e1a00005 	mov	r0, r5
 534:	ebfffffe 	bl	0 <printk>
 538:	e5d41000 	ldrb	r1, [r4]
 53c:	e1a010a1 	lsr	r1, r1, #1
 540:	e59f2068 	ldr	r2, [pc, #104]	; 5b0 <control_reg1_print+0x200>
 544:	e2011001 	and	r1, r1, #1, 0
 548:	e1a00005 	mov	r0, r5
 54c:	ebfffffe 	bl	0 <printk>
 550:	e5d41000 	ldrb	r1, [r4]
 554:	e59f2058 	ldr	r2, [pc, #88]	; 5b4 <control_reg1_print+0x204>
 558:	e2011001 	and	r1, r1, #1, 0
 55c:	e1a00005 	mov	r0, r5
 560:	ebfffffe 	bl	0 <printk>
 564:	e8bd8070 	pop	{r4, r5, r6, pc}
 568:	0000030c 	andeq	r0, r0, ip, lsl #6
 56c:	00000324 	andeq	r0, r0, r4, lsr #6
 570:	0000025c 	andeq	r0, r0, ip, asr r2
 574:	0000024c 	andeq	r0, r0, ip, asr #4
 578:	00000240 	andeq	r0, r0, r0, asr #4
 57c:	0000023c 	andeq	r0, r0, ip, lsr r2
 580:	00000230 	andeq	r0, r0, r0, lsr r2
 584:	00000228 	andeq	r0, r0, r8, lsr #4
 588:	0000021c 	andeq	r0, r0, ip, lsl r2
 58c:	00000218 	andeq	r0, r0, r8, lsl r2
 590:	00000204 	andeq	r0, r0, r4, lsl #4
 594:	000001e4 	andeq	r0, r0, r4, ror #3
 598:	000001d4 	ldrdeq	r0, [r0], -r4
 59c:	000001c4 	andeq	r0, r0, r4, asr #3
 5a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 5a4:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 5a8:	000001a4 	andeq	r0, r0, r4, lsr #3
 5ac:	00000190 	muleq	r0, r0, r1
 5b0:	00000184 	andeq	r0, r0, r4, lsl #3
 5b4:	00000178 	andeq	r0, r0, r8, ror r1

000005b8 <tlb_config_print>:
 5b8:	e92d4010 	push	{r4, lr}
 5bc:	e1a04000 	mov	r4, r0
 5c0:	e59f002c 	ldr	r0, [pc, #44]	; 5f4 <tlb_config_print+0x3c>
 5c4:	ebfffffe 	bl	0 <printk>
 5c8:	e5d41000 	ldrb	r1, [r4]
 5cc:	e2011001 	and	r1, r1, #1, 0
 5d0:	e59f0020 	ldr	r0, [pc, #32]	; 5f8 <tlb_config_print+0x40>
 5d4:	ebfffffe 	bl	0 <printk>
 5d8:	e5d41001 	ldrb	r1, [r4, #1]
 5dc:	e59f0018 	ldr	r0, [pc, #24]	; 5fc <tlb_config_print+0x44>
 5e0:	ebfffffe 	bl	0 <printk>
 5e4:	e5d41002 	ldrb	r1, [r4, #2]
 5e8:	e59f0010 	ldr	r0, [pc, #16]	; 600 <tlb_config_print+0x48>
 5ec:	ebfffffe 	bl	0 <printk>
 5f0:	e8bd8010 	pop	{r4, pc}
 5f4:	00000330 	andeq	r0, r0, r0, lsr r3
 5f8:	00000340 	andeq	r0, r0, r0, asr #6
 5fc:	00000350 	andeq	r0, r0, r0, asr r3
 600:	00000368 	andeq	r0, r0, r8, ror #6

00000604 <fld_mk>:
 604:	e3a00002 	mov	r0, #2, 0
 608:	e12fff1e 	bx	lr

0000060c <fld_check_offsets>:
 60c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 610:	e24dd024 	sub	sp, sp, #36, 0	; 0x24
 614:	ebfffffe 	bl	604 <fld_mk>
 618:	e58d001c 	str	r0, [sp, #28]
 61c:	e28d001c 	add	r0, sp, #28, 0
 620:	ebfffee5 	bl	1bc <fld_check_valid>
 624:	e28dd024 	add	sp, sp, #36, 0	; 0x24
 628:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0000062c <fld_print>:
 62c:	e92d4070 	push	{r4, r5, r6, lr}
 630:	e1a04000 	mov	r4, r0
 634:	e59f0188 	ldr	r0, [pc, #392]	; 7c4 <fld_print+0x198>
 638:	ebfffffe 	bl	0 <printk>
 63c:	e1a01004 	mov	r1, r4
 640:	e59f0180 	ldr	r0, [pc, #384]	; 7c8 <fld_print+0x19c>
 644:	ebfffffe 	bl	0 <printk>
 648:	e1d410b2 	ldrh	r1, [r4, #2]
 64c:	e59f2178 	ldr	r2, [pc, #376]	; 7cc <fld_print+0x1a0>
 650:	e1a01221 	lsr	r1, r1, #4
 654:	e59f0174 	ldr	r0, [pc, #372]	; 7d0 <fld_print+0x1a4>
 658:	ebfffffe 	bl	0 <printk>
 65c:	e1d430b2 	ldrh	r3, [r4, #2]
 660:	e353008f 	cmp	r3, #143, 0	; 0x8f
 664:	8a00004f 	bhi	7a8 <fld_print+0x17c>
 668:	e1d410b2 	ldrh	r1, [r4, #2]
 66c:	e1a01221 	lsr	r1, r1, #4
 670:	e1a01a01 	lsl	r1, r1, #20
 674:	e59f0158 	ldr	r0, [pc, #344]	; 7d4 <fld_print+0x1a8>
 678:	ebfffffe 	bl	0 <printk>
 67c:	e59f0154 	ldr	r0, [pc, #340]	; 7d8 <fld_print+0x1ac>
 680:	ebfffffe 	bl	0 <printk>
 684:	e5d41002 	ldrb	r1, [r4, #2]
 688:	e1a010a1 	lsr	r1, r1, #1
 68c:	e59f513c 	ldr	r5, [pc, #316]	; 7d0 <fld_print+0x1a4>
 690:	e59f2144 	ldr	r2, [pc, #324]	; 7dc <fld_print+0x1b0>
 694:	e2011001 	and	r1, r1, #1, 0
 698:	e1a00005 	mov	r0, r5
 69c:	ebfffffe 	bl	0 <printk>
 6a0:	e5d41002 	ldrb	r1, [r4, #2]
 6a4:	e59f2134 	ldr	r2, [pc, #308]	; 7e0 <fld_print+0x1b4>
 6a8:	e2011001 	and	r1, r1, #1, 0
 6ac:	e1a00005 	mov	r0, r5
 6b0:	ebfffffe 	bl	0 <printk>
 6b4:	e5d41001 	ldrb	r1, [r4, #1]
 6b8:	e59f2124 	ldr	r2, [pc, #292]	; 7e4 <fld_print+0x1b8>
 6bc:	e1a013a1 	lsr	r1, r1, #7
 6c0:	e1a00005 	mov	r0, r5
 6c4:	ebfffffe 	bl	0 <printk>
 6c8:	e5d41001 	ldrb	r1, [r4, #1]
 6cc:	e1a01221 	lsr	r1, r1, #4
 6d0:	e59f2110 	ldr	r2, [pc, #272]	; 7e8 <fld_print+0x1bc>
 6d4:	e2011007 	and	r1, r1, #7, 0
 6d8:	e1a00005 	mov	r0, r5
 6dc:	ebfffffe 	bl	0 <printk>
 6e0:	e5d41001 	ldrb	r1, [r4, #1]
 6e4:	e1a01121 	lsr	r1, r1, #2
 6e8:	e59f20fc 	ldr	r2, [pc, #252]	; 7ec <fld_print+0x1c0>
 6ec:	e2011003 	and	r1, r1, #3, 0
 6f0:	e1a00005 	mov	r0, r5
 6f4:	ebfffffe 	bl	0 <printk>
 6f8:	e5d41001 	ldrb	r1, [r4, #1]
 6fc:	e1a010a1 	lsr	r1, r1, #1
 700:	e59f20e8 	ldr	r2, [pc, #232]	; 7f0 <fld_print+0x1c4>
 704:	e2011001 	and	r1, r1, #1, 0
 708:	e1a00005 	mov	r0, r5
 70c:	ebfffffe 	bl	0 <printk>
 710:	e1d410b0 	ldrh	r1, [r4]
 714:	e1a012a1 	lsr	r1, r1, #5
 718:	e59f20d4 	ldr	r2, [pc, #212]	; 7f4 <fld_print+0x1c8>
 71c:	e201100f 	and	r1, r1, #15, 0
 720:	e1a00005 	mov	r0, r5
 724:	ebfffffe 	bl	0 <printk>
 728:	e1d410b0 	ldrh	r1, [r4]
 72c:	e1a012a1 	lsr	r1, r1, #5
 730:	e201100f 	and	r1, r1, #15, 0
 734:	e3510008 	cmp	r1, #8, 0
 738:	8a00001e 	bhi	7b8 <fld_print+0x18c>
 73c:	e5d41000 	ldrb	r1, [r4]
 740:	e1a01221 	lsr	r1, r1, #4
 744:	e59f5084 	ldr	r5, [pc, #132]	; 7d0 <fld_print+0x1a4>
 748:	e59f20a8 	ldr	r2, [pc, #168]	; 7f8 <fld_print+0x1cc>
 74c:	e2011001 	and	r1, r1, #1, 0
 750:	e1a00005 	mov	r0, r5
 754:	ebfffffe 	bl	0 <printk>
 758:	e5d41000 	ldrb	r1, [r4]
 75c:	e1a011a1 	lsr	r1, r1, #3
 760:	e59f2094 	ldr	r2, [pc, #148]	; 7fc <fld_print+0x1d0>
 764:	e2011001 	and	r1, r1, #1, 0
 768:	e1a00005 	mov	r0, r5
 76c:	ebfffffe 	bl	0 <printk>
 770:	e5d41000 	ldrb	r1, [r4]
 774:	e1a01121 	lsr	r1, r1, #2
 778:	e59f2080 	ldr	r2, [pc, #128]	; 800 <fld_print+0x1d4>
 77c:	e2011001 	and	r1, r1, #1, 0
 780:	e1a00005 	mov	r0, r5
 784:	ebfffffe 	bl	0 <printk>
 788:	e5d41000 	ldrb	r1, [r4]
 78c:	e59f2070 	ldr	r2, [pc, #112]	; 804 <fld_print+0x1d8>
 790:	e2011003 	and	r1, r1, #3, 0
 794:	e1a00005 	mov	r0, r5
 798:	ebfffffe 	bl	0 <printk>
 79c:	e1a00004 	mov	r0, r4
 7a0:	ebfffe85 	bl	1bc <fld_check_valid>
 7a4:	e8bd8070 	pop	{r4, r5, r6, pc}
 7a8:	e1a01223 	lsr	r1, r3, #4
 7ac:	e59f0054 	ldr	r0, [pc, #84]	; 808 <fld_print+0x1dc>
 7b0:	ebfffffe 	bl	0 <printk>
 7b4:	eaffffab 	b	668 <fld_print+0x3c>
 7b8:	e59f0048 	ldr	r0, [pc, #72]	; 808 <fld_print+0x1dc>
 7bc:	ebfffffe 	bl	0 <printk>
 7c0:	eaffffdd 	b	73c <fld_print+0x110>
 7c4:	000003c8 	andeq	r0, r0, r8, asr #7
 7c8:	000003e8 	andeq	r0, r0, r8, ror #7
 7cc:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 7d0:	00000324 	andeq	r0, r0, r4, lsr #6
 7d4:	000003f8 	strdeq	r0, [r0], -r8
 7d8:	0000040c 	andeq	r0, r0, ip, lsl #8
 7dc:	000003ac 	andeq	r0, r0, ip, lsr #7
 7e0:	000003a8 	andeq	r0, r0, r8, lsr #7
 7e4:	000003a4 	andeq	r0, r0, r4, lsr #7
 7e8:	000003a0 	andeq	r0, r0, r0, lsr #7
 7ec:	0000039c 	muleq	r0, ip, r3
 7f0:	00000398 	muleq	r0, r8, r3
 7f4:	00000390 	muleq	r0, r0, r3
 7f8:	0000038c 	andeq	r0, r0, ip, lsl #7
 7fc:	00000388 	andeq	r0, r0, r8, lsl #7
 800:	00000384 	andeq	r0, r0, r4, lsl #7
 804:	00000380 	andeq	r0, r0, r0, lsl #7
 808:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>

0000080c <check_vm_structs>:
 80c:	e92d4010 	push	{r4, lr}
 810:	ebfffecc 	bl	348 <control_reg1_check_offsets>
 814:	ebfffecc 	bl	34c <tlb_config_check_offsets>
 818:	ebffff7b 	bl	60c <fld_check_offsets>
 81c:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	6d6d2f63 	stclvs	15, cr2, [sp, #-396]!	; 0xfffffe74
   c:	65682d75 	strbvs	r2, [r8, #-3445]!	; 0xfffff28b
  10:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  14:	00632e73 	rsbeq	r2, r3, r3, ror lr
  18:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  1c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  20:	3a73253a 	bcc	1cc9510 <check_vm_structs+0x1cc8d04>
  24:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  28:	00000a73 	andeq	r0, r0, r3, ror sl
  2c:	5f3e2d72 	svcpl	0x003e2d72
  30:	73756e75 	cmnvc	r5, #1872	; 0x750
  34:	20316465 	eorscs	r6, r1, r5, ror #8
  38:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  3c:	31313162 	teqcc	r1, r2, ror #2
  40:	00000000 	andeq	r0, r0, r0
  44:	5f3e2d72 	svcpl	0x003e2d72
  48:	3d207464 	cfstrscc	mvf7, [r0, #-400]!	; 0xfffffe70
  4c:	0031203d 	eorseq	r2, r1, sp, lsr r0
  50:	5f3e2d72 	svcpl	0x003e2d72
  54:	3d207469 	cfstrscc	mvf7, [r0, #-420]!	; 0xfffffe5c
  58:	0031203d 	eorseq	r2, r1, sp, lsr r0
  5c:	5f3e2d72 	svcpl	0x003e2d72
  60:	307a6273 	rsbscc	r6, sl, r3, ror r2
  64:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  68:	00000030 	andeq	r0, r0, r0, lsr r0
  6c:	5f3e2d72 	svcpl	0x003e2d72
  70:	317a6273 	cmncc	sl, r3, ror r2
  74:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  78:	00000030 	andeq	r0, r0, r0, lsr r0
  7c:	5f3e2d72 	svcpl	0x003e2d72
  80:	3d207473 	cfstrscc	mvf7, [r0, #-460]!	; 0xfffffe34
  84:	0030203d 	eorseq	r2, r0, sp, lsr r0
  88:	3e2d7221 	cdpcc	2, 2, cr7, cr13, cr1, {1}
  8c:	655f324c 	ldrbvs	r3, [pc, #-588]	; fffffe48 <check_vm_structs+0xfffff63c>
  90:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  94:	00006465 	andeq	r6, r0, r5, ror #8
  98:	3e2d7221 	cdpcc	2, 2, cr7, cr13, cr1, {1}
  9c:	63695f49 	cmnvs	r9, #292	; 0x124
  a0:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  a4:	616e655f 	cmnvs	lr, pc, asr r5
  a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
  ac:	3e2d7221 	cdpcc	2, 2, cr7, cr13, cr1, {1}
  b0:	6e755f43 	cdpvs	15, 7, cr5, cr5, cr3, {2}
  b4:	65696669 	strbvs	r6, [r9, #-1641]!	; 0xfffff997
  b8:	6e655f64 	cdpvs	15, 6, cr5, cr5, cr4, {3}
  bc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  c0:	00000000 	andeq	r0, r0, r0
  c4:	5f3e2d66 	svcpl	0x003e2d66
  c8:	317a6273 	cmncc	sl, r3, ror r2
  cc:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  d0:	00000030 	andeq	r0, r0, r0, lsr r0
  d4:	743e2d66 	ldrtvc	r2, [lr], #-3430	; 0xfffff29a
  d8:	3d206761 	stccc	7, cr6, [r0, #-388]!	; 0xfffffe7c
  dc:	6230203d 	eorsvs	r2, r0, #61, 0	; 0x3d
  e0:	00003031 	andeq	r3, r0, r1, lsr r0
  e4:	533e2d66 	teqpl	lr, #6528	; 0x1980
  e8:	203d3d20 	eorscs	r3, sp, r0, lsr #26
  ec:	00000030 	andeq	r0, r0, r0, lsr r0
  f0:	493e2d66 	ldmdbmi	lr!, {r1, r2, r5, r6, r8, sl, fp, sp}
  f4:	3d20504d 	stccc	0, cr5, [r0, #-308]!	; 0xfffffecc
  f8:	0030203d 	eorseq	r2, r0, sp, lsr r0
  fc:	543e2d66 	ldrtpl	r2, [lr], #-3430	; 0xfffff29a
 100:	3d205845 	stccc	8, cr5, [r0, #-276]!	; 0xfffffeec
 104:	0030203d 	eorseq	r2, r0, sp, lsr r0
 108:	433e2d66 	teqmi	lr, #6528	; 0x1980
 10c:	203d3d20 	eorscs	r3, sp, r0, lsr #26
 110:	00000030 	andeq	r0, r0, r0, lsr r0
 114:	423e2d66 	eorsmi	r2, lr, #6528	; 0x1980
 118:	203d3d20 	eorscs	r3, sp, r0, lsr #26
 11c:	00000030 	andeq	r0, r0, r0, lsr r0
 120:	733e2d66 	teqvc	lr, #6528	; 0x1980
 124:	72657075 	rsbvc	r7, r5, #117, 0	; 0x75
 128:	203d3d20 	eorscs	r3, sp, r0, lsr #26
 12c:	00000030 	andeq	r0, r0, r0, lsr r0
 130:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 134:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 138:	3a73253a 	bcc	1cc9628 <check_vm_structs+0x1cc8e1c>
 13c:	6f3a6425 	svcvs	0x003a6425
 140:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 144:	72772074 	rsbsvc	r2, r7, #116, 0	; 0x74
 148:	3a676e6f 	bcc	19dbb0c <check_vm_structs+0x19db300>
 14c:	70786520 	rsbsvc	r6, r8, r0, lsr #10
 150:	20746365 	rsbscs	r6, r4, r5, ror #6
 154:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
 158:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
 15c:	73252078 			; <UNDEFINED> instruction: 0x73252078
 160:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
 164:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
 168:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
 16c:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
 170:	0a0a5d64 	beq	297708 <check_vm_structs+0x296efc>
 174:	00000000 	andeq	r0, r0, r0
 178:	5f554d4d 	svcpl	0x00554d4d
 17c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 180:	0064656c 	rsbeq	r6, r4, ip, ror #10
 184:	6c615f41 	stclvs	15, cr5, [r1], #-260	; 0xfffffefc
 188:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
 18c:	00746e65 	rsbseq	r6, r4, r5, ror #28
 190:	6e755f43 	cdpvs	15, 7, cr5, cr5, cr3, {2}
 194:	65696669 	strbvs	r6, [r9, #-1641]!	; 0xfffff997
 198:	6e655f64 	cdpvs	15, 6, cr5, cr5, cr4, {3}
 19c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	72775f57 	rsbsvc	r5, r7, #348	; 0x15c
 1a8:	5f657469 	svcpl	0x00657469
 1ac:	00667562 	rsbeq	r7, r6, r2, ror #10
 1b0:	6e655f42 	cdpvs	15, 6, cr5, cr5, cr2, {2}
 1b4:	6e616964 	vnmulvs.f16	s13, s2, s9	; <UNPREDICTABLE>
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	72705f53 	rsbsvc	r5, r0, #332	; 0x14c
 1c0:	0000746f 	andeq	r7, r0, pc, ror #8
 1c4:	6f725f52 	svcvs	0x00725f52
 1c8:	72705f6d 	rsbsvc	r5, r0, #436	; 0x1b4
 1cc:	0000746f 	andeq	r7, r0, pc, ror #8
 1d0:	00000046 	andeq	r0, r0, r6, asr #32
 1d4:	72625f5a 	rsbvc	r5, r2, #360	; 0x168
 1d8:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1dc:	6572705f 	ldrbvs	r7, [r2, #-95]!	; 0xffffffa1
 1e0:	00000064 	andeq	r0, r0, r4, rrx
 1e4:	63695f49 	cmnvs	r9, #292	; 0x124
 1e8:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 1ec:	616e655f 	cmnvs	lr, pc, asr r5
 1f0:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1f4:	69685f56 	stmdbvs	r8!, {r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^
 1f8:	655f6867 	ldrbvs	r6, [pc, #-2151]	; fffff999 <check_vm_structs+0xfffff18d>
 1fc:	70656378 	rsbvc	r6, r5, r8, ror r3
 200:	00765f74 	rsbseq	r5, r6, r4, ror pc
 204:	635f5252 	cmpvs	pc, #536870917	; 0x20000005
 208:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 20c:	7065725f 	rsbvc	r7, r5, pc, asr r2
 210:	00000000 	andeq	r0, r0, r0
 214:	0000344c 	andeq	r3, r0, ip, asr #8
 218:	00003146 	andeq	r3, r0, r6, asr #2
 21c:	6e755f55 	mrcvs	15, 3, r5, cr5, cr5, {2}
 220:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 224:	0064656e 	rsbeq	r6, r4, lr, ror #10
 228:	705f5058 	subsvc	r5, pc, r8, asr r0	; <UNPREDICTABLE>
 22c:	00000074 	andeq	r0, r0, r4, ror r0
 230:	765f4556 			; <UNDEFINED> instruction: 0x765f4556
 234:	5f746365 	svcpl	0x00746365
 238:	00746e69 	rsbseq	r6, r4, r9, ror #28
 23c:	00004545 	andeq	r4, r0, r5, asr #10
 240:	655f324c 	ldrbvs	r3, [pc, #-588]	; fffffffc <check_vm_structs+0xfffff7f0>
 244:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 248:	00006465 	andeq	r6, r0, r5, ror #8
 24c:	745f5254 	ldrbvc	r5, [pc], #-596	; 254 <.rodata.str1.4+0x254>
 250:	725f7865 	subsvc	r7, pc, #6619136	; 0x650000
 254:	70616d65 	rsbvc	r6, r1, r5, ror #26
 258:	00000000 	andeq	r0, r0, r0
 25c:	665f4146 	ldrbvs	r4, [pc], -r6, asr #2
 260:	6563726f 	strbvs	r7, [r3, #-623]!	; 0xfffffd91
 264:	0070615f 	rsbseq	r6, r0, pc, asr r1
 268:	66696e75 			; <UNDEFINED> instruction: 0x66696e75
 26c:	5f646569 	svcpl	0x00646569
 270:	00000070 	andeq	r0, r0, r0, ror r0
 274:	5f645f6e 	svcpl	0x00645f6e
 278:	6b636f6c 	blvs	18dc030 <check_vm_structs+0x18db824>
 27c:	00000000 	andeq	r0, r0, r0
 280:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 284:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 288:	3a73253a 	bcc	1cc9778 <check_vm_structs+0x1cc8f6c>
 28c:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
 290:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
 294:	6f727720 	svcvs	0x00727720
 298:	203a676e 	eorscs	r6, sl, lr, ror #14
 29c:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
 2a0:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
 2a4:	6f672078 	svcvs	0x00672078
 2a8:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
 2ac:	20732520 	rsbscs	r2, r3, r0, lsr #10
 2b0:	66666f5b 	uqsaxvs	r6, r6, fp
 2b4:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
 2b8:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
 2bc:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
 2c0:	000a0a5d 	andeq	r0, sl, sp, asr sl
 2c4:	5f695f6e 	svcpl	0x00695f6e
 2c8:	6b636f6c 	blvs	18dc080 <check_vm_structs+0x18db874>
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	48534148 	ldmdami	r3, {r3, r6, r8, lr}^
 2d4:	3a73253a 	bcc	1cc97c4 <check_vm_structs+0x1cc8fb8>
 2d8:	73616820 	cmnvc	r1, #32, 16	; 0x200000
 2dc:	78253d68 	stmdavc	r5!, {r3, r5, r6, r8, sl, fp, ip, sp}
 2e0:	79626e2c 	stmdbvc	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
 2e4:	3d736574 	cfldr64cc	mvdx6, [r3, #-464]!	; 0xfffffe30
 2e8:	000a6425 	andeq	r6, sl, r5, lsr #8
 2ec:	616d6f64 	cmnvs	sp, r4, ror #30
 2f0:	61206e69 			; <UNDEFINED> instruction: 0x61206e69
 2f4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
 2f8:	6f632073 	svcvs	0x00632073
 2fc:	6f72746e 	svcvs	0x0072746e
 300:	000a3a6c 	andeq	r3, sl, ip, ror #20
 304:	0a622509 	beq	1889730 <check_vm_structs+0x1888f24>
 308:	00000000 	andeq	r0, r0, r0
 30c:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 310:	63206d65 			; <UNDEFINED> instruction: 0x63206d65
 314:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 318:	72206c6f 	eorvc	r6, r0, #28416	; 0x6f00
 31c:	0a3d6765 	beq	f5a0b8 <check_vm_structs+0xf598ac>
 320:	00000000 	andeq	r0, r0, r0
 324:	25623009 	strbcs	r3, [r2, #-9]!
 328:	203d0962 	eorscs	r0, sp, r2, ror #18
 32c:	000a7325 	andeq	r7, sl, r5, lsr #6
 330:	20424c54 	subcs	r4, r2, r4, asr ip
 334:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
 338:	0a3a6769 	beq	e9a0e4 <check_vm_structs+0xe998d8>
 33c:	00000000 	andeq	r0, r0, r0
 340:	696e7509 	stmdbvs	lr!, {r0, r3, r8, sl, ip, sp, lr}^
 344:	64656966 	strbtvs	r6, [r5], #-2406	; 0xfffff69a
 348:	0a64253d 	beq	1909844 <check_vm_structs+0x1909038>
 34c:	00000000 	andeq	r0, r0, r0
 350:	636f6c09 	cmnvs	pc, #2304	; 0x900
 354:	6c62616b 	stfvse	f6, [r2], #-428	; 0xfffffe54
 358:	61642065 	cmnvs	r4, r5, rrx
 35c:	65206174 	strvs	r6, [r0, #-372]!	; 0xfffffe8c
 360:	253d746e 	ldrcs	r7, [sp, #-1134]!	; 0xfffffb92
 364:	00000a64 	andeq	r0, r0, r4, ror #20
 368:	636f6c09 	cmnvs	pc, #2304	; 0x900
 36c:	6c62616b 	stfvse	f6, [r2], #-428	; 0xfffffe54
 370:	6e692065 	cdpvs	0, 6, cr2, cr9, cr5, {3}
 374:	65207473 	strvs	r7, [r0, #-1139]!	; 0xfffffb8d
 378:	253d746e 	ldrcs	r7, [sp, #-1134]!	; 0xfffffb92
 37c:	00000a64 	andeq	r0, r0, r4, ror #20
 380:	00676174 	rsbeq	r6, r7, r4, ror r1
 384:	00000042 	andeq	r0, r0, r2, asr #32
 388:	00000043 	andeq	r0, r0, r3, asr #32
 38c:	00004e58 	andeq	r4, r0, r8, asr lr
 390:	616d6f64 	cmnvs	sp, r4, ror #30
 394:	00006e69 	andeq	r6, r0, r9, ror #28
 398:	00504d49 	subseq	r4, r0, r9, asr #26
 39c:	00005041 	andeq	r5, r0, r1, asr #32
 3a0:	00584554 	subseq	r4, r8, r4, asr r5
 3a4:	00585041 	subseq	r5, r8, r1, asr #32
 3a8:	00000053 	andeq	r0, r0, r3, asr r0
 3ac:	0000476e 	andeq	r4, r0, lr, ror #14
 3b0:	65707573 	ldrbvs	r7, [r0, #-1395]!	; 0xfffffa8d
 3b4:	00000072 	andeq	r0, r0, r2, ror r0
 3b8:	5f636573 	svcpl	0x00636573
 3bc:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
 3c0:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
 3c4:	00000072 	andeq	r0, r0, r2, ror r0
 3c8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3cc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3d0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3d4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3d8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3dc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3e0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
 3e4:	000a2d2d 	andeq	r2, sl, sp, lsr #26
 3e8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
 3ec:	00000a3a 	andeq	r0, r0, sl, lsr sl
 3f0:	25783009 	ldrbcs	r3, [r8, #-9]!
 3f4:	00000a78 	andeq	r0, r0, r8, ror sl
 3f8:	2d202009 	stccs	0, cr2, [r0, #-36]!	; 0xffffffdc
 3fc:	70203e2d 	eorvc	r3, r0, sp, lsr #28
 400:	78303d61 	ldmdavc	r0!, {r0, r5, r6, r8, sl, fp, ip, sp}
 404:	0a783825 	beq	1e0e4a0 <check_vm_structs+0x1e0dc94>
 408:	00000000 	andeq	r0, r0, r0
 40c:	20202009 	eorcs	r2, r0, r9
 410:	20202020 	eorcs	r2, r0, r0, lsr #32
 414:	20202020 	eorcs	r2, r0, r0, lsr #32
 418:	34353637 	ldrtcc	r3, [r5], #-1591	; 0xfffff9c9
 41c:	30313233 	eorscc	r3, r1, r3, lsr r2
 420:	Address 0x0000000000000420 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4343>:
   0:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
   4:	5f6c6f72 	svcpl	0x006c6f72
   8:	31676572 	smccc	30290	; 0x7652
   c:	6e61735f 	mcrvs	3, 3, r7, cr1, cr15, {2}
  10:	5f797469 	svcpl	0x00797469
  14:	63656863 	cmnvs	r5, #6488064	; 0x630000
  18:	0000006b 	andeq	r0, r0, fp, rrx

0000001c <__FUNCTION__.4386>:
  1c:	5f646c66 	svcpl	0x00646c66
  20:	63656863 	cmnvs	r5, #6488064	; 0x630000
  24:	61765f6b 	cmnvs	r6, fp, ror #30
  28:	0064696c 	rsbeq	r6, r4, ip, ror #18

0000002c <__FUNCTION__.4157>:
  2c:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
  30:	5f6c6f72 	svcpl	0x006c6f72
  34:	31676572 	smccc	30290	; 0x7652
  38:	6568635f 	strbvs	r6, [r8, #-863]!	; 0xfffffca1
  3c:	6f5f6b63 	svcvs	0x005f6b63
  40:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  44:	00007374 	andeq	r7, r0, r4, ror r3

00000048 <__FUNCTION__.4359>:
  48:	5f626c74 	svcpl	0x00626c74
  4c:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  50:	635f6769 	cmpvs	pc, #27525120	; 0x1a40000
  54:	6b636568 	blvs	18d95fc <check_vm_structs+0x18d8df0>
  58:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
  5c:	73746573 	cmnvc	r4, #482344960	; 0x1cc00000
  60:	00000000 	andeq	r0, r0, r0

00000064 <__FUNCTION__.4395>:
  64:	5f646c66 	svcpl	0x00646c66
  68:	63656863 	cmnvs	r5, #6488064	; 0x630000
  6c:	666f5f6b 	strbtvs	r5, [pc], -fp, ror #30
  70:	74657366 	strbtvc	r7, [r5], #-870	; 0xfffffc9a
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00001dde 	ldrdeq	r1, [r0], -lr
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000291 	muleq	r0, r1, r2
      10:	0000d40c 	andeq	sp, r0, ip, lsl #8
      14:	00004100 	andeq	r4, r0, r0, lsl #2
      18:	00000000 	andeq	r0, r0, r0
      1c:	00082000 	andeq	r2, r8, r0
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	e0070403 	and	r0, r7, r3, lsl #8
      30:	03000001 	movweq	r0, #1
      34:	01990601 	orrseq	r0, r9, r1, lsl #12
      38:	02030000 	andeq	r0, r3, #0, 0
      3c:	00006c05 	andeq	r6, r0, r5, lsl #24
      40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
      44:	00000122 	andeq	r0, r0, r2, lsr #2
      48:	f2050803 	vadd.i8	d0, d5, d3
      4c:	03000000 	movweq	r0, #0
      50:	017a0801 	cmneq	sl, r1, lsl #16
      54:	02030000 	andeq	r0, r3, #0, 0
      58:	00020e07 	andeq	r0, r2, r7, lsl #28
      5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
      60:	00000363 	andeq	r0, r0, r3, ror #6
      64:	b3070803 	movwlt	r0, #30723	; 0x7803
      68:	04000001 	streq	r0, [r0], #-1
      6c:	00000025 	andeq	r0, r0, r5, lsr #32
      70:	0000007a 	andeq	r0, r0, sl, ror r0
      74:	00002505 	andeq	r2, r0, r5, lsl #10
      78:	8d060000 	stchi	0, cr0, [r6, #-0]
      7c:	02000000 	andeq	r0, r0, #0, 0
      80:	00860e1c 	addeq	r0, r6, ip, lsl lr
      84:	04070000 	streq	r0, [r7], #-0
      88:	0000006b 	andeq	r0, r0, fp, rrx
      8c:	00002504 	andeq	r2, r0, r4, lsl #10
      90:	00009b00 	andeq	r9, r0, r0, lsl #22
      94:	009b0500 	addseq	r0, fp, r0, lsl #10
      98:	07000000 	streq	r0, [r0, -r0]
      9c:	0000a804 	andeq	sl, r0, r4, lsl #16
      a0:	08010300 	stmdaeq	r1, {r8, r9}
      a4:	00000240 	andeq	r0, r0, r0, asr #4
      a8:	0000a108 	andeq	sl, r0, r8, lsl #2
      ac:	01db0600 	bicseq	r0, fp, r0, lsl #12
      b0:	21020000 	mrscs	r0, (UNDEF: 2)
      b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
      b8:	8c040700 	stchi	7, cr0, [r4], {-0}
      bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      c0:	0000038d 	andeq	r0, r0, sp, lsl #7
      c4:	10080304 	andne	r0, r8, r4, lsl #6
      c8:	0000011d 	andeq	r0, r0, sp, lsl r1
      cc:	00022a0a 	andeq	r2, r2, sl, lsl #20
      d0:	090a0300 	stmdbeq	sl, {r8, r9}
      d4:	0000002c 	andeq	r0, r0, ip, lsr #32
      d8:	001f0104 	andseq	r0, pc, r4, lsl #2
      dc:	0001f90a 	andeq	pc, r1, sl, lsl #18
      e0:	090b0300 	stmdbeq	fp, {r8, r9}
      e4:	0000002c 	andeq	r0, r0, ip, lsr #32
      e8:	00180704 	andseq	r0, r8, r4, lsl #14
      ec:	00025f0a 	andeq	r5, r2, sl, lsl #30
      f0:	090c0300 	stmdbeq	ip, {r8, r9}
      f4:	0000002c 	andeq	r0, r0, ip, lsr #32
      f8:	00100804 	andseq	r0, r0, r4, lsl #16
      fc:	0002210a 	andeq	r2, r2, sl, lsl #2
     100:	090d0300 	stmdbeq	sp, {r8, r9}
     104:	0000002c 	andeq	r0, r0, ip, lsr #32
     108:	00080804 	andeq	r0, r8, r4, lsl #16
     10c:	0001ff0a 	andeq	pc, r1, sl, lsl #30
     110:	090e0300 	stmdbeq	lr, {r8, r9}
     114:	0000002c 	andeq	r0, r0, ip, lsr #32
     118:	00000804 	andeq	r0, r0, r4, lsl #16
     11c:	03980900 	orrseq	r0, r8, #0, 18
     120:	03040000 	movweq	r0, #16384	; 0x4000
     124:	02f6102a 	rscseq	r1, r6, #42, 0	; 0x2a
     128:	680a0000 	stmdavs	sl, {}	; <UNPREDICTABLE>
     12c:	03000002 	movweq	r0, #2
     130:	002c092c 	eoreq	r0, ip, ip, lsr #18
     134:	01040000 	mrseq	r0, (UNDEF: 4)
     138:	0a0a001f 	beq	280084 <check_vm_structs+0x27f878>
     13c:	03000001 	movweq	r0, #1
     140:	002c092d 	eoreq	r0, ip, sp, lsr #18
     144:	01040000 	mrseq	r0, (UNDEF: 4)
     148:	1d0a001e 	stcne	0, cr0, [sl, #-120]	; 0xffffff88
     14c:	03000000 	movweq	r0, #0
     150:	002c092e 	eoreq	r0, ip, lr, lsr #18
     154:	01040000 	mrseq	r0, (UNDEF: 4)
     158:	160a001d 			; <UNDEFINED> instruction: 0x160a001d
     15c:	03000001 	movweq	r0, #1
     160:	002c0931 	eoreq	r0, ip, r1, lsr r9
     164:	01040000 	mrseq	r0, (UNDEF: 4)
     168:	050a001c 	streq	r0, [sl, #-28]	; 0xffffffe4
     16c:	03000002 	movweq	r0, #2
     170:	002c0932 	eoreq	r0, ip, r2, lsr r9
     174:	03040000 	movweq	r0, #16384	; 0x4000
     178:	af0a0019 	svcge	0x000a0019
     17c:	03000003 	movweq	r0, #3
     180:	002c0933 	eoreq	r0, ip, r3, lsr r9
     184:	01040000 	mrseq	r0, (UNDEF: 4)
     188:	0a0a0018 	beq	280068 <check_vm_structs+0x27f85c>
     18c:	03000004 	movweq	r0, #4
     190:	002c0934 	eoreq	r0, ip, r4, lsr r9
     194:	01040000 	mrseq	r0, (UNDEF: 4)
     198:	6f0a0017 	svcvs	0x000a0017
     19c:	03000001 	movweq	r0, #1
     1a0:	002c0935 	eoreq	r0, ip, r5, lsr r9
     1a4:	01040000 	mrseq	r0, (UNDEF: 4)
     1a8:	460b0016 			; <UNDEFINED> instruction: 0x460b0016
     1ac:	09360300 	ldmdbeq	r6!, {r8, r9}
     1b0:	0000002c 	andeq	r0, r0, ip, lsr #32
     1b4:	00150104 	andseq	r0, r5, r4, lsl #2
     1b8:	0001a50a 	andeq	sl, r1, sl, lsl #10
     1bc:	09370300 	ldmdbeq	r7!, {r8, r9}
     1c0:	0000002c 	andeq	r0, r0, ip, lsr #32
     1c4:	00140104 	andseq	r0, r4, r4, lsl #2
     1c8:	0000c40a 	andeq	ip, r0, sl, lsl #8
     1cc:	09380300 	ldmdbeq	r8!, {r8, r9}
     1d0:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d4:	00130104 	andseq	r0, r3, r4, lsl #2
     1d8:	0001450a 	andeq	r4, r1, sl, lsl #10
     1dc:	09390300 	ldmdbeq	r9!, {r8, r9}
     1e0:	0000002c 	andeq	r0, r0, ip, lsr #32
     1e4:	00120104 	andseq	r0, r2, r4, lsl #2
     1e8:	0003750a 	andeq	r7, r3, sl, lsl #10
     1ec:	093a0300 	ldmdbeq	sl!, {r8, r9}
     1f0:	0000002c 	andeq	r0, r0, ip, lsr #32
     1f4:	00110104 	andseq	r0, r1, r4, lsl #2
     1f8:	00344c0b 	eorseq	r4, r4, fp, lsl #24
     1fc:	2c093b03 			; <UNDEFINED> instruction: 0x2c093b03
     200:	04000000 	streq	r0, [r0], #-0
     204:	0b001001 	bleq	4210 <check_vm_structs+0x3a04>
     208:	0074645f 	rsbseq	r6, r4, pc, asr r4
     20c:	2c093c03 	stccs	12, cr3, [r9], {3}
     210:	04000000 	streq	r0, [r0], #-0
     214:	0a000f01 	beq	3e20 <check_vm_structs+0x3614>
     218:	000001f9 	strdeq	r0, [r0], -r9
     21c:	2c093d03 	stccs	13, cr3, [r9], {3}
     220:	04000000 	streq	r0, [r0], #-0
     224:	0b000e01 	bleq	3a30 <check_vm_structs+0x3224>
     228:	0074695f 	rsbseq	r6, r4, pc, asr r9
     22c:	2c093e03 	stccs	14, cr3, [r9], {3}
     230:	04000000 	streq	r0, [r0], #-0
     234:	0a000d01 	beq	3640 <check_vm_structs+0x2e34>
     238:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     23c:	2c093f03 	stccs	15, cr3, [r9], {3}
     240:	04000000 	streq	r0, [r0], #-0
     244:	0b000c01 	bleq	3250 <check_vm_structs+0x2a44>
     248:	0074735f 	rsbseq	r7, r4, pc, asr r3
     24c:	2c094003 	stccs	0, cr4, [r9], {3}
     250:	04000000 	streq	r0, [r0], #-0
     254:	0b000b01 	bleq	2e60 <check_vm_structs+0x2654>
     258:	03003146 	movweq	r3, #326	; 0x146
     25c:	002c0941 	eoreq	r0, ip, r1, asr #18
     260:	01040000 	mrseq	r0, (UNDEF: 4)
     264:	340a000a 	strcc	r0, [sl], #-10
     268:	03000002 	movweq	r0, #2
     26c:	002c0942 	eoreq	r0, ip, r2, asr #18
     270:	01040000 	mrseq	r0, (UNDEF: 4)
     274:	170a0009 	strne	r0, [sl, -r9]
     278:	03000000 	movweq	r0, #0
     27c:	002c0943 	eoreq	r0, ip, r3, asr #18
     280:	01040000 	mrseq	r0, (UNDEF: 4)
     284:	ed0a0008 	stc	0, cr0, [sl, #-32]	; 0xffffffe0
     288:	03000001 	movweq	r0, #1
     28c:	002c0945 	eoreq	r0, ip, r5, asr #18
     290:	01040000 	mrseq	r0, (UNDEF: 4)
     294:	450b0007 	strmi	r0, [fp, #-7]
     298:	46030045 	strmi	r0, [r3], -r5, asr #32
     29c:	00002c09 	andeq	r2, r0, r9, lsl #24
     2a0:	06010400 	streq	r0, [r1], -r0, lsl #8
     2a4:	002e0a00 	eoreq	r0, lr, r0, lsl #20
     2a8:	47030000 	strmi	r0, [r3, -r0]
     2ac:	00002c09 	andeq	r2, r0, r9, lsl #24
     2b0:	05010400 	streq	r0, [r1, #-1024]	; 0xfffffc00
     2b4:	00820a00 	addeq	r0, r2, r0, lsl #20
     2b8:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     2bc:	00002c09 	andeq	r2, r0, r9, lsl #24
     2c0:	04010400 	streq	r0, [r1], #-1024	; 0xfffffc00
     2c4:	03e50a00 	mvneq	r0, #0, 20
     2c8:	49030000 	stmdbmi	r3, {}	; <UNPREDICTABLE>
     2cc:	00002c09 	andeq	r2, r0, r9, lsl #24
     2d0:	03010400 	movweq	r0, #5120	; 0x1400
     2d4:	00760a00 	rsbseq	r0, r6, r0, lsl #20
     2d8:	4a030000 	bmi	c02e0 <check_vm_structs+0xbfad4>
     2dc:	00002c09 	andeq	r2, r0, r9, lsl #24
     2e0:	02010400 	andeq	r0, r1, #0, 8
     2e4:	02740a00 	rsbseq	r0, r4, #0, 20
     2e8:	4b030000 	blmi	c02f0 <check_vm_structs+0xbfae4>
     2ec:	00002c09 	andeq	r2, r0, r9, lsl #24
     2f0:	00020400 	andeq	r0, r2, r0, lsl #8
     2f4:	00090000 	andeq	r0, r9, r0
     2f8:	04000000 	streq	r0, [r0], #-0
     2fc:	db104804 	blle	412314 <check_vm_structs+0x411b08>
     300:	0b000003 	bleq	314 <.debug_info+0x314>
     304:	00676174 	rsbeq	r6, r7, r4, ror r1
     308:	2c094a04 			; <UNDEFINED> instruction: 0x2c094a04
     30c:	04000000 	streq	r0, [r0], #-0
     310:	0b001e02 	bleq	7b20 <check_vm_structs+0x7314>
     314:	4b040042 	blmi	100424 <check_vm_structs+0xffc18>
     318:	00002c09 	andeq	r2, r0, r9, lsl #24
     31c:	1d010400 	cfstrsne	mvf0, [r1, #-0]
     320:	00430b00 	subeq	r0, r3, r0, lsl #22
     324:	2c094c04 	stccs	12, cr4, [r9], {4}
     328:	04000000 	streq	r0, [r0], #-0
     32c:	0b001c01 	bleq	7338 <check_vm_structs+0x6b2c>
     330:	04004e58 	streq	r4, [r0], #-3672	; 0xfffff1a8
     334:	002c094d 	eoreq	r0, ip, sp, asr #18
     338:	01040000 	mrseq	r0, (UNDEF: 4)
     33c:	5f0a001b 	svcpl	0x000a001b
     340:	04000000 	streq	r0, [r0], #-0
     344:	002c0950 	eoreq	r0, ip, r0, asr r9
     348:	04040000 	streq	r0, [r4], #-0
     34c:	490b0017 	stmdbmi	fp, {r0, r1, r2, r4}
     350:	0400504d 	streq	r5, [r0], #-77	; 0xffffffb3
     354:	002c0951 	eoreq	r0, ip, r1, asr r9
     358:	01040000 	mrseq	r0, (UNDEF: 4)
     35c:	410b0016 	tstmi	fp, r6, lsl r0
     360:	54040050 	strpl	r0, [r4], #-80	; 0xffffffb0
     364:	00002c09 	andeq	r2, r0, r9, lsl #24
     368:	14020400 	strne	r0, [r2], #-1024	; 0xfffffc00
     36c:	45540b00 	ldrbmi	r0, [r4, #-2816]	; 0xfffff500
     370:	55040058 	strpl	r0, [r4, #-88]	; 0xffffffa8
     374:	00002c09 	andeq	r2, r0, r9, lsl #24
     378:	11030400 	tstne	r3, r0, lsl #8
     37c:	50410b00 	subpl	r0, r1, r0, lsl #22
     380:	56040058 			; <UNDEFINED> instruction: 0x56040058
     384:	00002c09 	andeq	r2, r0, r9, lsl #24
     388:	10010400 	andne	r0, r1, r0, lsl #8
     38c:	00530b00 	subseq	r0, r3, r0, lsl #22
     390:	2c095704 	stccs	7, cr5, [r9], {4}
     394:	04000000 	streq	r0, [r0], #-0
     398:	0b000f01 	bleq	3fa4 <check_vm_structs+0x3798>
     39c:	0400476e 	streq	r4, [r0], #-1902	; 0xfffff892
     3a0:	002c0958 	eoreq	r0, ip, r8, asr r9
     3a4:	01040000 	mrseq	r0, (UNDEF: 4)
     3a8:	ec0a000e 	stc	0, cr0, [sl], {14}
     3ac:	04000000 	streq	r0, [r0], #-0
     3b0:	002c0959 	eoreq	r0, ip, r9, asr r9
     3b4:	01040000 	mrseq	r0, (UNDEF: 4)
     3b8:	ff0a000d 			; <UNDEFINED> instruction: 0xff0a000d
     3bc:	04000001 	streq	r0, [r0], #-1
     3c0:	002c095a 	eoreq	r0, ip, sl, asr r9
     3c4:	01040000 	mrseq	r0, (UNDEF: 4)
     3c8:	be0a000c 	cdplt	0, 0, cr0, cr10, cr12, {0}
     3cc:	04000003 	streq	r0, [r0], #-3
     3d0:	002c095b 	eoreq	r0, ip, fp, asr r9
     3d4:	0c040000 	stceq	0, cr0, [r4], {-0}
     3d8:	0c000000 	stceq	0, cr0, [r0], {-0}
     3dc:	00000066 	andeq	r0, r0, r6, rrx
     3e0:	f6035c04 			; <UNDEFINED> instruction: 0xf6035c04
     3e4:	0d000002 	stceq	0, cr0, [r0, #-8]
     3e8:	000001ca 	andeq	r0, r0, sl, asr #3
     3ec:	0c06b801 	stceq	8, cr11, [r6], {1}
     3f0:	14000008 	strne	r0, [r0], #-8
     3f4:	01000000 	mrseq	r0, (UNDEF: 0)
     3f8:	0004199c 	muleq	r4, ip, r9
     3fc:	08140e00 	ldmdaeq	r4, {r9, sl, fp}
     400:	14a00000 	strtne	r0, [r0], #0
     404:	180e0000 	stmdane	lr, {}	; <UNPREDICTABLE>
     408:	38000008 	stmdacc	r0, {r3}
     40c:	0e00000e 	cdpeq	0, 0, cr0, cr0, cr14, {0}
     410:	0000081c 	andeq	r0, r0, ip, lsl r8
     414:	00000647 	andeq	r0, r0, r7, asr #12
     418:	01000d00 	tsteq	r0, r0, lsl #26
     41c:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
     420:	00062c06 	andeq	r2, r6, r6, lsl #24
     424:	0001e000 	andeq	lr, r1, r0
     428:	419c0100 	orrsmi	r0, ip, r0, lsl #2
     42c:	0f000006 	svceq	0x00000006
     430:	9e010066 	cdpls	0, 0, cr0, cr1, cr6, {3}
     434:	00064117 	andeq	r4, r6, r7, lsl r1
     438:	00000400 	andeq	r0, r0, r0, lsl #8
     43c:	00000000 	andeq	r0, r0, r0
     440:	063c1000 	ldrteq	r1, [ip], -r0
     444:	1db10000 	ldcne	0, cr0, [r1]
     448:	04580000 	ldrbeq	r0, [r8], #-0
     44c:	01110000 	tsteq	r1, r0
     450:	c8030550 	stmdagt	r3, {r4, r6, r8, sl}
     454:	00000003 	andeq	r0, r0, r3
     458:	00064810 	andeq	r4, r6, r0, lsl r8
     45c:	001db100 	andseq	fp, sp, r0, lsl #2
     460:	00047500 	andeq	r7, r4, r0, lsl #10
     464:	50011100 	andpl	r1, r1, r0, lsl #2
     468:	03e80305 	mvneq	r0, #335544320	; 0x14000000
     46c:	01110000 	tsteq	r1, r0
     470:	00740251 	rsbseq	r0, r4, r1, asr r2
     474:	065c1000 	ldrbeq	r1, [ip], -r0
     478:	1db10000 	ldcne	0, cr0, [r1]
     47c:	04950000 	ldreq	r0, [r5], #0
     480:	01110000 	tsteq	r1, r0
     484:	24030550 	strcs	r0, [r3], #-1360	; 0xfffffab0
     488:	11000003 	tstne	r0, r3
     48c:	03055201 	movweq	r5, #20993	; 0x5201
     490:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     494:	067c1000 	ldrbteq	r1, [ip], -r0
     498:	1db10000 	ldcne	0, cr0, [r1]
     49c:	04ac0000 	strteq	r0, [ip], #0
     4a0:	01110000 	tsteq	r1, r0
     4a4:	f8030550 			; <UNDEFINED> instruction: 0xf8030550
     4a8:	00000003 	andeq	r0, r0, r3
     4ac:	00068410 	andeq	r8, r6, r0, lsl r4
     4b0:	001db100 	andseq	fp, sp, r0, lsl #2
     4b4:	0004c300 	andeq	ip, r4, r0, lsl #6
     4b8:	50011100 	andpl	r1, r1, r0, lsl #2
     4bc:	040c0305 	streq	r0, [ip], #-773	; 0xfffffcfb
     4c0:	10000000 	andne	r0, r0, r0
     4c4:	000006a0 	andeq	r0, r0, r0, lsr #13
     4c8:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     4cc:	000004e0 	andeq	r0, r0, r0, ror #9
     4d0:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
     4d4:	01110075 	tsteq	r1, r5, ror r0
     4d8:	ac030552 	cfstr32ge	mvfx0, [r3], {82}	; 0x52
     4dc:	00000003 	andeq	r0, r0, r3
     4e0:	0006b410 	andeq	fp, r6, r0, lsl r4
     4e4:	001db100 	andseq	fp, sp, r0, lsl #2
     4e8:	0004fd00 	andeq	pc, r4, r0, lsl #26
     4ec:	50011100 	andpl	r1, r1, r0, lsl #2
     4f0:	11007502 	tstne	r0, r2, lsl #10
     4f4:	03055201 	movweq	r5, #20993	; 0x5201
     4f8:	000003a8 	andeq	r0, r0, r8, lsr #7
     4fc:	06c81000 	strbeq	r1, [r8], r0
     500:	1db10000 	ldcne	0, cr0, [r1]
     504:	051a0000 	ldreq	r0, [sl, #-0]
     508:	01110000 	tsteq	r1, r0
     50c:	00750250 	rsbseq	r0, r5, r0, asr r2
     510:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     514:	0003a403 	andeq	sl, r3, r3, lsl #8
     518:	e0100000 	ands	r0, r0, r0
     51c:	b1000006 	tstlt	r0, r6
     520:	3700001d 	smladcc	r0, sp, r0, r0
     524:	11000005 	tstne	r0, r5
     528:	75025001 	strvc	r5, [r2, #-1]
     52c:	52011100 	andpl	r1, r1, #0
     530:	03a00305 	moveq	r0, #335544320	; 0x14000000
     534:	10000000 	andne	r0, r0, r0
     538:	000006f8 	strdeq	r0, [r0], -r8
     53c:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     540:	00000554 	andeq	r0, r0, r4, asr r5
     544:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
     548:	01110075 	tsteq	r1, r5, ror r0
     54c:	9c030552 	cfstr32ls	mvfx0, [r3], {82}	; 0x52
     550:	00000003 	andeq	r0, r0, r3
     554:	00071010 	andeq	r1, r7, r0, lsl r0
     558:	001db100 	andseq	fp, sp, r0, lsl #2
     55c:	00057100 	andeq	r7, r5, r0, lsl #2
     560:	50011100 	andpl	r1, r1, r0, lsl #2
     564:	11007502 	tstne	r0, r2, lsl #10
     568:	03055201 	movweq	r5, #20993	; 0x5201
     56c:	00000398 	muleq	r0, r8, r3
     570:	07281000 	streq	r1, [r8, -r0]!
     574:	1db10000 	ldcne	0, cr0, [r1]
     578:	058e0000 	streq	r0, [lr]
     57c:	01110000 	tsteq	r1, r0
     580:	00750250 	rsbseq	r0, r5, r0, asr r2
     584:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     588:	00039003 	andeq	r9, r3, r3
     58c:	58100000 	ldmdapl	r0, {}	; <UNPREDICTABLE>
     590:	b1000007 	tstlt	r0, r7
     594:	ab00001d 	blge	610 <.debug_info+0x610>
     598:	11000005 	tstne	r0, r5
     59c:	75025001 	strvc	r5, [r2, #-1]
     5a0:	52011100 	andpl	r1, r1, #0
     5a4:	038c0305 	orreq	r0, ip, #335544320	; 0x14000000
     5a8:	10000000 	andne	r0, r0, r0
     5ac:	00000770 	andeq	r0, r0, r0, ror r7
     5b0:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     5b4:	000005c8 	andeq	r0, r0, r8, asr #11
     5b8:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
     5bc:	01110075 	tsteq	r1, r5, ror r0
     5c0:	88030552 	stmdahi	r3, {r1, r4, r6, r8, sl}
     5c4:	00000003 	andeq	r0, r0, r3
     5c8:	00078810 	andeq	r8, r7, r0, lsl r8
     5cc:	001db100 	andseq	fp, sp, r0, lsl #2
     5d0:	0005e500 	andeq	lr, r5, r0, lsl #10
     5d4:	50011100 	andpl	r1, r1, r0, lsl #2
     5d8:	11007502 	tstne	r0, r2, lsl #10
     5dc:	03055201 	movweq	r5, #20993	; 0x5201
     5e0:	00000384 	andeq	r0, r0, r4, lsl #7
     5e4:	079c1000 	ldreq	r1, [ip, r0]
     5e8:	1db10000 	ldcne	0, cr0, [r1]
     5ec:	06020000 	streq	r0, [r2], -r0
     5f0:	01110000 	tsteq	r1, r0
     5f4:	00750250 	rsbseq	r0, r5, r0, asr r2
     5f8:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     5fc:	00038003 	andeq	r8, r3, r3
     600:	a4100000 	ldrge	r0, [r0], #-0
     604:	54000007 	strpl	r0, [r0], #-7
     608:	1600000b 	strne	r0, [r0], -fp
     60c:	11000006 	tstne	r0, r6
     610:	74025001 	strvc	r5, [r2], #-1
     614:	b4100000 	ldrlt	r0, [r0], #-0
     618:	b1000007 	tstlt	r0, r7
     61c:	2d00001d 	stccs	0, cr0, [r0, #-116]	; 0xffffff8c
     620:	11000006 	tstne	r0, r6
     624:	03055001 	movweq	r5, #20481	; 0x5001
     628:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     62c:	07c01200 	strbeq	r1, [r0, r0, lsl #4]
     630:	1db10000 	ldcne	0, cr0, [r1]
     634:	01110000 	tsteq	r1, r0
     638:	f0030550 			; <UNDEFINED> instruction: 0xf0030550
     63c:	00000003 	andeq	r0, r0, r3
     640:	db040700 	blle	102248 <check_vm_structs+0x101a3c>
     644:	13000003 	movwne	r0, #3
     648:	0000027f 	andeq	r0, r0, pc, ror r2
     64c:	0c0d8801 	stceq	8, cr8, [sp], {1}
     650:	20000006 	andcs	r0, r0, r6
     654:	01000000 	mrseq	r0, (UNDEF: 0)
     658:	000b299c 	muleq	fp, ip, r9
     65c:	00661400 	rsbeq	r1, r6, r0, lsl #8
     660:	db0b8901 	blle	2e2a6c <check_vm_structs+0x2e2260>
     664:	02000003 	andeq	r0, r0, #3, 0
     668:	2b157491 	blcs	55d24c <check_vm_structs+0x55ca40>
     66c:	39000001 	stmdbcc	r0, {r0}
     670:	0500000b 	streq	r0, [r0, #-11]
     674:	00006403 	andeq	r6, r0, r3, lsl #8
     678:	06241600 	strteq	r1, [r4], -r0, lsl #12
     67c:	00000000 	andeq	r0, r0, r0
     680:	06e00000 	strbteq	r0, [r0], r0
     684:	5f170000 	svcpl	0x00170000
     688:	01040075 	tsteq	r4, r5, ror r0
     68c:	06a7058f 	strteq	r0, [r7], pc, lsl #11
     690:	73180000 	tstvc	r8, #0, 0
     694:	058f0100 	streq	r0, [pc, #256]	; 79c <.debug_info+0x79c>
     698:	000003db 	ldrdeq	r0, [r0], -fp
     69c:	01007518 	tsteq	r0, r8, lsl r5
     6a0:	002c058f 	eoreq	r0, ip, pc, lsl #11
     6a4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     6a8:	8f010078 	svchi	0x00010078
     6ac:	00068605 	andeq	r8, r6, r5, lsl #12
     6b0:	78651a00 	stmdavc	r5!, {r9, fp, ip}^
     6b4:	8f010070 	svchi	0x00010070
     6b8:	00002c05 	andeq	r2, r0, r5, lsl #24
     6bc:	00002600 	andeq	r2, r0, r0, lsl #12
     6c0:	00002200 	andeq	r2, r0, r0, lsl #4
     6c4:	03b81b00 			; <UNDEFINED> instruction: 0x03b81b00
     6c8:	8f010000 	svchi	0x00010000
     6cc:	00002c05 	andeq	r2, r0, r5, lsl #24
     6d0:	391b1e00 	ldmdbcc	fp, {r9, sl, fp, ip}
     6d4:	01000000 	mrseq	r0, (UNDEF: 0)
     6d8:	002c058f 	eoreq	r0, ip, pc, lsl #11
     6dc:	00030000 	andeq	r0, r3, r0
     6e0:	00062416 	andeq	r2, r6, r6, lsl r4
     6e4:	00000000 	andeq	r0, r0, r0
     6e8:	00074000 	andeq	r4, r7, r0
     6ec:	755f1700 	ldrbvc	r1, [pc, #-1792]	; fffffff4 <check_vm_structs+0xfffff7e8>
     6f0:	90010400 	andls	r0, r1, r0, lsl #8
     6f4:	00070e05 	andeq	r0, r7, r5, lsl #28
     6f8:	00731800 	rsbseq	r1, r3, r0, lsl #16
     6fc:	db059001 	blle	164708 <check_vm_structs+0x163efc>
     700:	18000003 	stmdane	r0, {r0, r1}
     704:	90010075 	andls	r0, r1, r5, ror r0
     708:	00002c05 	andeq	r2, r0, r5, lsl #24
     70c:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
     710:	05900100 	ldreq	r0, [r0, #256]	; 0x100
     714:	000006ed 	andeq	r0, r0, sp, ror #13
     718:	7078651c 	rsbsvc	r6, r8, ip, lsl r5
     71c:	05900100 	ldreq	r0, [r0, #256]	; 0x100
     720:	0000002c 	andeq	r0, r0, ip, lsr #32
     724:	03b81b04 			; <UNDEFINED> instruction: 0x03b81b04
     728:	90010000 	andls	r0, r1, r0
     72c:	00002c05 	andeq	r2, r0, r5, lsl #24
     730:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
     734:	01000000 	mrseq	r0, (UNDEF: 0)
     738:	002c0590 	mlaeq	ip, r0, r5, r0
     73c:	00010000 	andeq	r0, r1, r0
     740:	00062416 	andeq	r2, r6, r6, lsl r4
     744:	00000000 	andeq	r0, r0, r0
     748:	0007a000 	andeq	sl, r7, r0
     74c:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 54 <.debug_info+0x54>
     750:	91010400 	tstls	r1, r0, lsl #8
     754:	00076e05 	andeq	r6, r7, r5, lsl #28
     758:	00731800 	rsbseq	r1, r3, r0, lsl #16
     75c:	db059101 	blle	164b68 <check_vm_structs+0x16435c>
     760:	18000003 	stmdane	r0, {r0, r1}
     764:	91010075 	tstls	r1, r5, ror r0
     768:	00002c05 	andeq	r2, r0, r5, lsl #24
     76c:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
     770:	05910100 	ldreq	r0, [r1, #256]	; 0x100
     774:	0000074d 	andeq	r0, r0, sp, asr #14
     778:	7078651c 	rsbsvc	r6, r8, ip, lsl r5
     77c:	05910100 	ldreq	r0, [r1, #256]	; 0x100
     780:	0000002c 	andeq	r0, r0, ip, lsr #32
     784:	03b81b08 			; <UNDEFINED> instruction: 0x03b81b08
     788:	91010000 	mrsls	r0, (UNDEF: 1)
     78c:	00002c05 	andeq	r2, r0, r5, lsl #24
     790:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
     794:	01000000 	mrseq	r0, (UNDEF: 0)
     798:	002c0591 	mlaeq	ip, r1, r5, r0
     79c:	00010000 	andeq	r0, r1, r0
     7a0:	00062416 	andeq	r2, r6, r6, lsl r4
     7a4:	00000000 	andeq	r0, r0, r0
     7a8:	00080000 	andeq	r0, r8, r0
     7ac:	755f1700 	ldrbvc	r1, [pc, #-1792]	; b4 <.debug_info+0xb4>
     7b0:	92010400 	andls	r0, r1, #0, 8
     7b4:	0007ce05 	andeq	ip, r7, r5, lsl #28
     7b8:	00731800 	rsbseq	r1, r3, r0, lsl #16
     7bc:	db059201 	blle	164fc8 <check_vm_structs+0x1647bc>
     7c0:	18000003 	stmdane	r0, {r0, r1}
     7c4:	92010075 	andls	r0, r1, #117, 0	; 0x75
     7c8:	00002c05 	andeq	r2, r0, r5, lsl #24
     7cc:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
     7d0:	05920100 	ldreq	r0, [r2, #256]	; 0x100
     7d4:	000007ad 	andeq	r0, r0, sp, lsr #15
     7d8:	7078651c 	rsbsvc	r6, r8, ip, lsl r5
     7dc:	05920100 	ldreq	r0, [r2, #256]	; 0x100
     7e0:	0000002c 	andeq	r0, r0, ip, lsr #32
     7e4:	03b81b10 			; <UNDEFINED> instruction: 0x03b81b10
     7e8:	92010000 	andls	r0, r1, #0, 0
     7ec:	00002c05 	andeq	r2, r0, r5, lsl #24
     7f0:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
     7f4:	01000000 	mrseq	r0, (UNDEF: 0)
     7f8:	002c0592 	mlaeq	ip, r2, r5, r0
     7fc:	00010000 	andeq	r0, r1, r0
     800:	00062416 	andeq	r2, r6, r6, lsl r4
     804:	00000000 	andeq	r0, r0, r0
     808:	00086700 	andeq	r6, r8, r0, lsl #14
     80c:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 114 <.debug_info+0x114>
     810:	93010400 	movwls	r0, #5120	; 0x1400
     814:	00082e05 	andeq	r2, r8, r5, lsl #28
     818:	00731800 	rsbseq	r1, r3, r0, lsl #16
     81c:	db059301 	blle	165428 <check_vm_structs+0x164c1c>
     820:	18000003 	stmdane	r0, {r0, r1}
     824:	93010075 	movwls	r0, #4213	; 0x1075
     828:	00002c05 	andeq	r2, r0, r5, lsl #24
     82c:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
     830:	05930100 	ldreq	r0, [r3, #256]	; 0x100
     834:	0000080d 	andeq	r0, r0, sp, lsl #16
     838:	7078651a 	rsbsvc	r6, r8, sl, lsl r5
     83c:	05930100 	ldreq	r0, [r3, #256]	; 0x100
     840:	0000002c 	andeq	r0, r0, ip, lsr #32
     844:	0000004a 	andeq	r0, r0, sl, asr #32
     848:	00000046 	andeq	r0, r0, r6, asr #32
     84c:	0003b81b 	andeq	fp, r3, fp, lsl r8
     850:	05930100 	ldreq	r0, [r3, #256]	; 0x100
     854:	0000002c 	andeq	r0, r0, ip, lsr #32
     858:	00391b1c 	eorseq	r1, r9, ip, lsl fp
     85c:	93010000 	movwls	r0, #4096	; 0x1000
     860:	00002c05 	andeq	r2, r0, r5, lsl #24
     864:	1d000f00 	stcne	15, cr0, [r0, #-0]
     868:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     86c:	00755f17 	rsbseq	r5, r5, r7, lsl pc
     870:	05940104 	ldreq	r0, [r4, #260]	; 0x104
     874:	0000088d 	andeq	r0, r0, sp, lsl #17
     878:	01007318 	tsteq	r0, r8, lsl r3
     87c:	03db0594 	bicseq	r0, fp, #148, 10	; 0x25000000
     880:	75180000 	ldrvc	r0, [r8, #-0]
     884:	05940100 	ldreq	r0, [r4, #256]	; 0x100
     888:	0000002c 	andeq	r0, r0, ip, lsr #32
     88c:	00781900 	rsbseq	r1, r8, r0, lsl #18
     890:	6c059401 	cfstrsvs	mvf9, [r5], {1}
     894:	19000008 	stmdbne	r0, {r3}
     898:	00707865 	rsbseq	r7, r0, r5, ror #16
     89c:	2c059401 	cfstrscs	mvf9, [r5], {1}
     8a0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     8a4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     8a8:	2c059401 	cfstrscs	mvf9, [r5], {1}
     8ac:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     8b0:	00000039 	andeq	r0, r0, r9, lsr r0
     8b4:	2c059401 	cfstrscs	mvf9, [r5], {1}
     8b8:	00000000 	andeq	r0, r0, r0
     8bc:	0009111d 	andeq	r1, r9, sp, lsl r1
     8c0:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 1c8 <.debug_info+0x1c8>
     8c4:	95010400 	strls	r0, [r1, #-1024]	; 0xfffffc00
     8c8:	0008e205 	andeq	lr, r8, r5, lsl #4
     8cc:	00731800 	rsbseq	r1, r3, r0, lsl #16
     8d0:	db059501 	blle	165cdc <check_vm_structs+0x1654d0>
     8d4:	18000003 	stmdane	r0, {r0, r1}
     8d8:	95010075 	strls	r0, [r1, #-117]	; 0xffffff8b
     8dc:	00002c05 	andeq	r2, r0, r5, lsl #24
     8e0:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
     8e4:	05950100 	ldreq	r0, [r5, #256]	; 0x100
     8e8:	000008c1 	andeq	r0, r0, r1, asr #17
     8ec:	70786519 	rsbsvc	r6, r8, r9, lsl r5
     8f0:	05950100 	ldreq	r0, [r5, #256]	; 0x100
     8f4:	0000002c 	andeq	r0, r0, ip, lsr #32
     8f8:	0003b81e 	andeq	fp, r3, lr, lsl r8
     8fc:	05950100 	ldreq	r0, [r5, #256]	; 0x100
     900:	0000002c 	andeq	r0, r0, ip, lsr #32
     904:	0000391e 	andeq	r3, r0, lr, lsl r9
     908:	05950100 	ldreq	r0, [r5, #256]	; 0x100
     90c:	0000002c 	andeq	r0, r0, ip, lsr #32
     910:	09661d00 	stmdbeq	r6!, {r8, sl, fp, ip}^
     914:	5f170000 	svcpl	0x00170000
     918:	01040075 	tsteq	r4, r5, ror r0
     91c:	09370596 	ldmdbeq	r7!, {r1, r2, r4, r7, r8, sl}
     920:	73180000 	tstvc	r8, #0, 0
     924:	05960100 	ldreq	r0, [r6, #256]	; 0x100
     928:	000003db 	ldrdeq	r0, [r0], -fp
     92c:	01007518 	tsteq	r0, r8, lsl r5
     930:	002c0596 	mlaeq	ip, r6, r5, r0
     934:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     938:	96010078 			; <UNDEFINED> instruction: 0x96010078
     93c:	00091605 	andeq	r1, r9, r5, lsl #12
     940:	78651900 	stmdavc	r5!, {r8, fp, ip}^
     944:	96010070 			; <UNDEFINED> instruction: 0x96010070
     948:	00002c05 	andeq	r2, r0, r5, lsl #24
     94c:	03b81e00 			; <UNDEFINED> instruction: 0x03b81e00
     950:	96010000 	strls	r0, [r1], -r0
     954:	00002c05 	andeq	r2, r0, r5, lsl #24
     958:	00391e00 	eorseq	r1, r9, r0, lsl #28
     95c:	96010000 	strls	r0, [r1], -r0
     960:	00002c05 	andeq	r2, r0, r5, lsl #24
     964:	bb1d0000 	bllt	74096c <check_vm_structs+0x740160>
     968:	17000009 	strne	r0, [r0, -r9]
     96c:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
     970:	8c059701 	stchi	7, cr9, [r5], {1}
     974:	18000009 	stmdane	r0, {r0, r3}
     978:	97010073 	smlsdxls	r1, r3, r0, r0
     97c:	0003db05 	andeq	sp, r3, r5, lsl #22
     980:	00751800 	rsbseq	r1, r5, r0, lsl #16
     984:	2c059701 	stccs	7, cr9, [r5], {1}
     988:	00000000 	andeq	r0, r0, r0
     98c:	01007819 	tsteq	r0, r9, lsl r8
     990:	096b0597 	stmdbeq	fp!, {r0, r1, r2, r4, r7, r8, sl}^
     994:	65190000 	ldrvs	r0, [r9, #-0]
     998:	01007078 	tsteq	r0, r8, ror r0
     99c:	002c0597 	mlaeq	ip, r7, r5, r0
     9a0:	b81e0000 	ldmdalt	lr, {}	; <UNPREDICTABLE>
     9a4:	01000003 	tsteq	r0, r3
     9a8:	002c0597 	mlaeq	ip, r7, r5, r0
     9ac:	391e0000 	ldmdbcc	lr, {}	; <UNPREDICTABLE>
     9b0:	01000000 	mrseq	r0, (UNDEF: 0)
     9b4:	002c0597 	mlaeq	ip, r7, r5, r0
     9b8:	1d000000 	stcne	0, cr0, [r0, #-0]
     9bc:	00000a10 	andeq	r0, r0, r0, lsl sl
     9c0:	00755f17 	rsbseq	r5, r5, r7, lsl pc
     9c4:	05980104 	ldreq	r0, [r8, #260]	; 0x104
     9c8:	000009e1 	andeq	r0, r0, r1, ror #19
     9cc:	01007318 	tsteq	r0, r8, lsl r3
     9d0:	03db0598 	bicseq	r0, fp, #152, 10	; 0x26000000
     9d4:	75180000 	ldrvc	r0, [r8, #-0]
     9d8:	05980100 	ldreq	r0, [r8, #256]	; 0x100
     9dc:	0000002c 	andeq	r0, r0, ip, lsr #32
     9e0:	00781900 	rsbseq	r1, r8, r0, lsl #18
     9e4:	c0059801 	andgt	r9, r5, r1, lsl #16
     9e8:	19000009 	stmdbne	r0, {r0, r3}
     9ec:	00707865 	rsbseq	r7, r0, r5, ror #16
     9f0:	2c059801 	stccs	8, cr9, [r5], {1}
     9f4:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     9f8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     9fc:	2c059801 	stccs	8, cr9, [r5], {1}
     a00:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     a04:	00000039 	andeq	r0, r0, r9, lsr r0
     a08:	2c059801 	stccs	8, cr9, [r5], {1}
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	000a651d 	andeq	r6, sl, sp, lsl r5
     a14:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 31c <.debug_info+0x31c>
     a18:	99010400 	stmdbls	r1, {sl}
     a1c:	000a3605 	andeq	r3, sl, r5, lsl #12
     a20:	00731800 	rsbseq	r1, r3, r0, lsl #16
     a24:	db059901 	blle	166e30 <check_vm_structs+0x166624>
     a28:	18000003 	stmdane	r0, {r0, r1}
     a2c:	99010075 	stmdbls	r1, {r0, r2, r4, r5, r6}
     a30:	00002c05 	andeq	r2, r0, r5, lsl #24
     a34:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
     a38:	05990100 	ldreq	r0, [r9, #256]	; 0x100
     a3c:	00000a15 	andeq	r0, r0, r5, lsl sl
     a40:	70786519 	rsbsvc	r6, r8, r9, lsl r5
     a44:	05990100 	ldreq	r0, [r9, #256]	; 0x100
     a48:	0000002c 	andeq	r0, r0, ip, lsr #32
     a4c:	0003b81e 	andeq	fp, r3, lr, lsl r8
     a50:	05990100 	ldreq	r0, [r9, #256]	; 0x100
     a54:	0000002c 	andeq	r0, r0, ip, lsr #32
     a58:	0000391e 	andeq	r3, r0, lr, lsl r9
     a5c:	05990100 	ldreq	r0, [r9, #256]	; 0x100
     a60:	0000002c 	andeq	r0, r0, ip, lsr #32
     a64:	0aba1d00 	beq	fee87e6c <check_vm_structs+0xfee87660>
     a68:	5f170000 	svcpl	0x00170000
     a6c:	01040075 	tsteq	r4, r5, ror r0
     a70:	0a8b059a 	beq	fe2c20e0 <check_vm_structs+0xfe2c18d4>
     a74:	73180000 	tstvc	r8, #0, 0
     a78:	059a0100 	ldreq	r0, [sl, #256]	; 0x100
     a7c:	000003db 	ldrdeq	r0, [r0], -fp
     a80:	01007518 	tsteq	r0, r8, lsl r5
     a84:	002c059a 	mlaeq	ip, sl, r5, r0
     a88:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     a8c:	9a010078 	bls	40c74 <check_vm_structs+0x40468>
     a90:	000a6a05 	andeq	r6, sl, r5, lsl #20
     a94:	78651900 	stmdavc	r5!, {r8, fp, ip}^
     a98:	9a010070 	bls	40c60 <check_vm_structs+0x40454>
     a9c:	00002c05 	andeq	r2, r0, r5, lsl #24
     aa0:	03b81e00 			; <UNDEFINED> instruction: 0x03b81e00
     aa4:	9a010000 	bls	40aac <check_vm_structs+0x402a0>
     aa8:	00002c05 	andeq	r2, r0, r5, lsl #24
     aac:	00391e00 	eorseq	r1, r9, r0, lsl #28
     ab0:	9a010000 	bls	40ab8 <check_vm_structs+0x402ac>
     ab4:	00002c05 	andeq	r2, r0, r5, lsl #24
     ab8:	0f1d0000 	svceq	0x001d0000
     abc:	1700000b 	strne	r0, [r0, -fp]
     ac0:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
     ac4:	e0059b01 	and	r9, r5, r1, lsl #22
     ac8:	1800000a 	stmdane	r0, {r1, r3}
     acc:	9b010073 	blls	40ca0 <check_vm_structs+0x40494>
     ad0:	0003db05 	andeq	sp, r3, r5, lsl #22
     ad4:	00751800 	rsbseq	r1, r5, r0, lsl #16
     ad8:	2c059b01 			; <UNDEFINED> instruction: 0x2c059b01
     adc:	00000000 	andeq	r0, r0, r0
     ae0:	01007819 	tsteq	r0, r9, lsl r8
     ae4:	0abf059b 	beq	fefc2158 <check_vm_structs+0xfefc194c>
     ae8:	65190000 	ldrvs	r0, [r9, #-0]
     aec:	01007078 	tsteq	r0, r8, ror r0
     af0:	002c059b 	mlaeq	ip, fp, r5, r0
     af4:	b81e0000 	ldmdalt	lr, {}	; <UNPREDICTABLE>
     af8:	01000003 	tsteq	r0, r3
     afc:	002c059b 	mlaeq	ip, fp, r5, r0
     b00:	391e0000 	ldmdbcc	lr, {}	; <UNPREDICTABLE>
     b04:	01000000 	mrseq	r0, (UNDEF: 0)
     b08:	002c059b 	mlaeq	ip, fp, r5, r0
     b0c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     b10:	00000618 	andeq	r0, r0, r8, lsl r6
     b14:	00000b3e 	andeq	r0, r0, lr, lsr fp
     b18:	00062412 	andeq	r2, r6, r2, lsl r4
     b1c:	000b5400 	andeq	r5, fp, r0, lsl #8
     b20:	50011100 	andpl	r1, r1, r0, lsl #2
     b24:	006c9102 	rsbeq	r9, ip, r2, lsl #2
     b28:	00a81f00 	adceq	r1, r8, r0, lsl #30
     b2c:	0b390000 	bleq	e40b34 <check_vm_structs+0xe40328>
     b30:	2c200000 	stccs	0, cr0, [r0], #-0
     b34:	11000000 	mrsne	r0, (UNDEF: 0)
     b38:	0b290800 	bleq	a42b40 <check_vm_structs+0xa42334>
     b3c:	55210000 	strpl	r0, [r1, #-0]!
     b40:	01000001 	tsteq	r0, r1
     b44:	03db0783 	bicseq	r0, fp, #34340864	; 0x20c0000
     b48:	06040000 	streq	r0, [r4], -r0
     b4c:	00080000 	andeq	r0, r8, r0
     b50:	9c010000 	stcls	0, cr0, [r1], {-0}
     b54:	00009913 	andeq	r9, r0, r3, lsl r9
     b58:	0d770100 	ldfeqe	f0, [r7, #-0]
     b5c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     b60:	0000018c 	andeq	r0, r0, ip, lsl #3
     b64:	0d9c9c01 	ldceq	12, cr9, [ip, #4]
     b68:	660f0000 	strvs	r0, [pc], -r0
     b6c:	24770100 	ldrbtcs	r0, [r7], #-256	; 0xffffff00
     b70:	00000641 	andeq	r0, r0, r1, asr #12
     b74:	0000008d 	andeq	r0, r0, sp, lsl #1
     b78:	0000006d 	andeq	r0, r0, sp, rrx
     b7c:	00012b15 	andeq	r2, r1, r5, lsl fp
     b80:	000dac00 	andeq	sl, sp, r0, lsl #24
     b84:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
     b88:	10000000 	andne	r0, r0, r0
     b8c:	00000238 	andeq	r0, r0, r8, lsr r2
     b90:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     b94:	00000bc4 	andeq	r0, r0, r4, asr #23
     b98:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     b9c:	00001803 	andeq	r1, r0, r3, lsl #16
     ba0:	51011100 	mrspl	r1, (UNDEF: 17)
     ba4:	00000305 	andeq	r0, r0, r5, lsl #6
     ba8:	01110000 	tsteq	r1, r0
     bac:	1c030552 	cfstr32ne	mvfx0, [r3], {82}	; 0x52
     bb0:	11000000 	mrsne	r0, (UNDEF: 0)
     bb4:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     bb8:	7d021178 	stfvcs	f1, [r2, #-480]	; 0xfffffe20
     bbc:	c4030500 	strgt	r0, [r3], #-1280	; 0xfffffb00
     bc0:	00000000 	andeq	r0, r0, r0
     bc4:	00023c0e 	andeq	r3, r2, lr, lsl #24
     bc8:	001dbd00 	andseq	fp, sp, r0, lsl #26
     bcc:	02581000 	subseq	r1, r8, #0, 0
     bd0:	1db10000 	ldcne	0, cr0, [r1]
     bd4:	0c060000 	stceq	0, cr0, [r6], {-0}
     bd8:	01110000 	tsteq	r1, r0
     bdc:	18030550 	stmdane	r3, {r4, r6, r8, sl}
     be0:	11000000 	mrsne	r0, (UNDEF: 0)
     be4:	03055101 	movweq	r5, #20737	; 0x5101
     be8:	00000000 	andeq	r0, r0, r0
     bec:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     bf0:	00001c03 	andeq	r1, r0, r3, lsl #24
     bf4:	53011100 	movwpl	r1, #4352	; 0x1100
     bf8:	11790802 	cmnne	r9, r2, lsl #16
     bfc:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     c00:	0000d403 	andeq	sp, r0, r3, lsl #8
     c04:	5c0e0000 	stcpl	0, cr0, [lr], {-0}
     c08:	bd000002 	stclt	0, cr0, [r0, #-8]
     c0c:	1000001d 	andne	r0, r0, sp, lsl r0
     c10:	00000278 	andeq	r0, r0, r8, ror r2
     c14:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     c18:	00000c48 	andeq	r0, r0, r8, asr #24
     c1c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     c20:	00001803 	andeq	r1, r0, r3, lsl #16
     c24:	51011100 	mrspl	r1, (UNDEF: 17)
     c28:	00000305 	andeq	r0, r0, r5, lsl #6
     c2c:	01110000 	tsteq	r1, r0
     c30:	1c030552 	cfstr32ne	mvfx0, [r3], {82}	; 0x52
     c34:	11000000 	mrsne	r0, (UNDEF: 0)
     c38:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     c3c:	7d02117a 	stfvcs	f1, [r2, #-488]	; 0xfffffe18
     c40:	e4030500 	str	r0, [r3], #-1280	; 0xfffffb00
     c44:	00000000 	andeq	r0, r0, r0
     c48:	00027c0e 	andeq	r7, r2, lr, lsl #24
     c4c:	001dbd00 	andseq	fp, sp, r0, lsl #26
     c50:	02981000 	addseq	r1, r8, #0, 0
     c54:	1db10000 	ldcne	0, cr0, [r1]
     c58:	0c8a0000 	stceq	0, cr0, [sl], {0}
     c5c:	01110000 	tsteq	r1, r0
     c60:	18030550 	stmdane	r3, {r4, r6, r8, sl}
     c64:	11000000 	mrsne	r0, (UNDEF: 0)
     c68:	03055101 	movweq	r5, #20737	; 0x5101
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     c74:	00001c03 	andeq	r1, r0, r3, lsl #24
     c78:	53011100 	movwpl	r1, #4352	; 0x1100
     c7c:	117b0802 	cmnne	fp, r2, lsl #16
     c80:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     c84:	0000f003 	andeq	pc, r0, r3
     c88:	9c0e0000 	stcls	0, cr0, [lr], {-0}
     c8c:	bd000002 	stclt	0, cr0, [r0, #-8]
     c90:	1000001d 	andne	r0, r0, sp, lsl r0
     c94:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     c98:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     c9c:	00000ccc 	andeq	r0, r0, ip, asr #25
     ca0:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     ca4:	00001803 	andeq	r1, r0, r3, lsl #16
     ca8:	51011100 	mrspl	r1, (UNDEF: 17)
     cac:	00000305 	andeq	r0, r0, r5, lsl #6
     cb0:	01110000 	tsteq	r1, r0
     cb4:	1c030552 	cfstr32ne	mvfx0, [r3], {82}	; 0x52
     cb8:	11000000 	mrsne	r0, (UNDEF: 0)
     cbc:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     cc0:	7d02117c 	stfvcs	f1, [r2, #-496]	; 0xfffffe10
     cc4:	fc030500 	stc2	5, cr0, [r3], {-0}
     cc8:	00000000 	andeq	r0, r0, r0
     ccc:	0002bc0e 	andeq	fp, r2, lr, lsl #24
     cd0:	001dbd00 	andseq	fp, sp, r0, lsl #26
     cd4:	02d81000 	sbcseq	r1, r8, #0, 0
     cd8:	1db10000 	ldcne	0, cr0, [r1]
     cdc:	0d0e0000 	stceq	0, cr0, [lr, #-0]
     ce0:	01110000 	tsteq	r1, r0
     ce4:	18030550 	stmdane	r3, {r4, r6, r8, sl}
     ce8:	11000000 	mrsne	r0, (UNDEF: 0)
     cec:	03055101 	movweq	r5, #20737	; 0x5101
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     cf8:	00001c03 	andeq	r1, r0, r3, lsl #24
     cfc:	53011100 	movwpl	r1, #4352	; 0x1100
     d00:	117d0802 	cmnne	sp, r2, lsl #16
     d04:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     d08:	00010803 	andeq	r0, r1, r3, lsl #16
     d0c:	dc0e0000 	stcle	0, cr0, [lr], {-0}
     d10:	bd000002 	stclt	0, cr0, [r0, #-8]
     d14:	1000001d 	andne	r0, r0, sp, lsl r0
     d18:	000002f8 	strdeq	r0, [r0], -r8
     d1c:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     d20:	00000d50 	andeq	r0, r0, r0, asr sp
     d24:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     d28:	00001803 	andeq	r1, r0, r3, lsl #16
     d2c:	51011100 	mrspl	r1, (UNDEF: 17)
     d30:	00000305 	andeq	r0, r0, r5, lsl #6
     d34:	01110000 	tsteq	r1, r0
     d38:	1c030552 	cfstr32ne	mvfx0, [r3], {82}	; 0x52
     d3c:	11000000 	mrsne	r0, (UNDEF: 0)
     d40:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     d44:	7d02117e 	stfvcs	f1, [r2, #-504]	; 0xfffffe08
     d48:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
     d4c:	00000001 	andeq	r0, r0, r1
     d50:	0002fc0e 	andeq	pc, r2, lr, lsl #24
     d54:	001dbd00 	andseq	fp, sp, r0, lsl #26
     d58:	03181000 	tsteq	r8, #0, 0
     d5c:	1db10000 	ldcne	0, cr0, [r1]
     d60:	0d920000 	ldceq	0, cr0, [r2]
     d64:	01110000 	tsteq	r1, r0
     d68:	18030550 	stmdane	r3, {r4, r6, r8, sl}
     d6c:	11000000 	mrsne	r0, (UNDEF: 0)
     d70:	03055101 	movweq	r5, #20737	; 0x5101
     d74:	00000000 	andeq	r0, r0, r0
     d78:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
     d7c:	00001c03 	andeq	r1, r0, r3, lsl #24
     d80:	53011100 	movwpl	r1, #4352	; 0x1100
     d84:	117f0802 	cmnne	pc, r2, lsl #16
     d88:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     d8c:	00012003 	andeq	r2, r1, r3
     d90:	1c0e0000 	stcne	0, cr0, [lr], {-0}
     d94:	bd000003 	stclt	0, cr0, [r0, #-12]
     d98:	0000001d 	andeq	r0, r0, sp, lsl r0
     d9c:	0000a81f 	andeq	sl, r0, pc, lsl r8
     da0:	000dac00 	andeq	sl, sp, r0, lsl #24
     da4:	002c2000 	eoreq	r2, ip, r0
     da8:	000f0000 	andeq	r0, pc, r0
     dac:	000d9c08 	andeq	r9, sp, r8, lsl #24
     db0:	01880d00 	orreq	r0, r8, r0, lsl #26
     db4:	6d010000 	stcvs	0, cr0, [r1, #-0]
     db8:	0005b806 	andeq	fp, r5, r6, lsl #16
     dbc:	00004c00 	andeq	r4, r0, r0, lsl #24
     dc0:	329c0100 	addscc	r0, ip, #0
     dc4:	0f00000e 	svceq	0x0000000e
     dc8:	6d010063 	stcvs	0, cr0, [r1, #-396]	; 0xfffffe74
     dcc:	000e322a 	andeq	r3, lr, sl, lsr #4
     dd0:	00016100 	andeq	r6, r1, r0, lsl #2
     dd4:	00015d00 	andeq	r5, r1, r0, lsl #26
     dd8:	05c81000 	strbeq	r1, [r8]
     ddc:	1db10000 	ldcne	0, cr0, [r1]
     de0:	0df00000 	ldcleq	0, cr0, [r0]
     de4:	01110000 	tsteq	r1, r0
     de8:	30030550 	andcc	r0, r3, r0, asr r5
     dec:	00000003 	andeq	r0, r0, r3
     df0:	0005d810 	andeq	sp, r5, r0, lsl r8
     df4:	001db100 	andseq	fp, sp, r0, lsl #2
     df8:	000e0700 	andeq	r0, lr, r0, lsl #14
     dfc:	50011100 	andpl	r1, r1, r0, lsl #2
     e00:	03400305 	movteq	r0, #773	; 0x305
     e04:	10000000 	andne	r0, r0, r0
     e08:	000005e4 	andeq	r0, r0, r4, ror #11
     e0c:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
     e10:	00000e1e 	andeq	r0, r0, lr, lsl lr
     e14:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
     e18:	00035003 	andeq	r5, r3, r3
     e1c:	f0120000 			; <UNDEFINED> instruction: 0xf0120000
     e20:	b1000005 	tstlt	r0, r5
     e24:	1100001d 	tstne	r0, sp, lsl r0
     e28:	03055001 	movweq	r5, #20481	; 0x5001
     e2c:	00000368 	andeq	r0, r0, r8, ror #6
     e30:	04070000 	streq	r0, [r7], #-0
     e34:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     e38:	0003cc13 	andeq	ip, r3, r3, lsl ip
     e3c:	0d670100 	stfeqe	f0, [r7, #-0]
     e40:	0000034c 	andeq	r0, r0, ip, asr #6
     e44:	00000008 	andeq	r0, r0, r8
     e48:	0f8c9c01 	svceq	0x008c9c01
     e4c:	2b150000 	blcs	540008 <check_vm_structs+0x53f7fc>
     e50:	9c000001 	stcls	0, cr0, [r0], {1}
     e54:	0500000f 	streq	r0, [r0, #-15]
     e58:	00004803 	andeq	r4, r0, r3, lsl #16
     e5c:	03501600 	cmpeq	r0, #0, 12
     e60:	00000000 	andeq	r0, r0, r0
     e64:	0ebd0000 	cdpeq	0, 11, cr0, cr13, cr0, {0}
     e68:	5f170000 	svcpl	0x00170000
     e6c:	01040075 	tsteq	r4, r5, ror r0
     e70:	0e8b0569 	cdpeq	5, 8, cr0, cr11, cr9, {3}
     e74:	73180000 	tstvc	r8, #0, 0
     e78:	05690100 	strbeq	r0, [r9, #-256]!	; 0xffffff00
     e7c:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     e80:	01007518 	tsteq	r0, r8, lsl r5
     e84:	002c0569 	eoreq	r0, ip, r9, ror #10
     e88:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     e8c:	69010078 	stmdbvs	r1, {r3, r4, r5, r6}
     e90:	000e6a05 	andeq	r6, lr, r5, lsl #20
     e94:	78651c00 	stmdavc	r5!, {sl, fp, ip}^
     e98:	69010070 	stmdbvs	r1, {r4, r5, r6}
     e9c:	00002c05 	andeq	r2, r0, r5, lsl #24
     ea0:	b81b0100 	ldmdalt	fp, {r8}
     ea4:	01000003 	tsteq	r0, r3
     ea8:	002c0569 	eoreq	r0, ip, r9, ror #10
     eac:	1b1f0000 	blne	7c0eb4 <check_vm_structs+0x7c06a8>
     eb0:	00000039 	andeq	r0, r0, r9, lsr r0
     eb4:	2c056901 			; <UNDEFINED> instruction: 0x2c056901
     eb8:	01000000 	mrseq	r0, (UNDEF: 0)
     ebc:	03501600 	cmpeq	r0, #0, 12
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	0f260000 	svceq	0x00260000
     ec8:	5f170000 	svcpl	0x00170000
     ecc:	01040075 	tsteq	r4, r5, ror r0
     ed0:	0eeb056a 	cdpeq	5, 14, cr0, cr11, cr10, {3}
     ed4:	73180000 	tstvc	r8, #0, 0
     ed8:	056a0100 	strbeq	r0, [sl, #-256]!	; 0xffffff00
     edc:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     ee0:	01007518 	tsteq	r0, r8, lsl r5
     ee4:	002c056a 	eoreq	r0, ip, sl, ror #10
     ee8:	14000000 	strne	r0, [r0], #-0
     eec:	6a010078 	bvs	410d4 <check_vm_structs+0x408c8>
     ef0:	000eca05 	andeq	ip, lr, r5, lsl #20
     ef4:	1a530100 	bne	14c12fc <check_vm_structs+0x14c0af0>
     ef8:	00707865 	rsbseq	r7, r0, r5, ror #16
     efc:	2c056a01 			; <UNDEFINED> instruction: 0x2c056a01
     f00:	83000000 	movwhi	r0, #0
     f04:	7f000001 	svcvc	0x00000001
     f08:	1b000001 	blne	f14 <.debug_info+0xf14>
     f0c:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     f10:	2c056a01 			; <UNDEFINED> instruction: 0x2c056a01
     f14:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     f18:	0000391b 	andeq	r3, r0, fp, lsl r9
     f1c:	056a0100 	strbeq	r0, [sl, #-256]!	; 0xffffff00
     f20:	0000002c 	andeq	r0, r0, ip, lsr #32
     f24:	502200ff 	strdpl	r0, [r2], -pc	; <UNPREDICTABLE>
     f28:	00000003 	andeq	r0, r0, r3
     f2c:	17000000 	strne	r0, [r0, -r0]
     f30:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
     f34:	50056b01 	andpl	r6, r5, r1, lsl #22
     f38:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
     f3c:	6b010073 	blvs	41110 <check_vm_structs+0x40904>
     f40:	0000bf05 	andeq	fp, r0, r5, lsl #30
     f44:	00751800 	rsbseq	r1, r5, r0, lsl #16
     f48:	2c056b01 			; <UNDEFINED> instruction: 0x2c056b01
     f4c:	00000000 	andeq	r0, r0, r0
     f50:	01007814 	tsteq	r0, r4, lsl r8
     f54:	0f2f056b 	svceq	0x002f056b
     f58:	53010000 	movwpl	r0, #4096	; 0x1000
     f5c:	7078651a 	rsbsvc	r6, r8, sl, lsl r5
     f60:	056b0100 	strbeq	r0, [fp, #-256]!	; 0xffffff00
     f64:	0000002c 	andeq	r0, r0, ip, lsr #32
     f68:	000001ab 	andeq	r0, r0, fp, lsr #3
     f6c:	000001a7 	andeq	r0, r0, r7, lsr #3
     f70:	0003b81b 	andeq	fp, r3, fp, lsl r8
     f74:	056b0100 	strbeq	r0, [fp, #-256]!	; 0xffffff00
     f78:	0000002c 	andeq	r0, r0, ip, lsr #32
     f7c:	00391b18 	eorseq	r1, r9, r8, lsl fp
     f80:	6b010000 	blvs	40f88 <check_vm_structs+0x4077c>
     f84:	00002c05 	andeq	r2, r0, r5, lsl #24
     f88:	0000ff00 	andeq	pc, r0, r0, lsl #30
     f8c:	0000a81f 	andeq	sl, r0, pc, lsl r8
     f90:	000f9c00 	andeq	r9, pc, r0, lsl #24
     f94:	002c2000 	eoreq	r2, ip, r0
     f98:	00180000 	andseq	r0, r8, r0
     f9c:	000f8c08 	andeq	r8, pc, r8, lsl #24
     fa0:	015c0d00 	cmpeq	ip, r0, lsl #26
     fa4:	4b010000 	blmi	40fac <check_vm_structs+0x407a0>
     fa8:	0003b006 	andeq	fp, r3, r6
     fac:	00020800 	andeq	r0, r2, r0, lsl #16
     fb0:	fb9c0100 	blx	fe7013ba <check_vm_structs+0xfe700bae>
     fb4:	0f000011 	svceq	0x00000011
     fb8:	4b010072 	blmi	41188 <check_vm_structs+0x4097c>
     fbc:	0011fb2e 	andseq	pc, r1, lr, lsr #22
     fc0:	0001d400 	andeq	sp, r1, r0, lsl #8
     fc4:	0001d000 	andeq	sp, r1, r0
     fc8:	03bc1000 			; <UNDEFINED> instruction: 0x03bc1000
     fcc:	12010000 	andne	r0, r1, #0, 0
     fd0:	0fdd0000 	svceq	0x00dd0000
     fd4:	01110000 	tsteq	r1, r0
     fd8:	00740250 	rsbseq	r0, r4, r0, asr r2
     fdc:	03c41000 	biceq	r1, r4, #0, 0
     fe0:	1db10000 	ldcne	0, cr0, [r1]
     fe4:	0ff40000 	svceq	0x00f40000
     fe8:	01110000 	tsteq	r1, r0
     fec:	0c030550 	cfstr32eq	mvfx0, [r3], {80}	; 0x50
     ff0:	00000003 	andeq	r0, r0, r3
     ff4:	0003e010 	andeq	lr, r3, r0, lsl r0
     ff8:	001db100 	andseq	fp, sp, r0, lsl #2
     ffc:	00101100 	andseq	r1, r0, r0, lsl #2
    1000:	50011100 	andpl	r1, r1, r0, lsl #2
    1004:	11007502 	tstne	r0, r2, lsl #10
    1008:	03055201 	movweq	r5, #20993	; 0x5201
    100c:	0000025c 	andeq	r0, r0, ip, asr r2
    1010:	03f81000 	mvnseq	r1, #0, 0
    1014:	1db10000 	ldcne	0, cr0, [r1]
    1018:	102e0000 	eorne	r0, lr, r0
    101c:	01110000 	tsteq	r1, r0
    1020:	00750250 	rsbseq	r0, r5, r0, asr r2
    1024:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
    1028:	00024c03 	andeq	r4, r2, r3, lsl #24
    102c:	10100000 	andsne	r0, r0, r0
    1030:	b1000004 	tstlt	r0, r4
    1034:	4b00001d 	blmi	10b0 <.debug_info+0x10b0>
    1038:	11000010 	tstne	r0, r0, lsl r0
    103c:	75025001 	strvc	r5, [r2, #-1]
    1040:	52011100 	andpl	r1, r1, #0
    1044:	02400305 	subeq	r0, r0, #335544320	; 0x14000000
    1048:	10000000 	andne	r0, r0, r0
    104c:	00000428 	andeq	r0, r0, r8, lsr #8
    1050:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    1054:	00001068 	andeq	r1, r0, r8, rrx
    1058:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    105c:	01110075 	tsteq	r1, r5, ror r0
    1060:	3c030552 	cfstr32cc	mvfx0, [r3], {82}	; 0x52
    1064:	00000002 	andeq	r0, r0, r2
    1068:	00043c10 	andeq	r3, r4, r0, lsl ip
    106c:	001db100 	andseq	fp, sp, r0, lsl #2
    1070:	00108500 	andseq	r8, r0, r0, lsl #10
    1074:	50011100 	andpl	r1, r1, r0, lsl #2
    1078:	11007502 	tstne	r0, r2, lsl #10
    107c:	03055201 	movweq	r5, #20993	; 0x5201
    1080:	00000230 	andeq	r0, r0, r0, lsr r2
    1084:	04501000 	ldrbeq	r1, [r0], #-0
    1088:	1db10000 	ldcne	0, cr0, [r1]
    108c:	10a20000 	adcne	r0, r2, r0
    1090:	01110000 	tsteq	r1, r0
    1094:	00750250 	rsbseq	r0, r5, r0, asr r2
    1098:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
    109c:	00022803 	andeq	r2, r2, r3, lsl #16
    10a0:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
    10a4:	b1000004 	tstlt	r0, r4
    10a8:	bf00001d 	svclt	0x0000001d
    10ac:	11000010 	tstne	r0, r0, lsl r0
    10b0:	75025001 	strvc	r5, [r2, #-1]
    10b4:	52011100 	andpl	r1, r1, #0
    10b8:	021c0305 	andseq	r0, ip, #335544320	; 0x14000000
    10bc:	10000000 	andne	r0, r0, r0
    10c0:	00000480 	andeq	r0, r0, r0, lsl #9
    10c4:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    10c8:	000010dc 	ldrdeq	r1, [r0], -ip
    10cc:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    10d0:	01110075 	tsteq	r1, r5, ror r0
    10d4:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
    10d8:	00000002 	andeq	r0, r0, r2
    10dc:	00049810 	andeq	r9, r4, r0, lsl r8
    10e0:	001db100 	andseq	fp, sp, r0, lsl #2
    10e4:	0010f900 	andseq	pc, r0, r0, lsl #18
    10e8:	50011100 	andpl	r1, r1, r0, lsl #2
    10ec:	11007502 	tstne	r0, r2, lsl #10
    10f0:	03055201 	movweq	r5, #20993	; 0x5201
    10f4:	00000204 	andeq	r0, r0, r4, lsl #4
    10f8:	04b01000 	ldrteq	r1, [r0], #0
    10fc:	1db10000 	ldcne	0, cr0, [r1]
    1100:	11160000 	tstne	r6, r0
    1104:	01110000 	tsteq	r1, r0
    1108:	00750250 	rsbseq	r0, r5, r0, asr r2
    110c:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
    1110:	0001e403 	andeq	lr, r1, r3, lsl #8
    1114:	c8100000 	ldmdagt	r0, {}	; <UNPREDICTABLE>
    1118:	b1000004 	tstlt	r0, r4
    111c:	3300001d 	movwcc	r0, #29
    1120:	11000011 	tstne	r0, r1, lsl r0
    1124:	75025001 	strvc	r5, [r2, #-1]
    1128:	52011100 	andpl	r1, r1, #0
    112c:	01d40305 	bicseq	r0, r4, r5, lsl #6
    1130:	10000000 	andne	r0, r0, r0
    1134:	000004e0 	andeq	r0, r0, r0, ror #9
    1138:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    113c:	00001150 	andeq	r1, r0, r0, asr r1
    1140:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    1144:	01110075 	tsteq	r1, r5, ror r0
    1148:	c4030552 	strgt	r0, [r3], #-1362	; 0xfffffaae
    114c:	00000001 	andeq	r0, r0, r1
    1150:	0004f410 	andeq	pc, r4, r0, lsl r4	; <UNPREDICTABLE>
    1154:	001db100 	andseq	fp, sp, r0, lsl #2
    1158:	00116d00 	andseq	r6, r1, r0, lsl #26
    115c:	50011100 	andpl	r1, r1, r0, lsl #2
    1160:	11007502 	tstne	r0, r2, lsl #10
    1164:	03055201 	movweq	r5, #20993	; 0x5201
    1168:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    116c:	05081000 	streq	r1, [r8, #-0]
    1170:	1db10000 	ldcne	0, cr0, [r1]
    1174:	118a0000 	orrne	r0, sl, r0
    1178:	01110000 	tsteq	r1, r0
    117c:	00750250 	rsbseq	r0, r5, r0, asr r2
    1180:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
    1184:	0001b003 	andeq	fp, r1, r3
    1188:	20100000 	andscs	r0, r0, r0
    118c:	b1000005 	tstlt	r0, r5
    1190:	a700001d 	smladge	r0, sp, r0, r0
    1194:	11000011 	tstne	r0, r1, lsl r0
    1198:	75025001 	strvc	r5, [r2, #-1]
    119c:	52011100 	andpl	r1, r1, #0
    11a0:	01a40305 			; <UNDEFINED> instruction: 0x01a40305
    11a4:	10000000 	andne	r0, r0, r0
    11a8:	00000538 	andeq	r0, r0, r8, lsr r5
    11ac:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    11b0:	000011c4 	andeq	r1, r0, r4, asr #3
    11b4:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    11b8:	01110075 	tsteq	r1, r5, ror r0
    11bc:	90030552 	andls	r0, r3, r2, asr r5
    11c0:	00000001 	andeq	r0, r0, r1
    11c4:	00055010 	andeq	r5, r5, r0, lsl r0
    11c8:	001db100 	andseq	fp, sp, r0, lsl #2
    11cc:	0011e100 	andseq	lr, r1, r0, lsl #2
    11d0:	50011100 	andpl	r1, r1, r0, lsl #2
    11d4:	11007502 	tstne	r0, r2, lsl #10
    11d8:	03055201 	movweq	r5, #20993	; 0x5201
    11dc:	00000184 	andeq	r0, r0, r4, lsl #3
    11e0:	05641200 	strbeq	r1, [r4, #-512]!	; 0xfffffe00
    11e4:	1db10000 	ldcne	0, cr0, [r1]
    11e8:	01110000 	tsteq	r1, r0
    11ec:	00750250 	rsbseq	r0, r5, r0, asr r2
    11f0:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
    11f4:	00017803 	andeq	r7, r1, r3, lsl #16
    11f8:	07000000 	streq	r0, [r0, -r0]
    11fc:	00011d04 	andeq	r1, r1, r4, lsl #26
    1200:	02451300 	subeq	r1, r5, #0, 6
    1204:	34010000 	strcc	r0, [r1], #-0
    1208:	0000000d 	andeq	r0, r0, sp
    120c:	0001bc00 	andeq	fp, r1, r0, lsl #24
    1210:	8b9c0100 	blhi	fe701618 <check_vm_structs+0xfe700e0c>
    1214:	0f000014 	svceq	0x00000014
    1218:	34010072 	strcc	r0, [r1], #-114	; 0xffffff8e
    121c:	0011fb3c 	andseq	pc, r1, ip, lsr fp	; <UNPREDICTABLE>
    1220:	00021600 	andeq	r1, r2, r0, lsl #12
    1224:	0001f200 	andeq	pc, r1, r0, lsl #4
    1228:	012b1500 			; <UNDEFINED> instruction: 0x012b1500
    122c:	149b0000 	ldrne	r0, [fp], #0
    1230:	03050000 	movweq	r0, #20480	; 0x5000
    1234:	00000000 	andeq	r0, r0, r0
    1238:	00008810 	andeq	r8, r0, r0, lsl r8
    123c:	001db100 	andseq	fp, sp, r0, lsl #2
    1240:	00127100 	andseq	r7, r2, r0, lsl #2
    1244:	50011100 	andpl	r1, r1, r0, lsl #2
    1248:	00180305 	andseq	r0, r8, r5, lsl #6
    124c:	01110000 	tsteq	r1, r0
    1250:	00030551 	andeq	r0, r3, r1, asr r5
    1254:	11000000 	mrsne	r0, (UNDEF: 0)
    1258:	03055201 	movweq	r5, #20993	; 0x5201
    125c:	00000000 	andeq	r0, r0, r0
    1260:	02530111 	subseq	r0, r3, #1073741828	; 0x40000004
    1264:	02113608 	andseq	r3, r1, #8, 12	; 0x800000
    1268:	0305007d 	movweq	r0, #20605	; 0x507d
    126c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1270:	008c0e00 	addeq	r0, ip, r0, lsl #28
    1274:	1dbd0000 	ldcne	0, cr0, [sp]
    1278:	a8100000 	ldmdage	r0, {}	; <UNPREDICTABLE>
    127c:	b1000000 	mrslt	r0, (UNDEF: 0)
    1280:	b300001d 	movwlt	r0, #29
    1284:	11000012 	tstne	r0, r2, lsl r0
    1288:	03055001 	movweq	r5, #20481	; 0x5001
    128c:	00000018 	andeq	r0, r0, r8, lsl r0
    1290:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
    1294:	00000003 	andeq	r0, r0, r3
    1298:	52011100 	andpl	r1, r1, #0
    129c:	00000305 	andeq	r0, r0, r5, lsl #6
    12a0:	01110000 	tsteq	r1, r0
    12a4:	37080253 	smlsdcc	r8, r3, r2, r0
    12a8:	007d0211 	rsbseq	r0, sp, r1, lsl r2
    12ac:	00440305 	subeq	r0, r4, r5, lsl #6
    12b0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    12b4:	000000ac 	andeq	r0, r0, ip, lsr #1
    12b8:	00001dbd 			; <UNDEFINED> instruction: 0x00001dbd
    12bc:	0000c810 	andeq	ip, r0, r0, lsl r8
    12c0:	001db100 	andseq	fp, sp, r0, lsl #2
    12c4:	0012f500 	andseq	pc, r2, r0, lsl #10
    12c8:	50011100 	andpl	r1, r1, r0, lsl #2
    12cc:	00180305 	andseq	r0, r8, r5, lsl #6
    12d0:	01110000 	tsteq	r1, r0
    12d4:	00030551 	andeq	r0, r3, r1, asr r5
    12d8:	11000000 	mrsne	r0, (UNDEF: 0)
    12dc:	03055201 	movweq	r5, #20993	; 0x5201
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	02530111 	subseq	r0, r3, #1073741828	; 0x40000004
    12e8:	02113808 	andseq	r3, r1, #8, 16	; 0x80000
    12ec:	0305007d 	movweq	r0, #20605	; 0x507d
    12f0:	00000050 	andeq	r0, r0, r0, asr r0
    12f4:	00cc0e00 	sbceq	r0, ip, r0, lsl #28
    12f8:	1dbd0000 	ldcne	0, cr0, [sp]
    12fc:	e8100000 	ldmda	r0, {}	; <UNPREDICTABLE>
    1300:	b1000000 	mrslt	r0, (UNDEF: 0)
    1304:	3700001d 	smladcc	r0, sp, r0, r0
    1308:	11000013 	tstne	r0, r3, lsl r0
    130c:	03055001 	movweq	r5, #20481	; 0x5001
    1310:	00000018 	andeq	r0, r0, r8, lsl r0
    1314:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
    1318:	00000003 	andeq	r0, r0, r3
    131c:	52011100 	andpl	r1, r1, #0
    1320:	00000305 	andeq	r0, r0, r5, lsl #6
    1324:	01110000 	tsteq	r1, r0
    1328:	3b080253 	blcc	201c7c <check_vm_structs+0x201470>
    132c:	007d0211 	rsbseq	r0, sp, r1, lsl r2
    1330:	005c0305 	subseq	r0, ip, r5, lsl #6
    1334:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1338:	000000ec 	andeq	r0, r0, ip, ror #1
    133c:	00001dbd 			; <UNDEFINED> instruction: 0x00001dbd
    1340:	00010810 	andeq	r0, r1, r0, lsl r8
    1344:	001db100 	andseq	fp, sp, r0, lsl #2
    1348:	00137900 	andseq	r7, r3, r0, lsl #18
    134c:	50011100 	andpl	r1, r1, r0, lsl #2
    1350:	00180305 	andseq	r0, r8, r5, lsl #6
    1354:	01110000 	tsteq	r1, r0
    1358:	00030551 	andeq	r0, r3, r1, asr r5
    135c:	11000000 	mrsne	r0, (UNDEF: 0)
    1360:	03055201 	movweq	r5, #20993	; 0x5201
    1364:	00000000 	andeq	r0, r0, r0
    1368:	02530111 	subseq	r0, r3, #1073741828	; 0x40000004
    136c:	02113c08 	andseq	r3, r1, #8, 24	; 0x800
    1370:	0305007d 	movweq	r0, #20605	; 0x507d
    1374:	0000006c 	andeq	r0, r0, ip, rrx
    1378:	010c0e00 	tsteq	ip, r0, lsl #28
    137c:	1dbd0000 	ldcne	0, cr0, [sp]
    1380:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    1384:	b1000001 	tstlt	r0, r1
    1388:	bb00001d 	bllt	1404 <.debug_info+0x1404>
    138c:	11000013 	tstne	r0, r3, lsl r0
    1390:	03055001 	movweq	r5, #20481	; 0x5001
    1394:	00000018 	andeq	r0, r0, r8, lsl r0
    1398:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
    139c:	00000003 	andeq	r0, r0, r3
    13a0:	52011100 	andpl	r1, r1, #0
    13a4:	00000305 	andeq	r0, r0, r5, lsl #6
    13a8:	01110000 	tsteq	r1, r0
    13ac:	3d080253 	sfmcc	f0, 4, [r8, #-332]	; 0xfffffeb4
    13b0:	007d0211 	rsbseq	r0, sp, r1, lsl r2
    13b4:	007c0305 	rsbseq	r0, ip, r5, lsl #6
    13b8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    13bc:	0000012c 	andeq	r0, r0, ip, lsr #2
    13c0:	00001dbd 			; <UNDEFINED> instruction: 0x00001dbd
    13c4:	00014810 	andeq	r4, r1, r0, lsl r8
    13c8:	001db100 	andseq	fp, sp, r0, lsl #2
    13cc:	0013fd00 	andseq	pc, r3, r0, lsl #26
    13d0:	50011100 	andpl	r1, r1, r0, lsl #2
    13d4:	00180305 	andseq	r0, r8, r5, lsl #6
    13d8:	01110000 	tsteq	r1, r0
    13dc:	00030551 	andeq	r0, r3, r1, asr r5
    13e0:	11000000 	mrsne	r0, (UNDEF: 0)
    13e4:	03055201 	movweq	r5, #20993	; 0x5201
    13e8:	00000000 	andeq	r0, r0, r0
    13ec:	02530111 	subseq	r0, r3, #1073741828	; 0x40000004
    13f0:	02114608 	andseq	r4, r1, #8, 12	; 0x800000
    13f4:	0305007d 	movweq	r0, #20605	; 0x507d
    13f8:	00000088 	andeq	r0, r0, r8, lsl #1
    13fc:	014c0e00 	cmpeq	ip, r0, lsl #28
    1400:	1dbd0000 	ldcne	0, cr0, [sp]
    1404:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
    1408:	b1000001 	tstlt	r0, r1
    140c:	3f00001d 	svccc	0x0000001d
    1410:	11000014 	tstne	r0, r4, lsl r0
    1414:	03055001 	movweq	r5, #20481	; 0x5001
    1418:	00000018 	andeq	r0, r0, r8, lsl r0
    141c:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
    1420:	00000003 	andeq	r0, r0, r3
    1424:	52011100 	andpl	r1, r1, #0
    1428:	00000305 	andeq	r0, r0, r5, lsl #6
    142c:	01110000 	tsteq	r1, r0
    1430:	47080253 	smlsdmi	r8, r3, r2, r0
    1434:	007d0211 	rsbseq	r0, sp, r1, lsl r2
    1438:	00980305 	addseq	r0, r8, r5, lsl #6
    143c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1440:	0000016c 	andeq	r0, r0, ip, ror #2
    1444:	00001dbd 			; <UNDEFINED> instruction: 0x00001dbd
    1448:	00018810 	andeq	r8, r1, r0, lsl r8
    144c:	001db100 	andseq	fp, sp, r0, lsl #2
    1450:	00148100 	andseq	r8, r4, r0, lsl #2
    1454:	50011100 	andpl	r1, r1, r0, lsl #2
    1458:	00180305 	andseq	r0, r8, r5, lsl #6
    145c:	01110000 	tsteq	r1, r0
    1460:	00030551 	andeq	r0, r3, r1, asr r5
    1464:	11000000 	mrsne	r0, (UNDEF: 0)
    1468:	03055201 	movweq	r5, #20993	; 0x5201
    146c:	00000000 	andeq	r0, r0, r0
    1470:	02530111 	subseq	r0, r3, #1073741828	; 0x40000004
    1474:	02114808 	andseq	r4, r1, #8, 16	; 0x80000
    1478:	0305007d 	movweq	r0, #20605	; 0x507d
    147c:	000000ac 	andeq	r0, r0, ip, lsr #1
    1480:	018c0e00 	orreq	r0, ip, r0, lsl #28
    1484:	1dbd0000 	ldcne	0, cr0, [sp]
    1488:	1f000000 	svcne	0x00000000
    148c:	000000a8 	andeq	r0, r0, r8, lsr #1
    1490:	0000149b 	muleq	r0, fp, r4
    1494:	00002c20 	andeq	r2, r0, r0, lsr #24
    1498:	08001900 	stmdaeq	r0, {r8, fp, ip}
    149c:	0000148b 	andeq	r1, r0, fp, lsl #9
    14a0:	0000a913 	andeq	sl, r0, r3, lsl r9
    14a4:	0d1b0100 	ldfeqs	f0, [fp, #-0]
    14a8:	00000348 	andeq	r0, r0, r8, asr #6
    14ac:	00000004 	andeq	r0, r0, r4
    14b0:	1cc09c01 	stclne	12, cr9, [r0], {1}
    14b4:	2b150000 	blcs	540008 <check_vm_structs+0x53f7fc>
    14b8:	d0000001 	andle	r0, r0, r1
    14bc:	0500001c 	streq	r0, [r0, #-28]	; 0xffffffe4
    14c0:	00002c03 	andeq	r2, r0, r3, lsl #24
    14c4:	03481600 	movteq	r1, #34304	; 0x8600
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	15250000 	strne	r0, [r5, #-0]!
    14d0:	5f170000 	svcpl	0x00170000
    14d4:	01040075 	tsteq	r4, r5, ror r0
    14d8:	14f3051d 	ldrbtne	r0, [r3], #1309	; 0x51d
    14dc:	73180000 	tstvc	r8, #0, 0
    14e0:	051d0100 	ldreq	r0, [sp, #-256]	; 0xffffff00
    14e4:	0000011d 	andeq	r0, r0, sp, lsl r1
    14e8:	01007518 	tsteq	r0, r8, lsl r5
    14ec:	002c051d 	eoreq	r0, ip, sp, lsl r5
    14f0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    14f4:	1d010078 	stcne	0, cr0, [r1, #-480]	; 0xfffffe20
    14f8:	0014d205 	andseq	sp, r4, r5, lsl #4
    14fc:	78651c00 	stmdavc	r5!, {sl, fp, ip}^
    1500:	1d010070 	stcne	0, cr0, [r1, #-448]	; 0xfffffe40
    1504:	00002c05 	andeq	r2, r0, r5, lsl #24
    1508:	b81b0100 	ldmdalt	fp, {r8}
    150c:	01000003 	tsteq	r0, r3
    1510:	002c051d 	eoreq	r0, ip, sp, lsl r5
    1514:	1b1f0000 	blne	7c151c <check_vm_structs+0x7c0d10>
    1518:	00000039 	andeq	r0, r0, r9, lsr r0
    151c:	2c051d01 	stccs	13, cr1, [r5], {1}
    1520:	01000000 	mrseq	r0, (UNDEF: 0)
    1524:	03481600 	movteq	r1, #34304	; 0x8600
    1528:	00000000 	andeq	r0, r0, r0
    152c:	15850000 	strne	r0, [r5]
    1530:	5f170000 	svcpl	0x00170000
    1534:	01040075 	tsteq	r4, r5, ror r0
    1538:	1553051e 	ldrbne	r0, [r3, #-1310]	; 0xfffffae2
    153c:	73180000 	tstvc	r8, #0, 0
    1540:	051e0100 	ldreq	r0, [lr, #-256]	; 0xffffff00
    1544:	0000011d 	andeq	r0, r0, sp, lsl r1
    1548:	01007518 	tsteq	r0, r8, lsl r5
    154c:	002c051e 	eoreq	r0, ip, lr, lsl r5
    1550:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1554:	1e010078 	mcrne	0, 0, r0, cr1, cr8, {3}
    1558:	00153205 	andseq	r3, r5, r5, lsl #4
    155c:	78651c00 	stmdavc	r5!, {sl, fp, ip}^
    1560:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    1564:	00002c05 	andeq	r2, r0, r5, lsl #24
    1568:	b81b0200 	ldmdalt	fp, {r9}
    156c:	01000003 	tsteq	r0, r3
    1570:	002c051e 	eoreq	r0, ip, lr, lsl r5
    1574:	1b1f0000 	blne	7c157c <check_vm_structs+0x7c0d70>
    1578:	00000039 	andeq	r0, r0, r9, lsr r0
    157c:	2c051e01 	stccs	14, cr1, [r5], {1}
    1580:	01000000 	mrseq	r0, (UNDEF: 0)
    1584:	03481600 	movteq	r1, #34304	; 0x8600
    1588:	00000000 	andeq	r0, r0, r0
    158c:	15e50000 	strbne	r0, [r5, #0]!
    1590:	5f170000 	svcpl	0x00170000
    1594:	01040075 	tsteq	r4, r5, ror r0
    1598:	15b3051f 	ldrne	r0, [r3, #1311]!	; 0x51f
    159c:	73180000 	tstvc	r8, #0, 0
    15a0:	051f0100 	ldreq	r0, [pc, #-256]	; 14a8 <.debug_info+0x14a8>
    15a4:	0000011d 	andeq	r0, r0, sp, lsl r1
    15a8:	01007518 	tsteq	r0, r8, lsl r5
    15ac:	002c051f 	eoreq	r0, ip, pc, lsl r5
    15b0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    15b4:	1f010078 	svcne	0x00010078
    15b8:	00159205 	andseq	r9, r5, r5, lsl #4
    15bc:	78651c00 	stmdavc	r5!, {sl, fp, ip}^
    15c0:	1f010070 	svcne	0x00010070
    15c4:	00002c05 	andeq	r2, r0, r5, lsl #24
    15c8:	b81b0400 	ldmdalt	fp, {sl}
    15cc:	01000003 	tsteq	r0, r3
    15d0:	002c051f 	eoreq	r0, ip, pc, lsl r5
    15d4:	1b1f0000 	blne	7c15dc <check_vm_structs+0x7c0dd0>
    15d8:	00000039 	andeq	r0, r0, r9, lsr r0
    15dc:	2c051f01 	stccs	15, cr1, [r5], {1}
    15e0:	01000000 	mrseq	r0, (UNDEF: 0)
    15e4:	03481600 	movteq	r1, #34304	; 0x8600
    15e8:	00000000 	andeq	r0, r0, r0
    15ec:	16450000 	strbne	r0, [r5], -r0
    15f0:	5f170000 	svcpl	0x00170000
    15f4:	01040075 	tsteq	r4, r5, ror r0
    15f8:	16130520 	ldrne	r0, [r3], -r0, lsr #10
    15fc:	73180000 	tstvc	r8, #0, 0
    1600:	05200100 	streq	r0, [r0, #-256]!	; 0xffffff00
    1604:	0000011d 	andeq	r0, r0, sp, lsl r1
    1608:	01007518 	tsteq	r0, r8, lsl r5
    160c:	002c0520 	eoreq	r0, ip, r0, lsr #10
    1610:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1614:	20010078 	andcs	r0, r1, r8, ror r0
    1618:	0015f205 	andseq	pc, r5, r5, lsl #4
    161c:	78651c00 	stmdavc	r5!, {sl, fp, ip}^
    1620:	20010070 	andcs	r0, r1, r0, ror r0
    1624:	00002c05 	andeq	r2, r0, r5, lsl #24
    1628:	b81b0800 	ldmdalt	fp, {fp}
    162c:	01000003 	tsteq	r0, r3
    1630:	002c0520 	eoreq	r0, ip, r0, lsr #10
    1634:	1b1f0000 	blne	7c163c <check_vm_structs+0x7c0e30>
    1638:	00000039 	andeq	r0, r0, r9, lsr r0
    163c:	2c052001 	stccs	0, cr2, [r5], {1}
    1640:	01000000 	mrseq	r0, (UNDEF: 0)
    1644:	03481600 	movteq	r1, #34304	; 0x8600
    1648:	00000000 	andeq	r0, r0, r0
    164c:	16a50000 	strtne	r0, [r5], r0
    1650:	5f170000 	svcpl	0x00170000
    1654:	01040075 	tsteq	r4, r5, ror r0
    1658:	16730521 	ldrbtne	r0, [r3], -r1, lsr #10
    165c:	73180000 	tstvc	r8, #0, 0
    1660:	05210100 	streq	r0, [r1, #-256]!	; 0xffffff00
    1664:	0000011d 	andeq	r0, r0, sp, lsl r1
    1668:	01007518 	tsteq	r0, r8, lsl r5
    166c:	002c0521 	eoreq	r0, ip, r1, lsr #10
    1670:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1674:	21010078 	tstcs	r1, r8, ror r0
    1678:	00165205 	andseq	r5, r6, r5, lsl #4
    167c:	78651c00 	stmdavc	r5!, {sl, fp, ip}^
    1680:	21010070 	tstcs	r1, r0, ror r0
    1684:	00002c05 	andeq	r2, r0, r5, lsl #24
    1688:	b81b8000 	ldmdalt	fp, {pc}
    168c:	01000003 	tsteq	r0, r3
    1690:	002c0521 	eoreq	r0, ip, r1, lsr #10
    1694:	1b1f0000 	blne	7c169c <check_vm_structs+0x7c0e90>
    1698:	00000039 	andeq	r0, r0, r9, lsr r0
    169c:	2c052101 	stfcss	f2, [r5], {1}
    16a0:	01000000 	mrseq	r0, (UNDEF: 0)
    16a4:	03481600 	movteq	r1, #34304	; 0x8600
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	17060000 	strne	r0, [r6, -r0]
    16b0:	5f170000 	svcpl	0x00170000
    16b4:	01040075 	tsteq	r4, r5, ror r0
    16b8:	16d30522 	ldrbne	r0, [r3], r2, lsr #10
    16bc:	73180000 	tstvc	r8, #0, 0
    16c0:	05220100 	streq	r0, [r2, #-256]!	; 0xffffff00
    16c4:	0000011d 	andeq	r0, r0, sp, lsl r1
    16c8:	01007518 	tsteq	r0, r8, lsl r5
    16cc:	002c0522 	eoreq	r0, ip, r2, lsr #10
    16d0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    16d4:	22010078 	andcs	r0, r1, #120, 0	; 0x78
    16d8:	0016b205 	andseq	fp, r6, r5, lsl #4
    16dc:	78652300 	stmdavc	r5!, {r8, r9, sp}^
    16e0:	22010070 	andcs	r0, r1, #112, 0	; 0x70
    16e4:	00002c05 	andeq	r2, r0, r5, lsl #24
    16e8:	1b010000 	blne	416f0 <check_vm_structs+0x40ee4>
    16ec:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    16f0:	2c052201 	sfmcs	f2, 4, [r5], {1}
    16f4:	1f000000 	svcne	0x00000000
    16f8:	0000391b 	andeq	r3, r0, fp, lsl r9
    16fc:	05220100 	streq	r0, [r2, #-256]!	; 0xffffff00
    1700:	0000002c 	andeq	r0, r0, ip, lsr #32
    1704:	48160001 	ldmdami	r6, {r0}
    1708:	00000003 	andeq	r0, r0, r3
    170c:	67000000 	strvs	r0, [r0, -r0]
    1710:	17000017 	smladne	r0, r7, r0, r0
    1714:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
    1718:	34052301 	strcc	r2, [r5], #-769	; 0xfffffcff
    171c:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    1720:	23010073 	movwcs	r0, #4211	; 0x1073
    1724:	00011d05 	andeq	r1, r1, r5, lsl #26
    1728:	00751800 	rsbseq	r1, r5, r0, lsl #16
    172c:	2c052301 	stccs	3, cr2, [r5], {1}
    1730:	00000000 	andeq	r0, r0, r0
    1734:	01007819 	tsteq	r0, r9, lsl r8
    1738:	17130523 	ldrne	r0, [r3, -r3, lsr #10]
    173c:	65230000 	strvs	r0, [r3, #-0]!
    1740:	01007078 	tsteq	r0, r8, ror r0
    1744:	002c0523 	eoreq	r0, ip, r3, lsr #10
    1748:	02000000 	andeq	r0, r0, #0, 0
    174c:	0003b81b 	andeq	fp, r3, fp, lsl r8
    1750:	05230100 	streq	r0, [r3, #-256]!	; 0xffffff00
    1754:	0000002c 	andeq	r0, r0, ip, lsr #32
    1758:	00391b1f 	eorseq	r1, r9, pc, lsl fp
    175c:	23010000 	movwcs	r0, #4096	; 0x1000
    1760:	00002c05 	andeq	r2, r0, r5, lsl #24
    1764:	16000100 	strne	r0, [r0], -r0, lsl #2
    1768:	00000348 	andeq	r0, r0, r8, asr #6
    176c:	00000000 	andeq	r0, r0, r0
    1770:	000017c8 	andeq	r1, r0, r8, asr #15
    1774:	00755f17 	rsbseq	r5, r5, r7, lsl pc
    1778:	05240104 	streq	r0, [r4, #-260]!	; 0xfffffefc
    177c:	00001795 	muleq	r0, r5, r7
    1780:	01007318 	tsteq	r0, r8, lsl r3
    1784:	011d0524 	tsteq	sp, r4, lsr #10
    1788:	75180000 	ldrvc	r0, [r8, #-0]
    178c:	05240100 	streq	r0, [r4, #-256]!	; 0xffffff00
    1790:	0000002c 	andeq	r0, r0, ip, lsr #32
    1794:	00781900 	rsbseq	r1, r8, r0, lsl #18
    1798:	74052401 	strvc	r2, [r5], #-1025	; 0xfffffbff
    179c:	23000017 	movwcs	r0, #23
    17a0:	00707865 	rsbseq	r7, r0, r5, ror #16
    17a4:	2c052401 	cfstrscs	mvf2, [r5], {1}
    17a8:	00000000 	andeq	r0, r0, r0
    17ac:	03b81b04 			; <UNDEFINED> instruction: 0x03b81b04
    17b0:	24010000 	strcs	r0, [r1], #-0
    17b4:	00002c05 	andeq	r2, r0, r5, lsl #24
    17b8:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
    17bc:	01000000 	mrseq	r0, (UNDEF: 0)
    17c0:	002c0524 	eoreq	r0, ip, r4, lsr #10
    17c4:	00010000 	andeq	r0, r1, r0
    17c8:	00034816 	andeq	r4, r3, r6, lsl r8
    17cc:	00000000 	andeq	r0, r0, r0
    17d0:	00182900 	andseq	r2, r8, r0, lsl #18
    17d4:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 10dc <.debug_info+0x10dc>
    17d8:	25010400 	strcs	r0, [r1, #-1024]	; 0xfffffc00
    17dc:	0017f605 	andseq	pc, r7, r5, lsl #12
    17e0:	00731800 	rsbseq	r1, r3, r0, lsl #16
    17e4:	1d052501 	cfstr32ne	mvfx2, [r5, #-4]
    17e8:	18000001 	stmdane	r0, {r0}
    17ec:	25010075 	strcs	r0, [r1, #-117]	; 0xffffff8b
    17f0:	00002c05 	andeq	r2, r0, r5, lsl #24
    17f4:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
    17f8:	05250100 	streq	r0, [r5, #-256]!	; 0xffffff00
    17fc:	000017d5 	ldrdeq	r1, [r0], -r5
    1800:	70786523 	rsbsvc	r6, r8, r3, lsr #10
    1804:	05250100 	streq	r0, [r5, #-256]!	; 0xffffff00
    1808:	0000002c 	andeq	r0, r0, ip, lsr #32
    180c:	b81b0800 	ldmdalt	fp, {fp}
    1810:	01000003 	tsteq	r0, r3
    1814:	002c0525 	eoreq	r0, ip, r5, lsr #10
    1818:	1b1f0000 	blne	7c1820 <check_vm_structs+0x7c1014>
    181c:	00000039 	andeq	r0, r0, r9, lsr r0
    1820:	2c052501 	cfstr32cs	mvfx2, [r5], {1}
    1824:	01000000 	mrseq	r0, (UNDEF: 0)
    1828:	03481600 	movteq	r1, #34304	; 0x8600
    182c:	00000000 	andeq	r0, r0, r0
    1830:	188a0000 	stmne	sl, {}	; <UNPREDICTABLE>
    1834:	5f170000 	svcpl	0x00170000
    1838:	01040075 	tsteq	r4, r5, ror r0
    183c:	18570526 	ldmdane	r7, {r1, r2, r5, r8, sl}^
    1840:	73180000 	tstvc	r8, #0, 0
    1844:	05260100 	streq	r0, [r6, #-256]!	; 0xffffff00
    1848:	0000011d 	andeq	r0, r0, sp, lsl r1
    184c:	01007518 	tsteq	r0, r8, lsl r5
    1850:	002c0526 	eoreq	r0, ip, r6, lsr #10
    1854:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1858:	26010078 			; <UNDEFINED> instruction: 0x26010078
    185c:	00183605 	andseq	r3, r8, r5, lsl #12
    1860:	78652300 	stmdavc	r5!, {r8, r9, sp}^
    1864:	26010070 			; <UNDEFINED> instruction: 0x26010070
    1868:	00002c05 	andeq	r2, r0, r5, lsl #24
    186c:	1b100000 	blne	401874 <check_vm_structs+0x401068>
    1870:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    1874:	2c052601 	stccs	6, cr2, [r5], {1}
    1878:	1f000000 	svcne	0x00000000
    187c:	0000391b 	andeq	r3, r0, fp, lsl r9
    1880:	05260100 	streq	r0, [r6, #-256]!	; 0xffffff00
    1884:	0000002c 	andeq	r0, r0, ip, lsr #32
    1888:	48160001 	ldmdami	r6, {r0}
    188c:	00000003 	andeq	r0, r0, r3
    1890:	eb000000 	bl	1898 <.debug_info+0x1898>
    1894:	17000018 	smladne	r0, r8, r0, r0
    1898:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
    189c:	b8052701 	stmdalt	r5, {r0, r8, r9, sl, sp}
    18a0:	18000018 	stmdane	r0, {r3, r4}
    18a4:	27010073 	smlsdxcs	r1, r3, r0, r0
    18a8:	00011d05 	andeq	r1, r1, r5, lsl #26
    18ac:	00751800 	rsbseq	r1, r5, r0, lsl #16
    18b0:	2c052701 	stccs	7, cr2, [r5], {1}
    18b4:	00000000 	andeq	r0, r0, r0
    18b8:	01007819 	tsteq	r0, r9, lsl r8
    18bc:	18970527 	ldmne	r7, {r0, r1, r2, r5, r8, sl}
    18c0:	65230000 	strvs	r0, [r3, #-0]!
    18c4:	01007078 	tsteq	r0, r8, ror r0
    18c8:	002c0527 	eoreq	r0, ip, r7, lsr #10
    18cc:	20000000 	andcs	r0, r0, r0
    18d0:	0003b81b 	andeq	fp, r3, fp, lsl r8
    18d4:	05270100 	streq	r0, [r7, #-256]!	; 0xffffff00
    18d8:	0000002c 	andeq	r0, r0, ip, lsr #32
    18dc:	00391b1f 	eorseq	r1, r9, pc, lsl fp
    18e0:	27010000 	strcs	r0, [r1, -r0]
    18e4:	00002c05 	andeq	r2, r0, r5, lsl #24
    18e8:	16000100 	strne	r0, [r0], -r0, lsl #2
    18ec:	00000348 	andeq	r0, r0, r8, asr #6
    18f0:	00000000 	andeq	r0, r0, r0
    18f4:	0000194c 	andeq	r1, r0, ip, asr #18
    18f8:	00755f17 	rsbseq	r5, r5, r7, lsl pc
    18fc:	05280104 	streq	r0, [r8, #-260]!	; 0xfffffefc
    1900:	00001919 	andeq	r1, r0, r9, lsl r9
    1904:	01007318 	tsteq	r0, r8, lsl r3
    1908:	011d0528 	tsteq	sp, r8, lsr #10
    190c:	75180000 	ldrvc	r0, [r8, #-0]
    1910:	05280100 	streq	r0, [r8, #-256]!	; 0xffffff00
    1914:	0000002c 	andeq	r0, r0, ip, lsr #32
    1918:	00781900 	rsbseq	r1, r8, r0, lsl #18
    191c:	f8052801 			; <UNDEFINED> instruction: 0xf8052801
    1920:	23000018 	movwcs	r0, #24
    1924:	00707865 	rsbseq	r7, r0, r5, ror #16
    1928:	2c052801 	stccs	8, cr2, [r5], {1}
    192c:	00000000 	andeq	r0, r0, r0
    1930:	03b81b40 			; <UNDEFINED> instruction: 0x03b81b40
    1934:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    1938:	00002c05 	andeq	r2, r0, r5, lsl #24
    193c:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
    1940:	01000000 	mrseq	r0, (UNDEF: 0)
    1944:	002c0528 	eoreq	r0, ip, r8, lsr #10
    1948:	00010000 	andeq	r0, r1, r0
    194c:	00034816 	andeq	r4, r3, r6, lsl r8
    1950:	00000000 	andeq	r0, r0, r0
    1954:	0019ad00 	andseq	sl, r9, r0, lsl #26
    1958:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 1260 <.debug_info+0x1260>
    195c:	29010400 	stmdbcs	r1, {sl}
    1960:	00197a05 	andseq	r7, r9, r5, lsl #20
    1964:	00731800 	rsbseq	r1, r3, r0, lsl #16
    1968:	1d052901 	vstrne.16	s4, [r5, #-2]	; <UNPREDICTABLE>
    196c:	18000001 	stmdane	r0, {r0}
    1970:	29010075 	stmdbcs	r1, {r0, r2, r4, r5, r6}
    1974:	00002c05 	andeq	r2, r0, r5, lsl #24
    1978:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
    197c:	05290100 	streq	r0, [r9, #-256]!	; 0xffffff00
    1980:	00001959 	andeq	r1, r0, r9, asr r9
    1984:	70786523 	rsbsvc	r6, r8, r3, lsr #10
    1988:	05290100 	streq	r0, [r9, #-256]!	; 0xffffff00
    198c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1990:	b81b8000 	ldmdalt	fp, {pc}
    1994:	01000003 	tsteq	r0, r3
    1998:	002c0529 	eoreq	r0, ip, r9, lsr #10
    199c:	1b1f0000 	blne	7c19a4 <check_vm_structs+0x7c1198>
    19a0:	00000039 	andeq	r0, r0, r9, lsr r0
    19a4:	2c052901 			; <UNDEFINED> instruction: 0x2c052901
    19a8:	01000000 	mrseq	r0, (UNDEF: 0)
    19ac:	03481600 	movteq	r1, #34304	; 0x8600
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	1a100000 	bne	4019bc <check_vm_structs+0x4011b0>
    19b8:	5f170000 	svcpl	0x00170000
    19bc:	01040075 	tsteq	r4, r5, ror r0
    19c0:	19db052a 	ldmibne	fp, {r1, r3, r5, r8, sl}^
    19c4:	73180000 	tstvc	r8, #0, 0
    19c8:	052a0100 	streq	r0, [sl, #-256]!	; 0xffffff00
    19cc:	0000011d 	andeq	r0, r0, sp, lsl r1
    19d0:	01007518 	tsteq	r0, r8, lsl r5
    19d4:	002c052a 	eoreq	r0, ip, sl, lsr #10
    19d8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    19dc:	2a010078 	bcs	41bc4 <check_vm_structs+0x413b8>
    19e0:	0019ba05 	andseq	fp, r9, r5, lsl #20
    19e4:	78652400 	stmdavc	r5!, {sl, sp}^
    19e8:	2a010070 	bcs	41bb0 <check_vm_structs+0x413a4>
    19ec:	00002c05 	andeq	r2, r0, r5, lsl #24
    19f0:	20000000 	andcs	r0, r0, r0
    19f4:	03b81b00 			; <UNDEFINED> instruction: 0x03b81b00
    19f8:	2a010000 	bcs	41a00 <check_vm_structs+0x411f4>
    19fc:	00002c05 	andeq	r2, r0, r5, lsl #24
    1a00:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
    1a04:	01000000 	mrseq	r0, (UNDEF: 0)
    1a08:	002c052a 	eoreq	r0, ip, sl, lsr #10
    1a0c:	00010000 	andeq	r0, r1, r0
    1a10:	00034816 	andeq	r4, r3, r6, lsl r8
    1a14:	00000000 	andeq	r0, r0, r0
    1a18:	001a7300 	andseq	r7, sl, r0, lsl #6
    1a1c:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 1324 <.debug_info+0x1324>
    1a20:	2b010400 	blcs	42a28 <check_vm_structs+0x4221c>
    1a24:	001a3e05 	andseq	r3, sl, r5, lsl #28
    1a28:	00731800 	rsbseq	r1, r3, r0, lsl #16
    1a2c:	1d052b01 	vstrne	d2, [r5, #-4]
    1a30:	18000001 	stmdane	r0, {r0}
    1a34:	2b010075 	blcs	41c10 <check_vm_structs+0x41404>
    1a38:	00002c05 	andeq	r2, r0, r5, lsl #24
    1a3c:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
    1a40:	052b0100 	streq	r0, [fp, #-256]!	; 0xffffff00
    1a44:	00001a1d 	andeq	r1, r0, sp, lsl sl
    1a48:	70786524 	rsbsvc	r6, r8, r4, lsr #10
    1a4c:	052b0100 	streq	r0, [fp, #-256]!	; 0xffffff00
    1a50:	0000002c 	andeq	r0, r0, ip, lsr #32
    1a54:	00400000 	subeq	r0, r0, r0
    1a58:	0003b81b 	andeq	fp, r3, fp, lsl r8
    1a5c:	052b0100 	streq	r0, [fp, #-256]!	; 0xffffff00
    1a60:	0000002c 	andeq	r0, r0, ip, lsr #32
    1a64:	00391b1f 	eorseq	r1, r9, pc, lsl fp
    1a68:	2b010000 	blcs	41a70 <check_vm_structs+0x41264>
    1a6c:	00002c05 	andeq	r2, r0, r5, lsl #24
    1a70:	16000100 	strne	r0, [r0], -r0, lsl #2
    1a74:	00000348 	andeq	r0, r0, r8, asr #6
    1a78:	00000000 	andeq	r0, r0, r0
    1a7c:	00001ad6 	ldrdeq	r1, [r0], -r6
    1a80:	00755f17 	rsbseq	r5, r5, r7, lsl pc
    1a84:	052c0104 	streq	r0, [ip, #-260]!	; 0xfffffefc
    1a88:	00001aa1 	andeq	r1, r0, r1, lsr #21
    1a8c:	01007318 	tsteq	r0, r8, lsl r3
    1a90:	011d052c 	tsteq	sp, ip, lsr #10
    1a94:	75180000 	ldrvc	r0, [r8, #-0]
    1a98:	052c0100 	streq	r0, [ip, #-256]!	; 0xffffff00
    1a9c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1aa0:	00781900 	rsbseq	r1, r8, r0, lsl #18
    1aa4:	80052c01 	andhi	r2, r5, r1, lsl #24
    1aa8:	2400001a 	strcs	r0, [r0], #-26	; 0xffffffe6
    1aac:	00707865 	rsbseq	r7, r0, r5, ror #16
    1ab0:	2c052c01 	stccs	12, cr2, [r5], {1}
    1ab4:	00000000 	andeq	r0, r0, r0
    1ab8:	1b008000 	blne	21ac0 <check_vm_structs+0x212b4>
    1abc:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    1ac0:	2c052c01 	stccs	12, cr2, [r5], {1}
    1ac4:	1f000000 	svcne	0x00000000
    1ac8:	0000391b 	andeq	r3, r0, fp, lsl r9
    1acc:	052c0100 	streq	r0, [ip, #-256]!	; 0xffffff00
    1ad0:	0000002c 	andeq	r0, r0, ip, lsr #32
    1ad4:	48160001 	ldmdami	r6, {r0}
    1ad8:	00000003 	andeq	r0, r0, r3
    1adc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    1ae0:	1700001b 	smladne	r0, fp, r0, r0
    1ae4:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
    1ae8:	04052d01 	streq	r2, [r5], #-3329	; 0xfffff2ff
    1aec:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    1af0:	2d010073 	stccs	0, cr0, [r1, #-460]	; 0xfffffe34
    1af4:	00011d05 	andeq	r1, r1, r5, lsl #26
    1af8:	00751800 	rsbseq	r1, r5, r0, lsl #16
    1afc:	2c052d01 	stccs	13, cr2, [r5], {1}
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	01007819 	tsteq	r0, r9, lsl r8
    1b08:	1ae3052d 	bne	ff8c2fc4 <check_vm_structs+0xff8c27b8>
    1b0c:	65240000 	strvs	r0, [r4, #-0]!
    1b10:	01007078 	tsteq	r0, r8, ror r0
    1b14:	002c052d 	eoreq	r0, ip, sp, lsr #10
    1b18:	00000000 	andeq	r0, r0, r0
    1b1c:	b81b0100 	ldmdalt	fp, {r8}
    1b20:	01000003 	tsteq	r0, r3
    1b24:	002c052d 	eoreq	r0, ip, sp, lsr #10
    1b28:	1b1f0000 	blne	7c1b30 <check_vm_structs+0x7c1324>
    1b2c:	00000039 	andeq	r0, r0, r9, lsr r0
    1b30:	2c052d01 	stccs	13, cr2, [r5], {1}
    1b34:	01000000 	mrseq	r0, (UNDEF: 0)
    1b38:	03481600 	movteq	r1, #34304	; 0x8600
    1b3c:	00000000 	andeq	r0, r0, r0
    1b40:	1b9c0000 	blne	fe701b48 <check_vm_structs+0xfe70133c>
    1b44:	5f170000 	svcpl	0x00170000
    1b48:	01040075 	tsteq	r4, r5, ror r0
    1b4c:	1b67052e 	blne	19c300c <check_vm_structs+0x19c2800>
    1b50:	73180000 	tstvc	r8, #0, 0
    1b54:	052e0100 	streq	r0, [lr, #-256]!	; 0xffffff00
    1b58:	0000011d 	andeq	r0, r0, sp, lsl r1
    1b5c:	01007518 	tsteq	r0, r8, lsl r5
    1b60:	002c052e 	eoreq	r0, ip, lr, lsr #10
    1b64:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    1b68:	2e010078 	mcrcs	0, 0, r0, cr1, cr8, {3}
    1b6c:	001b4605 	andseq	r4, fp, r5, lsl #12
    1b70:	78652400 	stmdavc	r5!, {sl, sp}^
    1b74:	2e010070 	mcrcs	0, 0, r0, cr1, cr0, {3}
    1b78:	00002c05 	andeq	r2, r0, r5, lsl #24
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	03b81b02 			; <UNDEFINED> instruction: 0x03b81b02
    1b84:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1b88:	00002c05 	andeq	r2, r0, r5, lsl #24
    1b8c:	391b1f00 	ldmdbcc	fp, {r8, r9, sl, fp, ip}
    1b90:	01000000 	mrseq	r0, (UNDEF: 0)
    1b94:	002c052e 	eoreq	r0, ip, lr, lsr #10
    1b98:	00010000 	andeq	r0, r1, r0
    1b9c:	00034816 	andeq	r4, r3, r6, lsl r8
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	001bff00 	andseq	pc, fp, r0, lsl #30
    1ba8:	755f1700 	ldrbvc	r1, [pc, #-1792]	; 14b0 <.debug_info+0x14b0>
    1bac:	2f010400 	svccs	0x00010400
    1bb0:	001bca05 	andseq	ip, fp, r5, lsl #20
    1bb4:	00731800 	rsbseq	r1, r3, r0, lsl #16
    1bb8:	1d052f01 	stcne	15, cr2, [r5, #-4]
    1bbc:	18000001 	stmdane	r0, {r0}
    1bc0:	2f010075 	svccs	0x00010075
    1bc4:	00002c05 	andeq	r2, r0, r5, lsl #24
    1bc8:	78190000 	ldmdavc	r9, {}	; <UNPREDICTABLE>
    1bcc:	052f0100 	streq	r0, [pc, #-256]!	; 1ad4 <.debug_info+0x1ad4>
    1bd0:	00001ba9 	andeq	r1, r0, r9, lsr #23
    1bd4:	70786524 	rsbsvc	r6, r8, r4, lsr #10
    1bd8:	052f0100 	streq	r0, [pc, #-256]!	; 1ae0 <.debug_info+0x1ae0>
    1bdc:	0000002c 	andeq	r0, r0, ip, lsr #32
    1be0:	04000000 	streq	r0, [r0], #-0
    1be4:	0003b81b 	andeq	fp, r3, fp, lsl r8
    1be8:	052f0100 	streq	r0, [pc, #-256]!	; 1af0 <.debug_info+0x1af0>
    1bec:	0000002c 	andeq	r0, r0, ip, lsr #32
    1bf0:	00391b1f 	eorseq	r1, r9, pc, lsl fp
    1bf4:	2f010000 	svccs	0x00010000
    1bf8:	00002c05 	andeq	r2, r0, r5, lsl #24
    1bfc:	16000100 	strne	r0, [r0], -r0, lsl #2
    1c00:	00000348 	andeq	r0, r0, r8, asr #6
    1c04:	00000000 	andeq	r0, r0, r0
    1c08:	00001c62 	andeq	r1, r0, r2, ror #24
    1c0c:	00755f17 	rsbseq	r5, r5, r7, lsl pc
    1c10:	05300104 	ldreq	r0, [r0, #-260]!	; 0xfffffefc
    1c14:	00001c2d 	andeq	r1, r0, sp, lsr #24
    1c18:	01007318 	tsteq	r0, r8, lsl r3
    1c1c:	011d0530 	tsteq	sp, r0, lsr r5
    1c20:	75180000 	ldrvc	r0, [r8, #-0]
    1c24:	05300100 	ldreq	r0, [r0, #-256]!	; 0xffffff00
    1c28:	0000002c 	andeq	r0, r0, ip, lsr #32
    1c2c:	00781900 	rsbseq	r1, r8, r0, lsl #18
    1c30:	0c053001 	stceq	0, cr3, [r5], {1}
    1c34:	2400001c 	strcs	r0, [r0], #-28	; 0xffffffe4
    1c38:	00707865 	rsbseq	r7, r0, r5, ror #16
    1c3c:	2c053001 	stccs	0, cr3, [r5], {1}
    1c40:	00000000 	andeq	r0, r0, r0
    1c44:	1b100000 	blne	401c4c <check_vm_structs+0x401440>
    1c48:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    1c4c:	2c053001 	stccs	0, cr3, [r5], {1}
    1c50:	1f000000 	svcne	0x00000000
    1c54:	0000391b 	andeq	r3, r0, fp, lsl r9
    1c58:	05300100 	ldreq	r0, [r0, #-256]!	; 0xffffff00
    1c5c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1c60:	48220001 	stmdami	r2!, {r0}
    1c64:	00000003 	andeq	r0, r0, r3
    1c68:	17000000 	strne	r0, [r0, -r0]
    1c6c:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
    1c70:	8c053101 	stfhis	f3, [r5], {1}
    1c74:	1800001c 	stmdane	r0, {r2, r3, r4}
    1c78:	31010073 	tstcc	r1, r3, ror r0
    1c7c:	00011d05 	andeq	r1, r1, r5, lsl #26
    1c80:	00751800 	rsbseq	r1, r5, r0, lsl #16
    1c84:	2c053101 	stfcss	f3, [r5], {1}
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	01007819 	tsteq	r0, r9, lsl r8
    1c90:	1c6b0531 	cfstr64ne	mvdx0, [fp], #-196	; 0xffffff3c
    1c94:	65240000 	strvs	r0, [r4, #-0]!
    1c98:	01007078 	tsteq	r0, r8, ror r0
    1c9c:	002c0531 	eoreq	r0, ip, r1, lsr r5
    1ca0:	00000000 	andeq	r0, r0, r0
    1ca4:	b81e2000 	ldmdalt	lr, {sp}
    1ca8:	01000003 	tsteq	r0, r3
    1cac:	002c0531 	eoreq	r0, ip, r1, lsr r5
    1cb0:	391e0000 	ldmdbcc	lr, {}	; <UNPREDICTABLE>
    1cb4:	01000000 	mrseq	r0, (UNDEF: 0)
    1cb8:	002c0531 	eoreq	r0, ip, r1, lsr r5
    1cbc:	00000000 	andeq	r0, r0, r0
    1cc0:	0000a81f 	andeq	sl, r0, pc, lsl r8
    1cc4:	001cd000 	andseq	sp, ip, r0
    1cc8:	002c2000 	eoreq	r2, ip, r0
    1ccc:	001a0000 	andseq	r0, sl, r0
    1cd0:	001cc008 	andseq	ip, ip, r8
    1cd4:	03f90d00 	mvnseq	r0, #0, 26
    1cd8:	13010000 	movwne	r0, #4096	; 0x1000
    1cdc:	00038806 	andeq	r8, r3, r6, lsl #16
    1ce0:	00002800 	andeq	r2, r0, r0, lsl #16
    1ce4:	1f9c0100 	svcne	0x009c0100
    1ce8:	1000001d 	andne	r0, r0, sp, lsl r0
    1cec:	00000394 	muleq	r0, r4, r3
    1cf0:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    1cf4:	00001d02 	andeq	r1, r0, r2, lsl #26
    1cf8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
    1cfc:	0002ec03 	andeq	lr, r2, r3, lsl #24
    1d00:	980e0000 	stmdals	lr, {}	; <UNPREDICTABLE>
    1d04:	c9000003 	stmdbgt	r0, {r0, r1}
    1d08:	1200001d 	andne	r0, r0, #29, 0
    1d0c:	000003a4 	andeq	r0, r0, r4, lsr #7
    1d10:	00001db1 			; <UNDEFINED> instruction: 0x00001db1
    1d14:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
    1d18:	00030403 	andeq	r0, r3, r3, lsl #8
    1d1c:	0d000000 	stceq	0, cr0, [r0, #-0]
    1d20:	00000382 	andeq	r0, r0, r2, lsl #7
    1d24:	54060c01 	strpl	r0, [r6], #-3073	; 0xfffff3ff
    1d28:	34000003 	strcc	r0, [r0], #-3
    1d2c:	01000000 	mrseq	r0, (UNDEF: 0)
    1d30:	001daa9c 	mulseq	sp, ip, sl
    1d34:	736d0f00 	cmnvc	sp, #0, 30
    1d38:	0c010067 	stceq	0, cr0, [r1], {103}	; 0x67
    1d3c:	00009b1d 	andeq	r9, r0, sp, lsl fp
    1d40:	00030300 	andeq	r0, r3, r0, lsl #6
    1d44:	0002ff00 	andeq	pc, r2, r0, lsl #30
    1d48:	03462500 	movteq	r2, #25856	; 0x6500
    1d4c:	0c010000 	stceq	0, cr0, [r1], {-0}
    1d50:	001daa2e 	andseq	sl, sp, lr, lsr #20
    1d54:	00032700 	andeq	r2, r3, r0, lsl #14
    1d58:	00032100 	andeq	r2, r3, r0, lsl #2
    1d5c:	006e0f00 	rsbeq	r0, lr, r0, lsl #30
    1d60:	2c3d0c01 	ldccs	12, cr0, [sp], #-4
    1d64:	57000000 	strpl	r0, [r0, -r0]
    1d68:	53000003 	movwpl	r0, #3
    1d6c:	10000003 	andne	r0, r0, r3
    1d70:	0000036c 	andeq	r0, r0, ip, ror #6
    1d74:	00001dd5 	ldrdeq	r1, [r0], -r5
    1d78:	00001d8a 	andeq	r1, r0, sl, lsl #27
    1d7c:	03500111 	cmpeq	r0, #1073741828	; 0x40000004
    1d80:	115101f3 	ldrshne	r0, [r1, #-19]	; 0xffffffed
    1d84:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    1d88:	80120000 	andshi	r0, r2, r0
    1d8c:	b1000003 	tstlt	r0, r3
    1d90:	1100001d 	tstne	r0, sp, lsl r0
    1d94:	03055001 	movweq	r5, #20481	; 0x5001
    1d98:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d9c:	02510111 	subseq	r0, r1, #1073741828	; 0x40000004
    1da0:	01110075 	tsteq	r1, r5, ror r0
    1da4:	00740253 	rsbseq	r0, r4, r3, asr r2
    1da8:	04070000 	streq	r0, [r7], #-0
    1dac:	00001db0 			; <UNDEFINED> instruction: 0x00001db0
    1db0:	03f22726 	mvnseq	r2, #9961472	; 0x980000
    1db4:	03f20000 	mvnseq	r0, #0, 0
    1db8:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
    1dbc:	01382706 	teqeq	r8, r6, lsl #14
    1dc0:	01380000 	teqeq	r8, r0
    1dc4:	67020000 	strvs	r0, [r2, -r0]
    1dc8:	034b2706 	movteq	r2, #46854	; 0xb706
    1dcc:	034b0000 	movteq	r0, #45056	; 0xb000
    1dd0:	80050000 	andhi	r0, r5, r0
    1dd4:	03a5270a 			; <UNDEFINED> instruction: 0x03a5270a
    1dd8:	03a50000 			; <UNDEFINED> instruction: 0x03a50000
    1ddc:	05060000 	streq	r0, [r6, #-0]
    1de0:	Address 0x0000000000001de0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <check_vm_structs+0x2bf8a0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <check_vm_structs+0xec2524>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	13090000 	movwne	r0, #36864	; 0x9000
  60:	0b0e0301 	bleq	380c6c <check_vm_structs+0x380460>
  64:	3b0b3a0b 	blcc	2ce898 <check_vm_structs+0x2ce08c>
  68:	010b390b 	tsteq	fp, fp, lsl #18
  6c:	0a000013 	beq	c0 <.debug_abbrev+0xc0>
  70:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  74:	0b3b0b3a 	bleq	ec2d64 <check_vm_structs+0xec2558>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	0b0d0b0b 	bleq	342cb0 <check_vm_structs+0x3424a4>
  80:	0b380b0c 	bleq	e02cb8 <check_vm_structs+0xe024ac>
  84:	0d0b0000 	stceq	0, cr0, [fp, #-0]
  88:	3a080300 	bcc	200c90 <check_vm_structs+0x200484>
  8c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  90:	0b13490b 	bleq	4d24c4 <check_vm_structs+0x4d1cb8>
  94:	0c0b0d0b 	stceq	13, cr0, [fp], {11}
  98:	000b380b 	andeq	r3, fp, fp, lsl #16
  9c:	00160c00 	andseq	r0, r6, r0, lsl #24
  a0:	0b3a0e03 	bleq	e838b4 <check_vm_structs+0xe830a8>
  a4:	0b390b3b 	bleq	e42d98 <check_vm_structs+0xe4258c>
  a8:	00001349 	andeq	r1, r0, r9, asr #6
  ac:	3f012e0d 	svccc	0x00012e0d
  b0:	3a0e0319 	bcc	380d1c <check_vm_structs+0x380510>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	1119270b 	tstne	r9, fp, lsl #14
  bc:	40061201 	andmi	r1, r6, r1, lsl #4
  c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0182890e 	orreq	r8, r2, lr, lsl #18
  cc:	31011100 	mrscc	r1, (UNDEF: 17)
  d0:	0f000013 	svceq	0x00000013
  d4:	08030005 	stmdaeq	r3, {r0, r2}
  d8:	0b3b0b3a 	bleq	ec2dc8 <check_vm_structs+0xec25bc>
  dc:	13490b39 	movtne	r0, #39737	; 0x9b39
  e0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e4:	10000017 	andne	r0, r0, r7, lsl r0
  e8:	01018289 	smlabbeq	r1, r9, r2, r8
  ec:	13310111 	teqne	r1, #1073741828	; 0x40000004
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828a11 	orreq	r8, r2, r1, lsl sl
  f8:	91180200 	tstls	r8, r0, lsl #4
  fc:	00001842 	andeq	r1, r0, r2, asr #16
 100:	01828912 	orreq	r8, r2, r2, lsl r9
 104:	31011101 	tstcc	r1, r1, lsl #2
 108:	13000013 	movwne	r0, #19
 10c:	0e03012e 	adfeqsp	f0, f3, #0.5
 110:	0b3b0b3a 	bleq	ec2e00 <check_vm_structs+0xec25f4>
 114:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 118:	06120111 			; <UNDEFINED> instruction: 0x06120111
 11c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 120:	00130119 	andseq	r0, r3, r9, lsl r1
 124:	00341400 	eorseq	r1, r4, r0, lsl #8
 128:	0b3a0803 	bleq	e8213c <check_vm_structs+0xe81930>
 12c:	0b390b3b 	bleq	e42e20 <check_vm_structs+0xe42614>
 130:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 134:	34150000 	ldrcc	r0, [r5], #-0
 138:	490e0300 	stmdbmi	lr, {r8, r9}
 13c:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
 140:	16000018 			; <UNDEFINED> instruction: 0x16000018
 144:	0111010b 	tsteq	r1, fp, lsl #2
 148:	13010612 	movwne	r0, #5650	; 0x1612
 14c:	17170000 	ldrne	r0, [r7, -r0]
 150:	0b080301 	bleq	200d5c <check_vm_structs+0x200550>
 154:	3b0b3a0b 	blcc	2ce988 <check_vm_structs+0x2ce17c>
 158:	010b390b 	tsteq	fp, fp, lsl #18
 15c:	18000013 	stmdane	r0, {r0, r1, r4}
 160:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 164:	0b3b0b3a 	bleq	ec2e54 <check_vm_structs+0xec2648>
 168:	13490b39 	movtne	r0, #39737	; 0x9b39
 16c:	34190000 	ldrcc	r0, [r9], #-0
 170:	3a080300 	bcc	200d78 <check_vm_structs+0x20056c>
 174:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 178:	0013490b 	andseq	r4, r3, fp, lsl #18
 17c:	00341a00 	eorseq	r1, r4, r0, lsl #20
 180:	0b3a0803 	bleq	e82194 <check_vm_structs+0xe81988>
 184:	0b390b3b 	bleq	e42e78 <check_vm_structs+0xe4266c>
 188:	17021349 	strne	r1, [r2, -r9, asr #6]
 18c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 190:	00341b00 	eorseq	r1, r4, r0, lsl #22
 194:	0b3a0e03 	bleq	e839a8 <check_vm_structs+0xe8319c>
 198:	0b390b3b 	bleq	e42e8c <check_vm_structs+0xe42680>
 19c:	0b1c1349 	bleq	704ec8 <check_vm_structs+0x7046bc>
 1a0:	341c0000 	ldrcc	r0, [ip], #-0
 1a4:	3a080300 	bcc	200dac <check_vm_structs+0x2005a0>
 1a8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1ac:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
 1b0:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
 1b4:	1301010b 	movwne	r0, #4363	; 0x110b
 1b8:	341e0000 	ldrcc	r0, [lr], #-0
 1bc:	3a0e0300 	bcc	380dc4 <check_vm_structs+0x3805b8>
 1c0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c4:	0013490b 	andseq	r4, r3, fp, lsl #18
 1c8:	01011f00 	tsteq	r1, r0, lsl #30
 1cc:	13011349 	movwne	r1, #4937	; 0x1349
 1d0:	21200000 			; <UNDEFINED> instruction: 0x21200000
 1d4:	2f134900 	svccs	0x00134900
 1d8:	2100000b 	tstcs	r0, fp
 1dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 1e0:	0b3a0e03 	bleq	e839f4 <check_vm_structs+0xe831e8>
 1e4:	0b390b3b 	bleq	e42ed8 <check_vm_structs+0xe426cc>
 1e8:	13491927 	movtne	r1, #39207	; 0x9927
 1ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1f4:	22000019 	andcs	r0, r0, #25, 0
 1f8:	0111010b 	tsteq	r1, fp, lsl #2
 1fc:	00000612 	andeq	r0, r0, r2, lsl r6
 200:	03003423 	movweq	r3, #1059	; 0x423
 204:	3b0b3a08 	blcc	2cea2c <check_vm_structs+0x2ce220>
 208:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 20c:	00051c13 	andeq	r1, r5, r3, lsl ip
 210:	00342400 	eorseq	r2, r4, r0, lsl #8
 214:	0b3a0803 	bleq	e82228 <check_vm_structs+0xe81a1c>
 218:	0b390b3b 	bleq	e42f0c <check_vm_structs+0xe42700>
 21c:	061c1349 	ldreq	r1, [ip], -r9, asr #6
 220:	05250000 	streq	r0, [r5, #-0]!
 224:	3a0e0300 	bcc	380e2c <check_vm_structs+0x380620>
 228:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 22c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 230:	1742b717 	smlaldne	fp, r2, r7, r7
 234:	26260000 	strtcs	r0, [r6], -r0
 238:	27000000 	strcs	r0, [r0, -r0]
 23c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 240:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 244:	0b3a0e03 	bleq	e83a58 <check_vm_structs+0xe8324c>
 248:	0b390b3b 	bleq	e42f3c <check_vm_structs+0xe42730>
 24c:	Address 0x000000000000024c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000062c 	andeq	r0, r0, ip, lsr #12
   8:	00000638 	andeq	r0, r0, r8, lsr r6
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	0c000006 	stceq	0, cr0, [r0], {6}
  14:	01000008 	tsteq	r0, r8
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
  20:	10070000 	andne	r0, r7, r0
  24:	06240010 			; <UNDEFINED> instruction: 0x06240010
  28:	06240000 	strteq	r0, [r4], -r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	06249f31 	qasxeq	r9, r4, r1
  34:	062c0000 	strteq	r0, [ip], -r0
  38:	00020000 	andeq	r0, r2, r0
  3c:	00009f33 	andeq	r9, r0, r3, lsr pc
  40:	00000000 	andeq	r0, r0, r0
  44:	60570000 	subsvs	r0, r7, r0
  48:	06240060 	strteq	r0, [r4], -r0, rrx
  4c:	06240000 	strteq	r0, [r4], -r0
  50:	00030000 	andeq	r0, r3, r0
  54:	249f2008 	ldrcs	r2, [pc], #8	; 5c <.debug_loc+0x5c>
  58:	2c000006 	stccs	0, cr0, [r0], {6}
  5c:	04000006 	streq	r0, [r0], #-6
  60:	01e00a00 	mvneq	r0, r0, lsl #20
  64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  8c:	0001bc00 	andeq	fp, r1, r0, lsl #24
  90:	00023400 	andeq	r3, r2, r0, lsl #8
  94:	50000100 	andpl	r0, r0, r0, lsl #2
  98:	00000234 	andeq	r0, r0, r4, lsr r2
  9c:	0000023c 	andeq	r0, r0, ip, lsr r2
  a0:	01f30004 	mvnseq	r0, r4
  a4:	023c9f50 	eorseq	r9, ip, #80, 30	; 0x140
  a8:	02540000 	subseq	r0, r4, #0, 0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00025450 	andeq	r5, r2, r0, asr r4
  b4:	00025c00 	andeq	r5, r2, r0, lsl #24
  b8:	f3000400 	vshl.u8	d0, d0, d0
  bc:	5c9f5001 	ldcpl	0, cr5, [pc], {1}
  c0:	74000002 	strvc	r0, [r0], #-2
  c4:	01000002 	tsteq	r0, r2
  c8:	02745000 	rsbseq	r5, r4, #0, 0
  cc:	027c0000 	rsbseq	r0, ip, #0, 0
  d0:	00040000 	andeq	r0, r4, r0
  d4:	9f5001f3 	svcls	0x005001f3
  d8:	0000027c 	andeq	r0, r0, ip, ror r2
  dc:	00000294 	muleq	r0, r4, r2
  e0:	94500001 	ldrbls	r0, [r0], #-1
  e4:	9c000002 	stcls	0, cr0, [r0], {2}
  e8:	04000002 	streq	r0, [r0], #-2
  ec:	5001f300 	andpl	pc, r1, r0, lsl #6
  f0:	00029c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
  f4:	0002b400 	andeq	fp, r2, r0, lsl #8
  f8:	50000100 	andpl	r0, r0, r0, lsl #2
  fc:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 100:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
 104:	01f30004 	mvnseq	r0, r4
 108:	02bc9f50 	adcseq	r9, ip, #80, 30	; 0x140
 10c:	02d40000 	sbcseq	r0, r4, #0, 0
 110:	00010000 	andeq	r0, r1, r0
 114:	0002d450 	andeq	sp, r2, r0, asr r4
 118:	0002dc00 	andeq	sp, r2, r0, lsl #24
 11c:	f3000400 	vshl.u8	d0, d0, d0
 120:	dc9f5001 	ldcle	0, cr5, [pc], {1}
 124:	f4000002 	vst4.8	{d0-d3}, [r0], r2
 128:	01000002 	tsteq	r0, r2
 12c:	02f45000 	rscseq	r5, r4, #0, 0
 130:	02fc0000 	rscseq	r0, ip, #0, 0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
 13c:	000002fc 	strdeq	r0, [r0], -ip
 140:	00000314 	andeq	r0, r0, r4, lsl r3
 144:	14500001 	ldrbne	r0, [r0], #-1
 148:	48000003 	stmdami	r0, {r0, r1}
 14c:	04000003 	streq	r0, [r0], #-3
 150:	5001f300 	andpl	pc, r1, r0, lsl #6
 154:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 160:	0005b800 	andeq	fp, r5, r0, lsl #16
 164:	0005c400 	andeq	ip, r5, r0, lsl #8
 168:	50000100 	andpl	r0, r0, r0, lsl #2
 16c:	000005c4 	andeq	r0, r0, r4, asr #11
 170:	00000604 	andeq	r0, r0, r4, lsl #12
 174:	00540001 	subseq	r0, r4, r1
 178:	00000000 	andeq	r0, r0, r0
 17c:	1a000000 	bne	184 <.debug_loc+0x184>
 180:	50002323 	andpl	r2, r0, r3, lsr #6
 184:	50000003 	andpl	r0, r0, r3
 188:	04000003 	streq	r0, [r0], #-3
 18c:	01000a00 	tsteq	r0, r0, lsl #20
 190:	0003509f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
 194:	00035400 	andeq	r5, r3, r0, lsl #8
 198:	0a000400 	beq	11a0 <check_vm_structs+0x994>
 19c:	009fff00 	addseq	pc, pc, r0, lsl #30
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
 1a8:	50003737 	andpl	r3, r0, r7, lsr r7
 1ac:	50000003 	andpl	r0, r0, r3
 1b0:	04000003 	streq	r0, [r0], #-3
 1b4:	243c4000 	ldrtcs	r4, [ip], #-0
 1b8:	0003509f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
 1bc:	00035400 	andeq	r5, r3, r0, lsl #8
 1c0:	08000500 	stmdaeq	r0, {r8, sl}
 1c4:	9f2440ff 	svcls	0x002440ff
	...
 1d4:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
 1d8:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
 1dc:	bb500001 	bllt	14001e8 <check_vm_structs+0x13ff9dc>
 1e0:	b8000003 	stmdalt	r0, {r0, r1}
 1e4:	01000005 	tsteq	r0, r5
 1e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 218:	00840000 	addeq	r0, r4, r0
 21c:	00010000 	andeq	r0, r1, r0
 220:	00008450 	andeq	r8, r0, r0, asr r4
 224:	00008c00 	andeq	r8, r0, r0, lsl #24
 228:	f3000400 	vshl.u8	d0, d0, d0
 22c:	8c9f5001 	ldchi	0, cr5, [pc], {1}
 230:	a4000000 	strge	r0, [r0], #-0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00a45000 	adceq	r5, r4, r0
 23c:	00ac0000 	adceq	r0, ip, r0
 240:	00040000 	andeq	r0, r4, r0
 244:	9f5001f3 	svcls	0x005001f3
 248:	000000ac 	andeq	r0, r0, ip, lsr #1
 24c:	000000c4 	andeq	r0, r0, r4, asr #1
 250:	c4500001 	ldrbgt	r0, [r0], #-1
 254:	cc000000 	stcgt	0, cr0, [r0], {-0}
 258:	04000000 	streq	r0, [r0], #-0
 25c:	5001f300 	andpl	pc, r1, r0, lsl #6
 260:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 264:	0000e400 	andeq	lr, r0, r0, lsl #8
 268:	50000100 	andpl	r0, r0, r0, lsl #2
 26c:	000000e4 	andeq	r0, r0, r4, ror #1
 270:	000000ec 	andeq	r0, r0, ip, ror #1
 274:	01f30004 	mvnseq	r0, r4
 278:	00ec9f50 	rsceq	r9, ip, r0, asr pc
 27c:	01040000 	mrseq	r0, (UNDEF: 4)
 280:	00010000 	andeq	r0, r1, r0
 284:	00010450 	andeq	r0, r1, r0, asr r4
 288:	00010c00 	andeq	r0, r1, r0, lsl #24
 28c:	f3000400 	vshl.u8	d0, d0, d0
 290:	0c9f5001 	ldceq	0, cr5, [pc], {1}
 294:	24000001 	strcs	r0, [r0], #-1
 298:	01000001 	tsteq	r0, r1
 29c:	01245000 			; <UNDEFINED> instruction: 0x01245000
 2a0:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
 2a4:	00040000 	andeq	r0, r4, r0
 2a8:	9f5001f3 	svcls	0x005001f3
 2ac:	0000012c 	andeq	r0, r0, ip, lsr #2
 2b0:	00000144 	andeq	r0, r0, r4, asr #2
 2b4:	44500001 	ldrbmi	r0, [r0], #-1
 2b8:	4c000001 	stcmi	0, cr0, [r0], {1}
 2bc:	04000001 	streq	r0, [r0], #-1
 2c0:	5001f300 	andpl	pc, r1, r0, lsl #6
 2c4:	00014c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 2c8:	00016400 	andeq	r6, r1, r0, lsl #8
 2cc:	50000100 	andpl	r0, r0, r0, lsl #2
 2d0:	00000164 	andeq	r0, r0, r4, ror #2
 2d4:	0000016c 	andeq	r0, r0, ip, ror #2
 2d8:	01f30004 	mvnseq	r0, r4
 2dc:	016c9f50 	cmneq	ip, r0, asr pc
 2e0:	01840000 	orreq	r0, r4, r0
 2e4:	00010000 	andeq	r0, r1, r0
 2e8:	00018450 	andeq	r8, r1, r0, asr r4
 2ec:	0001bc00 	andeq	fp, r1, r0, lsl #24
 2f0:	f3000400 	vshl.u8	d0, d0, d0
 2f4:	009f5001 	addseq	r5, pc, r1
	...
 300:	54000000 	strpl	r0, [r0], #-0
 304:	60000003 	andvs	r0, r0, r3
 308:	01000003 	tsteq	r0, r3
 30c:	03605000 	cmneq	r0, #0, 0
 310:	03880000 	orreq	r0, r8, #0, 0
 314:	00010000 	andeq	r0, r1, r0
 318:	00000055 	andeq	r0, r0, r5, asr r0
	...
 324:	54000000 	strpl	r0, [r0], #-0
 328:	68000003 	stmdavs	r0, {r0, r1}
 32c:	01000003 	tsteq	r0, r3
 330:	03685100 	cmneq	r8, #0
 334:	036b0000 	cmneq	fp, #0, 0
 338:	00010000 	andeq	r0, r1, r0
 33c:	00036b50 	andeq	r6, r3, r0, asr fp
 340:	00038800 	andeq	r8, r3, r0, lsl #16
 344:	f3000400 	vshl.u8	d0, d0, d0
 348:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 354:	54000000 	strpl	r0, [r0], #-0
 358:	6b000003 	blvs	36c <.debug_loc+0x36c>
 35c:	01000003 	tsteq	r0, r3
 360:	036b5200 	cmneq	fp, #0, 4
 364:	03880000 	orreq	r0, r8, #0, 0
 368:	00010000 	andeq	r0, r1, r0
 36c:	00000054 	andeq	r0, r0, r4, asr r0
 370:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000820 	andeq	r0, r0, r0, lsr #16
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000007f2 	strdeq	r0, [r0], -r2
   4:	00c20003 	sbceq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  50:	6d612f73 	stclvs	15, cr2, [r1, #-460]!	; 0xfffffe34
  54:	69747261 	ldmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
  58:	2f7a656e 	svccs	0x007a656e
  5c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  60:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; ffffffa8 <check_vm_structs+0xfffff79c>
  64:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  68:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  6c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  70:	2f2e2e2f 	svccs	0x002e2e2f
  74:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  78:	6d6d0000 	stclvs	0, cr0, [sp, #-0]
  7c:	65682d75 	strbvs	r2, [r8, #-3445]!	; 0xfffff28b
  80:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  84:	00632e73 	rsbeq	r2, r3, r3, ror lr
  88:	72000001 	andvc	r0, r0, #1, 0
  8c:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  90:	00000200 	andeq	r0, r0, r0, lsl #4
  94:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  98:	70632d36 	rsbvc	r2, r3, r6, lsr sp
  9c:	682e3531 	stmdavs	lr!, {r0, r4, r5, r8, sl, ip, sp}
  a0:	00000200 	andeq	r0, r0, r0, lsl #4
  a4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  a8:	6d762d36 	ldclvs	13, cr2, [r6, #-216]!	; 0xffffff28
  ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b0:	6d6d0000 	stclvs	0, cr0, [sp, #-0]
  b4:	00682e75 	rsbeq	r2, r8, r5, ror lr
  b8:	6c000002 	stcvs	0, cr0, [r0], {2}
  bc:	2d636269 	sfmcs	f6, 2, [r3, #-420]!	; 0xfffffe5c
  c0:	72747865 	rsbsvc	r7, r4, #6619136	; 0x650000
  c4:	00682e61 	rsbeq	r2, r8, r1, ror #28
  c8:	00000003 	andeq	r0, r0, r3
  cc:	05003f05 	streq	r3, [r0, #-3845]	; 0xfffff0fb
  d0:	00000002 	andeq	r0, r0, r2
  d4:	01330300 	teqeq	r3, r0, lsl #6
  d8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  dc:	00014c06 	andeq	r4, r1, r6, lsl #24
  e0:	82020402 	andhi	r0, r2, #33554432	; 0x2000000
  e4:	02040200 	andeq	r0, r4, #0, 4
  e8:	04020001 	streq	r0, [r2], #-1
  ec:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
  f0:	00010204 	andeq	r0, r1, r4, lsl #4
  f4:	66020402 	strvs	r0, [r2], -r2, lsl #8
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	04020001 	streq	r0, [r2], #-1
 100:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 104:	00010204 	andeq	r0, r1, r4, lsl #4
 108:	4a020402 	bmi	81118 <check_vm_structs+0x8090c>
 10c:	02040200 	andeq	r0, r4, #0, 4
 110:	04020001 	streq	r0, [r2], #-1
 114:	02001502 	andeq	r1, r0, #8388608	; 0x800000
 118:	00010204 	andeq	r0, r1, r4, lsl #4
 11c:	4a020402 	bmi	8112c <check_vm_structs+0x80920>
 120:	02040200 	andeq	r0, r4, #0, 4
 124:	04020001 	streq	r0, [r2], #-1
 128:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 12c:	00010204 	andeq	r0, r1, r4, lsl #4
 130:	4a020402 	bmi	81140 <check_vm_structs+0x80934>
 134:	02040200 	andeq	r0, r4, #0, 4
 138:	04020001 	streq	r0, [r2], #-1
 13c:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 140:	00010204 	andeq	r0, r1, r4, lsl #4
 144:	4a020402 	bmi	81154 <check_vm_structs+0x80948>
 148:	02040200 	andeq	r0, r4, #0, 4
 14c:	04020001 	streq	r0, [r2], #-1
 150:	01090302 	tsteq	r9, r2, lsl #6
 154:	02040200 	andeq	r0, r4, #0, 4
 158:	04020001 	streq	r0, [r2], #-1
 15c:	02006602 	andeq	r6, r0, #2097152	; 0x200000
 160:	00010204 	andeq	r0, r1, r4, lsl #4
 164:	13020402 	movwne	r0, #9218	; 0x2402
 168:	02040200 	andeq	r0, r4, #0, 4
 16c:	04020001 	streq	r0, [r2], #-1
 170:	02006602 	andeq	r6, r0, #2097152	; 0x200000
 174:	00010204 	andeq	r0, r1, r4, lsl #4
 178:	13020402 	movwne	r0, #9218	; 0x2402
 17c:	02040200 	andeq	r0, r4, #0, 4
 180:	06010501 	streq	r0, [r1], -r1, lsl #10
 184:	0005054b 	andeq	r0, r5, fp, asr #10
 188:	06010402 	streq	r0, [r1], -r2, lsl #8
 18c:	004a6d03 	subeq	r6, sl, r3, lsl #26
 190:	01010402 	tsteq	r1, r2, lsl #8
 194:	01040200 	mrseq	r0, R12_usr
 198:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 19c:	2e060104 	adfcss	f0, f6, f4
 1a0:	01040200 	mrseq	r0, R12_usr
 1a4:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 1a8:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 1ac:	ba060104 	blt	1805c4 <check_vm_structs+0x17fdb8>
 1b0:	01040200 	mrseq	r0, R12_usr
 1b4:	02002e06 	andeq	r2, r0, #96	; 0x60
 1b8:	002f0104 	eoreq	r0, pc, r4, lsl #2
 1bc:	01010402 	tsteq	r1, r2, lsl #8
 1c0:	01040200 	mrseq	r0, R12_usr
 1c4:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 1c8:	2e060104 	adfcss	f0, f6, f4
 1cc:	01040200 	mrseq	r0, R12_usr
 1d0:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
 1d4:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 1d8:	ba060104 	blt	1805f0 <check_vm_structs+0x17fde4>
 1dc:	01040200 	mrseq	r0, R12_usr
 1e0:	02002e06 	andeq	r2, r0, #96	; 0x60
 1e4:	002f0104 	eoreq	r0, pc, r4, lsl #2
 1e8:	01010402 	tsteq	r1, r2, lsl #8
 1ec:	01040200 	mrseq	r0, R12_usr
 1f0:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 1f4:	2e060104 	adfcss	f0, f6, f4
 1f8:	01040200 	mrseq	r0, R12_usr
 1fc:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 200:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 204:	ba060104 	blt	18061c <check_vm_structs+0x17fe10>
 208:	01040200 	mrseq	r0, R12_usr
 20c:	02002e06 	andeq	r2, r0, #96	; 0x60
 210:	09030104 	stmdbeq	r3, {r2, r8}
 214:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 218:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 21c:	ba060104 	blt	180634 <check_vm_structs+0x17fe28>
 220:	01040200 	mrseq	r0, R12_usr
 224:	02002e06 	andeq	r2, r0, #96	; 0x60
 228:	002f0104 	eoreq	r0, pc, r4, lsl #2
 22c:	01010402 	tsteq	r1, r2, lsl #8
 230:	01040200 	mrseq	r0, R12_usr
 234:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 238:	2e060104 	adfcss	f0, f6, f4
 23c:	01040200 	mrseq	r0, R12_usr
 240:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 244:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 248:	ba060104 	blt	180660 <check_vm_structs+0x17fe54>
 24c:	01040200 	mrseq	r0, R12_usr
 250:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 254:	90082f03 	andls	r2, r8, r3, lsl #30
 258:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 25c:	00014b06 	andeq	r4, r1, r6, lsl #22
 260:	66020402 	strvs	r0, [r2], -r2, lsl #8
 264:	02040200 	andeq	r0, r4, #0, 4
 268:	04020001 	streq	r0, [r2], #-1
 26c:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 270:	00010204 	andeq	r0, r1, r4, lsl #4
 274:	82020402 	andhi	r0, r2, #33554432	; 0x2000000
 278:	02040200 	andeq	r0, r4, #0, 4
 27c:	04020001 	streq	r0, [r2], #-1
 280:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 284:	00010204 	andeq	r0, r1, r4, lsl #4
 288:	4a020402 	bmi	81298 <check_vm_structs+0x80a8c>
 28c:	02040200 	andeq	r0, r4, #0, 4
 290:	04020001 	streq	r0, [r2], #-1
 294:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 298:	00010204 	andeq	r0, r1, r4, lsl #4
 29c:	66020402 	strvs	r0, [r2], -r2, lsl #8
 2a0:	02040200 	andeq	r0, r4, #0, 4
 2a4:	04020001 	streq	r0, [r2], #-1
 2a8:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 2ac:	00010204 	andeq	r0, r1, r4, lsl #4
 2b0:	4a020402 	bmi	812c0 <check_vm_structs+0x80ab4>
 2b4:	02040200 	andeq	r0, r4, #0, 4
 2b8:	04020001 	streq	r0, [r2], #-1
 2bc:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 2c0:	00010204 	andeq	r0, r1, r4, lsl #4
 2c4:	4a020402 	bmi	812d4 <check_vm_structs+0x80ac8>
 2c8:	02040200 	andeq	r0, r4, #0, 4
 2cc:	04020001 	streq	r0, [r2], #-1
 2d0:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 2d4:	00010204 	andeq	r0, r1, r4, lsl #4
 2d8:	4a020402 	bmi	812e8 <check_vm_structs+0x80adc>
 2dc:	02040200 	andeq	r0, r4, #0, 4
 2e0:	04020001 	streq	r0, [r2], #-1
 2e4:	02001302 	andeq	r1, r0, #134217728	; 0x8000000
 2e8:	05010204 	streq	r0, [r1, #-516]	; 0xfffffdfc
 2ec:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 2f0:	04020005 	streq	r0, [r2], #-5
 2f4:	78030601 	stmdavc	r3, {r0, r9, sl}
 2f8:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 2fc:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 300:	ba060104 	blt	180718 <check_vm_structs+0x17ff0c>
 304:	01040200 	mrseq	r0, R12_usr
 308:	02002e06 	andeq	r2, r0, #96	; 0x60
 30c:	002f0104 	eoreq	r0, pc, r4, lsl #2
 310:	01010402 	tsteq	r1, r2, lsl #8
 314:	01040200 	mrseq	r0, R12_usr
 318:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 31c:	2e060104 	adfcss	f0, f6, f4
 320:	01040200 	mrseq	r0, R12_usr
 324:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 328:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 32c:	ba060104 	blt	180744 <check_vm_structs+0x17ff38>
 330:	01040200 	mrseq	r0, R12_usr
 334:	02002e06 	andeq	r2, r0, #96	; 0x60
 338:	002f0104 	eoreq	r0, pc, r4, lsl #2
 33c:	01010402 	tsteq	r1, r2, lsl #8
 340:	01040200 	mrseq	r0, R12_usr
 344:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 348:	2e060104 	adfcss	f0, f6, f4
 34c:	01040200 	mrseq	r0, R12_usr
 350:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 354:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 358:	ba060104 	blt	180770 <check_vm_structs+0x17ff64>
 35c:	01040200 	mrseq	r0, R12_usr
 360:	02002e06 	andeq	r2, r0, #96	; 0x60
 364:	002f0104 	eoreq	r0, pc, r4, lsl #2
 368:	01010402 	tsteq	r1, r2, lsl #8
 36c:	01040200 	mrseq	r0, R12_usr
 370:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 374:	2e060104 	adfcss	f0, f6, f4
 378:	01040200 	mrseq	r0, R12_usr
 37c:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 380:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 384:	ba060104 	blt	18079c <check_vm_structs+0x17ff90>
 388:	01040200 	mrseq	r0, R12_usr
 38c:	02002e06 	andeq	r2, r0, #96	; 0x60
 390:	002f0104 	eoreq	r0, pc, r4, lsl #2
 394:	01010402 	tsteq	r1, r2, lsl #8
 398:	01040200 	mrseq	r0, R12_usr
 39c:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 3a0:	2e060104 	adfcss	f0, f6, f4
 3a4:	9c032e05 	stcls	14, cr2, [r3], {5}
 3a8:	0574087f 	ldrbeq	r0, [r4, #-2175]!	; 0xfffff781
 3ac:	05011305 	streq	r1, [r1, #-773]	; 0xfffffcfb
 3b0:	05050130 	streq	r0, [r5, #-304]	; 0xfffffed0
 3b4:	01010113 	tsteq	r1, r3, lsl r1
 3b8:	01010101 	tsteq	r1, r1, lsl #2
 3bc:	01010101 	tsteq	r1, r1, lsl #2
 3c0:	01010101 	tsteq	r1, r1, lsl #2
 3c4:	01010101 	tsteq	r1, r1, lsl #2
 3c8:	01010113 	tsteq	r1, r3, lsl r1
 3cc:	01010101 	tsteq	r1, r1, lsl #2
 3d0:	01010101 	tsteq	r1, r1, lsl #2
 3d4:	01010101 	tsteq	r1, r1, lsl #2
 3d8:	01010101 	tsteq	r1, r1, lsl #2
 3dc:	01010113 	tsteq	r1, r3, lsl r1
 3e0:	01010101 	tsteq	r1, r1, lsl #2
 3e4:	01010101 	tsteq	r1, r1, lsl #2
 3e8:	01010101 	tsteq	r1, r1, lsl #2
 3ec:	01010101 	tsteq	r1, r1, lsl #2
 3f0:	01010113 	tsteq	r1, r3, lsl r1
 3f4:	01010101 	tsteq	r1, r1, lsl #2
 3f8:	01010101 	tsteq	r1, r1, lsl #2
 3fc:	01010101 	tsteq	r1, r1, lsl #2
 400:	01010101 	tsteq	r1, r1, lsl #2
 404:	01010113 	tsteq	r1, r3, lsl r1
 408:	01010101 	tsteq	r1, r1, lsl #2
 40c:	01010101 	tsteq	r1, r1, lsl #2
 410:	01010101 	tsteq	r1, r1, lsl #2
 414:	01010101 	tsteq	r1, r1, lsl #2
 418:	01010113 	tsteq	r1, r3, lsl r1
 41c:	01010101 	tsteq	r1, r1, lsl #2
 420:	01010101 	tsteq	r1, r1, lsl #2
 424:	01010101 	tsteq	r1, r1, lsl #2
 428:	01010101 	tsteq	r1, r1, lsl #2
 42c:	01010113 	tsteq	r1, r3, lsl r1
 430:	01010101 	tsteq	r1, r1, lsl #2
 434:	01010101 	tsteq	r1, r1, lsl #2
 438:	01010101 	tsteq	r1, r1, lsl #2
 43c:	01010101 	tsteq	r1, r1, lsl #2
 440:	01010113 	tsteq	r1, r3, lsl r1
 444:	01010101 	tsteq	r1, r1, lsl #2
 448:	01010101 	tsteq	r1, r1, lsl #2
 44c:	01010101 	tsteq	r1, r1, lsl #2
 450:	01010101 	tsteq	r1, r1, lsl #2
 454:	01010113 	tsteq	r1, r3, lsl r1
 458:	01010101 	tsteq	r1, r1, lsl #2
 45c:	01010101 	tsteq	r1, r1, lsl #2
 460:	01010101 	tsteq	r1, r1, lsl #2
 464:	01010101 	tsteq	r1, r1, lsl #2
 468:	01010113 	tsteq	r1, r3, lsl r1
 46c:	01010101 	tsteq	r1, r1, lsl #2
 470:	01010101 	tsteq	r1, r1, lsl #2
 474:	01010101 	tsteq	r1, r1, lsl #2
 478:	01010101 	tsteq	r1, r1, lsl #2
 47c:	01010113 	tsteq	r1, r3, lsl r1
 480:	01010101 	tsteq	r1, r1, lsl #2
 484:	01010101 	tsteq	r1, r1, lsl #2
 488:	01010101 	tsteq	r1, r1, lsl #2
 48c:	01010101 	tsteq	r1, r1, lsl #2
 490:	01010113 	tsteq	r1, r3, lsl r1
 494:	01010101 	tsteq	r1, r1, lsl #2
 498:	01010101 	tsteq	r1, r1, lsl #2
 49c:	01010101 	tsteq	r1, r1, lsl #2
 4a0:	01010101 	tsteq	r1, r1, lsl #2
 4a4:	01010113 	tsteq	r1, r3, lsl r1
 4a8:	01010101 	tsteq	r1, r1, lsl #2
 4ac:	01010101 	tsteq	r1, r1, lsl #2
 4b0:	01010101 	tsteq	r1, r1, lsl #2
 4b4:	01010101 	tsteq	r1, r1, lsl #2
 4b8:	01010113 	tsteq	r1, r3, lsl r1
 4bc:	01010101 	tsteq	r1, r1, lsl #2
 4c0:	01010101 	tsteq	r1, r1, lsl #2
 4c4:	01010101 	tsteq	r1, r1, lsl #2
 4c8:	01010101 	tsteq	r1, r1, lsl #2
 4cc:	01010113 	tsteq	r1, r3, lsl r1
 4d0:	01010101 	tsteq	r1, r1, lsl #2
 4d4:	01010101 	tsteq	r1, r1, lsl #2
 4d8:	01010101 	tsteq	r1, r1, lsl #2
 4dc:	01010101 	tsteq	r1, r1, lsl #2
 4e0:	01010113 	tsteq	r1, r3, lsl r1
 4e4:	01010101 	tsteq	r1, r1, lsl #2
 4e8:	01010101 	tsteq	r1, r1, lsl #2
 4ec:	01010101 	tsteq	r1, r1, lsl #2
 4f0:	01010101 	tsteq	r1, r1, lsl #2
 4f4:	01010113 	tsteq	r1, r3, lsl r1
 4f8:	01010101 	tsteq	r1, r1, lsl #2
 4fc:	01010101 	tsteq	r1, r1, lsl #2
 500:	01010101 	tsteq	r1, r1, lsl #2
 504:	01010101 	tsteq	r1, r1, lsl #2
 508:	01010113 	tsteq	r1, r3, lsl r1
 50c:	01010101 	tsteq	r1, r1, lsl #2
 510:	01010101 	tsteq	r1, r1, lsl #2
 514:	01010101 	tsteq	r1, r1, lsl #2
 518:	01010101 	tsteq	r1, r1, lsl #2
 51c:	01010113 	tsteq	r1, r3, lsl r1
 520:	01010101 	tsteq	r1, r1, lsl #2
 524:	01010101 	tsteq	r1, r1, lsl #2
 528:	01010101 	tsteq	r1, r1, lsl #2
 52c:	01010101 	tsteq	r1, r1, lsl #2
 530:	01010113 	tsteq	r1, r3, lsl r1
 534:	01010101 	tsteq	r1, r1, lsl #2
 538:	01010101 	tsteq	r1, r1, lsl #2
 53c:	01010101 	tsteq	r1, r1, lsl #2
 540:	01010101 	tsteq	r1, r1, lsl #2
 544:	01010113 	tsteq	r1, r3, lsl r1
 548:	13060105 	movwne	r0, #24837	; 0x6105
 54c:	03062c05 	movweq	r2, #27653	; 0x6c05
 550:	05052e35 	streq	r2, [r5, #-3637]	; 0xfffff1cb
 554:	2e05012f 	adfcssp	f0, f5, #10.0
 558:	13050501 	movwne	r0, #21761	; 0x5501
 55c:	01010101 	tsteq	r1, r1, lsl #2
 560:	01010101 	tsteq	r1, r1, lsl #2
 564:	01010101 	tsteq	r1, r1, lsl #2
 568:	01010101 	tsteq	r1, r1, lsl #2
 56c:	13010101 	movwne	r0, #4353	; 0x1101
 570:	01010101 	tsteq	r1, r1, lsl #2
 574:	01010101 	tsteq	r1, r1, lsl #2
 578:	01010101 	tsteq	r1, r1, lsl #2
 57c:	01010101 	tsteq	r1, r1, lsl #2
 580:	13010101 	movwne	r0, #4353	; 0x1101
 584:	01010101 	tsteq	r1, r1, lsl #2
 588:	01010101 	tsteq	r1, r1, lsl #2
 58c:	01010101 	tsteq	r1, r1, lsl #2
 590:	06010501 	streq	r0, [r1], -r1, lsl #10
 594:	06400513 			; <UNDEFINED> instruction: 0x06400513
 598:	2e7fa003 	cdpcs	0, 7, cr10, cr15, cr3, {0}
 59c:	05660106 	strbeq	r0, [r6, #-262]!	; 0xfffffefa
 5a0:	062f0605 	strteq	r0, [pc], -r5, lsl #12
 5a4:	01052e2e 	tsteq	r5, lr, lsr #28
 5a8:	061d059f 			; <UNDEFINED> instruction: 0x061d059f
 5ac:	2f05054f 	svccs	0x0005054f
 5b0:	0601054b 	streq	r0, [r1], -fp, asr #10
 5b4:	06310583 	ldrteq	r0, [r1], -r3, lsl #11
 5b8:	06663503 	strbteq	r3, [r6], -r3, lsl #10
 5bc:	06050501 	streq	r0, [r5], -r1, lsl #10
 5c0:	014b304b 	cmpeq	fp, fp, asr #32
 5c4:	011301d6 			; <UNDEFINED> instruction: 0x011301d6
 5c8:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5cc:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5d0:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5d4:	0113019e 			; <UNDEFINED> instruction: 0x0113019e
 5d8:	0113019e 			; <UNDEFINED> instruction: 0x0113019e
 5dc:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5e0:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5e4:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5e8:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5ec:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5f0:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 5f4:	0113019e 			; <UNDEFINED> instruction: 0x0113019e
 5f8:	0113019e 			; <UNDEFINED> instruction: 0x0113019e
 5fc:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 600:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 604:	011301ba 			; <UNDEFINED> instruction: 0x011301ba
 608:	0105019e 			; <UNDEFINED> instruction: 0x0105019e
 60c:	2d051306 	stccs	3, cr1, [r5, #-24]	; 0xffffffe8
 610:	020c0306 	andeq	r0, ip, #402653184	; 0x18000000
 614:	0106012a 	tsteq	r6, sl, lsr #2
 618:	4b060505 	blmi	181a34 <check_vm_structs+0x181228>
 61c:	2f062e06 	svccs	0x00062e06
 620:	01061f05 	tsteq	r6, r5, lsl #30
 624:	062e0505 	strteq	r0, [lr], -r5, lsl #10
 628:	01056767 	tsteq	r5, r7, ror #14
 62c:	14056706 	strne	r6, [r5], #-1798	; 0xfffff8fa
 630:	9e110306 	cdpls	3, 1, cr0, cr1, cr6, {0}
 634:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
 638:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 63c:	054c0625 	strbeq	r0, [ip, #-1573]	; 0xfffff9db
 640:	0f054b05 	svceq	0x00054b05
 644:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 648:	014c4b06 	cmpeq	ip, r6, lsl #22
 64c:	01150101 	tsteq	r5, r1, lsl #2
 650:	01010101 	tsteq	r1, r1, lsl #2
 654:	01010101 	tsteq	r1, r1, lsl #2
 658:	01010101 	tsteq	r1, r1, lsl #2
 65c:	01010101 	tsteq	r1, r1, lsl #2
 660:	01130101 	tsteq	r3, r1, lsl #2
 664:	01010101 	tsteq	r1, r1, lsl #2
 668:	01010101 	tsteq	r1, r1, lsl #2
 66c:	01010101 	tsteq	r1, r1, lsl #2
 670:	01010101 	tsteq	r1, r1, lsl #2
 674:	01130101 	tsteq	r3, r1, lsl #2
 678:	01010101 	tsteq	r1, r1, lsl #2
 67c:	01010101 	tsteq	r1, r1, lsl #2
 680:	01010101 	tsteq	r1, r1, lsl #2
 684:	01010101 	tsteq	r1, r1, lsl #2
 688:	01130101 	tsteq	r3, r1, lsl #2
 68c:	01010101 	tsteq	r1, r1, lsl #2
 690:	01010101 	tsteq	r1, r1, lsl #2
 694:	01010101 	tsteq	r1, r1, lsl #2
 698:	01010101 	tsteq	r1, r1, lsl #2
 69c:	01130101 	tsteq	r3, r1, lsl #2
 6a0:	01010101 	tsteq	r1, r1, lsl #2
 6a4:	01010101 	tsteq	r1, r1, lsl #2
 6a8:	01010101 	tsteq	r1, r1, lsl #2
 6ac:	03060105 	movweq	r0, #24837	; 0x6105
 6b0:	1a050109 	bne	140adc <check_vm_structs+0x1402d0>
 6b4:	01064c06 	tsteq	r6, r6, lsl #24
 6b8:	4b060505 	blmi	181ad4 <check_vm_structs+0x1812c8>
 6bc:	2f062e06 	svccs	0x00062e06
 6c0:	009e0167 	addseq	r0, lr, r7, ror #2
 6c4:	66030402 	strvs	r0, [r3], -r2, lsl #8
 6c8:	03040200 	movweq	r0, #16896	; 0x4200
 6cc:	00230513 	eoreq	r0, r3, r3, lsl r5
 6d0:	06030402 	streq	r0, [r3], -r2, lsl #8
 6d4:	00050501 	andeq	r0, r5, r1, lsl #10
 6d8:	4a030402 	bmi	c16e8 <check_vm_structs+0xc0edc>
 6dc:	03040200 	movweq	r0, #16896	; 0x4200
 6e0:	02006706 	andeq	r6, r0, #1572864	; 0x180000
 6e4:	004c0304 	subeq	r0, ip, r4, lsl #6
 6e8:	01030402 	tsteq	r3, r2, lsl #8
 6ec:	03040200 	movweq	r0, #16896	; 0x4200
 6f0:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
 6f4:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 6f8:	00130304 	andseq	r0, r3, r4, lsl #6
 6fc:	01030402 	tsteq	r3, r2, lsl #8
 700:	03040200 	movweq	r0, #16896	; 0x4200
 704:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 708:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 70c:	00130304 	andseq	r0, r3, r4, lsl #6
 710:	01030402 	tsteq	r3, r2, lsl #8
 714:	03040200 	movweq	r0, #16896	; 0x4200
 718:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 71c:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 720:	00130304 	andseq	r0, r3, r4, lsl #6
 724:	01030402 	tsteq	r3, r2, lsl #8
 728:	03040200 	movweq	r0, #16896	; 0x4200
 72c:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 730:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 734:	00130304 	andseq	r0, r3, r4, lsl #6
 738:	01030402 	tsteq	r3, r2, lsl #8
 73c:	03040200 	movweq	r0, #16896	; 0x4200
 740:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 744:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 748:	00130304 	andseq	r0, r3, r4, lsl #6
 74c:	01030402 	tsteq	r3, r2, lsl #8
 750:	03040200 	movweq	r0, #16896	; 0x4200
 754:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 758:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 75c:	00130304 	andseq	r0, r3, r4, lsl #6
 760:	01030402 	tsteq	r3, r2, lsl #8
 764:	03040200 	movweq	r0, #16896	; 0x4200
 768:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 76c:	02009e03 	andeq	r9, r0, #3, 28	; 0x30
 770:	00130304 	andseq	r0, r3, r4, lsl #6
 774:	01030402 	tsteq	r3, r2, lsl #8
 778:	03040200 	movweq	r0, #16896	; 0x4200
 77c:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
 780:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 784:	00130304 	andseq	r0, r3, r4, lsl #6
 788:	01030402 	tsteq	r3, r2, lsl #8
 78c:	03040200 	movweq	r0, #16896	; 0x4200
 790:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 794:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 798:	00130304 	andseq	r0, r3, r4, lsl #6
 79c:	01030402 	tsteq	r3, r2, lsl #8
 7a0:	03040200 	movweq	r0, #16896	; 0x4200
 7a4:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 7a8:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 7ac:	00130304 	andseq	r0, r3, r4, lsl #6
 7b0:	01030402 	tsteq	r3, r2, lsl #8
 7b4:	03040200 	movweq	r0, #16896	; 0x4200
 7b8:	0402009e 	streq	r0, [r2], #-158	; 0xffffff62
 7bc:	02000103 	andeq	r0, r0, #-1073741824	; 0xc0000000
 7c0:	05140304 	ldreq	r0, [r4, #-772]	; 0xfffffcfc
 7c4:	04020001 	streq	r0, [r2], #-1
 7c8:	004b0603 	subeq	r0, fp, r3, lsl #12
 7cc:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
 7d0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 7d4:	03060104 	movweq	r0, #24836	; 0x6104
 7d8:	02002e6f 	andeq	r2, r0, #1776	; 0x6f0
 7dc:	0a030104 	beq	c0bf4 <check_vm_structs+0xc03e8>
 7e0:	031d0566 	tsteq	sp, #427819008	; 0x19800000
 7e4:	012a020d 			; <UNDEFINED> instruction: 0x012a020d
 7e8:	2f2f0505 	svccs	0x002f0505
 7ec:	0601052f 	streq	r0, [r1], -pc, lsr #10
 7f0:	0002022f 	andeq	r0, r2, pc, lsr #4
 7f4:	Address 0x00000000000007f4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73726966 	cmnvc	r2, #1671168	; 0x198000
   4:	656c5f74 	strbvs	r5, [ip, #-3956]!	; 0xfffff08c
   8:	5f6c6576 	svcpl	0x006c6576
   c:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
  10:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0xfffff68e
  14:	5800726f 	stmdapl	r0, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
  18:	74705f50 	ldrbtvc	r5, [r0], #-3920	; 0xfffff0b0
  1c:	755f4300 	ldrbvc	r4, [pc, #-768]	; fffffd24 <check_vm_structs+0xfffff518>
  20:	6966696e 	stmdbvs	r6!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
  24:	655f6465 	ldrbvs	r6, [pc, #-1125]	; fffffbc7 <check_vm_structs+0xfffff3bb>
  28:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  2c:	324c0065 	subcc	r0, ip, #101, 0	; 0x65
  30:	616e655f 	cmnvs	lr, pc, asr r5
  34:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
  38:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
  3c:	6c6c615f 	stfvse	f6, [ip], #-380	; 0xfffffe84
  40:	73552f00 	cmpvc	r5, #0, 30
  44:	2f737265 	svccs	0x00737265
  48:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  4c:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  50:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  54:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  58:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  5c:	64006970 	strvs	r6, [r0], #-2416	; 0xfffff690
  60:	69616d6f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp, lr}^
  64:	6c66006e 	stclvs	0, cr0, [r6], #-440	; 0xfffffe48
  68:	00745f64 	rsbseq	r5, r4, r4, ror #30
  6c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  70:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  74:	41460074 	hvcmi	24580	; 0x6004
  78:	726f665f 	rsbvc	r6, pc, #99614720	; 0x5f00000
  7c:	615f6563 	cmpvs	pc, r3, ror #10
  80:	725f0070 	subsvc	r0, pc, #112, 0	; 0x70
  84:	72657365 	rsbvc	r7, r5, #-1811939327	; 0x94000001
  88:	30646576 	rsbcc	r6, r4, r6, ror r5
  8c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  90:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  94:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  98:	646c6600 	strbtvs	r6, [ip], #-1536	; 0xfffffa00
  9c:	6568635f 	strbvs	r6, [r8, #-863]!	; 0xfffffca1
  a0:	765f6b63 	ldrbvc	r6, [pc], -r3, ror #22
  a4:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xfffff39f
  a8:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
  ac:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffee4 <check_vm_structs+0xfffff6d8>
  b0:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
  b4:	68635f31 	stmdavs	r3!, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
  b8:	5f6b6365 	svcpl	0x006b6365
  bc:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  c0:	00737465 	rsbseq	r7, r3, r5, ror #8
  c4:	63695f49 	cmnvs	r9, #292	; 0x124
  c8:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  cc:	616e655f 	cmnvs	lr, pc, asr r5
  d0:	00656c62 	rsbeq	r6, r5, r2, ror #24
  d4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  d8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  dc:	6d6d2f63 	stclvs	15, cr2, [sp, #-396]!	; 0xfffffe74
  e0:	65682d75 	strbvs	r2, [r8, #-3445]!	; 0xfffff28b
  e4:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  e8:	00632e73 	rsbeq	r2, r3, r3, ror lr
  ec:	65707573 	ldrbvs	r7, [r0, #-1395]!	; 0xfffffa8d
  f0:	6f6c0072 	svcvs	0x006c0072
  f4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	5f646c66 	svcpl	0x00646c66
 104:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 108:	5f410074 	svcpl	0x00410074
 10c:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 110:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 114:	5f570074 	svcpl	0x00570074
 118:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 11c:	75625f65 	strbvc	r5, [r2, #-3941]!	; 0xfffff09b
 120:	6f6c0066 	svcvs	0x006c0066
 124:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 128:	5f00746e 	svcpl	0x0000746e
 12c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 130:	4f495443 	svcmi	0x00495443
 134:	005f5f4e 	subseq	r5, pc, lr, asr #30
 138:	61656c63 	cmnvs	r5, r3, ror #24
 13c:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 140:	746f6f62 	strbtvc	r6, [pc], #-3938	; 148 <.debug_str+0x148>
 144:	685f5600 	ldmdavs	pc, {r9, sl, ip, lr}^	; <UNPREDICTABLE>
 148:	5f686769 	svcpl	0x00686769
 14c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 150:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
 154:	646c6600 	strbtvs	r6, [ip], #-1536	; 0xfffffa00
 158:	006b6d5f 	rsbeq	r6, fp, pc, asr sp
 15c:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
 160:	5f6c6f72 	svcpl	0x006c6f72
 164:	31676572 	smccc	30290	; 0x7652
 168:	6972705f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 16c:	5200746e 	andpl	r7, r0, #1845493760	; 0x6e000000
 170:	6d6f725f 	sfmvs	f7, 2, [pc, #-380]!	; fffffffc <check_vm_structs+0xfffff7f0>
 174:	6f72705f 	svcvs	0x0072705f
 178:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
 17c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 180:	63206465 			; <UNDEFINED> instruction: 0x63206465
 184:	00726168 	rsbseq	r6, r2, r8, ror #2
 188:	5f626c74 	svcpl	0x00626c74
 18c:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
 190:	705f6769 	subsvc	r6, pc, r9, ror #14
 194:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 198:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 19c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1a4:	625f5a00 	subsvs	r5, pc, #0, 20
 1a8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 1ac:	72705f68 	rsbsvc	r5, r0, #104, 30	; 0x1a0
 1b0:	6c006465 	cfstrsvs	mvf6, [r0], {101}	; 0x65
 1b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1c8:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 1cc:	5f6b6365 	svcpl	0x006b6365
 1d0:	735f6d76 	cmpvc	pc, #7552	; 0x1d80
 1d4:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
 1d8:	70007374 	andvc	r7, r0, r4, ror r3
 1dc:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1e0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1ec:	5f455600 	svcpl	0x00455600
 1f0:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
 1f4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 1f8:	62735f00 	rsbsvs	r5, r3, #0, 30
 1fc:	5f00307a 	svcpl	0x0000307a
 200:	317a6273 	cmncc	sl, r3, ror r2
 204:	6e755f00 	cdpvs	15, 7, cr5, cr5, cr0, {0}
 208:	64657375 	strbtvs	r7, [r5], #-885	; 0xfffffc8b
 20c:	68730031 	ldmdavs	r3!, {r0, r4, r5}^
 210:	2074726f 	rsbscs	r7, r4, pc, ror #4
 214:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 218:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 21c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 220:	695f6e00 	ldmdbvs	pc, {r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 224:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
 228:	6e75006b 	cdpvs	0, 7, cr0, cr5, cr11, {3}
 22c:	65696669 	strbvs	r6, [r9, #-1641]!	; 0xfffff997
 230:	00705f64 	rsbseq	r5, r0, r4, ror #30
 234:	6e755f55 	mrcvs	15, 3, r5, cr5, cr5, {2}
 238:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 23c:	0064656e 	rsbeq	r6, r4, lr, ror #10
 240:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 244:	6e6f6300 	cdpvs	3, 6, cr6, cr15, cr0, {0}
 248:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 80 <.debug_str+0x80>
 24c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
 250:	61735f31 	cmnvs	r3, r1, lsr pc
 254:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 258:	6568635f 	strbvs	r6, [r8, #-863]!	; 0xfffffca1
 25c:	6e006b63 	vmlsvs.f64	d6, d0, d19
 260:	6c5f645f 	cfldrdvs	mvd6, [pc], {95}	; 0x5f
 264:	006b636f 	rsbeq	r6, fp, pc, ror #6
 268:	5f554d4d 	svcpl	0x00554d4d
 26c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 270:	0064656c 	rsbeq	r6, r4, ip, ror #10
 274:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 278:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0xfffffd9b
 27c:	66003164 	strvs	r3, [r0], -r4, ror #2
 280:	635f646c 	cmpvs	pc, #108, 8	; 0x6c000000
 284:	6b636568 	blvs	18d982c <check_vm_structs+0x18d9020>
 288:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 28c:	73746573 	cmnvc	r4, #482344960	; 0x1cc00000
 290:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 294:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 298:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 29c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 2a0:	31393130 	teqcc	r9, r0, lsr r1
 2a4:	20353230 	eorscs	r3, r5, r0, lsr r2
 2a8:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 2ac:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 2b0:	415b2029 	cmpmi	fp, r9, lsr #32
 2b4:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 2b8:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 2bc:	6172622d 	cmnvs	r2, sp, lsr #4
 2c0:	2068636e 	rsbcs	r6, r8, lr, ror #6
 2c4:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 2c8:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 2cc:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 2d0:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 2d4:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 2d8:	613d7570 	teqvs	sp, r0, ror r5
 2dc:	31316d72 	teqcc	r1, r2, ror sp
 2e0:	7a6a3637 	bvc	1a8dbc4 <check_vm_structs+0x1a8d3b8>
 2e4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 2e8:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 2ec:	613d656e 	teqvs	sp, lr, ror #10
 2f0:	31316d72 	teqcc	r1, r2, ror sp
 2f4:	7a6a3637 	bvc	1a8dbd8 <check_vm_structs+0x1a8d3cc>
 2f8:	20732d66 	rsbscs	r2, r3, r6, ror #26
 2fc:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 300:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 304:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 308:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 30c:	616d2d20 	cmnvs	sp, r0, lsr #26
 310:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 314:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 318:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 31c:	6b36766d 	blvs	d9dcd8 <check_vm_structs+0xd9d4cc>
 320:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 324:	20626467 	rsbcs	r6, r2, r7, ror #8
 328:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 32c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 330:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 334:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 338:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 33c:	61747365 	cmnvs	r4, r5, ror #6
 340:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 344:	61640067 	cmnvs	r4, r7, rrx
 348:	72006174 	andvc	r6, r0, #29
 34c:	5f646165 	svcpl	0x00646165
 350:	616d6f64 	cmnvs	sp, r4, ror #30
 354:	615f6e69 	cmpvs	pc, r9, ror #28
 358:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
 35c:	74635f73 	strbtvc	r5, [r3], #-3955	; 0xfffff08d
 360:	6c006c72 	stcvs	12, cr6, [r0], {114}	; 0x72
 364:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 368:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 36c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 370:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 374:	5f525200 	svcpl	0x00525200
 378:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
 37c:	65725f65 	ldrbvs	r5, [r2, #-3941]!	; 0xfffff09b
 380:	61680070 	smcvs	32768	; 0x8000
 384:	705f6873 	subsvc	r6, pc, r3, ror r8	; <UNPREDICTABLE>
 388:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 38c:	626c7400 	rsbvs	r7, ip, #0, 8
 390:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
 394:	00676966 	rsbeq	r6, r7, r6, ror #18
 398:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
 39c:	5f6c6f72 	svcpl	0x006c6f72
 3a0:	31676572 	smccc	30290	; 0x7652
 3a4:	73616600 	cmnvc	r1, #0, 12
 3a8:	61685f74 	smcvs	34292	; 0x85f4
 3ac:	42006873 	andmi	r6, r0, #7536640	; 0x730000
 3b0:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 3b4:	006e6169 	rsbeq	r6, lr, r9, ror #2
 3b8:	66696873 			; <UNDEFINED> instruction: 0x66696873
 3bc:	65730074 	ldrbvs	r0, [r3, #-116]!	; 0xffffff8c
 3c0:	61625f63 	cmnvs	r2, r3, ror #30
 3c4:	615f6573 	cmpvs	pc, r3, ror r5	; <UNPREDICTABLE>
 3c8:	00726464 	rsbseq	r6, r2, r4, ror #8
 3cc:	5f626c74 	svcpl	0x00626c74
 3d0:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
 3d4:	635f6769 	cmpvs	pc, #27525120	; 0x1a40000
 3d8:	6b636568 	blvs	18d9980 <check_vm_structs+0x18d9174>
 3dc:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
 3e0:	73746573 	cmnvc	r4, #482344960	; 0x1cc00000
 3e4:	5f525400 	svcpl	0x00525400
 3e8:	5f786574 	svcpl	0x00786574
 3ec:	616d6572 	smcvs	54866	; 0xd652
 3f0:	72700070 	rsbsvc	r0, r0, #112, 0	; 0x70
 3f4:	6b746e69 	blvs	1d1bda0 <check_vm_structs+0x1d1b594>
 3f8:	6d6f6400 	cfstrdvs	mvd6, [pc, #-0]	; 400 <.debug_str+0x400>
 3fc:	5f6e6961 	svcpl	0x006e6961
 400:	5f6c6361 	svcpl	0x006c6361
 404:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 408:	5f530074 	svcpl	0x00530074
 40c:	746f7270 	strbtvc	r7, [pc], #-624	; 414 <control_reg1_print+0x64>
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <check_vm_structs+0x809de4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	040e0a70 	streq	r0, [lr], #-2672	; 0xfffff590
  2c:	00000b42 	andeq	r0, r0, r2, asr #22
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  3c:	0000018c 	andeq	r0, r0, ip, lsl #3
  40:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  44:	100e4201 	andne	r4, lr, r1, lsl #4
  48:	040e0a6a 	streq	r0, [lr], #-2666	; 0xfffff596
  4c:	00000b42 	andeq	r0, r0, r2, asr #22
  50:	0000000c 	andeq	r0, r0, ip
  54:	00000000 	andeq	r0, r0, r0
  58:	00000348 	andeq	r0, r0, r8, asr #6
  5c:	00000004 	andeq	r0, r0, r4
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	0000034c 	andeq	r0, r0, ip, asr #6
  6c:	00000008 	andeq	r0, r0, r8
  70:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  74:	00000001 	andeq	r0, r0, r1
  78:	00000018 	andeq	r0, r0, r8, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000354 	andeq	r0, r0, r4, asr r3
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  8c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  90:	00018e02 	andeq	r8, r1, r2, lsl #28
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000388 	andeq	r0, r0, r8, lsl #7
  a0:	00000028 	andeq	r0, r0, r8, lsr #32
  a4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a8:	00018e02 	andeq	r8, r1, r2, lsl #28
  ac:	00000018 	andeq	r0, r0, r8, lsl r0
  b0:	00000000 	andeq	r0, r0, r0
  b4:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
  b8:	00000208 	andeq	r0, r0, r8, lsl #4
  bc:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  c0:	86038504 	strhi	r8, [r3], -r4, lsl #10
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
  d4:	0000004c 	andeq	r0, r0, ip, asr #32
  d8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  dc:	00018e02 	andeq	r8, r1, r2, lsl #28
  e0:	0000000c 	andeq	r0, r0, ip
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000604 	andeq	r0, r0, r4, lsl #12
  ec:	00000008 	andeq	r0, r0, r8
  f0:	00000018 	andeq	r0, r0, r8, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0000060c 	andeq	r0, r0, ip, lsl #12
  fc:	00000020 	andeq	r0, r0, r0, lsr #32
 100:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 104:	280e4201 	stmdacs	lr, {r0, r9, lr}
 108:	00040e4a 	andeq	r0, r4, sl, asr #28
 10c:	00000018 	andeq	r0, r0, r8, lsl r0
 110:	00000000 	andeq	r0, r0, r0
 114:	0000062c 	andeq	r0, r0, ip, lsr #12
 118:	000001e0 	andeq	r0, r0, r0, ror #3
 11c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 120:	86038504 	strhi	r8, [r3], -r4, lsl #10
 124:	00018e02 	andeq	r8, r1, r2, lsl #28
 128:	00000014 	andeq	r0, r0, r4, lsl r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	0000080c 	andeq	r0, r0, ip, lsl #16
 134:	00000014 	andeq	r0, r0, r4, lsl r0
 138:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 13c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <check_vm_structs+0x12cd020>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <check_vm_structs+0x45c24>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	e1a06002 	mov	r6, r2
  10:	e59f3020 	ldr	r3, [pc, #32]	; 38 <panic+0x38>
  14:	e5933000 	ldr	r3, [r3]
  18:	e59f001c 	ldr	r0, [pc, #28]	; 3c <panic+0x3c>
  1c:	e12fff33 	blx	r3
  20:	e1a03006 	mov	r3, r6
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59f000c 	ldr	r0, [pc, #12]	; 40 <panic+0x40>
  30:	ebfffffe 	bl	0 <printk>
  34:	ebfffffe 	bl	0 <rpi_reboot>
	...
  40:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000012c 	andeq	r0, r0, ip, lsr #2
  10:	0001ff0c 	andeq	pc, r1, ip, lsl #30
	...
  1c:	00004400 	andeq	r4, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	af070403 	svcge	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	01110601 	tsteq	r1, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f205 	andeq	pc, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000108 	andeq	r0, r0, r8, lsl #2
  48:	d3050803 	movwle	r0, #22531	; 0x5803
  4c:	03000000 	movweq	r0, #0
  50:	00630801 	rsbeq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00008307 	andeq	r8, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000071 	andeq	r0, r0, r1, ror r0
  64:	bc070803 	stclt	8, cr0, [r7], {3}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	e1060000 	mrs	r0, (UNDEF: 6)
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ed 	andeq	r0, r0, sp, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01030600 	tsteq	r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c4:	a10d0b03 	tstge	sp, r3, lsl #22
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	00000096 	muleq	r0, r6, r0
  d0:	a10d0c03 	tstge	sp, r3, lsl #24
  d4:	06000000 	streq	r0, [r0], -r0
  d8:	00000036 	andeq	r0, r0, r6, lsr r0
  dc:	a10d0d03 	tstge	sp, r3, lsl #26
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	000000a3 	andeq	r0, r0, r3, lsr #1
  e8:	a10d0e03 	tstge	sp, r3, lsl #28
  ec:	06000000 	streq	r0, [r0], -r0
  f0:	000001e1 	andeq	r0, r0, r1, ror #3
  f4:	a10d0f03 	tstge	sp, r3, lsl #30
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	00000044 	andeq	r0, r0, r4, asr #32
 100:	a10d1003 	tstge	sp, r3
 104:	06000000 	streq	r0, [r0], -r0
 108:	00000056 	andeq	r0, r0, r6, asr r0
 10c:	a10d1103 	tstge	sp, r3, lsl #2
 110:	06000000 	streq	r0, [r0], -r0
 114:	0000011d 	andeq	r0, r0, sp, lsl r1
 118:	a10d1203 	tstge	sp, r3, lsl #4
 11c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 120:	00000029 	andeq	r0, r0, r9, lsr #32
 124:	00070501 	andeq	r0, r7, r1, lsl #10
 128:	44000000 	strmi	r0, [r0], #-0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001b79c 	muleq	r1, ip, r7
 134:	00510a00 	subseq	r0, r1, r0, lsl #20
 138:	05010000 	streq	r0, [r1, #-0]
 13c:	00009b1a 	andeq	r9, r0, sl, lsl fp
 140:	00000400 	andeq	r0, r0, r0, lsl #8
 144:	00000000 	andeq	r0, r0, r0
 148:	002f0a00 	eoreq	r0, pc, r0, lsl #20
 14c:	05010000 	streq	r0, [r1, #-0]
 150:	00002524 	andeq	r2, r0, r4, lsr #10
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00002200 	andeq	r2, r0, r0, lsl #4
 15c:	736d0b00 	cmnvc	sp, #0, 22
 160:	05010067 	streq	r0, [r1, #-103]	; 0xffffff99
 164:	00009b38 	andeq	r9, r0, r8, lsr fp
 168:	00004800 	andeq	r4, r0, r0, lsl #16
 16c:	00004400 	andeq	r4, r0, r0, lsl #8
 170:	00200c00 	eoreq	r0, r0, r0, lsl #24
 174:	01840000 	orreq	r0, r4, r0
 178:	010d0000 	mrseq	r0, (UNDEF: 13)
 17c:	00030550 	andeq	r0, r3, r0, asr r5
 180:	00000000 	andeq	r0, r0, r0
 184:	0000340e 	andeq	r3, r0, lr, lsl #8
 188:	0001b700 	andeq	fp, r1, r0, lsl #14
 18c:	0001ad00 	andeq	sl, r1, r0, lsl #26
 190:	50010d00 	andpl	r0, r1, r0, lsl #26
 194:	000c0305 	andeq	r0, ip, r5, lsl #6
 198:	010d0000 	mrseq	r0, (UNDEF: 13)
 19c:	00740251 	rsbseq	r0, r4, r1, asr r2
 1a0:	0252010d 	subseq	r0, r2, #1073741827	; 0x40000003
 1a4:	010d0075 	tsteq	sp, r5, ror r0
 1a8:	00760253 	rsbseq	r0, r6, r3, asr r2
 1ac:	00380f00 	eorseq	r0, r8, r0, lsl #30
 1b0:	01c30000 	biceq	r0, r3, r0
 1b4:	10000000 	andne	r0, r0, r0
 1b8:	000000fc 	strdeq	r0, [r0], -ip
 1bc:	000000fc 	strdeq	r0, [r0], -ip
 1c0:	10062802 	andne	r2, r6, r2, lsl #16
 1c4:	0000001e 	andeq	r0, r0, lr, lsl r0
 1c8:	0000001e 	andeq	r0, r0, lr, lsl r0
 1cc:	00066402 	andeq	r6, r6, r2, lsl #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <panic+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <panic+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <panic+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a0e0300 	bcc	380c84 <panic+0x380c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <panic+0x200c98>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	1742b717 	smlaldne	fp, r2, r7, r7
  a0:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  a4:	11010182 	smlabbne	r1, r2, r1, r0
  a8:	00130101 	andseq	r0, r3, r1, lsl #2
  ac:	828a0d00 	addhi	r0, sl, #0, 26
  b0:	18020001 	stmdane	r2, {r0}
  b4:	00184291 	mulseq	r8, r1, r2
  b8:	82890e00 	addhi	r0, r9, #0, 28
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	movwne	r1, #4913	; 0x1331
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11000182 	smlabbne	r0, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	002e1000 	eoreq	r1, lr, r0
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <panic+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	44000000 	strmi	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  28:	001f0000 	andseq	r0, pc, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001f51 	andeq	r1, r0, r1, asr pc
  34:	00004400 	andeq	r4, r0, r0, lsl #8
  38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  4c:	0000001f 	andeq	r0, r0, pc, lsl r0
  50:	1f520001 	svcne	0x00520001
  54:	44000000 	strmi	r0, [r0], #-0
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	00005600 	andeq	r5, r0, r0, lsl #12
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000089 	andeq	r0, r0, r9, lsl #1
   4:	00690003 	rsbeq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	696e6170 	stmdbvs	lr!, {r4, r5, r6, r8, sp, lr}^
  50:	00632e63 	rsbeq	r2, r3, r3, ror #28
  54:	72000001 	andvc	r0, r0, #1, 0
  58:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
  6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  70:	05000000 	streq	r0, [r0, #-0]
  74:	0205003d 	andeq	r0, r5, #61, 0	; 0x3d
  78:	00000000 	andeq	r0, r0, r0
  7c:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
  80:	06830605 	streq	r0, [r3], r5, lsl #12
  84:	9f2f0666 	svcls	0x002f0666
  88:	01000802 	tsteq	r0, r2, lsl #16
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <panic+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	70720069 	rsbsvc	r0, r2, r9, rrx
  20:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
  24:	746f6f62 	strbtvc	r6, [pc], #-3938	; 2c <.debug_str+0x2c>
  28:	6e617000 	cdpvs	0, 6, cr7, cr1, cr0, {0}
  2c:	6c006369 	stcvs	3, cr6, [r0], {105}	; 0x69
  30:	6e656e69 	cdpvs	14, 6, cr6, cr5, cr9, {3}
  34:	5f5f006f 	svcpl	0x005f006f
  38:	5f737362 	svcpl	0x00737362
  3c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  40:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
  44:	61645f5f 	cmnvs	r4, pc, asr pc
  48:	655f6174 	ldrbvs	r6, [pc, #-372]	; fffffedc <panic+0xfffffedc>
  4c:	5f5f646e 	svcpl	0x005f646e
  50:	6c696600 	stclvs	6, cr6, [r9], #-0
  54:	5f5f0065 	svcpl	0x005f0065
  58:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  5c:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  60:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  64:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  68:	2064656e 	rsbcs	r6, r4, lr, ror #10
  6c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  70:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  74:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	7300746e 	movwvc	r7, #1134	; 0x46e
  84:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  88:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  8c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  90:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  94:	5f5f0074 	svcpl	0x005f0074
  98:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  9c:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  a0:	5f005f5f 	svcpl	0x00005f5f
  a4:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  a8:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  ac:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d0:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  d4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  e4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  e8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  ec:	61686300 	cmnvs	r8, r0, lsl #6
  f0:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  f4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  fc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 100:	70006b74 	andvc	r6, r0, r4, ror fp
 104:	006b7475 	rsbeq	r7, fp, r5, ror r4
 108:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 10c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 110:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 114:	2064656e 	rsbcs	r6, r4, lr, ror #10
 118:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 11c:	685f5f00 	ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 120:	5f706165 	svcpl	0x00706165
 124:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 128:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 12c:	20554e47 	subscs	r4, r5, r7, asr #28
 130:	20393943 	eorscs	r3, r9, r3, asr #18
 134:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 138:	30322031 	eorscc	r2, r2, r1, lsr r0
 13c:	30313931 	eorscc	r3, r1, r1, lsr r9
 140:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 144:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 148:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 14c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 150:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 154:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 158:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 15c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 160:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 164:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 168:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 16c:	205d3939 	subscs	r3, sp, r9, lsr r9
 170:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 174:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 178:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 17c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 180:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 184:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 188:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 18c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 190:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 194:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 198:	6f6c666d 	svcvs	0x006c666d
 19c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1a0:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1a4:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1a8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1ac:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1b0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1b4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1b8:	7a6b3676 	bvc	1acdb98 <panic+0x1acdb98>
 1bc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1c0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1c4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1c8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1cc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1d0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1d4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1d8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1dc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1e0:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 1e8 <.debug_str+0x1e8>
 1e4:	5f617461 	svcpl	0x00617461
 1e8:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 1ec:	005f5f74 	subseq	r5, pc, r4, ror pc	; <UNPREDICTABLE>
 1f0:	6f635f5f 	svcvs	0x00635f5f
 1f4:	735f6564 	cmpvc	pc, #100, 10	; 0x19000000
 1f8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 1fc:	73005f5f 	movwvc	r5, #3935	; 0xf5f
 200:	66666174 			; <UNDEFINED> instruction: 0x66666174
 204:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 208:	6e61702f 	cdpvs	0, 6, cr7, cr1, cr15, {1}
 20c:	632e6369 			; <UNDEFINED> instruction: 0x632e6369
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <panic+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <panic+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31, 0
   8:	e3500010 	cmp	r0, #16, 0
   c:	13a00000 	movne	r0, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31, 0
  20:	e3833010 	orr	r3, r3, #16, 0
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0, 0
  38:	1a000009 	bne	64 <rpi_reboot+0x38>
  3c:	ebfffffe 	bl	0 <uart_flush_tx>
  40:	e3a0000a 	mov	r0, #10, 0
  44:	ebfffffe 	bl	0 <delay_ms>
  48:	e59f101c 	ldr	r1, [pc, #28]	; 6c <rpi_reboot+0x40>
  4c:	e59f001c 	ldr	r0, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	ebfffffe 	bl	0 <PUT32>
  54:	e59f1018 	ldr	r1, [pc, #24]	; 74 <rpi_reboot+0x48>
  58:	e59f0018 	ldr	r0, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	ebfffffe 	bl	0 <PUT32>
  60:	eafffffe 	b	60 <rpi_reboot+0x34>
  64:	ebfffffe 	bl	18 <set_user_level>
  68:	eafffff3 	b	3c <rpi_reboot+0x10>
  6c:	5a000001 	bpl	78 <rpi_reboot+0x4c>
  70:	20100024 	andscs	r0, r0, r4, lsr #32
  74:	5a000020 	bpl	fc <rpi_reboot+0xd0>
  78:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000220 	andeq	r0, r0, r0, lsr #4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000013c 	andeq	r0, r0, ip, lsr r1
  10:	0000cb0c 	andeq	ip, r0, ip, lsl #22
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	000000a7 	andeq	r0, r0, r7, lsr #1
  38:	30060104 	andcc	r0, r6, r4, lsl #2
  3c:	04000001 	streq	r0, [r0], #-1
  40:	00fd0502 	rscseq	r0, sp, r2, lsl #10
  44:	04040000 	streq	r0, [r4], #-0
  48:	00011905 	andeq	r1, r1, r5, lsl #18
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	000000de 	ldrdeq	r0, [r0], -lr
  54:	51080104 	tstpl	r8, r4, lsl #2
  58:	04000000 	streq	r0, [r0], #-0
  5c:	007a0702 	rsbseq	r0, sl, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00006807 	andeq	r6, r0, r7, lsl #16
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000000b4 	strheq	r0, [r0], -r4
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	000000ec 	andeq	r0, r0, ip, ror #1
  84:	8b0e1c02 	blhi	387094 <rpi_reboot+0x387068>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	0000f808 	andeq	pc, r0, r8, lsl #16
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	07070000 	streq	r0, [r7, -r0]
  b4:	02000001 	andeq	r0, r0, #1, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00002909 	andeq	r2, r0, r9, lsl #18
  c8:	110d0100 	mrsne	r0, (UNDEF: 29)
  cc:	00000031 	andeq	r0, r0, r1, lsr r0
  d0:	00001e0a 	andeq	r1, r0, sl, lsl #28
  d4:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	00000050 	andeq	r0, r0, r0, asr r0
  e0:	01a59c01 			; <UNDEFINED> instruction: 0x01a59c01
  e4:	0c0b0000 	stceq	0, cr0, [fp], {-0}
  e8:	01000001 	tsteq	r0, r1
  ec:	002c0f2f 	eoreq	r0, ip, pc, lsr #30
  f0:	00020000 	andeq	r0, r2, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	340b0000 	strcc	r0, [fp], #-0
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	002c0f30 	eoreq	r0, ip, r0, lsr pc
 104:	001c0000 	andseq	r0, ip, r0
 108:	001a0000 	andseq	r0, sl, r0
 10c:	8d0b0000 	stchi	0, cr0, [fp, #-0]
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	002c0f31 	eoreq	r0, ip, r1, lsr pc
 118:	00360000 	eorseq	r0, r6, r0
 11c:	00340000 	eorseq	r0, r4, r0
 120:	f10b0000 			; <UNDEFINED> instruction: 0xf10b0000
 124:	01000001 	tsteq	r0, r1
 128:	002c0f32 	eoreq	r0, ip, r2, lsr pc
 12c:	004f0000 	subeq	r0, pc, r0
 130:	004d0000 	subeq	r0, sp, r0
 134:	340c0000 	strcc	r0, [ip], #-0
 138:	d0000000 	andle	r0, r0, r0
 13c:	0c000001 	stceq	0, cr0, [r0], {1}
 140:	00000040 	andeq	r0, r0, r0, asr #32
 144:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 148:	0000480d 	andeq	r4, r0, sp, lsl #16
 14c:	00020b00 	andeq	r0, r2, r0, lsl #22
 150:	00015b00 	andeq	r5, r1, r0, lsl #22
 154:	50010e00 	andpl	r0, r1, r0, lsl #28
 158:	0d003a01 	vstreq	s6, [r0, #-4]
 15c:	00000054 	andeq	r0, r0, r4, asr r0
 160:	00000217 	andeq	r0, r0, r7, lsl r2
 164:	0000017b 	andeq	r0, r0, fp, ror r1
 168:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 16c:	1000240c 	andne	r2, r0, ip, lsl #8
 170:	51010e20 	tstpl	r1, r0, lsr #28
 174:	00010c05 	andeq	r0, r1, r5, lsl #24
 178:	0d005a00 	vstreq	s10, [r0, #-0]
 17c:	00000060 	andeq	r0, r0, r0, rrx
 180:	00000217 	andeq	r0, r0, r7, lsl r2
 184:	0000019b 	muleq	r0, fp, r1
 188:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 18c:	10001c0c 	andne	r1, r0, ip, lsl #24
 190:	51010e20 	tstpl	r1, r0, lsr #28
 194:	00200c05 	eoreq	r0, r0, r5, lsl #24
 198:	0c005a00 			; <UNDEFINED> instruction: 0x0c005a00
 19c:	00000068 	andeq	r0, r0, r8, rrx
 1a0:	000001a5 	andeq	r0, r0, r5, lsr #3
 1a4:	00420f00 	subeq	r0, r2, r0, lsl #30
 1a8:	17010000 	strne	r0, [r1, -r0]
 1ac:	00001806 	andeq	r1, r0, r6, lsl #16
 1b0:	00001400 	andeq	r1, r0, r0, lsl #8
 1b4:	d09c0100 	addsle	r0, ip, r0, lsl #2
 1b8:	0b000001 	bleq	1c4 <.debug_info+0x1c4>
 1bc:	00000114 	andeq	r0, r0, r4, lsl r1
 1c0:	310e1801 	tstcc	lr, r1, lsl #16
 1c4:	6a000000 	bvs	8 <.debug_info+0x8>
 1c8:	64000000 	strvs	r0, [r0], #-0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	00009910 	andeq	r9, r0, r0, lsl r9
 1d4:	050e0100 	streq	r0, [lr, #-256]	; 0xffffff00
 1d8:	00000025 	andeq	r0, r0, r5, lsr #32
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	00000018 	andeq	r0, r0, r8, lsl r0
 1e4:	01ff9c01 	mvnseq	r9, r1, lsl #24
 1e8:	140b0000 	strne	r0, [fp], #-0
 1ec:	01000001 	tsteq	r0, r1
 1f0:	00310e0f 	eorseq	r0, r1, pc, lsl #28
 1f4:	00980000 	addseq	r0, r8, r0
 1f8:	00940000 	addseq	r0, r4, r0
 1fc:	11000000 	mrsne	r0, (UNDEF: 0)
 200:	00000122 	andeq	r0, r0, r2, lsr #2
 204:	00000122 	andeq	r0, r0, r2, lsr #2
 208:	11064602 	tstne	r6, r2, lsl #12
 20c:	0000005f 	andeq	r0, r0, pc, asr r0
 210:	0000005f 	andeq	r0, r0, pc, asr r0
 214:	11065102 	tstne	r6, r2, lsl #2
 218:	0000003c 	andeq	r0, r0, ip, lsr r0
 21c:	0000003c 	andeq	r0, r0, ip, lsr r0
 220:	0006a102 	andeq	sl, r6, r2, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <rpi_reboot+0x380c20>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reboot+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	11190187 	tstne	r9, r7, lsl #3
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	0300340b 	movweq	r3, #1035	; 0x40b
  90:	3b0b3a0e 	blcc	2ce8d0 <rpi_reboot+0x2ce8a4>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  9c:	00001742 	andeq	r1, r0, r2, asr #14
  a0:	0182890c 	orreq	r8, r2, ip, lsl #18
  a4:	31011100 	mrscc	r1, (UNDEF: 17)
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	01018289 	smlabbeq	r1, r9, r2, r8
  b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	01828a0e 	orreq	r8, r2, lr, lsl #20
  bc:	91180200 	tstls	r8, r0, lsl #4
  c0:	00001842 	andeq	r1, r0, r2, asr #16
  c4:	3f012e0f 	svccc	0x00012e0f
  c8:	3a0e0319 	bcc	380d34 <rpi_reboot+0x380d08>
  cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d0:	1119270b 	tstne	r9, fp, lsl #14
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <rpi_reboot+0x380d24>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	13011942 	movwne	r1, #6466	; 0x1942
  fc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 100:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 104:	030e6e19 	movweq	r6, #60953	; 0xee19
 108:	3b0b3a0e 	blcc	2ce948 <rpi_reboot+0x2ce91c>
 10c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00480001 	subeq	r0, r8, r1
   4:	00640000 	rsbeq	r0, r4, r0
   8:	00060000 	andeq	r0, r6, r0
   c:	10001c0c 	andne	r1, r0, ip, lsl #24
  10:	00009f20 	andeq	r9, r0, r0, lsr #30
  14:	00000000 	andeq	r0, r0, r0
  18:	00020000 	andeq	r0, r2, r0
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000064 	andeq	r0, r0, r4, rrx
  24:	240c0006 	strcs	r0, [ip], #-6
  28:	9f201000 	svcls	0x00201000
	...
  34:	00480003 	subeq	r0, r8, r3
  38:	00640000 	rsbeq	r0, r4, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  48:	00000000 	andeq	r0, r0, r0
  4c:	48000400 	stmdami	r0, {sl}
  50:	64000000 	strvs	r0, [r0], #-0
  54:	03000000 	movweq	r0, #0
  58:	9f200800 	svcls	0x00200800
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00180000 	andseq	r0, r8, r0
  6c:	001c0000 	andseq	r0, ip, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	001c9f30 	andseq	r9, ip, r0, lsr pc
  78:	00200000 	eoreq	r0, r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00002453 	andeq	r2, r0, r3, asr r4
  84:	00002c00 	andeq	r2, r0, r0, lsl #24
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00000002 	andeq	r0, r0, r2
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000004 	andeq	r0, r0, r4
  a0:	9f300002 	svcls	0x00300002
  a4:	00000004 	andeq	r0, r0, r4
  a8:	00000008 	andeq	r0, r0, r8
  ac:	00500001 	subseq	r0, r0, r1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c8 	andeq	r0, r0, r8, asr #1
   4:	00580003 	subseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f626572 	svcvs	0x00626572
  50:	632e746f 			; <UNDEFINED> instruction: 0x632e746f
  54:	00000100 	andeq	r0, r0, r0, lsl #2
  58:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  5c:	00020068 	andeq	r0, r2, r8, rrx
  60:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  64:	00020500 	andeq	r0, r2, r0, lsl #10
  68:	03000000 	movweq	r0, #0
  6c:	0505010d 	streq	r0, [r5, #-269]	; 0xfffffef3
  70:	05311313 	ldreq	r1, [r1, #-787]!	; 0xfffffced
  74:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  78:	1b052f01 	blne	14bc84 <rpi_reboot+0x14bc58>
  7c:	05058506 	streq	r8, [r5, #-1286]	; 0xfffffafa
  80:	09051413 	stmdbeq	r5, {r0, r1, r4, sl, ip}
  84:	0616052f 	ldreq	r0, [r6], -pc, lsr #10
  88:	2e0e0501 	cfsh32cs	mvfx0, mvfx14, #1
  8c:	2f060505 	svccs	0x00060505
  90:	2f060105 	svccs	0x00060105
  94:	30061705 	andcc	r1, r6, r5, lsl #14
  98:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb9b <rpi_reboot+0xfffffb6f>
  9c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  a0:	05052e07 	streq	r2, [r5, #-3591]	; 0xfffff1f9
  a4:	4a0b0306 	bmi	2c0cc4 <rpi_reboot+0x2c0c98>
  a8:	13134d2f 	tstne	r3, #3008	; 0xbc0
  ac:	00671513 	rsbeq	r1, r7, r3, lsl r5
  b0:	67010402 	strvs	r0, [r1, -r2, lsl #8]
  b4:	02000d05 	andeq	r0, r0, #320	; 0x140
  b8:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  bc:	0402000a 	streq	r0, [r2], #-10
  c0:	09050101 	stmdbeq	r5, {r0, r8}
  c4:	022e6a03 	eoreq	r6, lr, #12288	; 0x3000
  c8:	0101000c 	tsteq	r1, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <rpi_reboot+0x195b98c>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	70720069 	rsbsvc	r0, r2, r9, rrx
  20:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
  24:	746f6f62 	strbtvc	r6, [pc], #-3938	; 2c <.debug_str+0x2c>
  28:	65737500 	ldrbvs	r7, [r3, #-1280]!	; 0xfffffb00
  2c:	656c5f72 	strbvs	r5, [ip, #-3954]!	; 0xfffff08e
  30:	006c6576 	rsbeq	r6, ip, r6, ror r5
  34:	575f4d50 			; <UNDEFINED> instruction: 0x575f4d50
  38:	00474f44 	subeq	r4, r7, r4, asr #30
  3c:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  40:	65730032 	ldrbvs	r0, [r3, #-50]!	; 0xffffffce
  44:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  48:	6c5f7265 	lfmvs	f7, 2, [pc], {101}	; 0x65
  4c:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  5c:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  60:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  64:	00736d5f 	rsbseq	r6, r3, pc, asr sp
  68:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  7c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  80:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  84:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  88:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  8c:	5f4d5000 	svcpl	0x004d5000
  90:	53534150 	cmppl	r3, #20
  94:	44524f57 	ldrbmi	r4, [r2], #-3927	; 0xfffff0a9
  98:	5f746100 	svcpl	0x00746100
  9c:	72657375 	rsbvc	r7, r5, #-738197503	; 0xd4000001
  a0:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
  a4:	75006c65 	strvc	r6, [r0, #-3173]	; 0xfffff39b
  a8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  ac:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  bc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  c0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  c4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  c8:	7300746e 	movwvc	r7, #1134	; 0x46e
  cc:	66666174 			; <UNDEFINED> instruction: 0x66666174
  d0:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  d4:	6265722f 	rsbvs	r7, r5, #-268435454	; 0xf0000002
  d8:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  dc:	6f6c0063 	svcvs	0x006c0063
  e0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  e4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ec:	5f697072 	svcpl	0x00697072
  f0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  f4:	00726168 	rsbseq	r6, r2, r8, ror #2
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	6f687300 	svcvs	0x00687300
 100:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 104:	7000746e 	andvc	r7, r0, lr, ror #8
 108:	006b7475 	rsbeq	r7, fp, r5, ror r4
 10c:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
 110:	00435453 	subeq	r5, r3, r3, asr r4
 114:	72737063 	rsbsvc	r7, r3, #99, 0	; 0x63
 118:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 11c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 120:	61750074 	cmnvs	r5, r4, ror r0
 124:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
 128:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 12c:	0078745f 	rsbseq	r7, r8, pc, asr r4
 130:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 134:	63206465 			; <UNDEFINED> instruction: 0x63206465
 138:	00726168 	rsbseq	r6, r2, r8, ror #2
 13c:	20554e47 	subscs	r4, r5, r7, asr #28
 140:	20393943 	eorscs	r3, r9, r3, asr #18
 144:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 148:	30322031 	eorscc	r2, r2, r1, lsr r0
 14c:	30313931 	eorscc	r3, r1, r1, lsr r9
 150:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 154:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 158:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 15c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 160:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 164:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 168:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 16c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 170:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 174:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 178:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 17c:	205d3939 	subscs	r3, sp, r9, lsr r9
 180:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 184:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 188:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 18c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 190:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 194:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 198:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 19c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1a0:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1a4:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1a8:	6f6c666d 	svcvs	0x006c666d
 1ac:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1b0:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1b4:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1b8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1bc:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1c0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1c4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1c8:	7a6b3676 	bvc	1acdba8 <rpi_reboot+0x1acdb7c>
 1cc:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1d0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1d4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1d8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1dc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1e0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1e4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1e8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1f0:	5f4d5000 	svcpl	0x004d5000
 1f4:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
 1f8:	4352575f 	cmpmi	r2, #24903680	; 0x17c0000
 1fc:	465f4746 	ldrbmi	r4, [pc], -r6, asr #14
 200:	5f4c4c55 	svcpl	0x004c4c55
 204:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 208:	Address 0x0000000000000208 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reboot+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd01c 	sub	sp, sp, #28, 0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <timer_check_offsets+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e28dd01c 	add	sp, sp, #28, 0
  14:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  18:	00000108 	andeq	r0, r0, r8, lsl #2

0000001c <timer_interrupt_init>:
  1c:	e92d4010 	push	{r4, lr}
  20:	e1a04000 	mov	r4, r0
  24:	ebfffff5 	bl	0 <timer_check_offsets>
  28:	e3a01001 	mov	r1, #1, 0
  2c:	e59f001c 	ldr	r0, [pc, #28]	; 50 <timer_interrupt_init+0x34>
  30:	ebfffffe 	bl	0 <PUT32>
  34:	e1a01004 	mov	r1, r4
  38:	e59f0014 	ldr	r0, [pc, #20]	; 54 <timer_interrupt_init+0x38>
  3c:	ebfffffe 	bl	0 <PUT32>
  40:	e3a010a2 	mov	r1, #162, 0	; 0xa2
  44:	e59f000c 	ldr	r0, [pc, #12]	; 58 <timer_interrupt_init+0x3c>
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd8010 	pop	{r4, pc}
  50:	2000b218 	andcs	fp, r0, r8, lsl r2
  54:	2000b400 	andcs	fp, r0, r0, lsl #8
  58:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	66617473 			; <UNDEFINED> instruction: 0x66617473
   4:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
   8:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
   c:	2d72656d 	cfldr64cs	mvdx6, [r2, #-436]!	; 0xfffffe4c
  10:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  14:	70757272 	rsbsvc	r7, r5, r2, ror r2
  18:	00632e74 	rsbeq	r2, r3, r4, ror lr
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <timer_interrupt_init+0x1cc94f8>
  28:	6f3a6425 	svcvs	0x003a6425
  2c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  30:	72772074 	rsbsvc	r2, r7, #116, 0	; 0x74
  34:	3a676e6f 	bcc	19db9f8 <timer_interrupt_init+0x19db9dc>
  38:	70786520 	rsbsvc	r6, r8, r0, lsr #10
  3c:	20746365 	rsbscs	r6, r4, r5, ror #6
  40:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
  44:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
  48:	73252078 			; <UNDEFINED> instruction: 0x73252078
  4c:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
  50:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
  54:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
  58:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
  5c:	0a0a5d64 	beq	2975f4 <timer_interrupt_init+0x2975d8>
  60:	00000000 	andeq	r0, r0, r0
  64:	5f657375 	svcpl	0x00657375
  68:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  6c:	6f635f74 	svcvs	0x00635f74
  70:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
  74:	00000072 	andeq	r0, r0, r2, ror r0
  78:	73657270 	cmnvc	r5, #112, 4
  7c:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  80:	00000072 	andeq	r0, r0, r2, ror r0
  84:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  88:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  8c:	3a73253a 	bcc	1cc957c <timer_interrupt_init+0x1cc9560>
  90:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  94:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  98:	6f727720 	svcvs	0x00727720
  9c:	203a676e 	eorscs	r6, sl, lr, ror #14
  a0:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
  a4:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
  a8:	6f672078 	svcvs	0x00672078
  ac:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
  b0:	20732520 	rsbscs	r2, r3, r0, lsr #10
  b4:	66666f5b 	uqsaxvs	r6, r6, fp
  b8:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
  bc:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  c0:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
  c4:	000a0a5d 	andeq	r0, sl, sp, asr sl
  c8:	5f746e69 	svcpl	0x00746e69
  cc:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  d0:	0064656c 	rsbeq	r6, r4, ip, ror #10
  d4:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  d8:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
  dc:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  e0:	00000064 	andeq	r0, r0, r4, rrx
  e4:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  e8:	5f726574 	svcpl	0x00726574
  ec:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  f0:	0064656c 	rsbeq	r6, r4, ip, ror #10
  f4:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  f8:	5f726574 	svcpl	0x00726574
  fc:	73657270 	cmnvc	r5, #112, 4
 100:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 104:	00000072 	andeq	r0, r0, r2, ror r0
 108:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 10c:	20737465 	rsbscs	r7, r3, r5, ror #8
 110:	63656863 	cmnvs	r5, #6488064	; 0x630000
 114:	2064656b 	rsbcs	r6, r4, fp, ror #10
 118:	2174756f 	cmncs	r4, pc, ror #10
 11c:	Address 0x000000000000011c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3993>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	5f6b6365 	svcpl	0x006b6365
   c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  10:	00737465 	rsbseq	r7, r3, r5, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000056a 	andeq	r0, r0, sl, ror #10
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000021c 	andeq	r0, r0, ip, lsl r2
  10:	0003750c 	andeq	r7, r3, ip, lsl #10
  14:	00001900 	andeq	r1, r0, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	c0070403 	andgt	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01870601 	orreq	r0, r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00005d05 	andeq	r5, r0, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000107 	andeq	r0, r0, r7, lsl #2
  48:	f9050803 			; <UNDEFINED> instruction: 0xf9050803
  4c:	03000000 	movweq	r0, #0
  50:	01660801 	cmneq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0001d707 	andeq	sp, r1, r7, lsl #14
  5c:	01b20400 			; <UNDEFINED> instruction: 0x01b20400
  60:	34040000 	strcc	r0, [r4], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	000002fd 	strdeq	r0, [r0], -sp
  70:	9b070803 	blls	1c2014 <timer_interrupt_init+0x1c1ff8>
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	79070000 	stmdbvc	r7, {}	; <UNPREDICTABLE>
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000210 	andeq	r0, r0, r0, lsl r2
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01bb0700 			; <UNDEFINED> instruction: 0x01bb0700
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	091e0304 	ldmdbeq	lr, {r2, r8, r9}
  d0:	00000135 	andeq	r0, r0, r5, lsr r1
  d4:	0001230b 	andeq	r2, r1, fp, lsl #6
  d8:	0f210300 	svceq	0x00210300
  dc:	0000005d 	andeq	r0, r0, sp, asr r0
  e0:	001e0104 	andseq	r0, lr, r4, lsl #2
  e4:	0001cd0b 	andeq	ip, r1, fp, lsl #26
  e8:	0f220300 	svceq	0x00220300
  ec:	0000005d 	andeq	r0, r0, sp, asr r0
  f0:	001c0204 	andseq	r0, ip, r4, lsl #4
  f4:	0003430b 	andeq	r4, r3, fp, lsl #6
  f8:	0f270300 	svceq	0x00270300
  fc:	0000005d 	andeq	r0, r0, sp, asr r0
 100:	001a0104 	andseq	r0, sl, r4, lsl #2
 104:	0003210b 	andeq	r2, r3, fp, lsl #2
 108:	0f290300 	svceq	0x00290300
 10c:	0000005d 	andeq	r0, r0, sp, asr r0
 110:	00180104 	andseq	r0, r8, r4, lsl #2
 114:	0000b80b 	andeq	fp, r0, fp, lsl #16
 118:	0f2b0300 	svceq	0x002b0300
 11c:	0000005d 	andeq	r0, r0, sp, asr r0
 120:	00160104 	andseq	r0, r6, r4, lsl #2
 124:	0000670b 	andeq	r6, r0, fp, lsl #14
 128:	0f2d0300 	svceq	0x002d0300
 12c:	0000005d 	andeq	r0, r0, sp, asr r0
 130:	00090704 	andeq	r0, r9, r4, lsl #14
 134:	01fb0400 	mvnseq	r0, r0, lsl #8
 138:	2f030000 	svccs	0x00030000
 13c:	0000cb03 	andeq	ip, r0, r3, lsl #22
 140:	04070c00 	streq	r0, [r7], #-3072	; 0xfffff400
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	aa063303 	bge	18cd5c <timer_interrupt_init+0x18cd40>
 14c:	0d000001 	stceq	0, cr0, [r0, #-4]
 150:	0000003f 	andeq	r0, r0, pc, lsr r0
 154:	2000b400 	andcs	fp, r0, r0, lsl #8
 158:	0000a90d 	andeq	sl, r0, sp, lsl #18
 15c:	00b40000 	adcseq	r0, r4, r0
 160:	01560d20 	cmpeq	r6, r0, lsr #26
 164:	b4040000 	strlt	r0, [r4], #-0
 168:	970d2000 	strls	r2, [sp, -r0]
 16c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 170:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 174:	00000135 	andeq	r0, r0, r5, lsr r1
 178:	2000b40c 	andcs	fp, r0, ip, lsl #8
 17c:	00034f0d 	andeq	r4, r3, sp, lsl #30
 180:	00b41000 	adcseq	r1, r4, r0
 184:	03b10d20 			; <UNDEFINED> instruction: 0x03b10d20
 188:	b4140000 	ldrlt	r0, [r4], #-0
 18c:	ea0d2000 	b	348008 <timer_interrupt_init+0x347fec>
 190:	18000001 	stmdane	r0, {r0}
 194:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 198:	00000360 	andeq	r0, r0, r0, ror #6
 19c:	2000b41c 	andcs	fp, r0, ip, lsl r4
 1a0:	0002d10d 	andeq	sp, r2, sp, lsl #2
 1a4:	00b42000 	adcseq	r2, r4, r0
 1a8:	090e0020 	stmdbeq	lr, {r5}
 1ac:	03000000 	movweq	r0, #0
 1b0:	01410380 	smlalbbeq	r0, r1, r0, r3
 1b4:	03050000 	movweq	r0, #20480	; 0x5000
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	2c04070c 	stccs	7, cr0, [r4], {12}
 1c0:	05000000 	streq	r0, [r0, #-0]
 1c4:	022e0614 	eoreq	r0, lr, #20, 12	; 0x1400000
 1c8:	000d0000 	andeq	r0, sp, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1d4:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
 1d8:	2000b200 	andcs	fp, r0, r0, lsl #4
 1dc:	0003910d 	andeq	r9, r3, sp, lsl #2
 1e0:	00b20400 	adcseq	r0, r2, r0, lsl #8
 1e4:	00dd0d20 	sbcseq	r0, sp, r0, lsr #26
 1e8:	b2080000 	andlt	r0, r8, #0, 0
 1ec:	8b0d2000 	blhi	348008 <timer_interrupt_init+0x347fec>
 1f0:	0c000000 	stceq	0, cr0, [r0], {-0}
 1f4:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1f8:	000000eb 	andeq	r0, r0, fp, ror #1
 1fc:	2000b210 	andcs	fp, r0, r0, lsl r2
 200:	0001480d 	andeq	r4, r1, sp, lsl #16
 204:	00b21400 	adcseq	r1, r2, r0, lsl #8
 208:	030f0d20 	movweq	r0, #64800	; 0xfd20
 20c:	b2180000 	andslt	r0, r8, #0, 0
 210:	ee0d2000 	cdp	0, 0, cr2, cr13, cr0, {0}
 214:	1c000002 	stcne	0, cr0, [r0], {2}
 218:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 21c:	0000004e 	andeq	r0, r0, lr, asr #32
 220:	2000b220 	andcs	fp, r0, r0, lsr #4
 224:	0001740d 	andeq	r7, r1, sp, lsl #8
 228:	00b22400 	adcseq	r2, r2, r0, lsl #8
 22c:	2f0f0020 	svccs	0x000f0020
 230:	01000003 	tsteq	r0, r3
 234:	00000d3f 	andeq	r0, r0, pc, lsr sp
 238:	001c0000 	andseq	r0, ip, r0
 23c:	9c010000 	stcls	0, cr0, [r1], {-0}
 240:	000004ba 			; <UNDEFINED> instruction: 0x000004ba
 244:	00011610 	andeq	r1, r1, r0, lsl r6
 248:	0004ca00 	andeq	ip, r4, r0, lsl #20
 24c:	00030500 	andeq	r0, r3, r0, lsl #10
 250:	11000000 	mrsne	r0, (UNDEF: 0)
 254:	00000008 	andeq	r0, r0, r8
 258:	00000000 	andeq	r0, r0, r0
 25c:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
 260:	00755f12 	rsbseq	r5, r5, r2, lsl pc
 264:	05430104 	strbeq	r0, [r3, #-260]	; 0xfffffefc
 268:	00000281 	andeq	r0, r0, r1, lsl #5
 26c:	01007313 	tsteq	r0, r3, lsl r3
 270:	01350543 	teqeq	r5, r3, asr #10
 274:	75130000 	ldrvc	r0, [r3, #-0]
 278:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 27c:	0000002c 	andeq	r0, r0, ip, lsr #32
 280:	00781400 	rsbseq	r1, r8, r0, lsl #8
 284:	60054301 	andvs	r4, r5, r1, lsl #6
 288:	15000002 	strne	r0, [r0, #-2]
 28c:	00707865 	rsbseq	r7, r0, r5, ror #16
 290:	2c054301 	stccs	3, cr4, [r5], {1}
 294:	02000000 	andeq	r0, r0, #0, 0
 298:	00011016 	andeq	r1, r1, r6, lsl r0
 29c:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 2a0:	0000002c 	andeq	r0, r0, ip, lsr #32
 2a4:	0037161f 	eorseq	r1, r7, pc, lsl r6
 2a8:	43010000 	movwmi	r0, #4096	; 0x1000
 2ac:	00002c05 	andeq	r2, r0, r5, lsl #24
 2b0:	11000100 	mrsne	r0, (UNDEF: 16)
 2b4:	00000008 	andeq	r0, r0, r8
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	0000031c 	andeq	r0, r0, ip, lsl r3
 2c0:	00755f12 	rsbseq	r5, r5, r2, lsl pc
 2c4:	05440104 	strbeq	r0, [r4, #-260]	; 0xfffffefc
 2c8:	000002e1 	andeq	r0, r0, r1, ror #5
 2cc:	01007313 	tsteq	r0, r3, lsl r3
 2d0:	01350544 	teqeq	r5, r4, asr #10
 2d4:	75130000 	ldrvc	r0, [r3, #-0]
 2d8:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 2dc:	0000002c 	andeq	r0, r0, ip, lsr #32
 2e0:	00781700 	rsbseq	r1, r8, r0, lsl #14
 2e4:	c0054401 	andgt	r4, r5, r1, lsl #8
 2e8:	01000002 	tsteq	r0, r2
 2ec:	78651853 	stmdavc	r5!, {r0, r1, r4, r6, fp, ip}^
 2f0:	44010070 	strmi	r0, [r1], #-112	; 0xffffff90
 2f4:	00002c05 	andeq	r2, r0, r5, lsl #24
 2f8:	00000400 	andeq	r0, r0, r0, lsl #8
 2fc:	00000000 	andeq	r0, r0, r0
 300:	01101600 	tsteq	r0, r0, lsl #12
 304:	44010000 	strmi	r0, [r1], #-0
 308:	00002c05 	andeq	r2, r0, r5, lsl #24
 30c:	37161e00 	ldrcc	r1, [r6, -r0, lsl #28]
 310:	01000000 	mrseq	r0, (UNDEF: 0)
 314:	002c0544 	eoreq	r0, ip, r4, asr #10
 318:	00030000 	andeq	r0, r3, r0
 31c:	00000811 	andeq	r0, r0, r1, lsl r8
 320:	00000000 	andeq	r0, r0, r0
 324:	00037c00 	andeq	r7, r3, r0, lsl #24
 328:	755f1200 	ldrbvc	r1, [pc, #-512]	; 130 <.debug_info+0x130>
 32c:	45010400 	strmi	r0, [r1, #-1024]	; 0xfffffc00
 330:	00034a05 	andeq	r4, r3, r5, lsl #20
 334:	00731300 	rsbseq	r1, r3, r0, lsl #6
 338:	35054501 	strcc	r4, [r5, #-1281]	; 0xfffffaff
 33c:	13000001 	movwne	r0, #1
 340:	45010075 	strmi	r0, [r1, #-117]	; 0xffffff8b
 344:	00002c05 	andeq	r2, r0, r5, lsl #24
 348:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
 34c:	05450100 	strbeq	r0, [r5, #-256]	; 0xffffff00
 350:	00000329 	andeq	r0, r0, r9, lsr #6
 354:	70786515 	rsbsvc	r6, r8, r5, lsl r5
 358:	05450100 	strbeq	r0, [r5, #-256]	; 0xffffff00
 35c:	0000002c 	andeq	r0, r0, ip, lsr #32
 360:	01101620 	tsteq	r0, r0, lsr #12
 364:	45010000 	strmi	r0, [r1, #-0]
 368:	00002c05 	andeq	r2, r0, r5, lsl #24
 36c:	37161f00 	ldrcc	r1, [r6, -r0, lsl #30]
 370:	01000000 	mrseq	r0, (UNDEF: 0)
 374:	002c0545 	eoreq	r0, ip, r5, asr #10
 378:	00010000 	andeq	r0, r1, r0
 37c:	00000811 	andeq	r0, r0, r1, lsl r8
 380:	00000000 	andeq	r0, r0, r0
 384:	0003dc00 	andeq	sp, r3, r0, lsl #24
 388:	755f1200 	ldrbvc	r1, [pc, #-512]	; 190 <.debug_info+0x190>
 38c:	46010400 	strmi	r0, [r1], -r0, lsl #8
 390:	0003aa05 	andeq	sl, r3, r5, lsl #20
 394:	00731300 	rsbseq	r1, r3, r0, lsl #6
 398:	35054601 	strcc	r4, [r5, #-1537]	; 0xfffff9ff
 39c:	13000001 	movwne	r0, #1
 3a0:	46010075 			; <UNDEFINED> instruction: 0x46010075
 3a4:	00002c05 	andeq	r2, r0, r5, lsl #24
 3a8:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
 3ac:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 3b0:	00000389 	andeq	r0, r0, r9, lsl #7
 3b4:	70786515 	rsbsvc	r6, r8, r5, lsl r5
 3b8:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 3bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 3c0:	01101680 	tsteq	r0, r0, lsl #13
 3c4:	46010000 	strmi	r0, [r1], -r0
 3c8:	00002c05 	andeq	r2, r0, r5, lsl #24
 3cc:	37161f00 	ldrcc	r1, [r6, -r0, lsl #30]
 3d0:	01000000 	mrseq	r0, (UNDEF: 0)
 3d4:	002c0546 	eoreq	r0, ip, r6, asr #10
 3d8:	00010000 	andeq	r0, r1, r0
 3dc:	00000811 	andeq	r0, r0, r1, lsl r8
 3e0:	00000000 	andeq	r0, r0, r0
 3e4:	00043d00 	andeq	r3, r4, r0, lsl #26
 3e8:	755f1200 	ldrbvc	r1, [pc, #-512]	; 1f0 <.debug_info+0x1f0>
 3ec:	47010400 	strmi	r0, [r1, -r0, lsl #8]
 3f0:	00040a05 	andeq	r0, r4, r5, lsl #20
 3f4:	00731300 	rsbseq	r1, r3, r0, lsl #6
 3f8:	35054701 	strcc	r4, [r5, #-1793]	; 0xfffff8ff
 3fc:	13000001 	movwne	r0, #1
 400:	47010075 	smlsdxmi	r1, r5, r0, r0
 404:	00002c05 	andeq	r2, r0, r5, lsl #24
 408:	78140000 	ldmdavc	r4, {}	; <UNPREDICTABLE>
 40c:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 410:	000003e9 	andeq	r0, r0, r9, ror #7
 414:	70786519 	rsbsvc	r6, r8, r9, lsl r5
 418:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 41c:	0000002c 	andeq	r0, r0, ip, lsr #32
 420:	10160200 	andsne	r0, r6, r0, lsl #4
 424:	01000001 	tsteq	r0, r1
 428:	002c0547 	eoreq	r0, ip, r7, asr #10
 42c:	161f0000 	ldrne	r0, [pc], -r0
 430:	00000037 	andeq	r0, r0, r7, lsr r0
 434:	2c054701 	stccs	7, cr4, [r5], {1}
 438:	01000000 	mrseq	r0, (UNDEF: 0)
 43c:	00081100 	andeq	r1, r8, r0, lsl #2
 440:	00000000 	andeq	r0, r0, r0
 444:	04a60000 	strteq	r0, [r6], #0
 448:	5f120000 	svcpl	0x00120000
 44c:	01040075 	tsteq	r4, r5, ror r0
 450:	046b0548 	strbteq	r0, [fp], #-1352	; 0xfffffab8
 454:	73130000 	tstvc	r3, #0, 0
 458:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 45c:	00000135 	andeq	r0, r0, r5, lsr r1
 460:	01007513 	tsteq	r0, r3, lsl r5
 464:	002c0548 	eoreq	r0, ip, r8, asr #10
 468:	17000000 	strne	r0, [r0, -r0]
 46c:	48010078 	stmdami	r1, {r3, r4, r5, r6}
 470:	00044a05 	andeq	r4, r4, r5, lsl #20
 474:	18530100 	ldmdane	r3, {r8}^
 478:	00707865 	rsbseq	r7, r0, r5, ror #16
 47c:	2c054801 	stccs	8, cr4, [r5], {1}
 480:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 484:	24000000 	strcs	r0, [r0], #-0
 488:	16000000 	strne	r0, [r0], -r0
 48c:	00000110 	andeq	r0, r0, r0, lsl r1
 490:	2c054801 	stccs	8, cr4, [r5], {1}
 494:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 498:	00003716 	andeq	r3, r0, r6, lsl r7
 49c:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 4a0:	0000002c 	andeq	r0, r0, ip, lsr #32
 4a4:	101a007f 	andsne	r0, sl, pc, ror r0
 4a8:	55000000 	strpl	r0, [r0, #-0]
 4ac:	1b000005 	blne	4c8 <.debug_info+0x4c8>
 4b0:	03055001 	movweq	r5, #20481	; 0x5001
 4b4:	00000108 	andeq	r0, r0, r8, lsl #2
 4b8:	b41c0000 	ldrlt	r0, [ip], #-0
 4bc:	ca000000 	bgt	4c4 <.debug_info+0x4c4>
 4c0:	1d000004 	stcne	0, cr0, [r0, #-16]
 4c4:	0000002c 	andeq	r0, r0, ip, lsr #32
 4c8:	ba090013 	blt	24051c <timer_interrupt_init+0x240500>
 4cc:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
 4d0:	000000c8 	andeq	r0, r0, r8, asr #1
 4d4:	1c061101 	stfnes	f1, [r6], {1}
 4d8:	40000000 	andmi	r0, r0, r0
 4dc:	01000000 	mrseq	r0, (UNDEF: 0)
 4e0:	0005559c 	muleq	r5, ip, r5
 4e4:	01931f00 	orrseq	r1, r3, r0, lsl #30
 4e8:	11010000 	mrsne	r0, (UNDEF: 1)
 4ec:	00002c24 	andeq	r2, r0, r4, lsr #24
 4f0:	00005100 	andeq	r5, r0, r0, lsl #2
 4f4:	00004d00 	andeq	r4, r0, r0, lsl #26
 4f8:	00282000 	eoreq	r2, r8, r0
 4fc:	022e0000 	eoreq	r0, lr, #0, 0
 500:	34210000 	strtcc	r0, [r1], #-0
 504:	61000000 	mrsvs	r0, (UNDEF: 0)
 508:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
 50c:	1b000005 	blne	528 <.debug_info+0x528>
 510:	0c055001 	stceq	0, cr5, [r5], {1}
 514:	2000b218 	andcs	fp, r0, r8, lsl r2
 518:	0151011b 	cmpeq	r1, fp, lsl r1
 51c:	40210031 	eormi	r0, r1, r1, lsr r0
 520:	61000000 	mrsvs	r0, (UNDEF: 0)
 524:	3b000005 	blcc	540 <.debug_info+0x540>
 528:	1b000005 	blne	544 <.debug_info+0x544>
 52c:	0c055001 	stceq	0, cr5, [r5], {1}
 530:	2000b400 	andcs	fp, r0, r0, lsl #8
 534:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
 538:	1a000074 	bne	710 <timer_interrupt_init+0x6f4>
 53c:	0000004c 	andeq	r0, r0, ip, asr #32
 540:	00000561 	andeq	r0, r0, r1, ror #10
 544:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0xfffffee5
 548:	00b4080c 	adcseq	r0, r4, ip, lsl #16
 54c:	51011b20 	tstpl	r1, r0, lsr #22
 550:	00a20802 	adceq	r0, r2, r2, lsl #16
 554:	02152200 	andseq	r2, r5, #0, 4
 558:	02150000 	andseq	r0, r5, #0, 0
 55c:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 560:	00852206 	addeq	r2, r5, r6, lsl #4
 564:	00850000 	addeq	r0, r5, r0
 568:	a1020000 	mrsge	r0, (UNDEF: 2)
 56c:	Address 0x000000000000056c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <timer_interrupt_init+0x2c0090>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <timer_interrupt_init+0xe83824>
  30:	0b390b3b 	bleq	e42d24 <timer_interrupt_init+0xe42d08>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <timer_interrupt_init+0x380c38>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b3a0b0b 	bleq	e82ca4 <timer_interrupt_init+0xe82c88>
  74:	0b390b3b 	bleq	e42d68 <timer_interrupt_init+0xe42d4c>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3b0b3a0e 	blcc	2ce8c0 <timer_interrupt_init+0x2ce8a4>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  8c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0b3e0104 	bleq	f804ac <timer_interrupt_init+0xf80490>
  98:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  9c:	0b3b0b3a 	bleq	ec2d8c <timer_interrupt_init+0xec2d70>
  a0:	13010b39 	movwne	r0, #6969	; 0x1b39
  a4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
  a8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  ac:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
  b0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b4:	0b3b0b3a 	bleq	ec2da4 <timer_interrupt_init+0xec2d88>
  b8:	13490b39 	movtne	r0, #39737	; 0x9b39
  bc:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  c0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
  c4:	3a0e0301 	bcc	380cd0 <timer_interrupt_init+0x380cb4>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	1119270b 	tstne	r9, fp, lsl #14
  d0:	40061201 	andmi	r1, r6, r1, lsl #4
  d4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  d8:	00001301 	andeq	r1, r0, r1, lsl #6
  dc:	03003410 	movweq	r3, #1040	; 0x410
  e0:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  e4:	00180219 	andseq	r0, r8, r9, lsl r2
  e8:	010b1100 	mrseq	r1, (UNDEF: 27)
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	03011712 	movweq	r1, #5906	; 0x1712
  f8:	3a0b0b08 	bcc	2c2d20 <timer_interrupt_init+0x2c2d04>
  fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 100:	0013010b 	andseq	r0, r3, fp, lsl #2
 104:	000d1300 	andeq	r1, sp, r0, lsl #6
 108:	0b3a0803 	bleq	e8211c <timer_interrupt_init+0xe82100>
 10c:	0b390b3b 	bleq	e42e00 <timer_interrupt_init+0xe42de4>
 110:	00001349 	andeq	r1, r0, r9, asr #6
 114:	03003414 	movweq	r3, #1044	; 0x414
 118:	3b0b3a08 	blcc	2ce940 <timer_interrupt_init+0x2ce924>
 11c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 120:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
 124:	08030034 	stmdaeq	r3, {r2, r4, r5}
 128:	0b3b0b3a 	bleq	ec2e18 <timer_interrupt_init+0xec2dfc>
 12c:	13490b39 	movtne	r0, #39737	; 0x9b39
 130:	00000b1c 	andeq	r0, r0, ip, lsl fp
 134:	03003416 	movweq	r3, #1046	; 0x416
 138:	3b0b3a0e 	blcc	2ce978 <timer_interrupt_init+0x2ce95c>
 13c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 140:	000b1c13 	andeq	r1, fp, r3, lsl ip
 144:	00341700 	eorseq	r1, r4, r0, lsl #14
 148:	0b3a0803 	bleq	e8215c <timer_interrupt_init+0xe82140>
 14c:	0b390b3b 	bleq	e42e40 <timer_interrupt_init+0xe42e24>
 150:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 154:	34180000 	ldrcc	r0, [r8], #-0
 158:	3a080300 	bcc	200d60 <timer_interrupt_init+0x200d44>
 15c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 160:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 164:	1742b717 	smlaldne	fp, r2, r7, r7
 168:	34190000 	ldrcc	r0, [r9], #-0
 16c:	3a080300 	bcc	200d74 <timer_interrupt_init+0x200d58>
 170:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 174:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
 178:	1a000005 	bne	194 <.debug_abbrev+0x194>
 17c:	01018289 	smlabbeq	r1, r9, r2, r8
 180:	13310111 	teqne	r1, #1073741828	; 0x40000004
 184:	8a1b0000 	bhi	6c018c <timer_interrupt_init+0x6c0170>
 188:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 18c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 190:	011c0000 	tsteq	ip, r0
 194:	01134901 	tsteq	r3, r1, lsl #18
 198:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
 19c:	13490021 	movtne	r0, #36897	; 0x9021
 1a0:	00000b2f 	andeq	r0, r0, pc, lsr #22
 1a4:	3f012e1e 	svccc	0x00012e1e
 1a8:	3a0e0319 	bcc	380e14 <timer_interrupt_init+0x380df8>
 1ac:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b0:	1119270b 	tstne	r9, fp, lsl #14
 1b4:	40061201 	andmi	r1, r6, r1, lsl #4
 1b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 1bc:	00001301 	andeq	r1, r0, r1, lsl #6
 1c0:	0300051f 	movweq	r0, #1311	; 0x51f
 1c4:	3b0b3a0e 	blcc	2cea04 <timer_interrupt_init+0x2ce9e8>
 1c8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1cc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1d0:	00001742 	andeq	r1, r0, r2, asr #14
 1d4:	01828920 	orreq	r8, r2, r0, lsr #18
 1d8:	31011100 	mrscc	r1, (UNDEF: 17)
 1dc:	21000013 	tstcs	r0, r3, lsl r0
 1e0:	01018289 	smlabbeq	r1, r9, r2, r8
 1e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
 1e8:	00001301 	andeq	r1, r0, r1, lsl #6
 1ec:	3f002e22 	svccc	0x00002e22
 1f0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 1f4:	3a0e030e 	bcc	380e34 <timer_interrupt_init+0x380e18>
 1f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1fc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00202017 	eoreq	r2, r0, r7, lsl r0
   4:	00000008 	andeq	r0, r0, r8
   8:	00000008 	andeq	r0, r0, r8
   c:	9f340002 	svcls	0x00340002
  10:	00000008 	andeq	r0, r0, r8
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
  18:	9f3c0002 	svcls	0x003c0002
	...
  24:	00707067 	rsbseq	r7, r0, r7, rrx
  28:	00000008 	andeq	r0, r0, r8
  2c:	00000008 	andeq	r0, r0, r8
  30:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
  34:	00089f24 	andeq	r9, r8, r4, lsr #30
  38:	001c0000 	andseq	r0, ip, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	243ffe08 	ldrtcs	pc, [pc], #-3592	; 48 <.debug_loc+0x48>	; <UNPREDICTABLE>
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  50:	00001c00 	andeq	r1, r0, r0, lsl #24
  54:	00002700 	andeq	r2, r0, r0, lsl #14
  58:	50000100 	andpl	r0, r0, r0, lsl #2
  5c:	00000027 	andeq	r0, r0, r7, lsr #32
  60:	0000005c 	andeq	r0, r0, ip, asr r0
  64:	00540001 	subseq	r0, r4, r1
  68:	00000000 	andeq	r0, r0, r0
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001a2 	andeq	r0, r0, r2, lsr #3
   4:	00f00003 	rscseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	61636f6c 	cmnvs	r3, ip, ror #30
  54:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  58:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  5c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  60:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  64:	61652d65 	cmnvs	r5, r5, ror #26
  68:	742d6962 	strtvc	r6, [sp], #-2402	; 0xfffff69e
  6c:	2f747365 	svccs	0x00747365
  70:	30322d39 	eorscc	r2, r2, r9, lsr sp
  74:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  78:	3173632d 	cmncc	r3, sp, lsr #6
  7c:	2f653730 	svccs	0x00653730
  80:	2f62696c 	svccs	0x0062696c
  84:	2f636367 	svccs	0x00636367
  88:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  8c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  90:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  94:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  98:	2f312e32 	svccs	0x00312e32
  9c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  a0:	00656475 	rsbeq	r6, r5, r5, ror r4
  a4:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  a8:	692d7265 	pushvs	{r0, r2, r5, r6, r9, ip, sp, lr}
  ac:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  b0:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  b4:	0100632e 	tsteq	r0, lr, lsr #6
  b8:	70720000 	rsbsvc	r0, r2, r0
  bc:	00682e69 	rsbeq	r2, r8, r9, ror #28
  c0:	72000002 	andvc	r0, r0, #2, 0
  c4:	612d6970 			; <UNDEFINED> instruction: 0x612d6970
  c8:	69746d72 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
  cc:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  d0:	00020068 	andeq	r0, r2, r8, rrx
  d4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  d8:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  dc:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  e0:	00030068 	andeq	r0, r3, r8, rrx
  e4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  e8:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  ec:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  f0:	2e737470 	mrccs	4, 3, r7, cr3, cr0, {3}
  f4:	00020068 	andeq	r0, r2, r8, rrx
  f8:	27050000 	strcs	r0, [r5, -r0]
  fc:	00020500 	andeq	r0, r2, r0, lsl #10
 100:	03000000 	movweq	r0, #0
 104:	0505013e 	streq	r0, [r5, #-318]	; 0xfffffec2
 108:	0101014e 	tsteq	r1, lr, asr #2
 10c:	01010101 	tsteq	r1, r1, lsl #2
 110:	01010101 	tsteq	r1, r1, lsl #2
 114:	01010101 	tsteq	r1, r1, lsl #2
 118:	01010101 	tsteq	r1, r1, lsl #2
 11c:	01010113 	tsteq	r1, r3, lsl r1
 120:	01010101 	tsteq	r1, r1, lsl #2
 124:	01010101 	tsteq	r1, r1, lsl #2
 128:	01010101 	tsteq	r1, r1, lsl #2
 12c:	01010101 	tsteq	r1, r1, lsl #2
 130:	01010113 	tsteq	r1, r3, lsl r1
 134:	01010101 	tsteq	r1, r1, lsl #2
 138:	01010101 	tsteq	r1, r1, lsl #2
 13c:	01010101 	tsteq	r1, r1, lsl #2
 140:	01010101 	tsteq	r1, r1, lsl #2
 144:	01010113 	tsteq	r1, r3, lsl r1
 148:	01010101 	tsteq	r1, r1, lsl #2
 14c:	01010101 	tsteq	r1, r1, lsl #2
 150:	01010101 	tsteq	r1, r1, lsl #2
 154:	01010101 	tsteq	r1, r1, lsl #2
 158:	01010113 	tsteq	r1, r3, lsl r1
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	01010101 	tsteq	r1, r1, lsl #2
 164:	01010101 	tsteq	r1, r1, lsl #2
 168:	01010101 	tsteq	r1, r1, lsl #2
 16c:	01010113 	tsteq	r1, r3, lsl r1
 170:	01010101 	tsteq	r1, r1, lsl #2
 174:	01010101 	tsteq	r1, r1, lsl #2
 178:	01010101 	tsteq	r1, r1, lsl #2
 17c:	01010101 	tsteq	r1, r1, lsl #2
 180:	31050113 	tstcc	r5, r3, lsl r1
 184:	13050501 	movwne	r0, #21761	; 0x5501
 188:	4b060105 	blmi	1805a4 <timer_interrupt_init+0x180588>
 18c:	03062d05 	movweq	r2, #27909	; 0x6d05
 190:	01066646 	tsteq	r6, r6, asr #12
 194:	4b060505 	blmi	1815b0 <timer_interrupt_init+0x181594>
 198:	056a6a32 	strbeq	r6, [sl, #-2610]!	; 0xfffff5ce
 19c:	1d030601 	stcne	6, cr0, [r3, #-4]
 1a0:	00080266 	andeq	r0, r8, r6, ror #4
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
   c:	6d72615f 	ldfvse	f6, [r2, #-380]!	; 0xfffffe84
  10:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  14:	745f7265 	ldrbvc	r7, [pc], #-613	; 1c <.debug_str+0x1c>
  18:	73552f00 	cmpvc	r5, #0, 30
  1c:	2f737265 	svccs	0x00737265
  20:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  24:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  28:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  2c:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  30:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  34:	73006970 	movwvc	r6, #2416	; 0x970
  38:	615f7465 	cmpvs	pc, r5, ror #8
  3c:	61006c6c 	tstvs	r0, ip, ror #24
  40:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 48 <.debug_str+0x48>
  44:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  48:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	69440065 	stmdbvs	r4, {r0, r2, r5, r6}^
  50:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  54:	52495f65 	subpl	r5, r9, #404	; 0x194
  58:	325f7351 	subscc	r7, pc, #1140850689	; 0x44000001
  5c:	6f687300 	svcvs	0x00687300
  60:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  64:	6300746e 	movwvs	r7, #1134	; 0x46e
  68:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
  6c:	705f7265 	subsvc	r7, pc, r5, ror #4
  70:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
  74:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
  78:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  7c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  80:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  84:	54555000 	ldrbpl	r5, [r5], #-0
  88:	46003233 			; <UNDEFINED> instruction: 0x46003233
  8c:	635f5149 	cmpvs	pc, #1073741842	; 0x40000012
  90:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  94:	61006c6f 	tstvs	r0, pc, ror #24
  98:	745f6d72 	ldrbvc	r6, [pc], #-3442	; a0 <.debug_str+0xa0>
  9c:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  a0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
  a4:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffedc <timer_interrupt_init+0xfffffec0>
  a8:	6d726100 	ldfvse	f6, [r2, #-0]
  ac:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  b0:	4c5f7265 	lfmmi	f7, 2, [pc], {101}	; 0x65
  b4:	0064616f 	rsbeq	r6, r4, pc, ror #2
  b8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  bc:	5f726574 	svcpl	0x00726574
  c0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  c4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  c8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  cc:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
  d0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  d4:	5f747075 	svcpl	0x00747075
  d8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  dc:	51524900 	cmppl	r2, r0, lsl #18
  e0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  e4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  e8:	4500325f 	strmi	r3, [r0, #-607]	; 0xfffffda1
  ec:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  f0:	52495f65 	subpl	r5, r9, #404	; 0x194
  f4:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
  f8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  fc:	6f6c2067 	svcvs	0x006c2067
 100:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 104:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 108:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	66696873 			; <UNDEFINED> instruction: 0x66696873
 114:	5f5f0074 	svcpl	0x005f0074
 118:	434e5546 	movtmi	r5, #58694	; 0xe546
 11c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 120:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 124:	335f6573 	cmpcc	pc, #482344960	; 0x1cc00000
 128:	74696232 	strbtvc	r6, [r9], #-562	; 0xfffffdce
 12c:	756f635f 	strbvc	r6, [pc, #-863]!	; fffffdd5 <timer_interrupt_init+0xfffffdb9>
 130:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 134:	6d726100 	ldfvse	f6, [r2, #-0]
 138:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 13c:	495f7265 	ldmdbmi	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 140:	6c435152 	stfvse	f5, [r3], {82}	; 0x52
 144:	00726165 	rsbseq	r6, r2, r5, ror #2
 148:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 14c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 150:	5f735152 	svcpl	0x00735152
 154:	72610032 	rsbvc	r0, r1, #50, 0	; 0x32
 158:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 15c:	5f72656d 	svcpl	0x0072656d
 160:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
 164:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 168:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 16c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 170:	00726168 	rsbseq	r6, r2, r8, ror #2
 174:	61736944 	cmnvs	r3, r4, asr #18
 178:	5f656c62 	svcpl	0x00656c62
 17c:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 180:	52495f63 	subpl	r5, r9, #396	; 0x18c
 184:	73007351 	movwvc	r7, #849	; 0x351
 188:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 18c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 190:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 194:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 198:	6c007365 	stcvs	3, cr7, [r0], {101}	; 0x65
 19c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1a0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1a4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1a8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1ac:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1b0:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1b4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1b8:	7000745f 	andvc	r7, r0, pc, asr r4
 1bc:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1c0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1c4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1c8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1cc:	65727000 	ldrbvs	r7, [r2, #-0]!
 1d0:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
 1d4:	73007265 	movwvc	r7, #613	; 0x265
 1d8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1dc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1e8:	72610074 	rsbvc	r0, r1, #116, 0	; 0x74
 1ec:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 1f0:	5f72656d 	svcpl	0x0072656d
 1f4:	6f6c6552 	svcvs	0x006c6552
 1f8:	72006461 	andvc	r6, r0, #1627389952	; 0x61000000
 1fc:	615f6970 	cmpvs	pc, r0, ror r9	; <UNPREDICTABLE>
 200:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 208 <.debug_str+0x208>
 204:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 208:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
 20c:	00745f6c 	rsbseq	r5, r4, ip, ror #30
 210:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 214:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 218:	006b746e 	rsbeq	r7, fp, lr, ror #8
 21c:	20554e47 	subscs	r4, r5, r7, asr #28
 220:	20393943 	eorscs	r3, r9, r3, asr #18
 224:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 228:	30322031 	eorscc	r2, r2, r1, lsr r0
 22c:	30313931 	eorscc	r3, r1, r1, lsr r9
 230:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 234:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 238:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 23c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 240:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 244:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 248:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 24c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 250:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 254:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 258:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 25c:	205d3939 	subscs	r3, sp, r9, lsr r9
 260:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 264:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 268:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 26c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 270:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 274:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 278:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 27c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 280:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 284:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 288:	6f6c666d 	svcvs	0x006c666d
 28c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 290:	733d6962 	teqvc	sp, #1605632	; 0x188000
 294:	2074666f 	rsbscs	r6, r4, pc, ror #12
 298:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 29c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 2a0:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 2a4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 2a8:	7a6b3676 	bvc	1acdc88 <timer_interrupt_init+0x1acdc6c>
 2ac:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 2b0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 2b4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 2b8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 2bc:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 2c0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 2c4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 2c8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 2cc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 2d0:	6d726100 	ldfvse	f6, [r2, #-0]
 2d4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 2d8:	465f7265 	ldrbmi	r7, [pc], -r5, ror #4
 2dc:	52656572 	rsbpl	r6, r5, #478150656	; 0x1c800000
 2e0:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2e4:	6f43676e 	svcvs	0x0043676e
 2e8:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
 2ec:	69440072 	stmdbvs	r4, {r1, r4, r5, r6}^
 2f0:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 2f4:	52495f65 	subpl	r5, r9, #404	; 0x194
 2f8:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 2fc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 300:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 304:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 308:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 30c:	4500746e 	strmi	r7, [r0, #-1134]	; 0xfffffb92
 310:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 314:	61425f65 	cmpvs	r2, r5, ror #30
 318:	5f636973 	svcpl	0x00636973
 31c:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 320:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 324:	655f7265 	ldrbvs	r7, [pc, #-613]	; c7 <.debug_str+0xc7>
 328:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 32c:	74006465 	strvc	r6, [r0], #-1125	; 0xfffffb9b
 330:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 334:	6568635f 	strbvs	r6, [r8, #-863]!	; 0xfffffca1
 338:	6f5f6b63 	svcvs	0x005f6b63
 33c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 340:	69007374 	stmdbvs	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
 344:	655f746e 	ldrbvs	r7, [pc, #-1134]	; fffffede <timer_interrupt_init+0xfffffec2>
 348:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 34c:	61006465 	tstvs	r0, r5, ror #8
 350:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 358 <.debug_str+0x358>
 354:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 358:	5741525f 	smlsldpl	r5, r1, pc, r2	; <UNPREDICTABLE>
 35c:	00515249 	subseq	r5, r1, r9, asr #4
 360:	5f6d7261 	svcpl	0x006d7261
 364:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 368:	72505f72 	subsvc	r5, r0, #456	; 0x1c8
 36c:	76694465 	strbtvc	r4, [r9], -r5, ror #8
 370:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
 374:	61747300 	cmnvs	r4, r0, lsl #6
 378:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 37c:	742f6372 	strtvc	r6, [pc], #-882	; 384 <.debug_str+0x384>
 380:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 384:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 388:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 38c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
 390:	51524900 	cmppl	r2, r0, lsl #18
 394:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 398:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 39c:	4900315f 	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, ip, sp}
 3a0:	625f5152 	subsvs	r5, pc, #-2147483628	; 0x80000014
 3a4:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 3a8:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 3ac:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 3b0:	6d726100 	ldfvse	f6, [r2, #-0]
 3b4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 3b8:	4d5f7265 	lfmmi	f7, 2, [pc, #-404]	; 22c <.debug_str+0x22c>
 3bc:	656b7361 	strbvs	r7, [fp, #-865]!	; 0xfffffc9f
 3c0:	51524964 	cmppl	r2, r4, ror #18
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <timer_interrupt_init+0x80a5d4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	200e4201 	andcs	r4, lr, r1, lsl #4
  28:	00040e46 	andeq	r0, r4, r6, asr #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd810>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <timer_interrupt_init+0x46414>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e2403001 	sub	r3, r0, #1, 0
   4:	e3500000 	cmp	r0, #0, 0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0, 0
  10:	e1a00003 	mov	r0, r3
  14:	eafffff9 	b	0 <delay_cycles>

00000018 <timer_get_usec_raw>:
  18:	e92d4010 	push	{r4, lr}
  1c:	e59f0004 	ldr	r0, [pc, #4]	; 28 <timer_get_usec_raw+0x10>
  20:	ebfffffe 	bl	0 <GET32>
  24:	e8bd8010 	pop	{r4, pc}
  28:	20003004 	andcs	r3, r0, r4

0000002c <timer_get_usec>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <dev_barrier>
  34:	ebfffffe 	bl	18 <timer_get_usec_raw>
  38:	e1a04000 	mov	r4, r0
  3c:	ebfffffe 	bl	0 <dev_barrier>
  40:	e1a00004 	mov	r0, r4
  44:	e8bd8010 	pop	{r4, pc}

00000048 <delay_us>:
  48:	e92d4070 	push	{r4, r5, r6, lr}
  4c:	e1a05000 	mov	r5, r0
  50:	ebfffffe 	bl	2c <timer_get_usec>
  54:	e1a04000 	mov	r4, r0
  58:	ebfffffe 	bl	2c <timer_get_usec>
  5c:	e0400004 	sub	r0, r0, r4
  60:	e1500005 	cmp	r0, r5
  64:	3afffffb 	bcc	58 <delay_us+0x10>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}

0000006c <delay_ms>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	48 <delay_us>
  80:	e8bd8010 	pop	{r4, pc}

00000084 <delay_sec>:
  84:	e92d4010 	push	{r4, lr}
  88:	e0603280 	rsb	r3, r0, r0, lsl #5
  8c:	e0800103 	add	r0, r0, r3, lsl #2
  90:	e1a00180 	lsl	r0, r0, #3
  94:	ebfffffe 	bl	6c <delay_ms>
  98:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000278 	andeq	r0, r0, r8, ror r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000012d 	andeq	r0, r0, sp, lsr #2
  10:	00010f0c 	andeq	r0, r1, ip, lsl #30
  14:	00000d00 	andeq	r0, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00009c00 	andeq	r9, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	a1070403 	tstge	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	01210601 			; <UNDEFINED> instruction: 0x01210601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f705 	andeq	pc, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000106 	andeq	r0, r0, r6, lsl #2
  48:	d8050803 	stmdale	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	004d0801 	subeq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007607 	andeq	r7, r0, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000064 	andeq	r0, r0, r4, rrx
  64:	ae070803 	cdpge	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	e6060000 	str	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f2 	strdeq	r0, [r0], -r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01010600 	tsteq	r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000003d 	andeq	r0, r0, sp, lsr r0
  c4:	84062b01 	strhi	r2, [r6], #-2817	; 0xfffff4ff
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001099c 	muleq	r1, ip, r9
  d4:	65730a00 	ldrbvs	r0, [r3, #-2560]!	; 0xfffff600
  d8:	2b010063 	blcs	4026c <delay_sec+0x401e8>
  dc:	00002c19 	andeq	r2, r0, r9, lsl ip
  e0:	00000400 	andeq	r0, r0, r0, lsl #8
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00980b00 	addseq	r0, r8, r0, lsl #22
  ec:	01090000 	mrseq	r0, (UNDEF: 9)
  f0:	010c0000 	mrseq	r0, (UNDEF: 12)
  f4:	01f31150 	mvnseq	r1, r0, asr r1
  f8:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
  fc:	321c5001 	andscc	r5, ip, #1, 0
 100:	5001f324 	andpl	pc, r1, r4, lsr #6
 104:	00243322 	eoreq	r3, r4, r2, lsr #6
 108:	005b0900 	subseq	r0, fp, r0, lsl #18
 10c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 110:	00006c06 	andeq	r6, r0, r6, lsl #24
 114:	00001800 	andeq	r1, r0, r0, lsl #16
 118:	529c0100 	addspl	r0, ip, #0
 11c:	0a000001 	beq	128 <.debug_info+0x128>
 120:	0100736d 	tsteq	r0, sp, ror #6
 124:	002c1828 	eoreq	r1, ip, r8, lsr #16
 128:	00290000 	eoreq	r0, r9, r0
 12c:	00250000 	eoreq	r0, r5, r0
 130:	800b0000 	andhi	r0, fp, r0
 134:	52000000 	andpl	r0, r0, #0, 0
 138:	0c000001 	stceq	0, cr0, [r0], {1}
 13c:	f3115001 	vhadd.u16	d5, d1, d1
 140:	24355001 	ldrtcs	r5, [r5], #-1
 144:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 148:	01f32432 	mvnseq	r2, r2, lsr r4
 14c:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 150:	98090000 	stmdals	r9, {}	; <UNPREDICTABLE>
 154:	01000000 	mrseq	r0, (UNDEF: 0)
 158:	0048061f 	subeq	r0, r8, pc, lsl r6
 15c:	00240000 	eoreq	r0, r4, r0
 160:	9c010000 	stcls	0, cr0, [r1], {-0}
 164:	000001c2 	andeq	r0, r0, r2, asr #3
 168:	0073750a 	rsbseq	r7, r3, sl, lsl #10
 16c:	2c181f01 	ldccs	15, cr1, [r8], {1}
 170:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 174:	4a000000 	bmi	8 <.debug_info+0x8>
 178:	0d000000 	stceq	0, cr0, [r0, #-0]
 17c:	01006272 	tsteq	r0, r2, ror r2
 180:	002c0e20 	eoreq	r0, ip, r0, lsr #28
 184:	006e0000 	rsbeq	r0, lr, r0
 188:	006c0000 	rsbeq	r0, ip, r0
 18c:	580e0000 	stmdapl	lr, {}	; <UNPREDICTABLE>
 190:	14000000 	strne	r0, [r0], #-0
 194:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 198:	0d000001 	stceq	0, cr0, [r0, #-4]
 19c:	01006172 	tsteq	r0, r2, ror r1
 1a0:	002c1222 	eoreq	r1, ip, r2, lsr #4
 1a4:	00830000 	addeq	r0, r3, r0
 1a8:	00810000 	addeq	r0, r1, r0
 1ac:	5c0f0000 	stcpl	0, cr0, [pc], {-0}
 1b0:	c2000000 	andgt	r0, r0, #0, 0
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	0000540f 	andeq	r5, r0, pc, lsl #8
 1bc:	0001c200 	andeq	ip, r1, r0, lsl #4
 1c0:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	002c0a16 	eoreq	r0, ip, r6, lsl sl
 1cc:	002c0000 	eoreq	r0, ip, r0
 1d0:	001c0000 	andseq	r0, ip, r0
 1d4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d8:	0000020a 	andeq	r0, r0, sl, lsl #4
 1dc:	0100750d 	tsteq	r0, sp, lsl #10
 1e0:	002c0e1a 	eoreq	r0, ip, sl, lsl lr
 1e4:	009a0000 	addseq	r0, sl, r0
 1e8:	00960000 	addseq	r0, r6, r0
 1ec:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 1f0:	63000000 	movwvs	r0, #0
 1f4:	0f000002 	svceq	0x00000002
 1f8:	00000038 	andeq	r0, r0, r8, lsr r0
 1fc:	0000020a 	andeq	r0, r0, sl, lsl #4
 200:	0000400f 	andeq	r4, r0, pc
 204:	00026300 	andeq	r6, r2, r0, lsl #6
 208:	c5100000 	ldrgt	r0, [r0, #-0]
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	002c0a11 	eoreq	r0, ip, r1, lsl sl
 214:	00180000 	andseq	r0, r8, r0
 218:	00140000 	andseq	r0, r4, r0
 21c:	9c010000 	stcls	0, cr0, [r1], {-0}
 220:	00000238 	andeq	r0, r0, r8, lsr r2
 224:	0000240b 	andeq	r2, r0, fp, lsl #8
 228:	00026f00 	andeq	r6, r2, r0, lsl #30
 22c:	50010c00 	andpl	r0, r1, r0, lsl #24
 230:	30040c05 	andcc	r0, r4, r5, lsl #24
 234:	00002000 	andeq	r2, r0, r0
 238:	00000009 	andeq	r0, r0, r9
 23c:	06050100 	streq	r0, [r5], -r0, lsl #2
 240:	00000000 	andeq	r0, r0, r0
 244:	00000018 	andeq	r0, r0, r8, lsl r0
 248:	02639c01 	rsbeq	r9, r3, #256	; 0x100
 24c:	37110000 	ldrcc	r0, [r1, -r0]
 250:	01000000 	mrseq	r0, (UNDEF: 0)
 254:	002c1c05 	eoreq	r1, ip, r5, lsl #24
 258:	00bc0000 	adcseq	r0, ip, r0
 25c:	00b80000 	adcseq	r0, r8, r0
 260:	12000000 	andne	r0, r0, #0, 0
 264:	0000002b 	andeq	r0, r0, fp, lsr #32
 268:	0000002b 	andeq	r0, r0, fp, lsr #32
 26c:	12069002 	andne	r9, r6, #2, 0
 270:	00000047 	andeq	r0, r0, r7, asr #32
 274:	00000047 	andeq	r0, r0, r7, asr #32
 278:	000aad02 	andeq	sl, sl, r2, lsl #26

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2c0028>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_sec+0xec2cac>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_sec+0x2ce820>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <delay_sec+0x200c00>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
  90:	11010182 	smlabbne	r1, r2, r1, r0
  94:	00133101 	andseq	r3, r3, r1, lsl #2
  98:	828a0c00 	addhi	r0, sl, #0, 24
  9c:	18020001 	stmdane	r2, {r0}
  a0:	00184291 	mulseq	r8, r1, r2
  a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
  a8:	0b3a0803 	bleq	e820bc <delay_sec+0xe82038>
  ac:	0b390b3b 	bleq	e42da0 <delay_sec+0xe42d1c>
  b0:	17021349 	strne	r1, [r2, -r9, asr #6]
  b4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b8:	010b0e00 	tsteq	fp, r0, lsl #28
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	0182890f 	orreq	r8, r2, pc, lsl #18
  c8:	31011100 	mrscc	r1, (UNDEF: 17)
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d4:	0b3a0e03 	bleq	e838e8 <delay_sec+0xe83864>
  d8:	0b390b3b 	bleq	e42dcc <delay_sec+0xe42d48>
  dc:	13491927 	movtne	r1, #39207	; 0x9927
  e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  e8:	00130119 	andseq	r0, r3, r9, lsl r1
  ec:	00051100 	andeq	r1, r5, r0, lsl #2
  f0:	0b3a0e03 	bleq	e83904 <delay_sec+0xe83880>
  f4:	0b390b3b 	bleq	e42de8 <delay_sec+0xe42d64>
  f8:	17021349 	strne	r1, [r2, -r9, asr #6]
  fc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 100:	002e1200 	eoreq	r1, lr, r0, lsl #4
 104:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 108:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 10c:	0b3b0b3a 	bleq	ec2dfc <delay_sec+0xec2d78>
 110:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000084 	andeq	r0, r0, r4, lsl #1
   8:	00000090 	muleq	r0, r0, r0
   c:	90500001 	subsls	r0, r0, r1
  10:	9c000000 	stcls	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00006c00 	andeq	r6, r0, r0, lsl #24
  2c:	00007800 	andeq	r7, r0, r0, lsl #16
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000078 	andeq	r0, r0, r8, ror r0
  38:	00000084 	andeq	r0, r0, r4, lsl #1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00480000 	subeq	r0, r8, r0
  50:	00530000 	subseq	r0, r3, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00005350 	andeq	r5, r0, r0, asr r3
  5c:	00006c00 	andeq	r6, r0, r0, lsl #24
  60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  6c:	00580000 	subseq	r0, r8, r0
  70:	006c0000 	rsbeq	r0, ip, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00000054 	andeq	r0, r0, r4, asr r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	5c000000 	stcpl	0, cr0, [r0], {-0}
  84:	60000000 	andvs	r0, r0, r0
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00005000 	andeq	r5, r0, r0
	...
  98:	003c0000 	eorseq	r0, ip, r0
  9c:	003f0000 	eorseq	r0, pc, r0
  a0:	00010000 	andeq	r0, r1, r0
  a4:	00003f50 	andeq	r3, r0, r0, asr pc
  a8:	00004800 	andeq	r4, r0, r0, lsl #16
  ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
  c0:	00000004 	andeq	r0, r0, r4
  c4:	04500001 	ldrbeq	r0, [r0], #-1
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00005300 	andeq	r5, r0, r0, lsl #6
  d4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000009c 	muleq	r0, ip, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e9 	andeq	r0, r0, r9, ror #1
   4:	00570003 	subseq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	66666174 			; <UNDEFINED> instruction: 0x66666174
  20:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  24:	73552f00 	cmpvc	r5, #0, 30
  28:	2f737265 	svccs	0x00737265
  2c:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  30:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  34:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  50:	00632e72 	rsbeq	r2, r3, r2, ror lr
  54:	72000001 	andvc	r0, r0, #1, 0
  58:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	00230500 	eoreq	r0, r3, r0, lsl #10
  64:	00000205 	andeq	r0, r0, r5, lsl #4
  68:	05160000 	ldreq	r0, [r6, #-0]
  6c:	0a051405 	beq	145088 <delay_sec+0x145004>
  70:	06100501 	ldreq	r0, [r0], -r1, lsl #10
  74:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
  78:	4b060905 	blmi	182494 <delay_sec+0x182410>
  7c:	2d061005 	stccs	0, cr1, [r6, #-20]	; 0xffffffec
  80:	03062305 	movweq	r2, #25349	; 0x6305
  84:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
  88:	060c052f 	streq	r0, [ip], -pc, lsr #10
  8c:	4b010501 	blmi	41498 <delay_sec+0x41414>
  90:	4d061f05 	stcmi	15, cr1, [r6, #-20]	; 0xffffffec
  94:	2f310505 	svccs	0x00310505
  98:	01061205 	tsteq	r6, r5, lsl #4
  9c:	4b060505 	blmi	1814b8 <delay_sec+0x181434>
  a0:	0601052f 	streq	r0, [r1], -pc, lsr #10
  a4:	061c0513 			; <UNDEFINED> instruction: 0x061c0513
  a8:	0501064c 	streq	r0, [r1, #-1612]	; 0xfffff9b4
  ac:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
  b0:	2e010613 	mcrcs	6, 0, r0, cr1, cr3, {0}
  b4:	2f060505 	svccs	0x00060505
  b8:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
  bc:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
  c0:	052f0609 	streq	r0, [pc, #-1545]!	; fffffabf <delay_sec+0xfffffa3b>
  c4:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
  c8:	1c052e0c 	stcne	14, cr2, [r5], {12}
  cc:	01066b06 	tsteq	r6, r6, lsl #22
  d0:	2f060505 	svccs	0x00060505
  d4:	01054a06 	tsteq	r5, r6, lsl #20
  d8:	061e054b 	ldreq	r0, [lr], -fp, asr #10
  dc:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  e0:	062f0605 	strteq	r0, [pc], -r5, lsl #12
  e4:	4b01054a 	blmi	41614 <delay_sec+0x41590>
  e8:	01000202 	tsteq	r0, r2, lsl #4
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	73552f00 	cmpvc	r5, #0, 30
  10:	2f737265 	svccs	0x00737265
  14:	72616d61 	rsbvc	r6, r1, #6208	; 0x1840
  18:	656e6974 	strbvs	r6, [lr, #-2420]!	; 0xfffff68c
  1c:	73632f7a 	cmnvc	r3, #488	; 0x1e8
  20:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  24:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  28:	64006970 	strvs	r6, [r0], #-2416	; 0xfffff690
  2c:	625f7665 	subsvs	r7, pc, #105906176	; 0x6500000
  30:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
  34:	74007265 	strvc	r7, [r0], #-613	; 0xfffffd9b
  38:	736b6369 	cmnvc	fp, #-1543503871	; 0xa4000001
  3c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  40:	735f7961 	cmpvc	pc, #1589248	; 0x184000
  44:	47006365 	strmi	r6, [r0, -r5, ror #6]
  48:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  4c:	736e7500 	cmnvc	lr, #0, 10
  50:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  54:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  58:	64007261 	strvs	r7, [r0], #-609	; 0xfffffd9f
  5c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  60:	00736d5f 	rsbseq	r6, r3, pc, asr sp
  64:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  68:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  6c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  70:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  74:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  78:	2074726f 	rsbscs	r7, r4, pc, ror #4
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  8c:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  90:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffc33 <delay_sec+0xfffffbaf>
  94:	00636573 	rsbeq	r6, r3, r3, ror r5
  98:	616c6564 	cmnvs	ip, r4, ror #10
  9c:	73755f79 	cmnvc	r5, #484	; 0x1e4
  a0:	736e7500 	cmnvc	lr, #0, 10
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	6f6c0074 	svcvs	0x006c0074
  b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  bc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c4:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  c8:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  cc:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffc6f <delay_sec+0xfffffbeb>
  d0:	5f636573 	svcpl	0x00636573
  d4:	00776172 	rsbseq	r6, r7, r2, ror r1
  d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  dc:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e4:	70720074 	rsbsvc	r0, r2, r4, ror r0
  e8:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  ec:	61686374 	smcvs	34356	; 0x8634
  f0:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
  f4:	73007261 	movwvc	r7, #609	; 0x261
  f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	74757000 	ldrbtvc	r7, [r5], #-0
 104:	6f6c006b 	svcvs	0x006c006b
 108:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 10c:	7300746e 	movwvc	r7, #1134	; 0x46e
 110:	66666174 			; <UNDEFINED> instruction: 0x66666174
 114:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 118:	6d69742f 	cfstrdvs	mvd7, [r9, #-188]!	; 0xffffff44
 11c:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
 120:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 12c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 130:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 134:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 138:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 13c:	31393130 	teqcc	r9, r0, lsr r1
 140:	20353230 	eorscs	r3, r5, r0, lsr r2
 144:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 148:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 14c:	415b2029 	cmpmi	fp, r9, lsr #32
 150:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 154:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 158:	6172622d 	cmnvs	r2, sp, lsr #4
 15c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 160:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 164:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 168:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 16c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 170:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 174:	613d7570 	teqvs	sp, r0, ror r5
 178:	31316d72 	teqcc	r1, r2, ror sp
 17c:	7a6a3637 	bvc	1a8da60 <delay_sec+0x1a8d9dc>
 180:	20732d66 	rsbscs	r2, r3, r6, ror #26
 184:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 188:	613d656e 	teqvs	sp, lr, ror #10
 18c:	31316d72 	teqcc	r1, r2, ror sp
 190:	7a6a3637 	bvc	1a8da74 <delay_sec+0x1a8d9f0>
 194:	20732d66 	rsbscs	r2, r3, r6, ror #26
 198:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 19c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1a0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a4:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1a8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1ac:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1b0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1b8:	6b36766d 	blvs	d9db74 <delay_sec+0xd9daf0>
 1bc:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1c0:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1c8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1cc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1d0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1d8:	61747365 	cmnvs	r4, r5, ror #6
 1dc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1e0:	Address 0x00000000000001e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_sec+0x80a56c>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	00000014 	andeq	r0, r0, r4, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  4c:	00018e02 	andeq	r8, r1, r2, lsl #28
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000048 	andeq	r0, r0, r8, asr #32
  5c:	00000024 	andeq	r0, r0, r4, lsr #32
  60:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  64:	86038504 	strhi	r8, [r3], -r4, lsl #10
  68:	00018e02 	andeq	r8, r1, r2, lsl #28
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	0000006c 	andeq	r0, r0, ip, rrx
  78:	00000018 	andeq	r0, r0, r8, lsl r0
  7c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  80:	00018e02 	andeq	r8, r1, r2, lsl #28
  84:	00000014 	andeq	r0, r0, r4, lsl r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000084 	andeq	r0, r0, r4, lsl #1
  90:	00000018 	andeq	r0, r0, r8, lsl r0
  94:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  98:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7a8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463ac>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hello.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <hello>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <hello+0x10>
   8:	ebfffffe 	bl	0 <printk>
   c:	e8bd8010 	pop	{r4, pc}
  10:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6c6c6568 	cfstr64vs	mvdx6, [ip], #-416	; 0xfffffe60
   4:	Address 0x0000000000000004 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f2 	strdeq	r0, [r0], -r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000cb 	andeq	r0, r0, fp, asr #1
  10:	00002c0c 	andeq	r2, r0, ip, lsl #24
	...
  1c:	00001400 	andeq	r1, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00bf0601 	adcseq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000a005 	andeq	sl, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000b6 	strheq	r0, [r0], -r6
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	001e0801 	andseq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004a07 	andeq	r4, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000038 	andeq	r0, r0, r8, lsr r0
  64:	6a070803 	bvs	1c2014 <hello+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8f060000 	svchi	0x00060000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000009b 	muleq	r0, fp, r0
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00b10600 	adcseq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000180 	andeq	r0, r0, r0, lsl #3
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	14000000 	strne	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e99c 	muleq	r0, ip, r9
  d4:	000c0a00 	andeq	r0, ip, r0, lsl #20
  d8:	00e90000 	rsceq	r0, r9, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00aa0c00 	adceq	r0, sl, r0, lsl #24
  ec:	00aa0000 	adceq	r0, sl, r0
  f0:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <hello+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <hello+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <hello+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
  7c:	11010182 	smlabbne	r1, r2, r1, r0
  80:	00133101 	andseq	r3, r3, r1, lsl #2
  84:	828a0b00 	addhi	r0, sl, #0, 22
  88:	18020001 	stmdane	r2, {r0}
  8c:	00184291 	mulseq	r8, r1, r2
  90:	002e0c00 	eoreq	r0, lr, r0, lsl #24
  94:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  98:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  9c:	0b3b0b3a 	bleq	ec2d8c <hello+0xec2d8c>
  a0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000014 	andeq	r0, r0, r4, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000006d 	andeq	r0, r0, sp, rrx
   4:	00510003 	subseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	2f006372 	svccs	0x00006372
  20:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  24:	6d612f73 	stclvs	15, cr2, [r1, #-460]!	; 0xfffffe34
  28:	69747261 	ldmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
  2c:	2f7a656e 	svccs	0x007a656e
  30:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  34:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; ffffff7c <hello+0xffffff7c>
  38:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  3c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  40:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  44:	65680000 	strbvs	r0, [r8, #-0]!
  48:	2e6f6c6c 	cdpcs	12, 6, cr6, cr15, cr12, {3}
  4c:	00010063 	andeq	r0, r1, r3, rrx
  50:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  54:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  58:	05000000 	streq	r0, [r0, #-0]
  5c:	02050012 	andeq	r0, r5, #18, 0
  60:	00000000 	andeq	r0, r0, r0
  64:	2e140514 	mrccs	5, 0, r0, cr4, cr4, {0}
  68:	4a060105 	bmi	180484 <hello+0x180484>
  6c:	01000402 	tsteq	r0, r2, lsl #8
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <hello+0x195b9b8>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	6e750069 	cdpvs	0, 7, cr0, cr5, cr9, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	2f637273 	svccs	0x00637273
  30:	6c6c6568 	cfstr64vs	mvdx6, [ip], #-416	; 0xfffffe60
  34:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  38:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	63007261 	movwvs	r7, #609	; 0x261
  9c:	00726168 	rsbseq	r6, r2, r8, ror #2
  a0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  a4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  a8:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  ac:	6b746e69 	blvs	1d1ba58 <hello+0x1d1ba58>
  b0:	74757000 	ldrbtvc	r7, [r5], #-0
  b4:	6f6c006b 	svcvs	0x006c006b
  b8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  bc:	7300746e 	movwvc	r7, #1134	; 0x46e
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  c8:	47007261 	strmi	r7, [r0, -r1, ror #4]
  cc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  d0:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  d4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  d8:	31303220 	teqcc	r0, r0, lsr #4
  dc:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
  e0:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
  e4:	61656c65 	cmnvs	r5, r5, ror #24
  e8:	20296573 	eorcs	r6, r9, r3, ror r5
  ec:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  f0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  f4:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
  f8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  fc:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 100:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 104:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 108:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 10c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 110:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 114:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 118:	36373131 			; <UNDEFINED> instruction: 0x36373131
 11c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 120:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 124:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 128:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 12c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 130:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 134:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 138:	616f6c66 	cmnvs	pc, r6, ror #24
 13c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 140:	6f733d69 	svcvs	0x00733d69
 144:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 148:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 14c:	616d2d20 	cmnvs	sp, r0, lsr #26
 150:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 154:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 158:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 15c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 160:	4f2d2062 	svcmi	0x002d2062
 164:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 168:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 16c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 170:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 174:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 178:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 17c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 180:	6c6c6568 	cfstr64vs	mvdx6, [ip], #-416	; 0xfffffe60
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <hello+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <hello+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <hello+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


branchto.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <BRANCHTO>:
   0:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0, 0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	0x168d82c
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0, 0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <put8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <PUT8>:
  18:	e5c01000 	strb	r1, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <uart_init>:
  20:	e92d4010 	push	{r4, lr}
  24:	e3a01002 	mov	r1, #2, 0
  28:	e3a0000e 	mov	r0, #14, 0
  2c:	ebfffffe 	bl	0 <gpio_set_function>
  30:	e3a01002 	mov	r1, #2, 0
  34:	e3a0000f 	mov	r0, #15, 0
  38:	ebfffffe 	bl	0 <gpio_set_function>
  3c:	ebfffffe 	bl	0 <dev_barrier>
  40:	e3a01001 	mov	r1, #1, 0
  44:	e59f0064 	ldr	r0, [pc, #100]	; b0 <uart_init+0x90>
  48:	ebffffec 	bl	0 <or_in32>
  4c:	ebfffffe 	bl	0 <dev_barrier>
  50:	e59f405c 	ldr	r4, [pc, #92]	; b4 <uart_init+0x94>
  54:	e3a01000 	mov	r1, #0, 0
  58:	e1a00004 	mov	r0, r4
  5c:	ebfffffe 	bl	0 <put32>
  60:	e3a01000 	mov	r1, #0, 0
  64:	e59f004c 	ldr	r0, [pc, #76]	; b8 <uart_init+0x98>
  68:	ebfffffe 	bl	0 <put32>
  6c:	e3a01003 	mov	r1, #3, 0
  70:	e59f0044 	ldr	r0, [pc, #68]	; bc <uart_init+0x9c>
  74:	ebfffffe 	bl	0 <put32>
  78:	e3a01000 	mov	r1, #0, 0
  7c:	e59f003c 	ldr	r0, [pc, #60]	; c0 <uart_init+0xa0>
  80:	ebfffffe 	bl	0 <put32>
  84:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <uart_init+0xa4>
  8c:	ebfffffe 	bl	0 <put32>
  90:	e59f1030 	ldr	r1, [pc, #48]	; c8 <uart_init+0xa8>
  94:	e59f0030 	ldr	r0, [pc, #48]	; cc <uart_init+0xac>
  98:	ebfffffe 	bl	0 <put32>
  9c:	e3a01003 	mov	r1, #3, 0
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <put32>
  a8:	ebfffffe 	bl	0 <dev_barrier>
  ac:	e8bd8010 	pop	{r4, pc}
  b0:	20215004 	eorcs	r5, r1, r4
  b4:	20215060 	eorcs	r5, r1, r0, rrx
  b8:	20215044 	eorcs	r5, r1, r4, asr #32
  bc:	2021504c 	eorcs	r5, r1, ip, asr #32
  c0:	20215050 	eorcs	r5, r1, r0, asr r0
  c4:	20215048 	eorcs	r5, r1, r8, asr #32
  c8:	0000010e 	andeq	r0, r0, lr, lsl #2
  cc:	20215068 	eorcs	r5, r1, r8, rrx

000000d0 <uart_can_getc>:
  d0:	e92d4010 	push	{r4, lr}
  d4:	e59f0008 	ldr	r0, [pc, #8]	; e4 <uart_can_getc+0x14>
  d8:	ebfffffe 	bl	0 <get32>
  dc:	e2000001 	and	r0, r0, #1, 0
  e0:	e8bd8010 	pop	{r4, pc}
  e4:	20215064 	eorcs	r5, r1, r4, rrx

000000e8 <uart_can_putc>:
  e8:	e92d4010 	push	{r4, lr}
  ec:	e59f0010 	ldr	r0, [pc, #16]	; 104 <uart_can_putc+0x1c>
  f0:	ebfffffe 	bl	0 <get32>
  f4:	e3100002 	tst	r0, #2, 0
  f8:	13a00001 	movne	r0, #1, 0
  fc:	03a00000 	moveq	r0, #0, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_getc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	ebfffffe 	bl	0 <dev_barrier>
 110:	ebfffffe 	bl	d0 <uart_can_getc>
 114:	e3500000 	cmp	r0, #0, 0
 118:	0afffffc 	beq	110 <uart_getc+0x8>
 11c:	e59f0010 	ldr	r0, [pc, #16]	; 134 <uart_getc+0x2c>
 120:	ebfffffe 	bl	0 <get32>
 124:	e6ef4070 	uxtb	r4, r0
 128:	ebfffffe 	bl	0 <dev_barrier>
 12c:	e1a00004 	mov	r0, r4
 130:	e8bd8010 	pop	{r4, pc}
 134:	20215040 	eorcs	r5, r1, r0, asr #32

00000138 <uart_putc>:
 138:	e92d4010 	push	{r4, lr}
 13c:	e1a04000 	mov	r4, r0
 140:	ebfffffe 	bl	0 <dev_barrier>
 144:	ebfffffe 	bl	e8 <uart_can_putc>
 148:	e3500000 	cmp	r0, #0, 0
 14c:	0afffffc 	beq	144 <uart_putc+0xc>
 150:	e6ef1074 	uxtb	r1, r4
 154:	e59f0008 	ldr	r0, [pc, #8]	; 164 <uart_putc+0x2c>
 158:	ebfffffe 	bl	0 <put32>
 15c:	ebfffffe 	bl	0 <dev_barrier>
 160:	e8bd8010 	pop	{r4, pc}
 164:	20215040 	eorcs	r5, r1, r0, asr #32

00000168 <uart_has_data>:
 168:	e92d4010 	push	{r4, lr}
 16c:	ebfffffe 	bl	0 <dev_barrier>
 170:	ebfffffe 	bl	d0 <uart_can_getc>
 174:	e8bd8010 	pop	{r4, pc}

00000178 <uart_tx_is_empty>:
 178:	e92d4010 	push	{r4, lr}
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e59f000c 	ldr	r0, [pc, #12]	; 194 <uart_tx_is_empty+0x1c>
 184:	ebfffffe 	bl	0 <get32>
 188:	e1a004a0 	lsr	r0, r0, #9
 18c:	e2000001 	and	r0, r0, #1, 0
 190:	e8bd8010 	pop	{r4, pc}
 194:	20215064 	eorcs	r5, r1, r4, rrx

00000198 <uart_flush_tx>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	178 <uart_tx_is_empty>
 1a0:	e3500000 	cmp	r0, #0, 0
 1a4:	0afffffc 	beq	19c <uart_flush_tx+0x4>
 1a8:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000568 	andeq	r0, r0, r8, ror #10
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000020c 	andeq	r0, r0, ip, lsl #4
  10:	0000460c 	andeq	r4, r0, ip, lsl #12
  14:	00006000 	andeq	r6, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001ac00 	andeq	sl, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4e070403 	cdpmi	4, 0, cr0, cr7, cr3, {0}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	00060103 	andeq	r0, r6, r3, lsl #2
  3c:	03000002 	movweq	r0, #2
  40:	01bc0502 			; <UNDEFINED> instruction: 0x01bc0502
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001e905 	andeq	lr, r1, r5, lsl #18
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000018e 	andeq	r0, r0, lr, lsl #3
  54:	da080103 	ble	200414 <uart_flush_tx+0x20027c>
  58:	03000000 	movweq	r0, #0
  5c:	01090702 	tsteq	r9, r2, lsl #14
  60:	e0050000 	and	r0, r5, r0
  64:	05000001 	streq	r0, [r0, #-1]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000f707 	andeq	pc, r0, r7, lsl #14
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	0000015b 	andeq	r0, r0, fp, asr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000019c 	muleq	r0, ip, r1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0001b708 	andeq	fp, r1, r8, lsl #14
  b8:	00b20a00 	adcseq	r0, r2, r0, lsl #20
  bc:	ce080000 	cdpgt	0, 0, cr0, cr8, cr0, {0}
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070b 	strpl	r0, [r1], #-1803	; 0xfffff8f5
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	c10c0000 	mrsgt	r0, (UNDEF: 12)
  e0:	00000002 	andeq	r0, r0, r2
  e4:	0000290c 	andeq	r2, r0, ip, lsl #18
  e8:	9e0c0100 	adflse	f0, f4, f0
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	0000ad0c 	andeq	sl, r0, ip, lsl #26
  f4:	bc0c0500 	cfstr32lt	mvfx0, [ip], {-0}
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000cb0c 	andeq	ip, r0, ip, lsl #22
 100:	a80c0700 	stmdage	ip, {r8, r9, sl}
 104:	03000001 	movweq	r0, #1
 108:	0000e80c 	andeq	lr, r0, ip, lsl #16
 10c:	0d000200 	sfmeq	f0, 4, [r0, #-0]
 110:	0000003a 	andeq	r0, r0, sl, lsr r0
 114:	0806032c 	stmdaeq	r6, {r2, r3, r5, r8, r9}
 118:	000001ab 	andeq	r0, r0, fp, lsr #3
 11c:	006f690e 	rsbeq	r6, pc, lr, lsl #18
 120:	33090903 	movwcc	r0, #39171	; 0x9903
 124:	00000000 	andeq	r0, r0, r0
 128:	7265690e 	rsbvc	r6, r5, #229376	; 0x38000
 12c:	090a0300 	stmdbeq	sl, {r8, r9}
 130:	00000033 	andeq	r0, r0, r3, lsr r0
 134:	69690e04 	stmdbvs	r9!, {r2, r9, sl, fp}^
 138:	11030072 	tstne	r3, r2, ror r0
 13c:	00003309 	andeq	r3, r0, r9, lsl #6
 140:	6c0e0800 	stcvs	8, cr0, [lr], {-0}
 144:	03007263 	movweq	r7, #611	; 0x263
 148:	00330913 	eorseq	r0, r3, r3, lsl r9
 14c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
 150:	0072636d 	rsbseq	r6, r2, sp, ror #6
 154:	33091403 	movwcc	r1, #37891	; 0x9403
 158:	10000000 	andne	r0, r0, r0
 15c:	72736c0e 	rsbsvc	r6, r3, #3584	; 0xe00
 160:	09150300 	ldmdbeq	r5, {r8, r9}
 164:	00000033 	andeq	r0, r0, r3, lsr r0
 168:	736d0e14 	cmnvc	sp, #20, 28	; 0x140
 16c:	16030072 			; <UNDEFINED> instruction: 0x16030072
 170:	00003309 	andeq	r3, r0, r9, lsl #6
 174:	d30f1800 	movwle	r1, #63488	; 0xf800
 178:	03000001 	movweq	r0, #1
 17c:	00330917 	eorseq	r0, r3, r7, lsl r9
 180:	0f1c0000 	svceq	0x001c0000
 184:	0000017b 	andeq	r0, r0, fp, ror r1
 188:	33091b03 	movwcc	r1, #39683	; 0x9b03
 18c:	20000000 	andcs	r0, r0, r0
 190:	00000a0f 	andeq	r0, r0, pc, lsl #20
 194:	091d0300 	ldmdbeq	sp, {r8, r9}
 198:	00000033 	andeq	r0, r0, r3, lsr r0
 19c:	01220f24 			; <UNDEFINED> instruction: 0x01220f24
 1a0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
 1a4:	00003309 	andeq	r3, r0, r9, lsl #6
 1a8:	10002800 	andne	r2, r0, r0, lsl #16
 1ac:	00000127 	andeq	r0, r0, r7, lsr #2
 1b0:	c1090801 	tstgt	r9, r1, lsl #16
 1b4:	04000001 	streq	r0, [r0], #-1
 1b8:	09202150 	stmdbeq	r0!, {r4, r6, r8, sp}
 1bc:	00003304 	andeq	r3, r0, r4, lsl #6
 1c0:	01bb0a00 			; <UNDEFINED> instruction: 0x01bb0a00
 1c4:	db100000 	blle	400008 <uart_flush_tx+0x3ffe70>
 1c8:	01000001 	tsteq	r0, r1
 1cc:	01dc2329 	bicseq	r2, ip, r9, lsr #6
 1d0:	50400000 	subpl	r0, r0, r0
 1d4:	04092021 	streq	r2, [r9], #-33	; 0xffffffdf
 1d8:	0000010f 	andeq	r0, r0, pc, lsl #2
 1dc:	0001d60a 	andeq	sp, r1, sl, lsl #12
 1e0:	01f21100 	mvnseq	r1, r0, lsl #2
 1e4:	c2010000 	andgt	r0, r1, #0, 0
 1e8:	00019806 	andeq	r9, r1, r6, lsl #16
 1ec:	00001400 	andeq	r1, r0, r0, lsl #8
 1f0:	019c0100 	orrseq	r0, ip, r0, lsl #2
 1f4:	12000002 	andne	r0, r0, #2, 0
 1f8:	000001a0 	andeq	r0, r0, r0, lsr #3
 1fc:	00000201 	andeq	r0, r0, r1, lsl #4
 200:	013d1300 	teqeq	sp, r0, lsl #6
 204:	ac010000 	stcge	0, cr0, [r1], {-0}
 208:	00002505 	andeq	r2, r0, r5, lsl #10
 20c:	00017800 	andeq	r7, r1, r0, lsl #16
 210:	00002000 	andeq	r2, r0, r0
 214:	389c0100 	ldmcc	ip, {r8}
 218:	12000002 	andne	r0, r0, #2, 0
 21c:	00000180 	andeq	r0, r0, r0, lsl #3
 220:	0000053b 	andeq	r0, r0, fp, lsr r5
 224:	00018814 	andeq	r8, r1, r4, lsl r8
 228:	00054700 	andeq	r4, r5, r0, lsl #14
 22c:	50011500 	andpl	r1, r1, r0, lsl #10
 230:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 234:	00002021 	andeq	r2, r0, r1, lsr #32
 238:	00018013 	andeq	r8, r1, r3, lsl r0
 23c:	05a90100 	streq	r0, [r9, #256]!	; 0x100
 240:	00000025 	andeq	r0, r0, r5, lsr #32
 244:	00000168 	andeq	r0, r0, r8, ror #2
 248:	00000010 	andeq	r0, r0, r0, lsl r0
 24c:	02659c01 	rsbeq	r9, r5, #256	; 0x100
 250:	70120000 	andsvc	r0, r2, r0
 254:	3b000001 	blcc	260 <.debug_info+0x260>
 258:	12000005 	andne	r0, r0, #5, 0
 25c:	00000174 	andeq	r0, r0, r4, ror r1
 260:	00000356 	andeq	r0, r0, r6, asr r3
 264:	00001100 	andeq	r1, r0, r0, lsl #2
 268:	a1010000 	mrsge	r0, (UNDEF: 1)
 26c:	00013806 	andeq	r3, r1, r6, lsl #16
 270:	00003000 	andeq	r3, r0, r0
 274:	c99c0100 	ldmibgt	ip, {r8}
 278:	16000002 	strne	r0, [r0], -r2
 27c:	a1010063 	tstge	r1, r3, rrx
 280:	00002c19 	andeq	r2, r0, r9, lsl ip
 284:	00000400 	andeq	r0, r0, r0, lsl #8
 288:	00000000 	andeq	r0, r0, r0
 28c:	01441200 	mrseq	r1, (UNDEF: 100)
 290:	053b0000 	ldreq	r0, [fp, #-0]!
 294:	48120000 	ldmdami	r2, {}	; <UNPREDICTABLE>
 298:	28000001 	stmdacs	r0, {r0}
 29c:	17000003 	strne	r0, [r0, -r3]
 2a0:	0000015c 	andeq	r0, r0, ip, asr r1
 2a4:	00000553 	andeq	r0, r0, r3, asr r5
 2a8:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2ac:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 2b0:	2150400c 	cmpcs	r0, ip
 2b4:	51011520 	tstpl	r1, r0, lsr #10
 2b8:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 2bc:	12001aff 	andne	r1, r0, #1044480	; 0xff000
 2c0:	00000160 	andeq	r0, r0, r0, ror #2
 2c4:	0000053b 	andeq	r0, r0, fp, lsr r5
 2c8:	01331300 	teqeq	r3, r0, lsl #6
 2cc:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 2d0:	00002505 	andeq	r2, r0, r5, lsl #10
 2d4:	00010800 	andeq	r0, r1, r0, lsl #16
 2d8:	00003000 	andeq	r3, r0, r0
 2dc:	289c0100 	ldmcs	ip, {r8}
 2e0:	18000003 	stmdane	r0, {r0, r1}
 2e4:	9d010063 	stcls	0, cr0, [r1, #-396]	; 0xfffffe74
 2e8:	00002509 	andeq	r2, r0, r9, lsl #10
 2ec:	00002400 	andeq	r2, r0, r0, lsl #8
 2f0:	00002200 	andeq	r2, r0, r0, lsl #4
 2f4:	01101200 	tsteq	r0, r0, lsl #4
 2f8:	053b0000 	ldreq	r0, [fp, #-0]!
 2fc:	14120000 	ldrne	r0, [r2], #-0
 300:	56000001 	strpl	r0, [r0], -r1
 304:	17000003 	strne	r0, [r0, -r3]
 308:	00000124 	andeq	r0, r0, r4, lsr #2
 30c:	00000547 	andeq	r0, r0, r7, asr #10
 310:	0000031e 	andeq	r0, r0, lr, lsl r3
 314:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 318:	2150400c 	cmpcs	r0, ip
 31c:	2c120020 	ldccs	0, cr0, [r2], {32}
 320:	3b000001 	blcc	32c <.debug_info+0x32c>
 324:	00000005 	andeq	r0, r0, r5
 328:	00004d13 	andeq	r4, r0, r3, lsl sp
 32c:	058a0100 	streq	r0, [sl, #256]	; 0x100
 330:	00000025 	andeq	r0, r0, r5, lsr #32
 334:	000000e8 	andeq	r0, r0, r8, ror #1
 338:	00000020 	andeq	r0, r0, r0, lsr #32
 33c:	03569c01 	cmpeq	r6, #256	; 0x100
 340:	f4140000 			; <UNDEFINED> instruction: 0xf4140000
 344:	47000000 	strmi	r0, [r0, -r0]
 348:	15000005 	strne	r0, [r0, #-5]
 34c:	0c055001 	stceq	0, cr5, [r5], {1}
 350:	20215064 	eorcs	r5, r1, r4, rrx
 354:	0f130000 	svceq	0x00130000
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	00250581 	eoreq	r0, r5, r1, lsl #11
 360:	00d00000 	sbcseq	r0, r0, r0
 364:	00180000 	andseq	r0, r8, r0
 368:	9c010000 	stcls	0, cr0, [r1], {-0}
 36c:	00000384 	andeq	r0, r0, r4, lsl #7
 370:	0000dc14 	andeq	sp, r0, r4, lsl ip
 374:	00054700 	andeq	r4, r5, r0, lsl #14
 378:	50011500 	andpl	r1, r1, r0, lsl #10
 37c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 380:	00002021 	andeq	r2, r0, r1, lsr #32
 384:	00009411 	andeq	r9, r0, r1, lsl r4
 388:	063b0100 	ldrteq	r0, [fp], -r0, lsl #2
 38c:	00000020 	andeq	r0, r0, r0, lsr #32
 390:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 394:	04d19c01 	ldrbeq	r9, [r1], #3073	; 0xc01
 398:	72190000 	andsvc	r0, r9, #0, 0
 39c:	01000001 	tsteq	r0, r1
 3a0:	00620e74 	rsbeq	r0, r2, r4, ror lr
 3a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3a8:	00003017 	andeq	r3, r0, r7, lsl r0
 3ac:	00055f00 	andeq	r5, r5, r0, lsl #30
 3b0:	0003c000 	andeq	ip, r3, r0
 3b4:	50011500 	andpl	r1, r1, r0, lsl #10
 3b8:	01153e01 	tsteq	r5, r1, lsl #28
 3bc:	00320151 	eorseq	r0, r2, r1, asr r1
 3c0:	00003c17 	andeq	r3, r0, r7, lsl ip
 3c4:	00055f00 	andeq	r5, r5, r0, lsl #30
 3c8:	0003d800 	andeq	sp, r3, r0, lsl #16
 3cc:	50011500 	andpl	r1, r1, r0, lsl #10
 3d0:	01153f01 	tsteq	r5, r1, lsl #30
 3d4:	00320151 	eorseq	r0, r2, r1, asr r1
 3d8:	00004012 	andeq	r4, r0, r2, lsl r0
 3dc:	00053b00 	andeq	r3, r5, r0, lsl #22
 3e0:	004c1700 	subeq	r1, ip, r0, lsl #14
 3e4:	04d10000 	ldrbeq	r0, [r1], #0
 3e8:	03fd0000 	mvnseq	r0, #0, 0
 3ec:	01150000 	tsteq	r5, r0
 3f0:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 3f4:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 3f8:	31015101 	tstcc	r1, r1, lsl #2
 3fc:	00501200 	subseq	r1, r0, r0, lsl #4
 400:	053b0000 	ldreq	r0, [fp, #-0]!
 404:	60170000 	andsvs	r0, r7, r0
 408:	53000000 	movwpl	r0, #0
 40c:	1f000005 	svcne	0x00000005
 410:	15000004 	strne	r0, [r0, #-4]
 414:	74025001 	strvc	r5, [r2], #-1
 418:	51011500 	tstpl	r1, r0, lsl #10
 41c:	17003001 	strne	r3, [r0, -r1]
 420:	0000006c 	andeq	r0, r0, ip, rrx
 424:	00000553 	andeq	r0, r0, r3, asr r5
 428:	0000043b 	andeq	r0, r0, fp, lsr r4
 42c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 430:	2150440c 	cmpcs	r0, ip, lsl #8
 434:	51011520 	tstpl	r1, r0, lsr #10
 438:	17003001 	strne	r3, [r0, -r1]
 43c:	00000078 	andeq	r0, r0, r8, ror r0
 440:	00000553 	andeq	r0, r0, r3, asr r5
 444:	00000457 	andeq	r0, r0, r7, asr r4
 448:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 44c:	21504c0c 	cmpcs	r0, ip, lsl #24
 450:	51011520 	tstpl	r1, r0, lsr #10
 454:	17003301 	strne	r3, [r0, -r1, lsl #6]
 458:	00000084 	andeq	r0, r0, r4, lsl #1
 45c:	00000553 	andeq	r0, r0, r3, asr r5
 460:	00000473 	andeq	r0, r0, r3, ror r4
 464:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 468:	2150500c 	cmpcs	r0, ip
 46c:	51011520 	tstpl	r1, r0, lsr #10
 470:	17003001 	strne	r3, [r0, -r1]
 474:	00000090 	muleq	r0, r0, r0
 478:	00000553 	andeq	r0, r0, r3, asr r5
 47c:	00000490 	muleq	r0, r0, r4
 480:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 484:	2150480c 	cmpcs	r0, ip, lsl #16
 488:	51011520 	tstpl	r1, r0, lsr #10
 48c:	00c70802 	sbceq	r0, r7, r2, lsl #16
 490:	00009c17 	andeq	r9, r0, r7, lsl ip
 494:	00055300 	andeq	r5, r5, r0, lsl #6
 498:	0004ae00 	andeq	sl, r4, r0, lsl #28
 49c:	50011500 	andpl	r1, r1, r0, lsl #10
 4a0:	50680c05 	rsbpl	r0, r8, r5, lsl #24
 4a4:	01152021 	tsteq	r5, r1, lsr #32
 4a8:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
 4ac:	a8170001 	ldmdage	r7, {r0}
 4b0:	53000000 	movwpl	r0, #0
 4b4:	c7000005 	strgt	r0, [r0, -r5]
 4b8:	15000004 	strne	r0, [r0, #-4]
 4bc:	74025001 	strvc	r5, [r2], #-1
 4c0:	51011500 	tstpl	r1, r0, lsl #10
 4c4:	12003301 	andne	r3, r0, #67108864	; 0x4000000
 4c8:	000000ac 	andeq	r0, r0, ip, lsr #1
 4cc:	0000053b 	andeq	r0, r0, fp, lsr r5
 4d0:	01c61a00 	biceq	r1, r6, r0, lsl #20
 4d4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 4d8:	0000000d 	andeq	r0, r0, sp
 4dc:	00002000 	andeq	r2, r0, r0
 4e0:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
 4e4:	1b000005 	blne	500 <.debug_info+0x500>
 4e8:	0000005b 	andeq	r0, r0, fp, asr r0
 4ec:	34242e01 	strtcc	r2, [r4], #-3585	; 0xfffff1ff
 4f0:	3b000005 	blcc	1c <.debug_info+0x1c>
 4f4:	37000000 	strcc	r0, [r0, -r0]
 4f8:	16000000 	strne	r0, [r0], -r0
 4fc:	006c6176 	rsbeq	r6, ip, r6, ror r1
 500:	2c332e01 	ldccs	14, cr2, [r3], #-4
 504:	5d000000 	stcpl	0, cr0, [r0, #-0]
 508:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 50c:	17000000 	strne	r0, [r0, -r0]
 510:	00000010 	andeq	r0, r0, r0, lsl r0
 514:	00000547 	andeq	r0, r0, r7, asr #10
 518:	00000523 	andeq	r0, r0, r3, lsr #10
 51c:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
 520:	14000074 	strne	r0, [r0], #-116	; 0xffffff8c
 524:	0000001c 	andeq	r0, r0, ip, lsl r0
 528:	00000553 	andeq	r0, r0, r3, asr r5
 52c:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
 530:	00000074 	andeq	r0, r0, r4, ror r0
 534:	053a0409 	ldreq	r0, [sl, #-1033]!	; 0xfffffbf7
 538:	1d1c0000 	ldcne	0, cr0, [ip, #-0]
 53c:	0000001d 	andeq	r0, r0, sp, lsl r0
 540:	0000001d 	andeq	r0, r0, sp, lsl r0
 544:	1d069002 	stcne	0, cr9, [r6, #-8]
 548:	000002e3 	andeq	r0, r0, r3, ror #5
 54c:	000002e3 	andeq	r0, r0, r3, ror #5
 550:	1d0bae02 	stcne	14, cr10, [fp, #-8]
 554:	0000011c 	andeq	r0, r0, ip, lsl r1
 558:	0000011c 	andeq	r0, r0, ip, lsl r1
 55c:	1d06a202 	sfmne	f2, 1, [r6, #-8]
 560:	000002d1 	ldrdeq	r0, [r0], -r1
 564:	000002d1 	ldrdeq	r0, [r0], -r1
 568:	00061904 	andeq	r1, r6, r4, lsl #18

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_flush_tx+0x2bff14>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_flush_tx+0x2ce6dc>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <uart_flush_tx+0xe836d0>
  58:	0b390b3b 	bleq	e42d4c <uart_flush_tx+0xe42bb4>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <uart_flush_tx+0x3af8>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3e01040b 	cdpcc	4, 0, cr0, cr1, cr11, {0}
  78:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  7c:	3b0b3a13 	blcc	2ce8d0 <uart_flush_tx+0x2ce738>
  80:	010b390b 	tsteq	fp, fp, lsl #18
  84:	0c000013 	stceq	0, cr0, [r0], {19}
  88:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  8c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  90:	0301130d 	movweq	r1, #4877	; 0x130d
  94:	3a0b0b0e 	bcc	2c2cd4 <uart_flush_tx+0x2c2b3c>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0013010b 	andseq	r0, r3, fp, lsl #2
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0803 	bleq	e820b8 <uart_flush_tx+0xe81f20>
  a8:	0b390b3b 	bleq	e42d9c <uart_flush_tx+0xe42c04>
  ac:	0b381349 	bleq	e04dd8 <uart_flush_tx+0xe04c40>
  b0:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; b8 <.debug_abbrev+0xb8>
  b4:	3a0e0300 	bcc	380cbc <uart_flush_tx+0x380b24>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  c0:	1000000b 	andne	r0, r0, fp
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	0b3b0b3a 	bleq	ec2db8 <uart_flush_tx+0xec2c20>
  cc:	13490b39 	movtne	r0, #39737	; 0x9b39
  d0:	0000061c 	andeq	r0, r0, ip, lsl r6
  d4:	3f012e11 	svccc	0x00012e11
  d8:	3a0e0319 	bcc	380d44 <uart_flush_tx+0x380bac>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	1119270b 	tstne	r9, fp, lsl #14
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	01828912 	orreq	r8, r2, r2, lsl r9
  f4:	31011100 	mrscc	r1, (UNDEF: 17)
  f8:	13000013 	movwne	r0, #19
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <uart_flush_tx+0xe8377c>
 104:	0b390b3b 	bleq	e42df8 <uart_flush_tx+0xe42c60>
 108:	13491927 	movtne	r1, #39207	; 0x9927
 10c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 110:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 114:	00130119 	andseq	r0, r3, r9, lsl r1
 118:	82891400 	addhi	r1, r9, #0, 8
 11c:	01110101 	tsteq	r1, r1, lsl #2
 120:	00001331 	andeq	r1, r0, r1, lsr r3
 124:	01828a15 	orreq	r8, r2, r5, lsl sl
 128:	91180200 	tstls	r8, r0, lsl #4
 12c:	00001842 	andeq	r1, r0, r2, asr #16
 130:	03000516 	movweq	r0, #1302	; 0x516
 134:	3b0b3a08 	blcc	2ce95c <uart_flush_tx+0x2ce7c4>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 140:	00001742 	andeq	r1, r0, r2, asr #14
 144:	01828917 	orreq	r8, r2, r7, lsl r9
 148:	31011101 	tstcc	r1, r1, lsl #2
 14c:	00130113 	andseq	r0, r3, r3, lsl r1
 150:	00341800 	eorseq	r1, r4, r0, lsl #16
 154:	0b3a0803 	bleq	e82168 <uart_flush_tx+0xe81fd0>
 158:	0b390b3b 	bleq	e42e4c <uart_flush_tx+0xe42cb4>
 15c:	17021349 	strne	r1, [r2, -r9, asr #6]
 160:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 164:	00341900 	eorseq	r1, r4, r0, lsl #18
 168:	0b3a0e03 	bleq	e8397c <uart_flush_tx+0xe837e4>
 16c:	0b390b3b 	bleq	e42e60 <uart_flush_tx+0xe42cc8>
 170:	051c1349 	ldreq	r1, [ip, #-841]	; 0xfffffcb7
 174:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 178:	3a0e0301 	bcc	380d84 <uart_flush_tx+0x380bec>
 17c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 180:	1119270b 	tstne	r9, fp, lsl #14
 184:	40061201 	andmi	r1, r6, r1, lsl #4
 188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	0300051b 	movweq	r0, #1307	; 0x51b
 194:	3b0b3a0e 	blcc	2ce9d4 <uart_flush_tx+0x2ce83c>
 198:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 19c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1a0:	00001742 	andeq	r1, r0, r2, asr #14
 1a4:	0000351c 	andeq	r3, r0, ip, lsl r5
 1a8:	002e1d00 	eoreq	r1, lr, r0, lsl #26
 1ac:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1b0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1b4:	0b3b0b3a 	bleq	ec2ea4 <uart_flush_tx+0xec2d0c>
 1b8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000138 	andeq	r0, r0, r8, lsr r1
   8:	00000143 	andeq	r0, r0, r3, asr #2
   c:	43500001 	cmpmi	r0, #1, 0
  10:	68000001 	stmdavs	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000128 	andeq	r0, r0, r8, lsr #2
  28:	00000138 	andeq	r0, r0, r8, lsr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
  74:	00000000 	andeq	r0, r0, r0
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001ac 	andeq	r0, r0, ip, lsr #3
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
   4:	009e0003 	addseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7331322d 	teqvc	r1, #-805306366	; 0xd0000002
  38:	2f2f7270 	svccs	0x002f7270
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	752f0065 	strvc	r0, [pc, #-101]!	; ffffffeb <uart_flush_tx+0xfffffe53>
  4c:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe88 <uart_flush_tx+0xfffffcf0>
  50:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  54:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  58:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  5c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  60:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  64:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  68:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  6c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  70:	00006564 	andeq	r6, r0, r4, ror #10
  74:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  78:	0000632e 	andeq	r6, r0, lr, lsr #6
  7c:	70720000 	rsbsvc	r0, r2, r0
  80:	00682e69 	rsbeq	r2, r8, r9, ror #28
  84:	75000001 	strvc	r0, [r0, #-1]
  88:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  8c:	00010068 	andeq	r0, r1, r8, rrx
  90:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  94:	00682e6f 	rsbeq	r2, r8, pc, ror #28
  98:	73000001 	movwvc	r0, #1
  9c:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
  a0:	00682e74 	rsbeq	r2, r8, r4, ror lr
  a4:	00000002 	andeq	r0, r0, r2
  a8:	05003805 	streq	r3, [r0, #-2053]	; 0xfffff7fb
  ac:	00000002 	andeq	r0, r0, r2
  b0:	012d0300 			; <UNDEFINED> instruction: 0x012d0300
  b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  b8:	11056706 	tstne	r5, r6, lsl #14
  bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  c0:	6701052e 	strvs	r0, [r1, -lr, lsr #10]
  c4:	03061605 	movweq	r1, #26117	; 0x6605
  c8:	05052e0b 	streq	r2, [r5, #-3595]	; 0xfffff1f5
  cc:	35686735 	strbcc	r6, [r8, #-1845]!	; 0xfffff8cb
  d0:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
  d4:	69696b85 	stmdbvs	r9!, {r0, r2, r7, r8, r9, fp, sp, lr}^
  d8:	13660c03 	cmnne	r6, #768	; 0x300
  dc:	0105676b 	tsteq	r5, fp, ror #14
  e0:	19052f06 	stmdbne	r5, {r1, r2, r8, r9, sl, fp, sp}
  e4:	05250806 	streq	r0, [r5, #-2054]!	; 0xfffff7fa
  e8:	0d053405 	cfstrseq	mvf3, [r5, #-20]	; 0xffffffec
  ec:	01050106 	tsteq	r5, r6, lsl #2
  f0:	0619054c 	ldreq	r0, [r9], -ip, asr #10
  f4:	36050567 	strcc	r0, [r5], -r7, ror #10
  f8:	01060d05 	tsteq	r6, r5, lsl #26
  fc:	054a2805 	strbeq	r2, [sl, #-2053]	; 0xfffff7fb
 100:	15053001 	strne	r3, [r5, #-1]
 104:	05058706 	streq	r8, [r5, #-1798]	; 0xfffff8fa
 108:	09052f2f 	stmdbeq	r5, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
 10c:	01040200 	mrseq	r0, R12_usr
 110:	000a0513 	andeq	r0, sl, r3, lsl r5
 114:	11010402 	tstne	r1, r2, lsl #8
 118:	02000c05 	andeq	r0, r0, #1280	; 0x500
 11c:	01060104 	tsteq	r6, r4, lsl #2
 120:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 124:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 128:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
 12c:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 130:	05054a09 	streq	r4, [r5, #-2569]	; 0xfffff5f7
 134:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff236 <uart_flush_tx+0xfffff09e>
 138:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 13c:	0667061c 			; <UNDEFINED> instruction: 0x0667061c
 140:	06050501 	streq	r0, [r5], -r1, lsl #10
 144:	09052f4b 	stmdbeq	r5, {r0, r1, r3, r6, r8, r9, sl, fp, sp}
 148:	01040200 	mrseq	r0, R12_usr
 14c:	000a0513 	andeq	r0, sl, r3, lsl r5
 150:	11010402 	tstne	r1, r2, lsl #8
 154:	02000c05 	andeq	r0, r0, #1280	; 0x500
 158:	01060104 	tsteq	r6, r4, lsl #2
 15c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 160:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 164:	674c0605 	strbvs	r0, [ip, -r5, lsl #12]
 168:	2f060105 	svccs	0x00060105
 16c:	4c061905 			; <UNDEFINED> instruction: 0x4c061905
 170:	052e1b05 	streq	r1, [lr, #-2821]!	; 0xfffff4fb
 174:	31052e2a 	tstcc	r5, sl, lsr #28
 178:	01050106 	tsteq	r5, r6, lsl #2
 17c:	061c052e 	ldreq	r0, [ip], -lr, lsr #10
 180:	2f050531 	svccs	0x00050531
 184:	052e0903 	streq	r0, [lr, #-2307]!	; 0xfffff6fd
 188:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 18c:	01054a21 	tsteq	r5, r1, lsr #20
 190:	052e0a03 	streq	r0, [lr, #-2563]!	; 0xfffff5fd
 194:	0568061a 	strbeq	r0, [r8, #-1562]!	; 0xfffff9e6
 198:	04020009 	streq	r0, [r2], #-9
 19c:	0a053001 	beq	14c1a8 <uart_flush_tx+0x14c010>
 1a0:	01040200 	mrseq	r0, R12_usr
 1a4:	000c0511 	andeq	r0, ip, r1, lsl r5
 1a8:	06010402 	streq	r0, [r1], -r2, lsl #8
 1ac:	000a0501 	andeq	r0, sl, r1, lsl #10
 1b0:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1b4:	01000602 	tsteq	r0, r2, lsl #12
 1b8:	Address 0x00000000000001b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
   4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   8:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
   c:	75007461 	strvc	r7, [r0, #-1121]	; 0xfffffb9f
  10:	5f747261 	svcpl	0x00747261
  14:	5f6e6163 	svcpl	0x006e6163
  18:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
  1c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
  20:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  24:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  28:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  2c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  30:	4f5f434e 	svcmi	0x005f434e
  34:	55505455 	ldrbpl	r5, [r0, #-1109]	; 0xfffffbab
  38:	75610054 	strbvc	r0, [r1, #-84]!	; 0xffffffac
  3c:	65705f78 	ldrbvs	r5, [r0, #-3960]!	; 0xfffff088
  40:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
  44:	61750073 	cmnvs	r5, r3, ror r0
  48:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  4c:	72617500 	rsbvc	r7, r1, #0, 10
  50:	61635f74 	smcvs	13812	; 0x35f4
  54:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
  58:	61006374 	tstvs	r0, r4, ror r3
  5c:	00726464 	rsbseq	r6, r2, r4, ror #8
  60:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffac <uart_flush_tx+0xfffffe14>
  64:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  68:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
  6c:	616c632f 	cmnvs	ip, pc, lsr #6
  70:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  74:	30343173 	eorscc	r3, r4, r3, ror r1
  78:	31322d65 	teqcc	r2, r5, ror #26
  7c:	2f727073 	svccs	0x00727073
  80:	7062696c 	rsbvc	r6, r2, ip, ror #18
  84:	74732f69 	ldrbtvc	r2, [r3], #-3945	; 0xfffff097
  88:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  8c:	76697270 			; <UNDEFINED> instruction: 0x76697270
  90:	00657461 	rsbeq	r7, r5, r1, ror #8
  94:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  98:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  9c:	50470074 	subpl	r0, r7, r4, ror r0
  a0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a4:	5f434e55 	svcpl	0x00434e55
  a8:	30544c41 	subscc	r4, r4, r1, asr #24
  ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  b0:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b4:	415f434e 	cmpmi	pc, lr, asr #6
  b8:	0031544c 	eorseq	r5, r1, ip, asr #8
  bc:	4f495047 	svcmi	0x00495047
  c0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  c4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  c8:	47003254 	smlsdmi	r0, r4, r2, r3
  cc:	5f4f4950 	svcpl	0x004f4950
  d0:	434e5546 	movtmi	r5, #58694	; 0xe546
  d4:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  d8:	6e750033 	mrcvs	0, 3, r0, cr5, cr3, {1}
  dc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e0:	63206465 			; <UNDEFINED> instruction: 0x63206465
  e4:	00726168 	rsbseq	r6, r2, r8, ror #2
  e8:	4f495047 	svcmi	0x00495047
  ec:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  f0:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  f4:	6c003554 	cfstr32vs	mvfx3, [r0], {84}	; 0x54
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 108:	6f687300 	svcvs	0x00687300
 10c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 110:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 114:	2064656e 	rsbcs	r6, r4, lr, ror #10
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	33747570 	cmncc	r4, #112, 10	; 0x1c000000
 120:	61620032 	cmnvs	r2, r2, lsr r0
 124:	61006475 	tstvs	r0, r5, ror r4
 128:	655f7875 	ldrbvs	r7, [pc, #-2165]	; fffff8bb <uart_flush_tx+0xfffff723>
 12c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 130:	75007365 	strvc	r7, [r0, #-869]	; 0xfffffc9b
 134:	5f747261 	svcpl	0x00747261
 138:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
 13c:	72617500 	rsbvc	r7, r1, #0, 10
 140:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 144:	5f73695f 	svcpl	0x0073695f
 148:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
 14c:	6e750079 	mrcvs	0, 3, r0, cr5, cr9, {3}
 150:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 154:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 158:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 15c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 160:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 164:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 168:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 16c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 170:	61620074 	smcvs	8196	; 0x2004
 174:	765f6475 			; <UNDEFINED> instruction: 0x765f6475
 178:	63006c61 	movwvs	r6, #3169	; 0xc61
 17c:	006c746e 	rsbeq	r7, ip, lr, ror #8
 180:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 184:	7361685f 	cmnvc	r1, #6225920	; 0x5f0000
 188:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 18c:	6f6c0061 	svcvs	0x006c0061
 190:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 194:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 198:	00746e69 	rsbseq	r6, r4, r9, ror #28
 19c:	5f697072 	svcpl	0x00697072
 1a0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 1a4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a8:	4f495047 	svcmi	0x00495047
 1ac:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 1b0:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 1b4:	63003454 	movwvs	r3, #1108	; 0x454
 1b8:	00726168 	rsbseq	r6, r2, r8, ror #2
 1bc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1c0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1c4:	726f0074 	rsbvc	r0, pc, #116, 0	; 0x74
 1c8:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 1cc:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
 1d0:	73006b74 	movwvc	r6, #2932	; 0xb74
 1d4:	74617263 	strbtvc	r7, [r1], #-611	; 0xfffffd9d
 1d8:	75006863 	strvc	r6, [r0, #-2147]	; 0xfffff79d
 1dc:	00747261 	rsbseq	r7, r4, r1, ror #4
 1e0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 1e4:	745f3233 	ldrbvc	r3, [pc], #-563	; 1ec <.debug_str+0x1ec>
 1e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ec:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 1f0:	61750074 	cmnvs	r5, r4, ror r0
 1f4:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
 1f8:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 1fc:	0078745f 	rsbseq	r7, r8, pc, asr r4
 200:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 204:	63206465 			; <UNDEFINED> instruction: 0x63206465
 208:	00726168 	rsbseq	r6, r2, r8, ror #2
 20c:	20554e47 	subscs	r4, r5, r7, asr #28
 210:	20393943 	eorscs	r3, r9, r3, asr #18
 214:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 218:	30322031 	eorscc	r2, r2, r1, lsr r0
 21c:	30313931 	eorscc	r3, r1, r1, lsr r9
 220:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 224:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 228:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 22c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 230:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 234:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 238:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 23c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 240:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 244:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 248:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 24c:	205d3939 	subscs	r3, sp, r9, lsr r9
 250:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 254:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 258:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 25c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 260:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 264:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 268:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 26c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 270:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 274:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 278:	6f6c666d 	svcvs	0x006c666d
 27c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 280:	733d6962 	teqvc	sp, #1605632	; 0x188000
 284:	2074666f 	rsbscs	r6, r4, pc, ror #12
 288:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 28c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 290:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 294:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 298:	7a6b3676 	bvc	1acdc78 <uart_flush_tx+0x1acdae0>
 29c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 2a0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 2a4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 2a8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 2ac:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 2b0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 2b4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 2b8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 2bc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 2c0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 2c4:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 2c8:	495f434e 	ldmdbmi	pc, {r1, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 2cc:	5455504e 	ldrbpl	r5, [r5], #-78	; 0xffffffb2
 2d0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2d4:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 2d8:	75665f74 	strbvc	r5, [r6, #-3956]!	; 0xfffff08c
 2dc:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 2e0:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
 2e4:	32337465 	eorscc	r7, r3, #1694498816	; 0x65000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <uart_flush_tx+0x80a438>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	000000e8 	andeq	r0, r0, r8, ror #1
  68:	00000020 	andeq	r0, r0, r0, lsr #32
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000108 	andeq	r0, r0, r8, lsl #2
  80:	00000030 	andeq	r0, r0, r0, lsr r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000138 	andeq	r0, r0, r8, lsr r1
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000014 	andeq	r0, r0, r4, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000168 	andeq	r0, r0, r8, ror #2
  b0:	00000010 	andeq	r0, r0, r0, lsl r0
  b4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b8:	00018e02 	andeq	r8, r1, r2, lsl #28
  bc:	00000014 	andeq	r0, r0, r4, lsl r0
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00000178 	andeq	r0, r0, r8, ror r1
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
  cc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d0:	00018e02 	andeq	r8, r1, r2, lsl #28
  d4:	00000014 	andeq	r0, r0, r4, lsl r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00000198 	muleq	r0, r8, r1
  e0:	00000014 	andeq	r0, r0, r4, lsl r0
  e4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e8:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_flush_tx+0x12cd694>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_flush_tx+0x46298>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a06001 	mov	r6, r1
   c:	e59f503c 	ldr	r5, [pc, #60]	; 50 <gpio_set_function+0x50>
  10:	e0853095 	umull	r3, r5, r5, r0
  14:	e1a051a5 	lsr	r5, r5, #3
  18:	e2857302 	add	r7, r5, #134217728	; 0x8000000
  1c:	e2877702 	add	r7, r7, #524288	; 0x80000
  20:	e1a07107 	lsl	r7, r7, #2
  24:	e1a00007 	mov	r0, r7
  28:	ebfffffe 	bl	0 <GET32>
  2c:	e0855105 	add	r5, r5, r5, lsl #2
  30:	e0445085 	sub	r5, r4, r5, lsl #1
  34:	e0855085 	add	r5, r5, r5, lsl #1
  38:	e3a01007 	mov	r1, #7, 0
  3c:	e1c01511 	bic	r1, r0, r1, lsl r5
  40:	e1811516 	orr	r1, r1, r6, lsl r5
  44:	e1a00007 	mov	r0, r7
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
  50:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000054 <gpio_set_output>:
  54:	e92d4010 	push	{r4, lr}
  58:	e3a01001 	mov	r1, #1, 0
  5c:	ebfffffe 	bl	0 <gpio_set_function>
  60:	e8bd8010 	pop	{r4, pc}

00000064 <gpio_set_on>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	e1a01011 	lsl	r1, r1, r0
  70:	e59f0004 	ldr	r0, [pc, #4]	; 7c <gpio_set_on+0x18>
  74:	ebfffffe 	bl	0 <PUT32>
  78:	e8bd8010 	pop	{r4, pc}
  7c:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000080 <gpio_set_off>:
  80:	e92d4010 	push	{r4, lr}
  84:	e3a01001 	mov	r1, #1, 0
  88:	e1a01011 	lsl	r1, r1, r0
  8c:	e59f0004 	ldr	r0, [pc, #4]	; 98 <gpio_set_off+0x18>
  90:	ebfffffe 	bl	0 <PUT32>
  94:	e8bd8010 	pop	{r4, pc}
  98:	20200028 	eorcs	r0, r0, r8, lsr #32

0000009c <gpio_write>:
  9c:	e92d4010 	push	{r4, lr}
  a0:	e3510000 	cmp	r1, #0, 0
  a4:	0a000001 	beq	b0 <gpio_write+0x14>
  a8:	ebfffffe 	bl	64 <gpio_set_on>
  ac:	e8bd8010 	pop	{r4, pc}
  b0:	ebfffffe 	bl	80 <gpio_set_off>
  b4:	e8bd8010 	pop	{r4, pc}

000000b8 <gpio_set_input>:
  b8:	e92d4010 	push	{r4, lr}
  bc:	e3a01000 	mov	r1, #0, 0
  c0:	ebfffffe 	bl	0 <gpio_set_function>
  c4:	e8bd8010 	pop	{r4, pc}

000000c8 <gpio_read>:
  c8:	e92d4010 	push	{r4, lr}
  cc:	e1a04000 	mov	r4, r0
  d0:	e59f000c 	ldr	r0, [pc, #12]	; e4 <gpio_read+0x1c>
  d4:	ebfffffe 	bl	0 <GET32>
  d8:	e3a03001 	mov	r3, #1, 0
  dc:	e0000413 	and	r0, r0, r3, lsl r4
  e0:	e8bd8010 	pop	{r4, pc}
  e4:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001ce 	andeq	r0, r0, lr, asr #3
  10:	0001b70c 	andeq	fp, r1, ip, lsl #14
	...
  1c:	0000e800 	andeq	lr, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	28070403 	stmdacs	r7, {r0, r1, sl}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	c2060103 	andgt	r0, r6, #-1073741824	; 0xc0000000
  3c:	03000001 	movweq	r0, #1
  40:	018c0502 	orreq	r0, ip, r2, lsl #10
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001ae05 	andeq	sl, r1, r5, lsl #28
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000015e 	andeq	r0, r0, lr, asr r1
  54:	ae080103 	adfgee	f0, f0, f3
  58:	03000000 	movweq	r0, #0
  5c:	00dd0702 	sbcseq	r0, sp, r2, lsl #14
  60:	a5050000 	strge	r0, [r5, #-0]
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000cb07 	andeq	ip, r0, r7, lsl #22
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	0000013d 	andeq	r0, r0, sp, lsr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000016c 	andeq	r0, r0, ip, ror #2
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	00018708 	andeq	r8, r1, r8, lsl #14
  b8:	00b20400 	adcseq	r0, r2, r0, lsl #8
  bc:	a0080000 	andge	r0, r8, r0
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070a 	strpl	r0, [r1], #-1802	; 0xfffff8f6
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	830b0000 	movwhi	r0, #45056	; 0xb000
  e0:	00000002 	andeq	r0, r0, r2
  e4:	00004b0b 	andeq	r4, r0, fp, lsl #22
  e8:	720b0100 	andvc	r0, fp, #0
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	0000810b 	andeq	r8, r0, fp, lsl #2
  f4:	900b0500 	andls	r0, fp, r0, lsl #10
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	00009f0b 	andeq	r9, r0, fp, lsl #30
 100:	780b0700 	stmdavc	fp, {r8, r9, sl}
 104:	03000001 	movweq	r0, #1
 108:	0000bc0b 	andeq	fp, r0, fp, lsl #24
 10c:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
 110:	0000011c 	andeq	r0, r0, ip, lsl r1
 114:	d0031504 	andle	r1, r3, r4, lsl #10
 118:	0c000000 	stceq	0, cr0, [r0], {-0}
 11c:	00000196 	muleq	r0, r6, r1
 120:	33170e01 	tstcc	r7, #1, 28
 124:	00000000 	andeq	r0, r0, r0
 128:	0c202000 	stceq	0, cr2, [r0], #-0
 12c:	0000002e 	andeq	r0, r0, lr, lsr #32
 130:	33170f01 	tstcc	r7, #1, 30
 134:	1c000000 	stcne	0, cr0, [r0], {-0}
 138:	0c202000 	stceq	0, cr2, [r0], #-0
 13c:	0000001e 	andeq	r0, r0, lr, lsl r0
 140:	33171001 	tstcc	r7, #1, 0
 144:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 148:	0c202000 	stceq	0, cr2, [r0], #-0
 14c:	00000154 	andeq	r0, r0, r4, asr r1
 150:	33171101 	tstcc	r7, #1073741824	; 0x40000000
 154:	34000000 	strcc	r0, [r0], #-0
 158:	0d202000 	stceq	0, cr2, [r0, #-0]
 15c:	00000062 	andeq	r0, r0, r2, rrx
 160:	25054301 	strcs	r4, [r5, #-769]	; 0xfffffcff
 164:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
 168:	20000000 	andcs	r0, r0, r0
 16c:	01000000 	mrseq	r0, (UNDEF: 0)
 170:	00019d9c 	muleq	r1, ip, sp
 174:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 178:	4301006e 	movwmi	r0, #4206	; 0x106e
 17c:	00002c18 	andeq	r2, r0, r8, lsl ip
 180:	00000400 	andeq	r0, r0, r0, lsl #8
 184:	00000000 	andeq	r0, r0, r0
 188:	00d80f00 	sbcseq	r0, r8, r0, lsl #30
 18c:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
 190:	01100000 	tsteq	r0, r0
 194:	340c0550 	strcc	r0, [ip], #-1360	; 0xfffffab0
 198:	00202000 	eoreq	r2, r0, r0
 19c:	00f01100 	rscseq	r1, r0, r0, lsl #2
 1a0:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
 1a4:	0000b806 	andeq	fp, r0, r6, lsl #16
 1a8:	00001000 	andeq	r1, r0, r0
 1ac:	de9c0100 	fmllee	f0, f4, f0
 1b0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b4:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1b8:	2c1e3e01 	ldccs	14, cr3, [lr], {1}
 1bc:	26000000 	strcs	r0, [r0], -r0
 1c0:	22000000 	andcs	r0, r0, #0, 0
 1c4:	0f000000 	svceq	0x00000000
 1c8:	000000c4 	andeq	r0, r0, r4, asr #1
 1cc:	00000308 	andeq	r0, r0, r8, lsl #6
 1d0:	03500110 	cmpeq	r0, #4
 1d4:	105001f3 	ldrshne	r0, [r0], #-19	; 0xffffffed
 1d8:	30015101 	andcc	r5, r1, r1, lsl #2
 1dc:	40110000 	andsmi	r0, r1, r0
 1e0:	01000000 	mrseq	r0, (UNDEF: 0)
 1e4:	009c0632 	addseq	r0, ip, r2, lsr r6
 1e8:	001c0000 	andseq	r0, ip, r0
 1ec:	9c010000 	stcls	0, cr0, [r1], {-0}
 1f0:	00000239 	andeq	r0, r0, r9, lsr r2
 1f4:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 1f8:	1a320100 	bne	c80600 <gpio_read+0xc80538>
 1fc:	0000002c 	andeq	r0, r0, ip, lsr #32
 200:	0000004f 	andeq	r0, r0, pc, asr #32
 204:	00000047 	andeq	r0, r0, r7, asr #32
 208:	0100760e 	tsteq	r0, lr, lsl #12
 20c:	002c2832 	eoreq	r2, ip, r2, lsr r8
 210:	00910000 	addseq	r0, r1, r0
 214:	00890000 	addeq	r0, r9, r0
 218:	ac120000 	ldcge	0, cr0, [r2], {-0}
 21c:	80000000 	andhi	r0, r0, r0
 220:	2f000002 	svccs	0x00000002
 224:	10000002 	andne	r0, r0, r2
 228:	f3035001 	vhadd.u8	d5, d3, d1
 22c:	13005001 	movwne	r5, #1
 230:	000000b4 	strheq	r0, [r0], -r4
 234:	00000239 	andeq	r0, r0, r9, lsr r2
 238:	00ff1100 	rscseq	r1, pc, r0, lsl #2
 23c:	2d010000 	stccs	0, cr0, [r1, #-0]
 240:	00008006 	andeq	r8, r0, r6
 244:	00001c00 	andeq	r1, r0, r0, lsl #24
 248:	809c0100 	addshi	r0, ip, r0, lsl #2
 24c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 250:	006e6970 	rsbeq	r6, lr, r0, ror r9
 254:	2c1c2d01 	ldccs	13, cr2, [ip], {1}
 258:	cf000000 	svcgt	0x00000000
 25c:	cb000000 	blgt	8 <.debug_info+0x8>
 260:	0f000000 	svceq	0x00000000
 264:	00000094 	muleq	r0, r4, r0
 268:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
 26c:	05500110 	ldrbeq	r0, [r0, #-272]	; 0xfffffef0
 270:	2000280c 	andcs	r2, r0, ip, lsl #16
 274:	51011020 	tstpl	r1, r0, lsr #32
 278:	01f33105 	mvnseq	r3, r5, lsl #2
 27c:	00002450 	andeq	r2, r0, r0, asr r4
 280:	0002a511 	andeq	sl, r2, r1, lsl r5
 284:	06280100 	strteq	r0, [r8], -r0, lsl #2
 288:	00000064 	andeq	r0, r0, r4, rrx
 28c:	0000001c 	andeq	r0, r0, ip, lsl r0
 290:	02c79c01 	sbceq	r9, r7, #256	; 0x100
 294:	700e0000 	andvc	r0, lr, r0
 298:	01006e69 	tsteq	r0, r9, ror #28
 29c:	002c1b28 	eoreq	r1, ip, r8, lsr #22
 2a0:	00f40000 	rscseq	r0, r4, r0
 2a4:	00f00000 	rscseq	r0, r0, r0
 2a8:	780f0000 	stmdavc	pc, {}	; <UNPREDICTABLE>
 2ac:	b2000000 	andlt	r0, r0, #0, 0
 2b0:	10000003 	andne	r0, r0, r3
 2b4:	0c055001 	stceq	0, cr5, [r5], {1}
 2b8:	2020001c 	eorcs	r0, r0, ip, lsl r0
 2bc:	05510110 	ldrbeq	r0, [r1, #-272]	; 0xfffffef0
 2c0:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
 2c4:	11000024 	tstne	r0, r4, lsr #32
 2c8:	0000010c 	andeq	r0, r0, ip, lsl #2
 2cc:	54062301 	strpl	r2, [r6], #-769	; 0xfffffcff
 2d0:	10000000 	andne	r0, r0, r0
 2d4:	01000000 	mrseq	r0, (UNDEF: 0)
 2d8:	0003089c 	muleq	r3, ip, r8
 2dc:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 2e0:	2301006e 	movwcs	r0, #4206	; 0x106e
 2e4:	00002c1f 	andeq	r2, r0, pc, lsl ip
 2e8:	00011900 	andeq	r1, r1, r0, lsl #18
 2ec:	00011500 	andeq	r1, r1, r0, lsl #10
 2f0:	00600f00 	rsbeq	r0, r0, r0, lsl #30
 2f4:	03080000 	movweq	r0, #32768	; 0x8000
 2f8:	01100000 	tsteq	r0, r0
 2fc:	01f30350 	mvnseq	r0, r0, asr r3
 300:	51011050 	qaddpl	r1, r0, r1
 304:	00003101 	andeq	r3, r0, r1, lsl #2
 308:	00029311 	andeq	r9, r2, r1, lsl r3
 30c:	06140100 	ldreq	r0, [r4], -r0, lsl #2
 310:	00000000 	andeq	r0, r0, r0
 314:	00000054 	andeq	r0, r0, r4, asr r0
 318:	03a69c01 			; <UNDEFINED> instruction: 0x03a69c01
 31c:	700e0000 	andvc	r0, lr, r0
 320:	01006e69 	tsteq	r0, r9, ror #28
 324:	002c2114 	eoreq	r2, ip, r4, lsl r1
 328:	013e0000 	teqeq	lr, r0
 32c:	013a0000 	teqeq	sl, r0
 330:	660e0000 	strvs	r0, [lr], -r0
 334:	14010076 	strne	r0, [r1], #-118	; 0xffffff8a
 338:	00010f32 	andeq	r0, r1, r2, lsr pc
 33c:	00016000 	andeq	r6, r1, r0
 340:	00015c00 	andeq	r5, r1, r0, lsl #24
 344:	01351400 	teqeq	r5, r0, lsl #8
 348:	15010000 	strne	r0, [r1, #-0]
 34c:	0000620e 	andeq	r6, r0, lr, lsl #4
 350:	00018300 	andeq	r8, r1, r0, lsl #6
 354:	00018100 	andeq	r8, r1, r0, lsl #2
 358:	00381400 	eorseq	r1, r8, r0, lsl #8
 35c:	16010000 	strne	r0, [r1], -r0
 360:	0000620e 	andeq	r6, r0, lr, lsl #4
 364:	00019800 	andeq	r9, r1, r0, lsl #16
 368:	00019600 	andeq	r9, r1, r0, lsl #12
 36c:	00281400 	eoreq	r1, r8, r0, lsl #8
 370:	17010000 	strne	r0, [r1, -r0]
 374:	0000620e 	andeq	r6, r0, lr, lsl #4
 378:	0001ad00 	andeq	sl, r1, r0, lsl #26
 37c:	0001ab00 	andeq	sl, r1, r0, lsl #22
 380:	002c1200 	eoreq	r1, ip, r0, lsl #4
 384:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
 388:	03950000 	orrseq	r0, r5, #0, 0
 38c:	01100000 	tsteq	r0, r0
 390:	00770250 	rsbseq	r0, r7, r0, asr r2
 394:	004c0f00 	subeq	r0, ip, r0, lsl #30
 398:	03b20000 			; <UNDEFINED> instruction: 0x03b20000
 39c:	01100000 	tsteq	r0, r0
 3a0:	00770250 	rsbseq	r0, r7, r0, asr r2
 3a4:	6c150000 	ldcvs	0, cr0, [r5], {-0}
 3a8:	6c000000 	stcvs	0, cr0, [r0], {-0}
 3ac:	02000000 	andeq	r0, r0, #0, 0
 3b0:	5c150aad 			; <UNDEFINED> instruction: 0x5c150aad
 3b4:	5c000000 	stcpl	0, cr0, [r0], {-0}
 3b8:	02000000 	andeq	r0, r0, #0, 0
 3bc:	Address 0x00000000000003bc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffe4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce7ac>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <gpio_read+0xe837a0>
  58:	0b390b3b 	bleq	e42d4c <gpio_read+0xe42c84>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <gpio_read+0x3bc8>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01040a00 	tsteq	r4, r0, lsl #20
  70:	0b0b0b3e 	bleq	2c2d70 <gpio_read+0x2c2ca8>
  74:	0b3a1349 	bleq	e84da0 <gpio_read+0xe84cd8>
  78:	0b390b3b 	bleq	e42d6c <gpio_read+0xe42ca4>
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300280b 	movweq	r2, #2059	; 0x80b
  84:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  88:	00340c00 	eorseq	r0, r4, r0, lsl #24
  8c:	0b3a0e03 	bleq	e838a0 <gpio_read+0xe837d8>
  90:	0b390b3b 	bleq	e42d84 <gpio_read+0xe42cbc>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <gpio_read+0x2ce818>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0300050e 	movweq	r0, #1294	; 0x50e
  bc:	3b0b3a08 	blcc	2ce8e4 <gpio_read+0x2ce81c>
  c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c8:	00001742 	andeq	r1, r0, r2, asr #14
  cc:	0182890f 	orreq	r8, r2, pc, lsl #18
  d0:	31011101 	tstcc	r1, r1, lsl #2
  d4:	10000013 	andne	r0, r0, r3, lsl r0
  d8:	0001828a 	andeq	r8, r1, sl, lsl #5
  dc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  e0:	11000018 	tstne	r0, r8, lsl r0
  e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  e8:	0b3a0e03 	bleq	e838fc <gpio_read+0xe83834>
  ec:	0b390b3b 	bleq	e42de0 <gpio_read+0xe42d18>
  f0:	01111927 	tsteq	r1, r7, lsr #18
  f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  f8:	01194297 			; <UNDEFINED> instruction: 0x01194297
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	01018289 	smlabbeq	r1, r9, r2, r8
 104:	13310111 	teqne	r1, #1073741828	; 0x40000004
 108:	00001301 	andeq	r1, r0, r1, lsl #6
 10c:	01828913 	orreq	r8, r2, r3, lsl r9
 110:	31011100 	mrscc	r1, (UNDEF: 17)
 114:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 118:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 11c:	0b3b0b3a 	bleq	ec2e0c <gpio_read+0xec2d44>
 120:	13490b39 	movtne	r0, #39737	; 0x9b39
 124:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 128:	15000017 	strne	r0, [r0, #-23]	; 0xffffffe9
 12c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 130:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 134:	0b3a0e03 	bleq	e83948 <gpio_read+0xe83880>
 138:	0b390b3b 	bleq	e42e2c <gpio_read+0xe42d64>
 13c:	Address 0x000000000000013c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000000c8 	andeq	r0, r0, r8, asr #1
   8:	000000d4 	ldrdeq	r0, [r0], -r4
   c:	d4500001 	ldrble	r0, [r0], #-1
  10:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00b80000 	adcseq	r0, r8, r0
  28:	00c30000 	sbceq	r0, r3, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	0000c350 	andeq	ip, r0, r0, asr r3
  34:	0000c800 	andeq	ip, r0, r0, lsl #16
  38:	f3000400 	vshl.u8	d0, d0, d0
  3c:	009f5001 	addseq	r5, pc, r1
	...
  4c:	9c000000 	stcls	0, cr0, [r0], {-0}
  50:	ab000000 	blge	58 <.debug_loc+0x58>
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	00ab5000 	adceq	r5, fp, r0
  5c:	00b00000 	adcseq	r0, r0, r0
  60:	00040000 	andeq	r0, r4, r0
  64:	9f5001f3 	svcls	0x005001f3
  68:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	000000b3 	strheq	r0, [r0], -r3
  70:	b3500001 	cmplt	r0, #1, 0
  74:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
  78:	04000000 	streq	r0, [r0], #-0
  7c:	5001f300 	andpl	pc, r1, r0, lsl #6
  80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  90:	00009c00 	andeq	r9, r0, r0, lsl #24
  94:	0000ab00 	andeq	sl, r0, r0, lsl #22
  98:	51000100 	mrspl	r0, (UNDEF: 16)
  9c:	000000ab 	andeq	r0, r0, fp, lsr #1
  a0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  a4:	01f30004 	mvnseq	r0, r4
  a8:	00b09f51 	adcseq	r9, r0, r1, asr pc
  ac:	00b30000 	adcseq	r0, r3, r0
  b0:	00010000 	andeq	r0, r1, r0
  b4:	0000b351 	andeq	fp, r0, r1, asr r3
  b8:	0000b800 	andeq	fp, r0, r0, lsl #16
  bc:	f3000400 	vshl.u8	d0, d0, d0
  c0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
  cc:	80000000 	andhi	r0, r0, r0
  d0:	90000000 	andls	r0, r0, r0
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	00905000 	addseq	r5, r0, r0
  dc:	009c0000 	addseq	r0, ip, r0
  e0:	00040000 	andeq	r0, r4, r0
  e4:	9f5001f3 	svcls	0x005001f3
	...
  f4:	00000064 	andeq	r0, r0, r4, rrx
  f8:	00000074 	andeq	r0, r0, r4, ror r0
  fc:	74500001 	ldrbvc	r0, [r0], #-1
 100:	80000000 	andhi	r0, r0, r0
 104:	04000000 	streq	r0, [r0], #-0
 108:	5001f300 	andpl	pc, r1, r0, lsl #6
 10c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 118:	00005400 	andeq	r5, r0, r0, lsl #8
 11c:	00005f00 	andeq	r5, r0, r0, lsl #30
 120:	50000100 	andpl	r0, r0, r0, lsl #2
 124:	0000005f 	andeq	r0, r0, pc, asr r0
 128:	00000064 	andeq	r0, r0, r4, rrx
 12c:	01f30004 	mvnseq	r0, r4
 130:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 140:	00280000 	eoreq	r0, r8, r0
 144:	00010000 	andeq	r0, r1, r0
 148:	00002850 	andeq	r2, r0, r0, asr r8
 14c:	00005400 	andeq	r5, r0, r0, lsl #8
 150:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 164:	0000002b 	andeq	r0, r0, fp, lsr #32
 168:	2b510001 	blcs	1440174 <gpio_read+0x14400ac>
 16c:	54000000 	strpl	r0, [r0], #-0
 170:	04000000 	streq	r0, [r0], #-0
 174:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 178:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 17c:	00000000 	andeq	r0, r0, r0
 180:	24000000 	strcs	r0, [r0], #-0
 184:	54000000 	strpl	r0, [r0], #-0
 188:	01000000 	mrseq	r0, (UNDEF: 0)
 18c:	00005700 	andeq	r5, r0, r0, lsl #14
	...
 198:	0000002c 	andeq	r0, r0, ip, lsr #32
 19c:	00000048 	andeq	r0, r0, r8, asr #32
 1a0:	00500001 	subseq	r0, r0, r1
	...
 1ac:	00003800 	andeq	r3, r0, r0, lsl #16
 1b0:	00005400 	andeq	r5, r0, r0, lsl #8
 1b4:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000e8 	andeq	r0, r0, r8, ror #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000175 	andeq	r0, r0, r5, ror r1
   4:	00c30003 	sbceq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	2f006372 	svccs	0x00006372
  20:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  24:	6d612f73 	stclvs	15, cr2, [r1, #-460]!	; 0xfffffe34
  28:	69747261 	ldmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
  2c:	2f7a656e 	svccs	0x007a656e
  30:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  34:	6c2f6530 	cfstr32vs	mvfx6, [pc], #-192	; ffffff7c <gpio_read+0xfffffeb4>
  38:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  3c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  40:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  44:	73752f00 	cmnvc	r5, #0, 30
  48:	6f6c2f72 	svcvs	0x006c2f72
  4c:	2f6c6163 	svccs	0x006c6163
  50:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  54:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  58:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  5c:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  60:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  64:	7365742d 	cmnvc	r5, #754974720	; 0x2d000000
  68:	2d392f74 	ldccs	15, cr2, [r9, #-464]!	; 0xfffffe30
  6c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  70:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  74:	37303173 			; <UNDEFINED> instruction: 0x37303173
  78:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  7c:	63672f62 	cmnvs	r7, #392	; 0x188
  80:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  84:	6f6e2d6d 	svcvs	0x006e2d6d
  88:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  8c:	2f696261 	svccs	0x00696261
  90:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  94:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  98:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  9c:	67000065 	strvs	r0, [r0, -r5, rrx]
  a0:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  a4:	00010063 	andeq	r0, r1, r3, rrx
  a8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  b0:	74730000 	ldrbtvc	r0, [r3], #-0
  b4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  b8:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  bc:	0300682e 	movweq	r6, #2094	; 0x82e
  c0:	70670000 	rsbvc	r0, r7, r0
  c4:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  c8:	00000200 	andeq	r0, r0, r0, lsl #4
  cc:	00360500 	eorseq	r0, r6, r0, lsl #10
  d0:	00000205 	andeq	r0, r0, r5, lsl #4
  d4:	13030000 	movwne	r0, #12288	; 0x3000
  d8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  dc:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
  e0:	05010628 	streq	r0, [r1, #-1576]	; 0xfffff9d8
  e4:	0e056622 	cfmadd32eq	mvax1, mvfx6, mvfx5, mvfx2
  e8:	0605054a 	streq	r0, [r5], -sl, asr #10
  ec:	0618052f 	ldreq	r0, [r8], -pc, lsr #10
  f0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
  f4:	1f052f06 	svcne	0x00052f06
  f8:	0e050106 	adfeqs	f0, f5, f6
  fc:	0605054a 	streq	r0, [r5], -sl, asr #10
 100:	061d052f 	ldreq	r0, [sp], -pc, lsr #10
 104:	4a050501 	bmi	141510 <gpio_read+0x141448>
 108:	2f01054a 	svccs	0x0001054a
 10c:	03062405 	movweq	r2, #25605	; 0x6405
 110:	01064a0a 	tsteq	r6, sl, lsl #20
 114:	2f060505 	svccs	0x00060505
 118:	4b060105 	blmi	180534 <gpio_read+0x18046c>
 11c:	31062005 	tstcc	r6, r5
 120:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 124:	66062f06 	strvs	r2, [r6], -r6, lsl #30
 128:	052f0105 	streq	r0, [pc, #-261]!	; 2b <.debug_line+0x2b>
 12c:	064d0621 	strbeq	r0, [sp], -r1, lsr #12
 130:	06050501 	streq	r0, [r5], -r1, lsl #10
 134:	0566062f 	strbeq	r0, [r6, #-1583]!	; 0xfffff9d1
 138:	2b052f01 	blcs	14bd44 <gpio_read+0x14bc7c>
 13c:	01064d06 	tsteq	r6, r6, lsl #26
 140:	2f060505 	svccs	0x00060505
 144:	01060705 	tsteq	r6, r5, lsl #14
 148:	4b060805 	blmi	182164 <gpio_read+0x18209c>
 14c:	30062e06 	andcc	r2, r6, r6, lsl #28
 150:	2f060105 	svccs	0x00060105
 154:	35062305 	strcc	r2, [r6, #-773]	; 0xfffffcfb
 158:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 15c:	01052f06 	tsteq	r5, r6, lsl #30
 160:	1d054b06 	vstrne	d4, [r5, #-24]	; 0xffffffe8
 164:	01063106 	tsteq	r6, r6, lsl #2
 168:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 16c:	01060c05 	tsteq	r6, r5, lsl #24
 170:	2f01052e 	svccs	0x0001052e
 174:	01000802 	tsteq	r0, r2, lsl #16
 178:	Address 0x0000000000000178 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
   c:	7a656e69 	bvc	195b9b8 <gpio_read+0x195b8f0>
  10:	3173632f 	cmncc	r3, pc, lsr #6
  14:	2f653034 	svccs	0x00653034
  18:	7062696c 	rsbvc	r6, r2, ip, ror #18
  1c:	70670069 	rsbvc	r0, r7, r9, rrx
  20:	635f6f69 	cmpvs	pc, #420	; 0x1a4
  24:	0030726c 	eorseq	r7, r0, ip, ror #4
  28:	66696873 			; <UNDEFINED> instruction: 0x66696873
  2c:	70670074 	rsbvc	r0, r7, r4, ror r0
  30:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  34:	00307465 	eorseq	r7, r0, r5, ror #8
  38:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
  3c:	00746e65 	rsbseq	r6, r4, r5, ror #28
  40:	6f697067 	svcvs	0x00697067
  44:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  48:	47006574 	smlsdxmi	r0, r4, r5, r6
  4c:	5f4f4950 	svcpl	0x004f4950
  50:	434e5546 	movtmi	r5, #58694	; 0xe546
  54:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  58:	00545550 	subseq	r5, r4, r0, asr r5
  5c:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  60:	70670032 	rsbvc	r0, r7, r2, lsr r0
  64:	725f6f69 	subsvc	r6, pc, #420	; 0x1a4
  68:	00646165 	rsbeq	r6, r4, r5, ror #2
  6c:	33544547 	cmpcc	r4, #297795584	; 0x11c00000
  70:	50470032 	subpl	r0, r7, r2, lsr r0
  74:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  78:	5f434e55 	svcpl	0x00434e55
  7c:	30544c41 	subscc	r4, r4, r1, asr #24
  80:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  84:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  88:	415f434e 	cmpmi	pc, lr, asr #6
  8c:	0031544c 	eorseq	r5, r1, ip, asr #8
  90:	4f495047 	svcmi	0x00495047
  94:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  98:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  9c:	47003254 	smlsdmi	r0, r4, r2, r3
  a0:	5f4f4950 	svcpl	0x004f4950
  a4:	434e5546 	movtmi	r5, #58694	; 0xe546
  a8:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  ac:	6e750033 	mrcvs	0, 3, r0, cr5, cr3, {1}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  b8:	00726168 	rsbseq	r6, r2, r8, ror #2
  bc:	4f495047 	svcmi	0x00495047
  c0:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  c4:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  c8:	6c003554 	cfstr32vs	mvfx3, [r0], {84}	; 0x54
  cc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  d0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  dc:	6f687300 	svcvs	0x00687300
  e0:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  e4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  e8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f0:	6f697067 	svcvs	0x00697067
  f4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  f8:	706e695f 	rsbvc	r6, lr, pc, asr r9
  fc:	67007475 	smlsdxvs	r0, r5, r4, r7
 100:	5f6f6970 	svcpl	0x006f6970
 104:	5f746573 	svcpl	0x00746573
 108:	0066666f 	rsbeq	r6, r6, pc, ror #12
 10c:	6f697067 	svcvs	0x00697067
 110:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 114:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 118:	00747570 	rsbseq	r7, r4, r0, ror r5
 11c:	6f697067 	svcvs	0x00697067
 120:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 124:	00745f63 	rsbseq	r5, r4, r3, ror #30
 128:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 12c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 130:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 134:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
 138:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 13c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 140:	6f6c2067 	svcvs	0x006c2067
 144:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 148:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	00746e69 	rsbseq	r6, r4, r9, ror #28
 154:	6f697067 	svcvs	0x00697067
 158:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 15c:	6f6c0030 	svcvs	0x006c0030
 160:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 164:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 168:	00746e69 	rsbseq	r6, r4, r9, ror #28
 16c:	5f697072 	svcpl	0x00697072
 170:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 174:	00726168 	rsbseq	r6, r2, r8, ror #2
 178:	4f495047 	svcmi	0x00495047
 17c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 180:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 184:	63003454 	movwvs	r3, #1108	; 0x454
 188:	00726168 	rsbseq	r6, r2, r8, ror #2
 18c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 190:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 194:	70670074 	rsbvc	r0, r7, r4, ror r0
 198:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 19c:	00306c65 	eorseq	r6, r0, r5, ror #24
 1a0:	6b747570 	blvs	1d1d768 <gpio_read+0x1d1d6a0>
 1a4:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1a8:	5f323374 	svcpl	0x00323374
 1ac:	6f6c0074 	svcvs	0x006c0074
 1b0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1b4:	7300746e 	movwvc	r7, #1134	; 0x46e
 1b8:	672f6372 			; <UNDEFINED> instruction: 0x672f6372
 1bc:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 1c0:	69730063 	ldmdbvs	r3!, {r0, r1, r5, r6}^
 1c4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1c8:	61686320 	cmnvs	r8, r0, lsr #6
 1cc:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 1d0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1d4:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 1d8:	20312e32 	eorscs	r2, r1, r2, lsr lr
 1dc:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 1e0:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 1e4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 1e8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 1ec:	5b202965 	blpl	80a788 <gpio_read+0x80a6c0>
 1f0:	2f4d5241 	svccs	0x004d5241
 1f4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1f8:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 1fc:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 200:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 204:	6f697369 	svcvs	0x00697369
 208:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 20c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 210:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 214:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 218:	316d7261 	cmncc	sp, r1, ror #4
 21c:	6a363731 	bvs	d8dee8 <gpio_read+0xd8de20>
 220:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 224:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 228:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 22c:	316d7261 	cmncc	sp, r1, ror #4
 230:	6a363731 	bvs	d8defc <gpio_read+0xd8de34>
 234:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 238:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 23c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 240:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 244:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 248:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 24c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 250:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 254:	613d6863 	teqvs	sp, r3, ror #16
 258:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 25c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 260:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 264:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 268:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 26c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 270:	20393975 	eorscs	r3, r9, r5, ror r9
 274:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 278:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 27c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 280:	4700676e 	strmi	r6, [r0, -lr, ror #14]
 284:	5f4f4950 	svcpl	0x004f4950
 288:	434e5546 	movtmi	r5, #58694	; 0xe546
 28c:	504e495f 	subpl	r4, lr, pc, asr r9
 290:	67005455 	smlsdvs	r0, r5, r4, r5
 294:	5f6f6970 	svcpl	0x006f6970
 298:	5f746573 	svcpl	0x00746573
 29c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 2a0:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 2a4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2a8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 2ac:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_read+0x80a528>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000054 	andeq	r0, r0, r4, asr r0
  20:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  24:	86058506 	strhi	r8, [r5], -r6, lsl #10
  28:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  2c:	00018e02 	andeq	r8, r1, r2, lsl #28
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000054 	andeq	r0, r0, r4, asr r0
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000064 	andeq	r0, r0, r4, rrx
  54:	0000001c 	andeq	r0, r0, ip, lsl r0
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000080 	andeq	r0, r0, r0, lsl #1
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	0000009c 	muleq	r0, ip, r0
  84:	0000001c 	andeq	r0, r0, ip, lsl r0
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	000000b8 	strheq	r0, [r0], -r8
  9c:	00000010 	andeq	r0, r0, r0, lsl r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	000000c8 	andeq	r0, r0, r8, asr #1
  b4:	00000020 	andeq	r0, r0, r0, lsr #32
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd764>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46368>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e350001f 	cmp	r0, #31, 0
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3, 0
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2, 0
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8, 0
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18, 0
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19, 0
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150, 0	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1, 0
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150, 0	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0, 0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150, 0	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0, 0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150, 0	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2, 0
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1, 0
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0, 0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3, 0
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60, 0	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.3914>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003ee 	andeq	r0, r0, lr, ror #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000016e 	andeq	r0, r0, lr, ror #2
  10:	0000d30c 	andeq	sp, r0, ip, lsl #6
  14:	00001900 	andeq	r1, r0, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	af070403 	svcge	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	01620601 	cmneq	r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00013d05 	andeq	r3, r1, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000159 	andeq	r0, r0, r9, asr r1
  48:	1e050803 	cdpne	8, 0, cr0, cr5, cr3, {0}
  4c:	03000001 	movweq	r0, #1
  50:	00530801 	subseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00007d07 	andeq	r7, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000006b 	andeq	r0, r0, fp, rrx
  64:	bc070803 	stclt	8, cr0, [r7], {3}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	2c060000 	stccs	0, cr0, [r6], {-0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000138 	andeq	r0, r0, r8, lsr r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	014e0600 	cmpeq	lr, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000f8 	strdeq	r0, [r0], -r8
  c4:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  c8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  cc:	00000061 	andeq	r0, r0, r1, rrx
  d0:	2c110601 	ldccs	6, cr0, [r1], {1}
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	000000de 	ldrdeq	r0, [r0], -lr
  dc:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  e0:	30000000 	andcc	r0, r0, r0
  e4:	18000001 	stmdane	r0, {r0}
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	0001199c 	muleq	r1, ip, r9
  f0:	69700b00 	ldmdbvs	r0!, {r8, r9, fp}^
  f4:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  f8:	00002c1b 	andeq	r2, r0, fp, lsl ip
  fc:	00000400 	andeq	r0, r0, r0, lsl #8
 100:	00000000 	andeq	r0, r0, r0
 104:	013c0c00 	teqeq	ip, r0, lsl #24
 108:	039d0000 	orrseq	r0, sp, #0, 0
 10c:	010d0000 	mrseq	r0, (UNDEF: 13)
 110:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
 114:	00202000 	eoreq	r2, r0, r0
 118:	000c0e00 	andeq	r0, ip, r0, lsl #28
 11c:	36010000 	strcc	r0, [r1], -r0
 120:	00012006 	andeq	r2, r1, r6
 124:	00001000 	andeq	r1, r0, r0
 128:	5a9c0100 	bpl	fe700530 <gpio_get_pud+0xfe700400>
 12c:	0b000001 	bleq	138 <.debug_info+0x138>
 130:	006e6970 	rsbeq	r6, lr, r0, ror r9
 134:	2c1c3601 	ldccs	6, cr3, [ip], {1}
 138:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
 13c:	25000000 	strcs	r0, [r0, #-0]
 140:	0c000000 	stceq	0, cr0, [r0], {-0}
 144:	0000012c 	andeq	r0, r0, ip, lsr #2
 148:	000001dc 	ldrdeq	r0, [r0], -ip
 14c:	0350010d 	cmpeq	r0, #1073741827	; 0x40000003
 150:	0d5001f3 	ldfeqe	f0, [r0, #-972]	; 0xfffffc34
 154:	30015101 	andcc	r5, r1, r1, lsl #2
 158:	900e0000 	andls	r0, lr, r0
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	01100635 	tsteq	r0, r5, lsr r6
 164:	00100000 	andseq	r0, r0, r0
 168:	9c010000 	stcls	0, cr0, [r1], {-0}
 16c:	0000019b 	muleq	r0, fp, r1
 170:	6e69700b 	cdpvs	0, 6, cr7, cr9, cr11, {0}
 174:	21350100 	teqcs	r5, r0, lsl #2
 178:	0000002c 	andeq	r0, r0, ip, lsr #32
 17c:	0000004e 	andeq	r0, r0, lr, asr #32
 180:	0000004a 	andeq	r0, r0, sl, asr #32
 184:	00011c0c 	andeq	r1, r1, ip, lsl #24
 188:	0001dc00 	andeq	sp, r1, r0, lsl #24
 18c:	50010d00 	andpl	r0, r1, r0, lsl #26
 190:	5001f303 	andpl	pc, r1, r3, lsl #6
 194:	0151010d 	cmpeq	r1, sp, lsl #2
 198:	0e000031 	mcreq	0, 0, r0, cr0, cr1, {1}
 19c:	00000101 	andeq	r0, r0, r1, lsl #2
 1a0:	00063401 	andeq	r3, r6, r1, lsl #8
 1a4:	10000001 	andne	r0, r0, r1
 1a8:	01000000 	mrseq	r0, (UNDEF: 0)
 1ac:	0001dc9c 	muleq	r1, ip, ip
 1b0:	69700b00 	ldmdbvs	r0!, {r8, r9, fp}^
 1b4:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 1b8:	00002c1f 	andeq	r2, r0, pc, lsl ip
 1bc:	00007300 	andeq	r7, r0, r0, lsl #6
 1c0:	00006f00 	andeq	r6, r0, r0, lsl #30
 1c4:	010c0c00 	tsteq	ip, r0, lsl #24
 1c8:	01dc0000 	bicseq	r0, ip, r0
 1cc:	010d0000 	mrseq	r0, (UNDEF: 13)
 1d0:	01f30350 	mvnseq	r0, r0, asr r3
 1d4:	51010d50 	tstpl	r1, r0, asr sp
 1d8:	00003201 	andeq	r3, r0, r1, lsl #4
 1dc:	0000eb0e 	andeq	lr, r0, lr, lsl #22
 1e0:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00000100 	andeq	r0, r0, r0, lsl #2
 1ec:	03889c01 	orreq	r9, r8, #256	; 0x100
 1f0:	700b0000 	andvc	r0, fp, r0
 1f4:	01006e69 	tsteq	r0, r9, ror #28
 1f8:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1fc:	00a40000 	adceq	r0, r4, r0
 200:	00940000 	addseq	r0, r4, r0
 204:	700b0000 	andvc	r0, fp, r0
 208:	01006475 	tsteq	r0, r5, ror r4
 20c:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 210:	01190000 	tsteq	r9, r0
 214:	01070000 	mrseq	r0, (UNDEF: 7)
 218:	a20f0000 	andge	r0, pc, #0, 0
 21c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 220:	05000003 	streq	r0, [r0, #-3]
 224:	00000003 	andeq	r0, r0, r3
 228:	00341000 	eorseq	r1, r4, r0
 22c:	03a90000 			; <UNDEFINED> instruction: 0x03a90000
 230:	50110000 	andspl	r0, r1, r0
 234:	b5000000 	strlt	r0, [r0, #-0]
 238:	6a000003 	bvs	24c <.debug_info+0x24c>
 23c:	0d000002 	stceq	0, cr0, [r0, #-8]
 240:	03055001 	movweq	r5, #20481	; 0x5001
 244:	0000000c 	andeq	r0, r0, ip
 248:	0551010d 	ldrbeq	r0, [r1, #-269]	; 0xfffffef3
 24c:	00000003 	andeq	r0, r0, r3
 250:	52010d00 	andpl	r0, r1, #0, 26
 254:	00000305 	andeq	r0, r0, r5, lsl #6
 258:	010d0000 	mrseq	r0, (UNDEF: 13)
 25c:	0d420153 	stfeqe	f0, [r2, #-332]	; 0xfffffeb4
 260:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 264:	00003803 	andeq	r3, r0, r3, lsl #16
 268:	54100000 	ldrpl	r0, [r0], #-0
 26c:	c1000000 	mrsgt	r0, (UNDEF: 0)
 270:	10000003 	andne	r0, r0, r3
 274:	00000058 	andeq	r0, r0, r8, asr r0
 278:	000003a9 	andeq	r0, r0, r9, lsr #7
 27c:	00007411 	andeq	r7, r0, r1, lsl r4
 280:	0003b500 	andeq	fp, r3, r0, lsl #10
 284:	0002b400 	andeq	fp, r2, r0, lsl #8
 288:	50010d00 	andpl	r0, r1, r0, lsl #26
 28c:	00440305 	subeq	r0, r4, r5, lsl #6
 290:	010d0000 	mrseq	r0, (UNDEF: 13)
 294:	00030551 	andeq	r0, r3, r1, asr r5
 298:	0d000000 	stceq	0, cr0, [r0, #-0]
 29c:	03055201 	movweq	r5, #20993	; 0x5201
 2a0:	00000000 	andeq	r0, r0, r0
 2a4:	0153010d 	cmpeq	r3, sp, lsl #2
 2a8:	7d020d43 	stcvc	13, cr0, [r2, #-268]	; 0xfffffef4
 2ac:	70030500 	andvc	r0, r3, r0, lsl #10
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	00007810 	andeq	r7, r0, r0, lsl r8
 2b8:	0003c100 	andeq	ip, r3, r0, lsl #2
 2bc:	007c1000 	rsbseq	r1, ip, r0
 2c0:	03cd0000 	biceq	r0, sp, #0, 0
 2c4:	8c110000 	ldchi	0, cr0, [r1], {-0}
 2c8:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 2cc:	e0000003 	and	r0, r0, r3
 2d0:	0d000002 	stceq	0, cr0, [r0, #-8]
 2d4:	76025001 	strvc	r5, [r2], -r1
 2d8:	51010d00 	tstpl	r1, r0, lsl #26
 2dc:	00007402 	andeq	r7, r0, r2, lsl #8
 2e0:	00009411 	andeq	r9, r0, r1, lsl r4
 2e4:	0003e500 	andeq	lr, r3, r0, lsl #10
 2e8:	0002f400 	andeq	pc, r2, r0, lsl #8
 2ec:	50010d00 	andpl	r0, r1, r0, lsl #26
 2f0:	00960802 	addseq	r0, r6, r2, lsl #16
 2f4:	0000a811 	andeq	sl, r0, r1, lsl r8
 2f8:	0003d900 	andeq	sp, r3, r0, lsl #18
 2fc:	00031000 	andeq	r1, r3, r0
 300:	50010d00 	andpl	r0, r1, r0, lsl #26
 304:	0d007402 	cfstrseq	mvf7, [r0, #-8]
 308:	31045101 	tstcc	r4, r1, lsl #2
 30c:	00240075 	eoreq	r0, r4, r5, ror r0
 310:	0000b011 	andeq	fp, r0, r1, lsl r0
 314:	0003e500 	andeq	lr, r3, r0, lsl #10
 318:	00032400 	andeq	r2, r3, r0, lsl #8
 31c:	50010d00 	andpl	r0, r1, r0, lsl #26
 320:	00960802 	addseq	r0, r6, r2, lsl #16
 324:	0000bc11 	andeq	fp, r0, r1, lsl ip
 328:	0003d900 	andeq	sp, r3, r0, lsl #18
 32c:	00033d00 	andeq	r3, r3, r0, lsl #26
 330:	50010d00 	andpl	r0, r1, r0, lsl #26
 334:	0d007602 	stceq	6, cr7, [r0, #-8]
 338:	30015101 	andcc	r5, r1, r1, lsl #2
 33c:	00c41100 	sbceq	r1, r4, r0, lsl #2
 340:	03e50000 	mvneq	r0, #0, 0
 344:	03510000 	cmpeq	r1, #0, 0
 348:	010d0000 	mrseq	r0, (UNDEF: 13)
 34c:	96080250 			; <UNDEFINED> instruction: 0x96080250
 350:	00d01100 	sbcseq	r1, r0, r0, lsl #2
 354:	03d90000 	bicseq	r0, r9, #0, 0
 358:	036a0000 	cmneq	sl, #0, 0
 35c:	010d0000 	mrseq	r0, (UNDEF: 13)
 360:	00740250 	rsbseq	r0, r4, r0, asr r2
 364:	0151010d 	cmpeq	r1, sp, lsl #2
 368:	d8110030 	ldmdale	r1, {r4, r5}
 36c:	e5000000 	str	r0, [r0, #-0]
 370:	7e000003 	cdpvc	0, 0, cr0, cr0, cr3, {0}
 374:	0d000003 	stceq	0, cr0, [r0, #-12]
 378:	08025001 	stmdaeq	r2, {r0, ip, lr}
 37c:	dc100096 	ldcle	0, cr0, [r0], {150}	; 0x96
 380:	cd000000 	stcgt	0, cr0, [r0, #-0]
 384:	00000003 	andeq	r0, r0, r3
 388:	0000a812 	andeq	sl, r0, r2, lsl r8
 38c:	00039800 	andeq	r9, r3, r0, lsl #16
 390:	002c1300 	eoreq	r1, ip, r0, lsl #6
 394:	000c0000 	andeq	r0, ip, r0
 398:	00038808 	andeq	r8, r3, r8, lsl #16
 39c:	004d1400 	subeq	r1, sp, r0, lsl #8
 3a0:	004d0000 	subeq	r0, sp, r0
 3a4:	ad020000 	stcge	0, cr0, [r2, #-0]
 3a8:	0223140a 	eoreq	r1, r3, #167772160	; 0xa000000
 3ac:	02230000 	eoreq	r0, r3, #0, 0
 3b0:	1d020000 	stcne	0, cr0, [r2, #-0]
 3b4:	01471406 	cmpeq	r7, r6, lsl #8
 3b8:	01470000 	mrseq	r0, (UNDEF: 71)
 3bc:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 3c0:	01111406 	tsteq	r1, r6, lsl #8
 3c4:	01110000 	tsteq	r1, r0
 3c8:	67020000 	strvs	r0, [r2, -r0]
 3cc:	00001406 	andeq	r1, r0, r6, lsl #8
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	90020000 	andls	r0, r2, r0
 3d8:	01531406 	cmpeq	r3, r6, lsl #8
 3dc:	01530000 	cmpeq	r3, r0
 3e0:	a1020000 	mrsge	r0, (UNDEF: 2)
 3e4:	02321406 	eorseq	r1, r2, #100663296	; 0x6000000
 3e8:	02320000 	eorseq	r0, r2, #0, 0
 3ec:	4f020000 	svcmi	0x00020000
 3f0:	Address 0x00000000000003f0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <gpio_get_pud+0xec2c00>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <gpio_get_pud+0x380b38>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <gpio_get_pud+0xec2c34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <gpio_get_pud+0xec2c50>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	8a0d0000 	bhi	3400b0 <gpio_get_pud+0x33ff80>
  ac:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
  b0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
  b4:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  b8:	03193f01 	tsteq	r9, #1, 30
  bc:	3b0b3a0e 	blcc	2ce8fc <gpio_get_pud+0x2ce7cc>
  c0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  c8:	97184006 	ldrls	r4, [r8, -r6]
  cc:	13011942 	movwne	r1, #6466	; 0x1942
  d0:	340f0000 	strcc	r0, [pc], #-0	; d8 <.debug_abbrev+0xd8>
  d4:	490e0300 	stmdbmi	lr, {r8, r9}
  d8:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  dc:	10000018 	andne	r0, r0, r8, lsl r0
  e0:	00018289 	andeq	r8, r1, r9, lsl #5
  e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  e8:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
  ec:	11010182 	smlabbne	r1, r2, r1, r0
  f0:	01133101 	tsteq	r3, r1, lsl #2
  f4:	12000013 	andne	r0, r0, #19, 0
  f8:	13490101 	movtne	r0, #37121	; 0x9101
  fc:	00001301 	andeq	r1, r0, r1, lsl #6
 100:	49002113 	stmdbmi	r0, {r0, r1, r4, r8, sp}
 104:	000b2f13 	andeq	r2, fp, r3, lsl pc
 108:	002e1400 	eoreq	r1, lr, r0, lsl #8
 10c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 110:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 114:	0b3b0b3a 	bleq	ec2e04 <gpio_get_pud+0xec2cd4>
 118:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fe 	strdeq	r0, [r0], -lr
   4:	00590003 	subseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  34:	7331322d 	teqvc	r1, #-805306366	; 0xd0000002
  38:	2f2f7270 	svccs	0x002f7270
  3c:	7062696c 	rsbvc	r6, r2, ip, ror #18
  40:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  44:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  48:	67000065 	strvs	r0, [r0, -r5, rrx]
  4c:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  50:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  54:	00000063 	andeq	r0, r0, r3, rrx
  58:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  5c:	0100682e 	tsteq	r0, lr, lsr #16
  60:	05000000 	streq	r0, [r0, #-0]
  64:	0205002f 	andeq	r0, r5, #47, 0	; 0x2f
  68:	00000000 	andeq	r0, r0, r0
  6c:	06011003 	streq	r1, [r1], -r3
  70:	06050501 	streq	r0, [r5], -r1, lsl #10
  74:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  78:	00820204 	addeq	r0, r2, r4, lsl #4
  7c:	13020402 	movwne	r0, #9218	; 0x2402
  80:	02040200 	andeq	r0, r4, #0, 4
  84:	14144a01 	ldrne	r4, [r4], #-2561	; 0xfffff5ff
  88:	01060705 	tsteq	r6, r5, lsl #14
  8c:	1b030105 	blne	c04a8 <gpio_get_pud+0xc0378>
  90:	0005054a 	andeq	r0, r5, sl, asr #10
  94:	06010402 	streq	r0, [r1], -r2, lsl #8
  98:	004a6003 	subeq	r6, sl, r3
  9c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
  a8:	02002f01 	andeq	r2, r0, #1, 30
  ac:	002e0104 	eoreq	r0, lr, r4, lsl #2
  b0:	d6010402 	strle	r0, [r1], -r2, lsl #8
  b4:	4e843135 	mcrmi	1, 4, r3, cr4, cr5, {1}
  b8:	84062e06 	strhi	r2, [r6], #-3590	; 0xfffff1fa
  bc:	674e674e 	strbvs	r6, [lr, -lr, asr #14]
  c0:	0824054c 	stmdaeq	r4!, {r2, r3, r6, r8, sl}
  c4:	0501063f 	streq	r0, [r1, #-1599]	; 0xfffff9c1
  c8:	052e0626 	streq	r0, [lr, #-1574]!	; 0xfffff9da
  cc:	054a0601 	strbeq	r0, [sl, #-1537]	; 0xfffff9ff
  d0:	062f0626 	strteq	r0, [pc], -r6, lsr #12
  d4:	06280501 	strteq	r0, [r8], -r1, lsl #10
  d8:	0601052e 	streq	r0, [r1], -lr, lsr #10
  dc:	0621054a 	strteq	r0, [r1], -sl, asr #10
  e0:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
  e4:	052e0623 	streq	r0, [lr, #-1571]!	; 0xfffff9dd
  e8:	054a0601 	strbeq	r0, [sl, #-1537]	; 0xfffff9ff
  ec:	06300620 	ldrteq	r0, [r0], -r0, lsr #12
  f0:	06050501 	streq	r0, [r5], -r1, lsl #10
  f4:	060d052f 	streq	r0, [sp], -pc, lsr #10
  f8:	01052e01 	tsteq	r5, r1, lsl #28
  fc:	0006022f 	andeq	r0, r6, pc, lsr #4
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
  18:	6f682f00 	svcvs	0x00682f00
  1c:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffab7 <gpio_get_pud+0xfffff987>
  20:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
  24:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
  28:	2f737361 	svccs	0x00737361
  2c:	34317363 	ldrtcc	r7, [r1], #-867	; 0xfffffc9d
  30:	322d6530 	eorcc	r6, sp, #48, 10	; 0xc000000
  34:	72707331 	rsbsvc	r7, r0, #-1006632960	; 0xc4000000
  38:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  3c:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
  40:	66666174 			; <UNDEFINED> instruction: 0x66666174
  44:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  48:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
  4c:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  50:	75003233 	strvc	r3, [r0, #-563]	; 0xfffffdcd
  54:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  58:	2064656e 	rsbcs	r6, r4, lr, ror #10
  5c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  60:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  64:	6c635f6f 	stclvs	15, cr5, [r3], #-444	; 0xfffffe44
  68:	6c00306b 	stcvs	0, cr3, [r0], {107}	; 0x6b
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	6f687300 	svcvs	0x00687300
  80:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	6f697067 	svcvs	0x00697067
  94:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  98:	6c75705f 	ldclvs	0, cr7, [r5], #-380	; 0xfffffe84
  9c:	776f646c 	strbvc	r6, [pc, -ip, ror #8]!
  a0:	5f5f006e 	svcpl	0x005f006e
  a4:	434e5546 	movtmi	r5, #58694	; 0xe546
  a8:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  ac:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c4:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  c8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  cc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d0:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  d4:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
  d8:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
  dc:	70670063 	rsbvc	r0, r7, r3, rrx
  e0:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
  e4:	705f7465 	subsvc	r7, pc, r5, ror #8
  e8:	67006475 	smlsdxvs	r0, r5, r4, r6
  ec:	5f6f6970 	svcpl	0x006f6970
  f0:	5f746573 	svcpl	0x00746573
  f4:	00647570 	rsbeq	r7, r4, r0, ror r5
  f8:	6f697067 	svcvs	0x00697067
  fc:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
 100:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 104:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 108:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 10c:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 110:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
 114:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
 118:	6f6f6265 	svcvs	0x006f6265
 11c:	6f6c0074 	svcvs	0x006c0074
 120:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 124:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 128:	00746e69 	rsbseq	r6, r4, r9, ror #28
 12c:	5f697072 	svcpl	0x00697072
 130:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 134:	00726168 	rsbseq	r6, r2, r8, ror #2
 138:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 13c:	6f687300 	svcvs	0x00687300
 140:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 144:	7000746e 	andvc	r7, r0, lr, ror #8
 148:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 14c:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 150:	50006b74 	andpl	r6, r0, r4, ror fp
 154:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 158:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 15c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 160:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 164:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 168:	61686320 	cmnvs	r8, r0, lsr #6
 16c:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 170:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 174:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 178:	20312e32 	eorscs	r2, r1, r2, lsr lr
 17c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 180:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 184:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 188:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 18c:	5b202965 	blpl	80a728 <gpio_get_pud+0x80a5f8>
 190:	2f4d5241 	svccs	0x004d5241
 194:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 198:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 19c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a0:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 1a4:	6f697369 	svcvs	0x00697369
 1a8:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 1ac:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 1b0:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 1b4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1b8:	316d7261 	cmncc	sp, r1, ror #4
 1bc:	6a363731 	bvs	d8de88 <gpio_get_pud+0xd8dd58>
 1c0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1c4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1c8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1cc:	316d7261 	cmncc	sp, r1, ror #4
 1d0:	6a363731 	bvs	d8de9c <gpio_get_pud+0xd8dd6c>
 1d4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1d8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1dc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1e0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1e4:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1e8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1ec:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1f0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1f4:	613d6863 	teqvs	sp, r3, ror #16
 1f8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1fc:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 200:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 204:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 208:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 20c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 210:	20393975 	eorscs	r3, r9, r5, ror r9
 214:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 218:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 21c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 220:	7200676e 	andvc	r6, r0, #28835840	; 0x1b80000
 224:	725f6970 	subsvc	r6, pc, #112, 18	; 0x1c0000
 228:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 22c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 230:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
 234:	5f79616c 	svcpl	0x0079616c
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	3128203a 			; <UNDEFINED> instruction: 0x3128203a
   8:	2d393a35 	vldmdbcs	r9!, {s6-s58}
   c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  10:	2d34712d 	ldfcss	f7, [r4, #-180]!	; 0xffffff4c
  14:	75627530 	strbvc	r7, [r2, #-1328]!	; 0xfffffad0
  18:	3175746e 	cmncc	r5, lr, ror #8
  1c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  28:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  2c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  30:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  34:	5b202965 	blpl	80a5d0 <gpio_get_pud+0x80a4a0>
  38:	2f4d5241 	svccs	0x004d5241
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  44:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  48:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  4c:	6f697369 	svcvs	0x00697369
  50:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  54:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_get_pud+0x46300>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

